{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670547492856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670547492860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 17:58:12 2022 " "Processing started: Thu Dec 08 17:58:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670547492860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670547492860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b16_64_merge -c b16_64_merge " "Command: quartus_map --read_settings_files=on --write_settings_files=off b16_64_merge -c b16_64_merge" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670547492860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670547493515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670547493523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b16_64_merge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b16_64_merge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b16_64_merge " "Found entity 1: b16_64_merge" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670547500553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670547500553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "b16_64_merge " "Elaborating entity \"b16_64_merge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670547500577 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b32_64merge.vhd 2 1 " "Using design file b32_64merge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b32_64merge-Behavioral " "Found design unit 1: b32_64merge-Behavioral" {  } { { "b32_64merge.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b32_64merge.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670547500945 ""} { "Info" "ISGN_ENTITY_NAME" "1 b32_64merge " "Found entity 1: b32_64merge" {  } { { "b32_64merge.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b32_64merge.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670547500945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670547500945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b32_64merge b32_64merge:inst1 " "Elaborating entity \"b32_64merge\" for hierarchy \"b32_64merge:inst1\"" {  } { { "b16_64_merge.bdf" "inst1" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 288 904 1064 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670547500949 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "f\[63..47\] b32_64merge.vhd(14) " "Output port \"f\[63..47\]\" at b32_64merge.vhd(14) has no driver" {  } { { "b32_64merge.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b32_64merge.vhd" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670547500951 "|b16_64_merge|b32_64merge:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "b16_32_merge.vhd 2 1 " "Using design file b16_32_merge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_32_merge-Behavioral " "Found design unit 1: b16_32_merge-Behavioral" {  } { { "b16_32_merge.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_32_merge.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670547500961 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_32_merge " "Found entity 1: b16_32_merge" {  } { { "b16_32_merge.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_32_merge.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670547500961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670547500961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_32_merge b16_32_merge:inst2 " "Elaborating entity \"b16_32_merge\" for hierarchy \"b16_32_merge:inst2\"" {  } { { "b16_64_merge.bdf" "inst2" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 384 640 800 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670547500961 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "f\[31\] b16_32_merge.vhd(14) " "Output port \"f\[31\]\" at b16_32_merge.vhd(14) has no driver" {  } { { "b16_32_merge.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_32_merge.vhd" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670547500961 "|b16_64_merge|b16_32_merge:inst2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[63\] GND " "Pin \"ee\[63\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[62\] GND " "Pin \"ee\[62\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[61\] GND " "Pin \"ee\[61\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[60\] GND " "Pin \"ee\[60\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[59\] GND " "Pin \"ee\[59\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[58\] GND " "Pin \"ee\[58\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[57\] GND " "Pin \"ee\[57\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[56\] GND " "Pin \"ee\[56\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[55\] GND " "Pin \"ee\[55\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[54\] GND " "Pin \"ee\[54\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[53\] GND " "Pin \"ee\[53\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[52\] GND " "Pin \"ee\[52\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[51\] GND " "Pin \"ee\[51\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[50\] GND " "Pin \"ee\[50\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[49\] GND " "Pin \"ee\[49\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[48\] GND " "Pin \"ee\[48\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[47\] GND " "Pin \"ee\[47\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ee\[46\] GND " "Pin \"ee\[46\]\" is stuck at GND" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 312 1128 1304 328 "ee\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670547501259 "|b16_64_merge|ee[46]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670547501259 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670547501368 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670547501368 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dd\[15\] " "No output dependent on input pin \"dd\[15\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 432 432 600 448 "dd" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|dd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[15\] " "No output dependent on input pin \"cc\[15\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[14\] " "No output dependent on input pin \"cc\[14\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[13\] " "No output dependent on input pin \"cc\[13\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[12\] " "No output dependent on input pin \"cc\[12\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[11\] " "No output dependent on input pin \"cc\[11\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[10\] " "No output dependent on input pin \"cc\[10\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[9\] " "No output dependent on input pin \"cc\[9\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[8\] " "No output dependent on input pin \"cc\[8\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[7\] " "No output dependent on input pin \"cc\[7\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[6\] " "No output dependent on input pin \"cc\[6\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[5\] " "No output dependent on input pin \"cc\[5\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[4\] " "No output dependent on input pin \"cc\[4\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[3\] " "No output dependent on input pin \"cc\[3\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[2\] " "No output dependent on input pin \"cc\[2\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[1\] " "No output dependent on input pin \"cc\[1\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cc\[0\] " "No output dependent on input pin \"cc\[0\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 408 424 592 424 "cc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|cc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bb\[15\] " "No output dependent on input pin \"bb\[15\]\"" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 256 408 576 272 "bb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670547501408 "|b16_64_merge|bb[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670547501408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670547501409 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670547501409 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670547501409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670547501428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 17:58:21 2022 " "Processing ended: Thu Dec 08 17:58:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670547501428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670547501428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670547501428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670547501428 ""}
