[
    {
        "BriefDescription": "Counts the number of machine clears due to memory order conflicts.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3,4,5,6,7",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xC3",
        "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
        "PublicDescription": "This event counts the number of memory ordering Machine Clears detected. Memory Ordering Machine Clears can result from memory disambiguation, external snoops, or cross SMT-HW-thread snoop (stores) hitting load buffers.  Machine clears can have a significant performance impact if they are happening frequently.",
        "SampleAfterValue": "100003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Loads with latency value being above 128.",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x80",
        "PEBS": "2",
        "SampleAfterValue": "1009",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 16.",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x10",
        "PEBS": "2",
        "SampleAfterValue": "20011",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 256.",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x100",
        "PEBS": "2",
        "SampleAfterValue": "503",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 32.",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x20",
        "PEBS": "2",
        "SampleAfterValue": "100007",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 4 .",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x4",
        "PEBS": "2",
        "SampleAfterValue": "100003",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 512.",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x200",
        "PEBS": "2",
        "SampleAfterValue": "101",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 64.",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x40",
        "PEBS": "2",
        "SampleAfterValue": "2003",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 8.",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x8",
        "PEBS": "2",
        "SampleAfterValue": "50021",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Sample stores and collect precise store operation via PEBS record. PMC3 only. (Precise Event - PEBS).",
<<<<<<< HEAD
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.PRECISE_STORE",
        "PEBS": "2",
        "SampleAfterValue": "2000003",
=======
        "Counter": "3",
        "CounterHTOff": "3",
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.PRECISE_STORE",
        "PEBS": "2",
        "PRECISE_STORE": "1",
        "SampleAfterValue": "2000003",
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Speculative cache line split load uops dispatched to L1 cache.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3,4,5,6,7",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x05",
        "EventName": "MISALIGN_MEM_REF.LOADS",
        "SampleAfterValue": "2000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Speculative cache line split STA uops dispatched to L1 cache.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3,4,5,6,7",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x05",
        "EventName": "MISALIGN_MEM_REF.STORES",
        "SampleAfterValue": "2000003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Counts all demand & prefetch code reads that miss the LLC  and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400244",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all demand & prefetch data reads that miss the LLC  and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400091",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all prefetch code reads that miss the LLC  and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ALL_PF_CODE_RD.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400240",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all prefetch data reads that miss the LLC  and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400090",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all prefetch RFOs that miss the LLC  and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400120",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the LLC  and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x3004003f7",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all demand & prefetch RFOs that miss the LLC  and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ALL_RFO.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400122",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = ANY_REQUEST and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.LLC_MISS_LOCAL.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1f80408fff",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "PublicDescription": "This event counts any requests that miss the LLC where the data was returned from local DRAM",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts LLC replacements.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IN_SOCKET.LLC_MISS.LOCAL_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x6004001b3",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "PublicDescription": "This event counts all data requests (demand/prefetch data reads and demand data writes (RFOs) that miss the LLC  where the data is returned from local DRAM",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DATA_IN_SOCKET and RESPONSE = LLC_MISS_LOCAL and SNOOP = ANY_LLC_HIT",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IN_SOCKET.LLC_MISS_LOCAL.ANY_LLC_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x17004001b3",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand code reads that miss the LLC and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that miss the LLC and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = DEMAND_IFETCH and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.LLC_MISS_LOCAL.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1f80400004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data writes (RFOs) that miss the LLC and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400002",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_DATA_RD and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_DATA_RD.LLC_MISS_LOCAL.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1f80400010",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_RFO and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_IFETCH.LLC_MISS_LOCAL.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1f80400040",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all prefetch (that bring data to L2) code reads that miss the LLC  and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400040",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400010",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the LLC  and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400020",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all prefetch (that bring data to LLC only) code reads that miss the LLC  and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_LLC_CODE_RD.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400200",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the LLC  and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_LLC_DATA_RD.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400080",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the LLC  and the data returned from dram.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_LLC_RFO.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400100",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_LLC_DATA_RD and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_L_DATA_RD.LLC_MISS_LOCAL.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1f80400080",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "REQUEST = PF_LLC_IFETCH and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_L_IFETCH.LLC_MISS_LOCAL.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1f80400200",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Number of any page walk that had a miss in LLC. Does not necessary cause a SUSPEND.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3,4,5,6,7",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xBE",
        "EventName": "PAGE_WALKS.LLC_MISS",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    }
]
