# Reading E:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do UART_DPRAM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/UART_DPRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:58:09 on May 23,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/UART_DPRAM.v 
# -- Compiling module UART_DPRAM
# 
# Top level modules:
# 	UART_DPRAM
# End time: 06:58:09 on May 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:58:09 on May 23,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_tx.v 
# -- Compiling module uart_byte_tx
# 
# Top level modules:
# 	uart_byte_tx
# End time: 06:58:09 on May 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:58:09 on May 23,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_rx.v 
# -- Compiling module uart_byte_rx
# 
# Top level modules:
# 	uart_byte_rx
# End time: 06:58:09 on May 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/key_filter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:58:09 on May 23,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/key_filter.v 
# -- Compiling module key_filter
# 
# Top level modules:
# 	key_filter
# End time: 06:58:09 on May 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/CTRL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:58:09 on May 23,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/CTRL.v 
# -- Compiling module CTRL
# 
# Top level modules:
# 	CTRL
# End time: 06:58:09 on May 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip/dpram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:58:09 on May 23,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip/dpram.v 
# -- Compiling module dpram
# 
# Top level modules:
# 	dpram
# End time: 06:58:09 on May 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench/UART_DPRAM_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:58:09 on May 23,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench/UART_DPRAM_tb.v 
# -- Compiling module UART_DPRAM_tb
# 
# Top level modules:
# 	UART_DPRAM_tb
# End time: 06:58:09 on May 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench/key_model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:58:10 on May 23,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench/key_model.v 
# -- Compiling module key_model
# 
# Top level modules:
# 	key_model
# End time: 06:58:10 on May 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  UART_DPRAM_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" UART_DPRAM_tb 
# Start time: 06:58:11 on May 23,2019
# Loading work.UART_DPRAM_tb
# Loading work.UART_DPRAM
# Loading work.uart_byte_tx
# Loading work.uart_byte_rx
# Loading work.key_filter
# Loading work.dpram
# Loading altera_mf_ver.altsyncram
# Loading work.CTRL
# Loading work.key_model
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: UART_DPRAM_tb.UART_DPRAM.dpram0.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench/UART_DPRAM_tb.v(98)
#    Time: 4568200 ns  Iteration: 0  Instance: /UART_DPRAM_tb
# Break in Module UART_DPRAM_tb at H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/../testbench/UART_DPRAM_tb.v line 98
# End time: 06:59:37 on May 23,2019, Elapsed time: 0:01:26
# Errors: 0, Warnings: 0
