-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

-- DATE "05/03/2019 13:21:32"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Register_File IS
    PORT (
	Read_Data1 : OUT std_logic_vector(31 DOWNTO 0);
	Clock : IN std_logic;
	Clear : IN std_logic;
	Write_Reg_Num : IN std_logic_vector(4 DOWNTO 0);
	Reg_Write : IN std_logic;
	Write_Data : IN std_logic_vector(31 DOWNTO 0);
	Read_Reg_Num_1 : IN std_logic_vector(4 DOWNTO 0);
	Read_Data2 : OUT std_logic_vector(31 DOWNTO 0);
	Read_Reg_Num_2 : IN std_logic_vector(4 DOWNTO 0)
	);
END Register_File;

-- Design Ports Information
-- Read_Data1[31]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[30]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[29]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[28]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[27]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[26]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[25]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[24]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[23]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[22]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[21]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[20]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[19]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[18]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[17]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[16]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[15]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[14]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[13]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[12]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[11]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[10]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[9]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[8]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[6]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[5]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[3]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[1]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data1[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[31]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[30]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[29]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[28]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[27]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[26]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[25]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[24]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[23]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[22]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[21]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[20]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[19]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[18]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[17]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[16]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[15]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[14]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[13]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[11]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[10]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[9]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[8]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[7]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[6]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[5]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[4]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[1]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Data2[0]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Reg_Num_1[4]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Reg_Num_1[2]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Reg_Num_1[3]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Reg_Num_1[0]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Reg_Num_1[1]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Reg_Num_2[4]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Reg_Num_2[2]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Reg_Num_2[3]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Reg_Num_2[0]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_Reg_Num_2[1]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Clear	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[31]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[30]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[29]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[28]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[27]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[26]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[25]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[24]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[23]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[22]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[21]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[20]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[19]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[18]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[17]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[16]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[15]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[14]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[13]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[12]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[11]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[10]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[9]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[8]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[7]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[6]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[4]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[3]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[1]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Data[0]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Clock	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Reg_Num[1]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Reg_Num[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Reg_Num[4]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Reg_Num[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_Reg_Num[2]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reg_Write	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Register_File IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Read_Data1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Clock : std_logic;
SIGNAL ww_Clear : std_logic;
SIGNAL ww_Write_Reg_Num : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Reg_Write : std_logic;
SIGNAL ww_Write_Data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_Reg_Num_1 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Read_Data2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_Reg_Num_2 : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \Read_Reg_Num_1[4]~input_o\ : std_logic;
SIGNAL \Write_Reg_Num[1]~input_o\ : std_logic;
SIGNAL \Write_Reg_Num[0]~input_o\ : std_logic;
SIGNAL \Write_Reg_Num[4]~input_o\ : std_logic;
SIGNAL \Reg_Write~input_o\ : std_logic;
SIGNAL \Write_Reg_Num[3]~input_o\ : std_logic;
SIGNAL \Clock~input_o\ : std_logic;
SIGNAL \Write_Reg_Num[2]~input_o\ : std_logic;
SIGNAL \inst32|inst4~0_combout\ : std_logic;
SIGNAL \Clear~input_o\ : std_logic;
SIGNAL \inst|inst4~0_combout\ : std_logic;
SIGNAL \inst34|inst4~combout\ : std_logic;
SIGNAL \Write_Data[31]~input_o\ : std_logic;
SIGNAL \inst|inst3|inst9~combout\ : std_logic;
SIGNAL \inst34|inst3|inst~feeder_combout\ : std_logic;
SIGNAL \inst34|inst3|inst~q\ : std_logic;
SIGNAL \inst32|inst4~combout\ : std_logic;
SIGNAL \inst32|inst3|inst~feeder_combout\ : std_logic;
SIGNAL \inst32|inst3|inst~q\ : std_logic;
SIGNAL \Read_Reg_Num_1[1]~input_o\ : std_logic;
SIGNAL \Read_Reg_Num_1[0]~input_o\ : std_logic;
SIGNAL \inst36|inst4~combout\ : std_logic;
SIGNAL \inst36|inst3|inst~q\ : std_logic;
SIGNAL \inst38|inst4~combout\ : std_logic;
SIGNAL \inst38|inst3|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w31_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst24|inst4~0_combout\ : std_logic;
SIGNAL \inst24|inst4~combout\ : std_logic;
SIGNAL \inst24|inst3|inst~q\ : std_logic;
SIGNAL \inst42|inst4~0_combout\ : std_logic;
SIGNAL \inst26|inst4~combout\ : std_logic;
SIGNAL \inst26|inst3|inst~q\ : std_logic;
SIGNAL \inst46|inst4~0_combout\ : std_logic;
SIGNAL \inst30|inst4~combout\ : std_logic;
SIGNAL \inst30|inst3|inst~q\ : std_logic;
SIGNAL \inst44|inst4~0_combout\ : std_logic;
SIGNAL \inst28|inst4~combout\ : std_logic;
SIGNAL \inst28|inst3|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w31_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \Read_Reg_Num_1[3]~input_o\ : std_logic;
SIGNAL \Read_Reg_Num_1[2]~input_o\ : std_logic;
SIGNAL \inst|inst4~1_combout\ : std_logic;
SIGNAL \inst22|inst4~combout\ : std_logic;
SIGNAL \inst22|inst3|inst~feeder_combout\ : std_logic;
SIGNAL \inst22|inst3|inst~q\ : std_logic;
SIGNAL \inst|inst4~combout\ : std_logic;
SIGNAL \inst|inst3|inst~q\ : std_logic;
SIGNAL \inst50|inst4~0_combout\ : std_logic;
SIGNAL \inst18|inst4~combout\ : std_logic;
SIGNAL \inst18|inst3|inst~q\ : std_logic;
SIGNAL \inst20|inst4~combout\ : std_logic;
SIGNAL \inst20|inst3|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w31_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst42|inst4~combout\ : std_logic;
SIGNAL \inst42|inst3|inst~feeder_combout\ : std_logic;
SIGNAL \inst42|inst3|inst~q\ : std_logic;
SIGNAL \inst46|inst4~combout\ : std_logic;
SIGNAL \inst46|inst3|inst~q\ : std_logic;
SIGNAL \inst44|inst4~combout\ : std_logic;
SIGNAL \inst44|inst3|inst~q\ : std_logic;
SIGNAL \inst40|inst4~combout\ : std_logic;
SIGNAL \inst40|inst3|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w31_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w31_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst76|inst4~combout\ : std_logic;
SIGNAL \inst76|inst3|inst~q\ : std_logic;
SIGNAL \inst64|inst4~0_combout\ : std_logic;
SIGNAL \inst68|inst4~combout\ : std_logic;
SIGNAL \inst68|inst3|inst~q\ : std_logic;
SIGNAL \inst60|inst4~combout\ : std_logic;
SIGNAL \inst60|inst3|inst~q\ : std_logic;
SIGNAL \inst48|inst4~0_combout\ : std_logic;
SIGNAL \inst52|inst4~combout\ : std_logic;
SIGNAL \inst52|inst3|inst~feeder_combout\ : std_logic;
SIGNAL \inst52|inst3|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst54|inst4~combout\ : std_logic;
SIGNAL \inst54|inst3|inst~feeder_combout\ : std_logic;
SIGNAL \inst54|inst3|inst~q\ : std_logic;
SIGNAL \inst78|inst4~combout\ : std_logic;
SIGNAL \inst78|inst3|inst~q\ : std_logic;
SIGNAL \inst70|inst4~combout\ : std_logic;
SIGNAL \inst70|inst3|inst~q\ : std_logic;
SIGNAL \inst62|inst4~combout\ : std_logic;
SIGNAL \inst62|inst3|inst~feeder_combout\ : std_logic;
SIGNAL \inst62|inst3|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w31_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst58|inst4~combout\ : std_logic;
SIGNAL \inst58|inst3|inst~q\ : std_logic;
SIGNAL \inst50|inst4~combout\ : std_logic;
SIGNAL \inst50|inst3|inst~q\ : std_logic;
SIGNAL \inst74|inst4~combout\ : std_logic;
SIGNAL \inst74|inst3|inst~q\ : std_logic;
SIGNAL \inst66|inst4~combout\ : std_logic;
SIGNAL \inst66|inst3|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst56|inst4~combout\ : std_logic;
SIGNAL \inst56|inst3|inst~feeder_combout\ : std_logic;
SIGNAL \inst56|inst3|inst~q\ : std_logic;
SIGNAL \inst72|inst4~combout\ : std_logic;
SIGNAL \inst72|inst3|inst~q\ : std_logic;
SIGNAL \inst64|inst4~combout\ : std_logic;
SIGNAL \inst64|inst3|inst~q\ : std_logic;
SIGNAL \inst48|inst4~combout\ : std_logic;
SIGNAL \inst48|inst3|inst~feeder_combout\ : std_logic;
SIGNAL \inst48|inst3|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w31_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w31_n0_mux_dataout~11_combout\ : std_logic;
SIGNAL \Write_Data[30]~input_o\ : std_logic;
SIGNAL \inst|inst3|inst10~combout\ : std_logic;
SIGNAL \inst72|inst3|inst1~q\ : std_logic;
SIGNAL \inst56|inst3|inst1~feeder_combout\ : std_logic;
SIGNAL \inst56|inst3|inst1~q\ : std_logic;
SIGNAL \inst64|inst3|inst1~q\ : std_logic;
SIGNAL \inst48|inst3|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst52|inst3|inst1~feeder_combout\ : std_logic;
SIGNAL \inst52|inst3|inst1~q\ : std_logic;
SIGNAL \inst76|inst3|inst1~q\ : std_logic;
SIGNAL \inst68|inst3|inst1~q\ : std_logic;
SIGNAL \inst60|inst3|inst1~feeder_combout\ : std_logic;
SIGNAL \inst60|inst3|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst62|inst3|inst1~feeder_combout\ : std_logic;
SIGNAL \inst62|inst3|inst1~q\ : std_logic;
SIGNAL \inst54|inst3|inst1~feeder_combout\ : std_logic;
SIGNAL \inst54|inst3|inst1~q\ : std_logic;
SIGNAL \inst78|inst3|inst1~q\ : std_logic;
SIGNAL \inst70|inst3|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w30_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst50|inst3|inst1~q\ : std_logic;
SIGNAL \inst58|inst3|inst1~q\ : std_logic;
SIGNAL \inst66|inst3|inst1~q\ : std_logic;
SIGNAL \inst74|inst3|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w30_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst38|inst3|inst1~q\ : std_logic;
SIGNAL \inst32|inst3|inst1~feeder_combout\ : std_logic;
SIGNAL \inst32|inst3|inst1~q\ : std_logic;
SIGNAL \inst36|inst3|inst1~q\ : std_logic;
SIGNAL \inst34|inst3|inst1~feeder_combout\ : std_logic;
SIGNAL \inst34|inst3|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w30_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst3|inst1~q\ : std_logic;
SIGNAL \inst20|inst3|inst1~q\ : std_logic;
SIGNAL \inst18|inst3|inst1~q\ : std_logic;
SIGNAL \inst22|inst3|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w30_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst40|inst3|inst1~feeder_combout\ : std_logic;
SIGNAL \inst40|inst3|inst1~q\ : std_logic;
SIGNAL \inst42|inst3|inst1~q\ : std_logic;
SIGNAL \inst44|inst3|inst1~q\ : std_logic;
SIGNAL \inst46|inst3|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w30_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst24|inst3|inst1~feeder_combout\ : std_logic;
SIGNAL \inst24|inst3|inst1~q\ : std_logic;
SIGNAL \inst26|inst3|inst1~feeder_combout\ : std_logic;
SIGNAL \inst26|inst3|inst1~q\ : std_logic;
SIGNAL \inst28|inst3|inst1~q\ : std_logic;
SIGNAL \inst30|inst3|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w30_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w30_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w30_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[29]~input_o\ : std_logic;
SIGNAL \inst|inst3|inst11~combout\ : std_logic;
SIGNAL \inst32|inst3|inst2~q\ : std_logic;
SIGNAL \inst34|inst3|inst2~feeder_combout\ : std_logic;
SIGNAL \inst34|inst3|inst2~q\ : std_logic;
SIGNAL \inst36|inst3|inst2~q\ : std_logic;
SIGNAL \inst38|inst3|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w29_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst3|inst2~feeder_combout\ : std_logic;
SIGNAL \inst|inst3|inst2~q\ : std_logic;
SIGNAL \inst22|inst3|inst2~q\ : std_logic;
SIGNAL \inst18|inst3|inst2~q\ : std_logic;
SIGNAL \inst20|inst3|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w29_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst46|inst3|inst2~q\ : std_logic;
SIGNAL \inst40|inst3|inst2~feeder_combout\ : std_logic;
SIGNAL \inst40|inst3|inst2~q\ : std_logic;
SIGNAL \inst42|inst3|inst2~q\ : std_logic;
SIGNAL \inst44|inst3|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w29_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst28|inst3|inst2~q\ : std_logic;
SIGNAL \inst30|inst3|inst2~q\ : std_logic;
SIGNAL \inst26|inst3|inst2~feeder_combout\ : std_logic;
SIGNAL \inst26|inst3|inst2~q\ : std_logic;
SIGNAL \inst24|inst3|inst2~feeder_combout\ : std_logic;
SIGNAL \inst24|inst3|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w29_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w29_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst48|inst3|inst2~feeder_combout\ : std_logic;
SIGNAL \inst48|inst3|inst2~q\ : std_logic;
SIGNAL \inst72|inst3|inst2~feeder_combout\ : std_logic;
SIGNAL \inst72|inst3|inst2~q\ : std_logic;
SIGNAL \inst64|inst3|inst2~q\ : std_logic;
SIGNAL \inst56|inst3|inst2~feeder_combout\ : std_logic;
SIGNAL \inst56|inst3|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst52|inst3|inst2~feeder_combout\ : std_logic;
SIGNAL \inst52|inst3|inst2~q\ : std_logic;
SIGNAL \inst60|inst3|inst2~feeder_combout\ : std_logic;
SIGNAL \inst60|inst3|inst2~q\ : std_logic;
SIGNAL \inst68|inst3|inst2~q\ : std_logic;
SIGNAL \inst76|inst3|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst50|inst3|inst2~feeder_combout\ : std_logic;
SIGNAL \inst50|inst3|inst2~q\ : std_logic;
SIGNAL \inst74|inst3|inst2~q\ : std_logic;
SIGNAL \inst66|inst3|inst2~q\ : std_logic;
SIGNAL \inst58|inst3|inst2~feeder_combout\ : std_logic;
SIGNAL \inst58|inst3|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst78|inst3|inst2~q\ : std_logic;
SIGNAL \inst62|inst3|inst2~feeder_combout\ : std_logic;
SIGNAL \inst62|inst3|inst2~q\ : std_logic;
SIGNAL \inst54|inst3|inst2~feeder_combout\ : std_logic;
SIGNAL \inst54|inst3|inst2~q\ : std_logic;
SIGNAL \inst70|inst3|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w29_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w29_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w29_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[28]~input_o\ : std_logic;
SIGNAL \inst|inst3|inst12~combout\ : std_logic;
SIGNAL \inst20|inst3|inst3~q\ : std_logic;
SIGNAL \inst|inst3|inst3~q\ : std_logic;
SIGNAL \inst18|inst3|inst3~q\ : std_logic;
SIGNAL \inst22|inst3|inst3~feeder_combout\ : std_logic;
SIGNAL \inst22|inst3|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w28_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst24|inst3|inst3~feeder_combout\ : std_logic;
SIGNAL \inst24|inst3|inst3~q\ : std_logic;
SIGNAL \inst26|inst3|inst3~q\ : std_logic;
SIGNAL \inst28|inst3|inst3~q\ : std_logic;
SIGNAL \inst30|inst3|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w28_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst40|inst3|inst3~feeder_combout\ : std_logic;
SIGNAL \inst40|inst3|inst3~q\ : std_logic;
SIGNAL \inst46|inst3|inst3~q\ : std_logic;
SIGNAL \inst42|inst3|inst3~q\ : std_logic;
SIGNAL \inst44|inst3|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w28_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w28_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst32|inst3|inst3~feeder_combout\ : std_logic;
SIGNAL \inst32|inst3|inst3~q\ : std_logic;
SIGNAL \inst38|inst3|inst3~q\ : std_logic;
SIGNAL \inst34|inst3|inst3~feeder_combout\ : std_logic;
SIGNAL \inst34|inst3|inst3~q\ : std_logic;
SIGNAL \inst36|inst3|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w28_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst60|inst3|inst3~feeder_combout\ : std_logic;
SIGNAL \inst60|inst3|inst3~q\ : std_logic;
SIGNAL \inst76|inst3|inst3~q\ : std_logic;
SIGNAL \inst68|inst3|inst3~q\ : std_logic;
SIGNAL \inst52|inst3|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst62|inst3|inst3~feeder_combout\ : std_logic;
SIGNAL \inst62|inst3|inst3~q\ : std_logic;
SIGNAL \inst78|inst3|inst3~q\ : std_logic;
SIGNAL \inst70|inst3|inst3~q\ : std_logic;
SIGNAL \inst54|inst3|inst3~feeder_combout\ : std_logic;
SIGNAL \inst54|inst3|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w28_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst72|inst3|inst3~q\ : std_logic;
SIGNAL \inst48|inst3|inst3~feeder_combout\ : std_logic;
SIGNAL \inst48|inst3|inst3~q\ : std_logic;
SIGNAL \inst56|inst3|inst3~feeder_combout\ : std_logic;
SIGNAL \inst56|inst3|inst3~q\ : std_logic;
SIGNAL \inst64|inst3|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst50|inst3|inst3~feeder_combout\ : std_logic;
SIGNAL \inst50|inst3|inst3~q\ : std_logic;
SIGNAL \inst58|inst3|inst3~q\ : std_logic;
SIGNAL \inst74|inst3|inst3~q\ : std_logic;
SIGNAL \inst66|inst3|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w28_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w28_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[27]~input_o\ : std_logic;
SIGNAL \inst|inst3|inst13~combout\ : std_logic;
SIGNAL \inst32|inst3|inst4~feeder_combout\ : std_logic;
SIGNAL \inst32|inst3|inst4~q\ : std_logic;
SIGNAL \inst34|inst3|inst4~q\ : std_logic;
SIGNAL \inst36|inst3|inst4~q\ : std_logic;
SIGNAL \inst38|inst3|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w27_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst46|inst3|inst4~q\ : std_logic;
SIGNAL \inst42|inst3|inst4~feeder_combout\ : std_logic;
SIGNAL \inst42|inst3|inst4~q\ : std_logic;
SIGNAL \inst44|inst3|inst4~q\ : std_logic;
SIGNAL \inst40|inst3|inst4~feeder_combout\ : std_logic;
SIGNAL \inst40|inst3|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w27_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst3|inst4~feeder_combout\ : std_logic;
SIGNAL \inst|inst3|inst4~q\ : std_logic;
SIGNAL \inst22|inst3|inst4~feeder_combout\ : std_logic;
SIGNAL \inst22|inst3|inst4~q\ : std_logic;
SIGNAL \inst20|inst3|inst4~q\ : std_logic;
SIGNAL \inst18|inst3|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w27_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst24|inst3|inst4~feeder_combout\ : std_logic;
SIGNAL \inst24|inst3|inst4~q\ : std_logic;
SIGNAL \inst26|inst3|inst4~feeder_combout\ : std_logic;
SIGNAL \inst26|inst3|inst4~q\ : std_logic;
SIGNAL \inst30|inst3|inst4~q\ : std_logic;
SIGNAL \inst28|inst3|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w27_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w27_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst60|inst3|inst4~q\ : std_logic;
SIGNAL \inst76|inst3|inst4~q\ : std_logic;
SIGNAL \inst68|inst3|inst4~q\ : std_logic;
SIGNAL \inst52|inst3|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst54|inst3|inst4~q\ : std_logic;
SIGNAL \inst78|inst3|inst4~q\ : std_logic;
SIGNAL \inst62|inst3|inst4~q\ : std_logic;
SIGNAL \inst70|inst3|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w27_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst56|inst3|inst4~q\ : std_logic;
SIGNAL \inst72|inst3|inst4~q\ : std_logic;
SIGNAL \inst64|inst3|inst4~q\ : std_logic;
SIGNAL \inst48|inst3|inst4~feeder_combout\ : std_logic;
SIGNAL \inst48|inst3|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst50|inst3|inst4~feeder_combout\ : std_logic;
SIGNAL \inst50|inst3|inst4~q\ : std_logic;
SIGNAL \inst74|inst3|inst4~q\ : std_logic;
SIGNAL \inst58|inst3|inst4~feeder_combout\ : std_logic;
SIGNAL \inst58|inst3|inst4~q\ : std_logic;
SIGNAL \inst66|inst3|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w27_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w27_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[26]~input_o\ : std_logic;
SIGNAL \inst|inst3|inst14~combout\ : std_logic;
SIGNAL \inst40|inst3|inst5~q\ : std_logic;
SIGNAL \inst42|inst3|inst5~feeder_combout\ : std_logic;
SIGNAL \inst42|inst3|inst5~q\ : std_logic;
SIGNAL \inst46|inst3|inst5~q\ : std_logic;
SIGNAL \inst44|inst3|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w26_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst24|inst3|inst5~q\ : std_logic;
SIGNAL \inst26|inst3|inst5~q\ : std_logic;
SIGNAL \inst28|inst3|inst5~q\ : std_logic;
SIGNAL \inst30|inst3|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w26_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst3|inst5~feeder_combout\ : std_logic;
SIGNAL \inst|inst3|inst5~q\ : std_logic;
SIGNAL \inst22|inst3|inst5~q\ : std_logic;
SIGNAL \inst20|inst3|inst5~q\ : std_logic;
SIGNAL \inst18|inst3|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w26_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w26_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst74|inst3|inst5~q\ : std_logic;
SIGNAL \inst50|inst3|inst5~feeder_combout\ : std_logic;
SIGNAL \inst50|inst3|inst5~q\ : std_logic;
SIGNAL \inst66|inst3|inst5~q\ : std_logic;
SIGNAL \inst58|inst3|inst5~feeder_combout\ : std_logic;
SIGNAL \inst58|inst3|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst60|inst3|inst5~feeder_combout\ : std_logic;
SIGNAL \inst60|inst3|inst5~q\ : std_logic;
SIGNAL \inst52|inst3|inst5~q\ : std_logic;
SIGNAL \inst76|inst3|inst5~q\ : std_logic;
SIGNAL \inst68|inst3|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst56|inst3|inst5~q\ : std_logic;
SIGNAL \inst48|inst3|inst5~feeder_combout\ : std_logic;
SIGNAL \inst48|inst3|inst5~q\ : std_logic;
SIGNAL \inst64|inst3|inst5~q\ : std_logic;
SIGNAL \inst72|inst3|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst78|inst3|inst5~q\ : std_logic;
SIGNAL \inst62|inst3|inst5~q\ : std_logic;
SIGNAL \inst70|inst3|inst5~q\ : std_logic;
SIGNAL \inst54|inst3|inst5~feeder_combout\ : std_logic;
SIGNAL \inst54|inst3|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w26_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w26_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst34|inst3|inst5~feeder_combout\ : std_logic;
SIGNAL \inst34|inst3|inst5~q\ : std_logic;
SIGNAL \inst32|inst3|inst5~q\ : std_logic;
SIGNAL \inst38|inst3|inst5~q\ : std_logic;
SIGNAL \inst36|inst3|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w26_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w26_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[25]~input_o\ : std_logic;
SIGNAL \inst|inst3|inst15~combout\ : std_logic;
SIGNAL \inst22|inst3|inst6~q\ : std_logic;
SIGNAL \inst20|inst3|inst6~q\ : std_logic;
SIGNAL \inst|inst3|inst6~q\ : std_logic;
SIGNAL \inst18|inst3|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w25_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst24|inst3|inst6~feeder_combout\ : std_logic;
SIGNAL \inst24|inst3|inst6~q\ : std_logic;
SIGNAL \inst26|inst3|inst6~feeder_combout\ : std_logic;
SIGNAL \inst26|inst3|inst6~q\ : std_logic;
SIGNAL \inst30|inst3|inst6~q\ : std_logic;
SIGNAL \inst28|inst3|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w25_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst40|inst3|inst6~q\ : std_logic;
SIGNAL \inst42|inst3|inst6~feeder_combout\ : std_logic;
SIGNAL \inst42|inst3|inst6~q\ : std_logic;
SIGNAL \inst44|inst3|inst6~q\ : std_logic;
SIGNAL \inst46|inst3|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w25_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w25_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst72|inst3|inst6~q\ : std_logic;
SIGNAL \inst48|inst3|inst6~feeder_combout\ : std_logic;
SIGNAL \inst48|inst3|inst6~q\ : std_logic;
SIGNAL \inst64|inst3|inst6~q\ : std_logic;
SIGNAL \inst56|inst3|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst78|inst3|inst6~q\ : std_logic;
SIGNAL \inst62|inst3|inst6~q\ : std_logic;
SIGNAL \inst70|inst3|inst6~q\ : std_logic;
SIGNAL \inst54|inst3|inst6~feeder_combout\ : std_logic;
SIGNAL \inst54|inst3|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w25_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst76|inst3|inst6~q\ : std_logic;
SIGNAL \inst60|inst3|inst6~feeder_combout\ : std_logic;
SIGNAL \inst60|inst3|inst6~q\ : std_logic;
SIGNAL \inst68|inst3|inst6~feeder_combout\ : std_logic;
SIGNAL \inst68|inst3|inst6~q\ : std_logic;
SIGNAL \inst52|inst3|inst6~feeder_combout\ : std_logic;
SIGNAL \inst52|inst3|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst58|inst3|inst6~q\ : std_logic;
SIGNAL \inst74|inst3|inst6~q\ : std_logic;
SIGNAL \inst66|inst3|inst6~q\ : std_logic;
SIGNAL \inst50|inst3|inst6~feeder_combout\ : std_logic;
SIGNAL \inst50|inst3|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w25_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst32|inst3|inst6~feeder_combout\ : std_logic;
SIGNAL \inst32|inst3|inst6~q\ : std_logic;
SIGNAL \inst38|inst3|inst6~q\ : std_logic;
SIGNAL \inst34|inst3|inst6~feeder_combout\ : std_logic;
SIGNAL \inst34|inst3|inst6~q\ : std_logic;
SIGNAL \inst36|inst3|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w25_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w25_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[24]~input_o\ : std_logic;
SIGNAL \inst|inst3|inst16~combout\ : std_logic;
SIGNAL \inst38|inst3|inst7~q\ : std_logic;
SIGNAL \inst32|inst3|inst7~q\ : std_logic;
SIGNAL \inst36|inst3|inst7~q\ : std_logic;
SIGNAL \inst34|inst3|inst7~feeder_combout\ : std_logic;
SIGNAL \inst34|inst3|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w24_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst62|inst3|inst7~feeder_combout\ : std_logic;
SIGNAL \inst62|inst3|inst7~q\ : std_logic;
SIGNAL \inst78|inst3|inst7~q\ : std_logic;
SIGNAL \inst70|inst3|inst7~q\ : std_logic;
SIGNAL \inst54|inst3|inst7~feeder_combout\ : std_logic;
SIGNAL \inst54|inst3|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w24_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst72|inst3|inst7~q\ : std_logic;
SIGNAL \inst64|inst3|inst7~q\ : std_logic;
SIGNAL \inst48|inst3|inst7~q\ : std_logic;
SIGNAL \inst56|inst3|inst7~feeder_combout\ : std_logic;
SIGNAL \inst56|inst3|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst74|inst3|inst7~q\ : std_logic;
SIGNAL \inst58|inst3|inst7~q\ : std_logic;
SIGNAL \inst66|inst3|inst7~q\ : std_logic;
SIGNAL \inst50|inst3|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst60|inst3|inst7~q\ : std_logic;
SIGNAL \inst52|inst3|inst7~q\ : std_logic;
SIGNAL \inst68|inst3|inst7~q\ : std_logic;
SIGNAL \inst76|inst3|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w24_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst46|inst3|inst7~q\ : std_logic;
SIGNAL \inst40|inst3|inst7~q\ : std_logic;
SIGNAL \inst42|inst3|inst7~q\ : std_logic;
SIGNAL \inst44|inst3|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w24_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst3|inst7~feeder_combout\ : std_logic;
SIGNAL \inst|inst3|inst7~q\ : std_logic;
SIGNAL \inst22|inst3|inst7~q\ : std_logic;
SIGNAL \inst20|inst3|inst7~q\ : std_logic;
SIGNAL \inst18|inst3|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w24_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst24|inst3|inst7~feeder_combout\ : std_logic;
SIGNAL \inst24|inst3|inst7~q\ : std_logic;
SIGNAL \inst30|inst3|inst7~q\ : std_logic;
SIGNAL \inst28|inst3|inst7~q\ : std_logic;
SIGNAL \inst26|inst3|inst7~feeder_combout\ : std_logic;
SIGNAL \inst26|inst3|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w24_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w24_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w24_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[23]~input_o\ : std_logic;
SIGNAL \inst|inst2|inst9~combout\ : std_logic;
SIGNAL \inst58|inst2|inst~feeder_combout\ : std_logic;
SIGNAL \inst58|inst2|inst~q\ : std_logic;
SIGNAL \inst50|inst2|inst~feeder_combout\ : std_logic;
SIGNAL \inst50|inst2|inst~q\ : std_logic;
SIGNAL \inst74|inst2|inst~q\ : std_logic;
SIGNAL \inst66|inst2|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst78|inst2|inst~q\ : std_logic;
SIGNAL \inst62|inst2|inst~feeder_combout\ : std_logic;
SIGNAL \inst62|inst2|inst~q\ : std_logic;
SIGNAL \inst54|inst2|inst~feeder_combout\ : std_logic;
SIGNAL \inst54|inst2|inst~q\ : std_logic;
SIGNAL \inst70|inst2|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w23_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst52|inst2|inst~q\ : std_logic;
SIGNAL \inst76|inst2|inst~q\ : std_logic;
SIGNAL \inst68|inst2|inst~q\ : std_logic;
SIGNAL \inst60|inst2|inst~feeder_combout\ : std_logic;
SIGNAL \inst60|inst2|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst48|inst2|inst~feeder_combout\ : std_logic;
SIGNAL \inst48|inst2|inst~q\ : std_logic;
SIGNAL \inst56|inst2|inst~q\ : std_logic;
SIGNAL \inst72|inst2|inst~q\ : std_logic;
SIGNAL \inst64|inst2|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w23_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|inst2|inst~feeder_combout\ : std_logic;
SIGNAL \inst|inst2|inst~q\ : std_logic;
SIGNAL \inst22|inst2|inst~feeder_combout\ : std_logic;
SIGNAL \inst22|inst2|inst~q\ : std_logic;
SIGNAL \inst18|inst2|inst~q\ : std_logic;
SIGNAL \inst20|inst2|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w23_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst26|inst2|inst~feeder_combout\ : std_logic;
SIGNAL \inst26|inst2|inst~q\ : std_logic;
SIGNAL \inst30|inst2|inst~q\ : std_logic;
SIGNAL \inst28|inst2|inst~q\ : std_logic;
SIGNAL \inst24|inst2|inst~feeder_combout\ : std_logic;
SIGNAL \inst24|inst2|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w23_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst42|inst2|inst~q\ : std_logic;
SIGNAL \inst40|inst2|inst~q\ : std_logic;
SIGNAL \inst44|inst2|inst~q\ : std_logic;
SIGNAL \inst46|inst2|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w23_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w23_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst34|inst2|inst~feeder_combout\ : std_logic;
SIGNAL \inst34|inst2|inst~q\ : std_logic;
SIGNAL \inst38|inst2|inst~q\ : std_logic;
SIGNAL \inst36|inst2|inst~q\ : std_logic;
SIGNAL \inst32|inst2|inst~feeder_combout\ : std_logic;
SIGNAL \inst32|inst2|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w23_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w23_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[22]~input_o\ : std_logic;
SIGNAL \inst|inst2|inst10~combout\ : std_logic;
SIGNAL \inst78|inst2|inst1~q\ : std_logic;
SIGNAL \inst54|inst2|inst1~feeder_combout\ : std_logic;
SIGNAL \inst54|inst2|inst1~q\ : std_logic;
SIGNAL \inst62|inst2|inst1~feeder_combout\ : std_logic;
SIGNAL \inst62|inst2|inst1~q\ : std_logic;
SIGNAL \inst70|inst2|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w22_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst50|inst2|inst1~q\ : std_logic;
SIGNAL \inst58|inst2|inst1~feeder_combout\ : std_logic;
SIGNAL \inst58|inst2|inst1~q\ : std_logic;
SIGNAL \inst66|inst2|inst1~q\ : std_logic;
SIGNAL \inst74|inst2|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst52|inst2|inst1~q\ : std_logic;
SIGNAL \inst60|inst2|inst1~q\ : std_logic;
SIGNAL \inst68|inst2|inst1~q\ : std_logic;
SIGNAL \inst76|inst2|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst64|inst2|inst1~q\ : std_logic;
SIGNAL \inst72|inst2|inst1~q\ : std_logic;
SIGNAL \inst48|inst2|inst1~q\ : std_logic;
SIGNAL \inst56|inst2|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w22_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst22|inst2|inst1~feeder_combout\ : std_logic;
SIGNAL \inst22|inst2|inst1~q\ : std_logic;
SIGNAL \inst|inst2|inst1~q\ : std_logic;
SIGNAL \inst18|inst2|inst1~q\ : std_logic;
SIGNAL \inst20|inst2|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w22_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst26|inst2|inst1~feeder_combout\ : std_logic;
SIGNAL \inst26|inst2|inst1~q\ : std_logic;
SIGNAL \inst24|inst2|inst1~feeder_combout\ : std_logic;
SIGNAL \inst24|inst2|inst1~q\ : std_logic;
SIGNAL \inst30|inst2|inst1~q\ : std_logic;
SIGNAL \inst28|inst2|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w22_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst40|inst2|inst1~q\ : std_logic;
SIGNAL \inst46|inst2|inst1~q\ : std_logic;
SIGNAL \inst44|inst2|inst1~q\ : std_logic;
SIGNAL \inst42|inst2|inst1~feeder_combout\ : std_logic;
SIGNAL \inst42|inst2|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w22_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w22_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst32|inst2|inst1~feeder_combout\ : std_logic;
SIGNAL \inst32|inst2|inst1~q\ : std_logic;
SIGNAL \inst34|inst2|inst1~q\ : std_logic;
SIGNAL \inst38|inst2|inst1~q\ : std_logic;
SIGNAL \inst36|inst2|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w22_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w22_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[21]~input_o\ : std_logic;
SIGNAL \inst|inst2|inst11~combout\ : std_logic;
SIGNAL \inst22|inst2|inst2~feeder_combout\ : std_logic;
SIGNAL \inst22|inst2|inst2~q\ : std_logic;
SIGNAL \inst20|inst2|inst2~q\ : std_logic;
SIGNAL \inst18|inst2|inst2~q\ : std_logic;
SIGNAL \inst|inst2|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w21_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst26|inst2|inst2~feeder_combout\ : std_logic;
SIGNAL \inst26|inst2|inst2~q\ : std_logic;
SIGNAL \inst30|inst2|inst2~q\ : std_logic;
SIGNAL \inst24|inst2|inst2~q\ : std_logic;
SIGNAL \inst28|inst2|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w21_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst46|inst2|inst2~q\ : std_logic;
SIGNAL \inst40|inst2|inst2~feeder_combout\ : std_logic;
SIGNAL \inst40|inst2|inst2~q\ : std_logic;
SIGNAL \inst44|inst2|inst2~q\ : std_logic;
SIGNAL \inst42|inst2|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w21_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w21_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst32|inst2|inst2~feeder_combout\ : std_logic;
SIGNAL \inst32|inst2|inst2~q\ : std_logic;
SIGNAL \inst34|inst2|inst2~feeder_combout\ : std_logic;
SIGNAL \inst34|inst2|inst2~q\ : std_logic;
SIGNAL \inst36|inst2|inst2~q\ : std_logic;
SIGNAL \inst38|inst2|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w21_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst50|inst2|inst2~feeder_combout\ : std_logic;
SIGNAL \inst50|inst2|inst2~q\ : std_logic;
SIGNAL \inst58|inst2|inst2~feeder_combout\ : std_logic;
SIGNAL \inst58|inst2|inst2~q\ : std_logic;
SIGNAL \inst66|inst2|inst2~q\ : std_logic;
SIGNAL \inst74|inst2|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst60|inst2|inst2~feeder_combout\ : std_logic;
SIGNAL \inst60|inst2|inst2~q\ : std_logic;
SIGNAL \inst76|inst2|inst2~q\ : std_logic;
SIGNAL \inst52|inst2|inst2~q\ : std_logic;
SIGNAL \inst68|inst2|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst72|inst2|inst2~q\ : std_logic;
SIGNAL \inst56|inst2|inst2~q\ : std_logic;
SIGNAL \inst64|inst2|inst2~q\ : std_logic;
SIGNAL \inst48|inst2|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst78|inst2|inst2~feeder_combout\ : std_logic;
SIGNAL \inst78|inst2|inst2~q\ : std_logic;
SIGNAL \inst62|inst2|inst2~feeder_combout\ : std_logic;
SIGNAL \inst62|inst2|inst2~q\ : std_logic;
SIGNAL \inst70|inst2|inst2~q\ : std_logic;
SIGNAL \inst54|inst2|inst2~feeder_combout\ : std_logic;
SIGNAL \inst54|inst2|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w21_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w21_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w21_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[20]~input_o\ : std_logic;
SIGNAL \inst|inst2|inst12~combout\ : std_logic;
SIGNAL \inst22|inst2|inst3~feeder_combout\ : std_logic;
SIGNAL \inst22|inst2|inst3~q\ : std_logic;
SIGNAL \inst|inst2|inst3~q\ : std_logic;
SIGNAL \inst18|inst2|inst3~q\ : std_logic;
SIGNAL \inst20|inst2|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w20_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst42|inst2|inst3~feeder_combout\ : std_logic;
SIGNAL \inst42|inst2|inst3~q\ : std_logic;
SIGNAL \inst46|inst2|inst3~q\ : std_logic;
SIGNAL \inst44|inst2|inst3~q\ : std_logic;
SIGNAL \inst40|inst2|inst3~feeder_combout\ : std_logic;
SIGNAL \inst40|inst2|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w20_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst30|inst2|inst3~q\ : std_logic;
SIGNAL \inst24|inst2|inst3~q\ : std_logic;
SIGNAL \inst28|inst2|inst3~q\ : std_logic;
SIGNAL \inst26|inst2|inst3~feeder_combout\ : std_logic;
SIGNAL \inst26|inst2|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w20_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w20_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst38|inst2|inst3~q\ : std_logic;
SIGNAL \inst34|inst2|inst3~feeder_combout\ : std_logic;
SIGNAL \inst34|inst2|inst3~q\ : std_logic;
SIGNAL \inst36|inst2|inst3~q\ : std_logic;
SIGNAL \inst32|inst2|inst3~feeder_combout\ : std_logic;
SIGNAL \inst32|inst2|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w20_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst60|inst2|inst3~q\ : std_logic;
SIGNAL \inst52|inst2|inst3~q\ : std_logic;
SIGNAL \inst68|inst2|inst3~q\ : std_logic;
SIGNAL \inst76|inst2|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst72|inst2|inst3~q\ : std_logic;
SIGNAL \inst48|inst2|inst3~feeder_combout\ : std_logic;
SIGNAL \inst48|inst2|inst3~q\ : std_logic;
SIGNAL \inst64|inst2|inst3~q\ : std_logic;
SIGNAL \inst56|inst2|inst3~feeder_combout\ : std_logic;
SIGNAL \inst56|inst2|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst62|inst2|inst3~feeder_combout\ : std_logic;
SIGNAL \inst62|inst2|inst3~q\ : std_logic;
SIGNAL \inst78|inst2|inst3~q\ : std_logic;
SIGNAL \inst54|inst2|inst3~feeder_combout\ : std_logic;
SIGNAL \inst54|inst2|inst3~q\ : std_logic;
SIGNAL \inst70|inst2|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w20_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst50|inst2|inst3~feeder_combout\ : std_logic;
SIGNAL \inst50|inst2|inst3~q\ : std_logic;
SIGNAL \inst58|inst2|inst3~q\ : std_logic;
SIGNAL \inst74|inst2|inst3~q\ : std_logic;
SIGNAL \inst66|inst2|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w20_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w20_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[19]~input_o\ : std_logic;
SIGNAL \inst|inst2|inst13~combout\ : std_logic;
SIGNAL \inst54|inst2|inst4~feeder_combout\ : std_logic;
SIGNAL \inst54|inst2|inst4~q\ : std_logic;
SIGNAL \inst62|inst2|inst4~feeder_combout\ : std_logic;
SIGNAL \inst62|inst2|inst4~q\ : std_logic;
SIGNAL \inst78|inst2|inst4~q\ : std_logic;
SIGNAL \inst70|inst2|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w19_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst76|inst2|inst4~q\ : std_logic;
SIGNAL \inst60|inst2|inst4~feeder_combout\ : std_logic;
SIGNAL \inst60|inst2|inst4~q\ : std_logic;
SIGNAL \inst52|inst2|inst4~feeder_combout\ : std_logic;
SIGNAL \inst52|inst2|inst4~q\ : std_logic;
SIGNAL \inst68|inst2|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst72|inst2|inst4~q\ : std_logic;
SIGNAL \inst56|inst2|inst4~feeder_combout\ : std_logic;
SIGNAL \inst56|inst2|inst4~q\ : std_logic;
SIGNAL \inst48|inst2|inst4~q\ : std_logic;
SIGNAL \inst64|inst2|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst58|inst2|inst4~q\ : std_logic;
SIGNAL \inst74|inst2|inst4~q\ : std_logic;
SIGNAL \inst66|inst2|inst4~q\ : std_logic;
SIGNAL \inst50|inst2|inst4~feeder_combout\ : std_logic;
SIGNAL \inst50|inst2|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w19_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst32|inst2|inst4~q\ : std_logic;
SIGNAL \inst34|inst2|inst4~feeder_combout\ : std_logic;
SIGNAL \inst34|inst2|inst4~q\ : std_logic;
SIGNAL \inst38|inst2|inst4~q\ : std_logic;
SIGNAL \inst36|inst2|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w19_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst40|inst2|inst4~feeder_combout\ : std_logic;
SIGNAL \inst40|inst2|inst4~q\ : std_logic;
SIGNAL \inst42|inst2|inst4~feeder_combout\ : std_logic;
SIGNAL \inst42|inst2|inst4~q\ : std_logic;
SIGNAL \inst46|inst2|inst4~q\ : std_logic;
SIGNAL \inst44|inst2|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w19_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst20|inst2|inst4~q\ : std_logic;
SIGNAL \inst22|inst2|inst4~q\ : std_logic;
SIGNAL \inst|inst2|inst4~feeder_combout\ : std_logic;
SIGNAL \inst|inst2|inst4~q\ : std_logic;
SIGNAL \inst18|inst2|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w19_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst30|inst2|inst4~q\ : std_logic;
SIGNAL \inst26|inst2|inst4~q\ : std_logic;
SIGNAL \inst24|inst2|inst4~feeder_combout\ : std_logic;
SIGNAL \inst24|inst2|inst4~q\ : std_logic;
SIGNAL \inst28|inst2|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w19_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w19_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w19_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[18]~input_o\ : std_logic;
SIGNAL \inst|inst2|inst14~combout\ : std_logic;
SIGNAL \inst66|inst2|inst5~feeder_combout\ : std_logic;
SIGNAL \inst66|inst2|inst5~q\ : std_logic;
SIGNAL \inst50|inst2|inst5~q\ : std_logic;
SIGNAL \inst74|inst2|inst5~q\ : std_logic;
SIGNAL \inst58|inst2|inst5~feeder_combout\ : std_logic;
SIGNAL \inst58|inst2|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst72|inst2|inst5~q\ : std_logic;
SIGNAL \inst56|inst2|inst5~feeder_combout\ : std_logic;
SIGNAL \inst56|inst2|inst5~q\ : std_logic;
SIGNAL \inst48|inst2|inst5~feeder_combout\ : std_logic;
SIGNAL \inst48|inst2|inst5~q\ : std_logic;
SIGNAL \inst64|inst2|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst62|inst2|inst5~q\ : std_logic;
SIGNAL \inst78|inst2|inst5~q\ : std_logic;
SIGNAL \inst70|inst2|inst5~q\ : std_logic;
SIGNAL \inst54|inst2|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w18_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst76|inst2|inst5~q\ : std_logic;
SIGNAL \inst60|inst2|inst5~q\ : std_logic;
SIGNAL \inst52|inst2|inst5~q\ : std_logic;
SIGNAL \inst68|inst2|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w18_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst24|inst2|inst5~feeder_combout\ : std_logic;
SIGNAL \inst24|inst2|inst5~q\ : std_logic;
SIGNAL \inst30|inst2|inst5~q\ : std_logic;
SIGNAL \inst26|inst2|inst5~q\ : std_logic;
SIGNAL \inst28|inst2|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w18_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst40|inst2|inst5~q\ : std_logic;
SIGNAL \inst46|inst2|inst5~q\ : std_logic;
SIGNAL \inst42|inst2|inst5~feeder_combout\ : std_logic;
SIGNAL \inst42|inst2|inst5~q\ : std_logic;
SIGNAL \inst44|inst2|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w18_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst2|inst5~feeder_combout\ : std_logic;
SIGNAL \inst|inst2|inst5~q\ : std_logic;
SIGNAL \inst22|inst2|inst5~q\ : std_logic;
SIGNAL \inst18|inst2|inst5~q\ : std_logic;
SIGNAL \inst20|inst2|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w18_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w18_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst34|inst2|inst5~q\ : std_logic;
SIGNAL \inst38|inst2|inst5~q\ : std_logic;
SIGNAL \inst36|inst2|inst5~q\ : std_logic;
SIGNAL \inst32|inst2|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w18_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w18_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[17]~input_o\ : std_logic;
SIGNAL \inst|inst2|inst15~combout\ : std_logic;
SIGNAL \inst22|inst2|inst6~feeder_combout\ : std_logic;
SIGNAL \inst22|inst2|inst6~q\ : std_logic;
SIGNAL \inst|inst2|inst6~feeder_combout\ : std_logic;
SIGNAL \inst|inst2|inst6~q\ : std_logic;
SIGNAL \inst18|inst2|inst6~q\ : std_logic;
SIGNAL \inst20|inst2|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w17_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst40|inst2|inst6~feeder_combout\ : std_logic;
SIGNAL \inst40|inst2|inst6~q\ : std_logic;
SIGNAL \inst46|inst2|inst6~q\ : std_logic;
SIGNAL \inst44|inst2|inst6~q\ : std_logic;
SIGNAL \inst42|inst2|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w17_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst26|inst2|inst6~q\ : std_logic;
SIGNAL \inst24|inst2|inst6~feeder_combout\ : std_logic;
SIGNAL \inst24|inst2|inst6~q\ : std_logic;
SIGNAL \inst30|inst2|inst6~q\ : std_logic;
SIGNAL \inst28|inst2|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w17_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w17_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst74|inst2|inst6~q\ : std_logic;
SIGNAL \inst50|inst2|inst6~feeder_combout\ : std_logic;
SIGNAL \inst50|inst2|inst6~q\ : std_logic;
SIGNAL \inst58|inst2|inst6~q\ : std_logic;
SIGNAL \inst66|inst2|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst54|inst2|inst6~q\ : std_logic;
SIGNAL \inst62|inst2|inst6~q\ : std_logic;
SIGNAL \inst78|inst2|inst6~q\ : std_logic;
SIGNAL \inst70|inst2|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w17_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst60|inst2|inst6~q\ : std_logic;
SIGNAL \inst76|inst2|inst6~q\ : std_logic;
SIGNAL \inst68|inst2|inst6~q\ : std_logic;
SIGNAL \inst52|inst2|inst6~feeder_combout\ : std_logic;
SIGNAL \inst52|inst2|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst48|inst2|inst6~feeder_combout\ : std_logic;
SIGNAL \inst48|inst2|inst6~q\ : std_logic;
SIGNAL \inst72|inst2|inst6~feeder_combout\ : std_logic;
SIGNAL \inst72|inst2|inst6~q\ : std_logic;
SIGNAL \inst56|inst2|inst6~q\ : std_logic;
SIGNAL \inst64|inst2|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w17_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst38|inst2|inst6~q\ : std_logic;
SIGNAL \inst34|inst2|inst6~feeder_combout\ : std_logic;
SIGNAL \inst34|inst2|inst6~q\ : std_logic;
SIGNAL \inst36|inst2|inst6~q\ : std_logic;
SIGNAL \inst32|inst2|inst6~feeder_combout\ : std_logic;
SIGNAL \inst32|inst2|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w17_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w17_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[16]~input_o\ : std_logic;
SIGNAL \inst|inst2|inst16~combout\ : std_logic;
SIGNAL \inst50|inst2|inst7~q\ : std_logic;
SIGNAL \inst58|inst2|inst7~q\ : std_logic;
SIGNAL \inst66|inst2|inst7~q\ : std_logic;
SIGNAL \inst74|inst2|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst76|inst2|inst7~q\ : std_logic;
SIGNAL \inst60|inst2|inst7~feeder_combout\ : std_logic;
SIGNAL \inst60|inst2|inst7~q\ : std_logic;
SIGNAL \inst52|inst2|inst7~feeder_combout\ : std_logic;
SIGNAL \inst52|inst2|inst7~q\ : std_logic;
SIGNAL \inst68|inst2|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst54|inst2|inst7~q\ : std_logic;
SIGNAL \inst62|inst2|inst7~q\ : std_logic;
SIGNAL \inst78|inst2|inst7~q\ : std_logic;
SIGNAL \inst70|inst2|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w16_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst56|inst2|inst7~feeder_combout\ : std_logic;
SIGNAL \inst56|inst2|inst7~q\ : std_logic;
SIGNAL \inst48|inst2|inst7~feeder_combout\ : std_logic;
SIGNAL \inst48|inst2|inst7~q\ : std_logic;
SIGNAL \inst64|inst2|inst7~q\ : std_logic;
SIGNAL \inst72|inst2|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w16_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst42|inst2|inst7~q\ : std_logic;
SIGNAL \inst40|inst2|inst7~q\ : std_logic;
SIGNAL \inst44|inst2|inst7~q\ : std_logic;
SIGNAL \inst46|inst2|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w16_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst22|inst2|inst7~feeder_combout\ : std_logic;
SIGNAL \inst22|inst2|inst7~q\ : std_logic;
SIGNAL \inst20|inst2|inst7~q\ : std_logic;
SIGNAL \inst18|inst2|inst7~q\ : std_logic;
SIGNAL \inst|inst2|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w16_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst30|inst2|inst7~q\ : std_logic;
SIGNAL \inst26|inst2|inst7~q\ : std_logic;
SIGNAL \inst28|inst2|inst7~q\ : std_logic;
SIGNAL \inst24|inst2|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w16_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w16_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst32|inst2|inst7~q\ : std_logic;
SIGNAL \inst38|inst2|inst7~q\ : std_logic;
SIGNAL \inst36|inst2|inst7~q\ : std_logic;
SIGNAL \inst34|inst2|inst7~feeder_combout\ : std_logic;
SIGNAL \inst34|inst2|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w16_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w16_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[15]~input_o\ : std_logic;
SIGNAL \inst|inst1|inst9~combout\ : std_logic;
SIGNAL \inst|inst1|inst~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|inst~q\ : std_logic;
SIGNAL \inst22|inst1|inst~feeder_combout\ : std_logic;
SIGNAL \inst22|inst1|inst~q\ : std_logic;
SIGNAL \inst20|inst1|inst~q\ : std_logic;
SIGNAL \inst18|inst1|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w15_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst26|inst1|inst~feeder_combout\ : std_logic;
SIGNAL \inst26|inst1|inst~q\ : std_logic;
SIGNAL \inst30|inst1|inst~q\ : std_logic;
SIGNAL \inst24|inst1|inst~q\ : std_logic;
SIGNAL \inst28|inst1|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w15_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst46|inst1|inst~q\ : std_logic;
SIGNAL \inst42|inst1|inst~feeder_combout\ : std_logic;
SIGNAL \inst42|inst1|inst~q\ : std_logic;
SIGNAL \inst40|inst1|inst~feeder_combout\ : std_logic;
SIGNAL \inst40|inst1|inst~q\ : std_logic;
SIGNAL \inst44|inst1|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w15_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w15_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst56|inst1|inst~feeder_combout\ : std_logic;
SIGNAL \inst56|inst1|inst~q\ : std_logic;
SIGNAL \inst72|inst1|inst~q\ : std_logic;
SIGNAL \inst64|inst1|inst~q\ : std_logic;
SIGNAL \inst48|inst1|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst58|inst1|inst~q\ : std_logic;
SIGNAL \inst74|inst1|inst~q\ : std_logic;
SIGNAL \inst66|inst1|inst~q\ : std_logic;
SIGNAL \inst50|inst1|inst~feeder_combout\ : std_logic;
SIGNAL \inst50|inst1|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst54|inst1|inst~q\ : std_logic;
SIGNAL \inst62|inst1|inst~feeder_combout\ : std_logic;
SIGNAL \inst62|inst1|inst~q\ : std_logic;
SIGNAL \inst70|inst1|inst~q\ : std_logic;
SIGNAL \inst78|inst1|inst~feeder_combout\ : std_logic;
SIGNAL \inst78|inst1|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst60|inst1|inst~feeder_combout\ : std_logic;
SIGNAL \inst60|inst1|inst~q\ : std_logic;
SIGNAL \inst76|inst1|inst~q\ : std_logic;
SIGNAL \inst68|inst1|inst~q\ : std_logic;
SIGNAL \inst52|inst1|inst~feeder_combout\ : std_logic;
SIGNAL \inst52|inst1|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w15_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst34|inst1|inst~feeder_combout\ : std_logic;
SIGNAL \inst34|inst1|inst~q\ : std_logic;
SIGNAL \inst38|inst1|inst~q\ : std_logic;
SIGNAL \inst36|inst1|inst~q\ : std_logic;
SIGNAL \inst32|inst1|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w15_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w15_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[14]~input_o\ : std_logic;
SIGNAL \inst|inst1|inst10~combout\ : std_logic;
SIGNAL \inst62|inst1|inst1~feeder_combout\ : std_logic;
SIGNAL \inst62|inst1|inst1~q\ : std_logic;
SIGNAL \inst78|inst1|inst1~q\ : std_logic;
SIGNAL \inst54|inst1|inst1~q\ : std_logic;
SIGNAL \inst70|inst1|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst56|inst1|inst1~q\ : std_logic;
SIGNAL \inst72|inst1|inst1~q\ : std_logic;
SIGNAL \inst64|inst1|inst1~q\ : std_logic;
SIGNAL \inst48|inst1|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst68|inst1|inst1~feeder_combout\ : std_logic;
SIGNAL \inst68|inst1|inst1~q\ : std_logic;
SIGNAL \inst76|inst1|inst1~q\ : std_logic;
SIGNAL \inst52|inst1|inst1~q\ : std_logic;
SIGNAL \inst60|inst1|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst50|inst1|inst1~q\ : std_logic;
SIGNAL \inst58|inst1|inst1~feeder_combout\ : std_logic;
SIGNAL \inst58|inst1|inst1~q\ : std_logic;
SIGNAL \inst66|inst1|inst1~q\ : std_logic;
SIGNAL \inst74|inst1|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst46|inst1|inst1~q\ : std_logic;
SIGNAL \inst40|inst1|inst1~q\ : std_logic;
SIGNAL \inst42|inst1|inst1~q\ : std_logic;
SIGNAL \inst44|inst1|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w14_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst30|inst1|inst1~q\ : std_logic;
SIGNAL \inst26|inst1|inst1~feeder_combout\ : std_logic;
SIGNAL \inst26|inst1|inst1~q\ : std_logic;
SIGNAL \inst24|inst1|inst1~feeder_combout\ : std_logic;
SIGNAL \inst24|inst1|inst1~q\ : std_logic;
SIGNAL \inst28|inst1|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w14_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst20|inst1|inst1~q\ : std_logic;
SIGNAL \inst22|inst1|inst1~feeder_combout\ : std_logic;
SIGNAL \inst22|inst1|inst1~q\ : std_logic;
SIGNAL \inst18|inst1|inst1~q\ : std_logic;
SIGNAL \inst|inst1|inst1~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w14_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w14_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst36|inst1|inst1~q\ : std_logic;
SIGNAL \inst32|inst1|inst1~q\ : std_logic;
SIGNAL \inst38|inst1|inst1~q\ : std_logic;
SIGNAL \inst34|inst1|inst1~feeder_combout\ : std_logic;
SIGNAL \inst34|inst1|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w14_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w14_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[13]~input_o\ : std_logic;
SIGNAL \inst|inst1|inst11~combout\ : std_logic;
SIGNAL \inst34|inst1|inst2~feeder_combout\ : std_logic;
SIGNAL \inst34|inst1|inst2~q\ : std_logic;
SIGNAL \inst38|inst1|inst2~q\ : std_logic;
SIGNAL \inst36|inst1|inst2~q\ : std_logic;
SIGNAL \inst32|inst1|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w13_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst60|inst1|inst2~q\ : std_logic;
SIGNAL \inst76|inst1|inst2~q\ : std_logic;
SIGNAL \inst68|inst1|inst2~q\ : std_logic;
SIGNAL \inst52|inst1|inst2~feeder_combout\ : std_logic;
SIGNAL \inst52|inst1|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst54|inst1|inst2~q\ : std_logic;
SIGNAL \inst78|inst1|inst2~q\ : std_logic;
SIGNAL \inst70|inst1|inst2~q\ : std_logic;
SIGNAL \inst62|inst1|inst2~feeder_combout\ : std_logic;
SIGNAL \inst62|inst1|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst48|inst1|inst2~q\ : std_logic;
SIGNAL \inst72|inst1|inst2~q\ : std_logic;
SIGNAL \inst64|inst1|inst2~q\ : std_logic;
SIGNAL \inst56|inst1|inst2~feeder_combout\ : std_logic;
SIGNAL \inst56|inst1|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst50|inst1|inst2~feeder_combout\ : std_logic;
SIGNAL \inst50|inst1|inst2~q\ : std_logic;
SIGNAL \inst74|inst1|inst2~q\ : std_logic;
SIGNAL \inst58|inst1|inst2~q\ : std_logic;
SIGNAL \inst66|inst1|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w13_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst26|inst1|inst2~feeder_combout\ : std_logic;
SIGNAL \inst26|inst1|inst2~q\ : std_logic;
SIGNAL \inst24|inst1|inst2~feeder_combout\ : std_logic;
SIGNAL \inst24|inst1|inst2~q\ : std_logic;
SIGNAL \inst28|inst1|inst2~q\ : std_logic;
SIGNAL \inst30|inst1|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w13_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst20|inst1|inst2~q\ : std_logic;
SIGNAL \inst22|inst1|inst2~feeder_combout\ : std_logic;
SIGNAL \inst22|inst1|inst2~q\ : std_logic;
SIGNAL \inst18|inst1|inst2~q\ : std_logic;
SIGNAL \inst|inst1|inst2~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w13_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst46|inst1|inst2~q\ : std_logic;
SIGNAL \inst40|inst1|inst2~feeder_combout\ : std_logic;
SIGNAL \inst40|inst1|inst2~q\ : std_logic;
SIGNAL \inst42|inst1|inst2~q\ : std_logic;
SIGNAL \inst44|inst1|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w13_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w13_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w13_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[12]~input_o\ : std_logic;
SIGNAL \inst|inst1|inst12~combout\ : std_logic;
SIGNAL \inst|inst1|inst3~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|inst3~q\ : std_logic;
SIGNAL \inst22|inst1|inst3~q\ : std_logic;
SIGNAL \inst18|inst1|inst3~q\ : std_logic;
SIGNAL \inst20|inst1|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w12_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst40|inst1|inst3~feeder_combout\ : std_logic;
SIGNAL \inst40|inst1|inst3~q\ : std_logic;
SIGNAL \inst46|inst1|inst3~q\ : std_logic;
SIGNAL \inst44|inst1|inst3~q\ : std_logic;
SIGNAL \inst42|inst1|inst3~feeder_combout\ : std_logic;
SIGNAL \inst42|inst1|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w12_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst30|inst1|inst3~q\ : std_logic;
SIGNAL \inst26|inst1|inst3~feeder_combout\ : std_logic;
SIGNAL \inst26|inst1|inst3~q\ : std_logic;
SIGNAL \inst28|inst1|inst3~q\ : std_logic;
SIGNAL \inst24|inst1|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w12_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w12_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst38|inst1|inst3~q\ : std_logic;
SIGNAL \inst32|inst1|inst3~q\ : std_logic;
SIGNAL \inst36|inst1|inst3~q\ : std_logic;
SIGNAL \inst34|inst1|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w12_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst50|inst1|inst3~feeder_combout\ : std_logic;
SIGNAL \inst50|inst1|inst3~q\ : std_logic;
SIGNAL \inst74|inst1|inst3~q\ : std_logic;
SIGNAL \inst66|inst1|inst3~q\ : std_logic;
SIGNAL \inst58|inst1|inst3~feeder_combout\ : std_logic;
SIGNAL \inst58|inst1|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst60|inst1|inst3~feeder_combout\ : std_logic;
SIGNAL \inst60|inst1|inst3~q\ : std_logic;
SIGNAL \inst76|inst1|inst3~q\ : std_logic;
SIGNAL \inst52|inst1|inst3~feeder_combout\ : std_logic;
SIGNAL \inst52|inst1|inst3~q\ : std_logic;
SIGNAL \inst68|inst1|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst62|inst1|inst3~feeder_combout\ : std_logic;
SIGNAL \inst62|inst1|inst3~q\ : std_logic;
SIGNAL \inst54|inst1|inst3~feeder_combout\ : std_logic;
SIGNAL \inst54|inst1|inst3~q\ : std_logic;
SIGNAL \inst70|inst1|inst3~feeder_combout\ : std_logic;
SIGNAL \inst70|inst1|inst3~q\ : std_logic;
SIGNAL \inst78|inst1|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst56|inst1|inst3~q\ : std_logic;
SIGNAL \inst72|inst1|inst3~q\ : std_logic;
SIGNAL \inst64|inst1|inst3~q\ : std_logic;
SIGNAL \inst48|inst1|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w12_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[11]~input_o\ : std_logic;
SIGNAL \inst|inst1|inst13~combout\ : std_logic;
SIGNAL \inst32|inst1|inst4~q\ : std_logic;
SIGNAL \inst38|inst1|inst4~q\ : std_logic;
SIGNAL \inst34|inst1|inst4~q\ : std_logic;
SIGNAL \inst36|inst1|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w11_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst40|inst1|inst4~q\ : std_logic;
SIGNAL \inst42|inst1|inst4~q\ : std_logic;
SIGNAL \inst44|inst1|inst4~q\ : std_logic;
SIGNAL \inst46|inst1|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w11_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst26|inst1|inst4~q\ : std_logic;
SIGNAL \inst30|inst1|inst4~q\ : std_logic;
SIGNAL \inst28|inst1|inst4~q\ : std_logic;
SIGNAL \inst24|inst1|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w11_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst|inst1|inst4~q\ : std_logic;
SIGNAL \inst22|inst1|inst4~q\ : std_logic;
SIGNAL \inst20|inst1|inst4~q\ : std_logic;
SIGNAL \inst18|inst1|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w11_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w11_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst48|inst1|inst4~q\ : std_logic;
SIGNAL \inst56|inst1|inst4~q\ : std_logic;
SIGNAL \inst64|inst1|inst4~q\ : std_logic;
SIGNAL \inst72|inst1|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst52|inst1|inst4~q\ : std_logic;
SIGNAL \inst76|inst1|inst4~q\ : std_logic;
SIGNAL \inst60|inst1|inst4~q\ : std_logic;
SIGNAL \inst68|inst1|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst70|inst1|inst4~q\ : std_logic;
SIGNAL \inst54|inst1|inst4~feeder_combout\ : std_logic;
SIGNAL \inst54|inst1|inst4~q\ : std_logic;
SIGNAL \inst62|inst1|inst4~feeder_combout\ : std_logic;
SIGNAL \inst62|inst1|inst4~q\ : std_logic;
SIGNAL \inst78|inst1|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst58|inst1|inst4~feeder_combout\ : std_logic;
SIGNAL \inst58|inst1|inst4~q\ : std_logic;
SIGNAL \inst74|inst1|inst4~q\ : std_logic;
SIGNAL \inst50|inst1|inst4~q\ : std_logic;
SIGNAL \inst66|inst1|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w11_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w11_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[10]~input_o\ : std_logic;
SIGNAL \inst|inst1|inst14~combout\ : std_logic;
SIGNAL \inst56|inst1|inst5~q\ : std_logic;
SIGNAL \inst48|inst1|inst5~feeder_combout\ : std_logic;
SIGNAL \inst48|inst1|inst5~q\ : std_logic;
SIGNAL \inst64|inst1|inst5~q\ : std_logic;
SIGNAL \inst72|inst1|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst74|inst1|inst5~q\ : std_logic;
SIGNAL \inst58|inst1|inst5~feeder_combout\ : std_logic;
SIGNAL \inst58|inst1|inst5~q\ : std_logic;
SIGNAL \inst66|inst1|inst5~q\ : std_logic;
SIGNAL \inst50|inst1|inst5~feeder_combout\ : std_logic;
SIGNAL \inst50|inst1|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst76|inst1|inst5~q\ : std_logic;
SIGNAL \inst52|inst1|inst5~q\ : std_logic;
SIGNAL \inst68|inst1|inst5~q\ : std_logic;
SIGNAL \inst60|inst1|inst5~feeder_combout\ : std_logic;
SIGNAL \inst60|inst1|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst54|inst1|inst5~feeder_combout\ : std_logic;
SIGNAL \inst54|inst1|inst5~q\ : std_logic;
SIGNAL \inst78|inst1|inst5~q\ : std_logic;
SIGNAL \inst62|inst1|inst5~q\ : std_logic;
SIGNAL \inst70|inst1|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst20|inst1|inst5~q\ : std_logic;
SIGNAL \inst|inst1|inst5~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|inst5~q\ : std_logic;
SIGNAL \inst22|inst1|inst5~q\ : std_logic;
SIGNAL \inst18|inst1|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w10_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst46|inst1|inst5~q\ : std_logic;
SIGNAL \inst40|inst1|inst5~feeder_combout\ : std_logic;
SIGNAL \inst40|inst1|inst5~q\ : std_logic;
SIGNAL \inst42|inst1|inst5~feeder_combout\ : std_logic;
SIGNAL \inst42|inst1|inst5~q\ : std_logic;
SIGNAL \inst44|inst1|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w10_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst30|inst1|inst5~q\ : std_logic;
SIGNAL \inst26|inst1|inst5~q\ : std_logic;
SIGNAL \inst28|inst1|inst5~q\ : std_logic;
SIGNAL \inst24|inst1|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w10_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w10_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst32|inst1|inst5~feeder_combout\ : std_logic;
SIGNAL \inst32|inst1|inst5~q\ : std_logic;
SIGNAL \inst38|inst1|inst5~q\ : std_logic;
SIGNAL \inst36|inst1|inst5~q\ : std_logic;
SIGNAL \inst34|inst1|inst5~feeder_combout\ : std_logic;
SIGNAL \inst34|inst1|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w10_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w10_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[9]~input_o\ : std_logic;
SIGNAL \inst|inst1|inst15~combout\ : std_logic;
SIGNAL \inst42|inst1|inst6~q\ : std_logic;
SIGNAL \inst40|inst1|inst6~q\ : std_logic;
SIGNAL \inst44|inst1|inst6~q\ : std_logic;
SIGNAL \inst46|inst1|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w9_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst1|inst6~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|inst6~q\ : std_logic;
SIGNAL \inst22|inst1|inst6~q\ : std_logic;
SIGNAL \inst20|inst1|inst6~q\ : std_logic;
SIGNAL \inst18|inst1|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w9_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst30|inst1|inst6~q\ : std_logic;
SIGNAL \inst26|inst1|inst6~feeder_combout\ : std_logic;
SIGNAL \inst26|inst1|inst6~q\ : std_logic;
SIGNAL \inst24|inst1|inst6~q\ : std_logic;
SIGNAL \inst28|inst1|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w9_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w9_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst34|inst1|inst6~feeder_combout\ : std_logic;
SIGNAL \inst34|inst1|inst6~q\ : std_logic;
SIGNAL \inst32|inst1|inst6~feeder_combout\ : std_logic;
SIGNAL \inst32|inst1|inst6~q\ : std_logic;
SIGNAL \inst36|inst1|inst6~q\ : std_logic;
SIGNAL \inst38|inst1|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w9_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst50|inst1|inst6~q\ : std_logic;
SIGNAL \inst58|inst1|inst6~feeder_combout\ : std_logic;
SIGNAL \inst58|inst1|inst6~q\ : std_logic;
SIGNAL \inst66|inst1|inst6~q\ : std_logic;
SIGNAL \inst74|inst1|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst54|inst1|inst6~q\ : std_logic;
SIGNAL \inst78|inst1|inst6~q\ : std_logic;
SIGNAL \inst70|inst1|inst6~q\ : std_logic;
SIGNAL \inst62|inst1|inst6~feeder_combout\ : std_logic;
SIGNAL \inst62|inst1|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst72|inst1|inst6~q\ : std_logic;
SIGNAL \inst56|inst1|inst6~feeder_combout\ : std_logic;
SIGNAL \inst56|inst1|inst6~q\ : std_logic;
SIGNAL \inst64|inst1|inst6~q\ : std_logic;
SIGNAL \inst48|inst1|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst52|inst1|inst6~q\ : std_logic;
SIGNAL \inst60|inst1|inst6~q\ : std_logic;
SIGNAL \inst76|inst1|inst6~q\ : std_logic;
SIGNAL \inst68|inst1|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w9_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[8]~input_o\ : std_logic;
SIGNAL \inst|inst1|inst16~combout\ : std_logic;
SIGNAL \inst74|inst1|inst7~q\ : std_logic;
SIGNAL \inst50|inst1|inst7~q\ : std_logic;
SIGNAL \inst58|inst1|inst7~q\ : std_logic;
SIGNAL \inst66|inst1|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst76|inst1|inst7~q\ : std_logic;
SIGNAL \inst52|inst1|inst7~feeder_combout\ : std_logic;
SIGNAL \inst52|inst1|inst7~q\ : std_logic;
SIGNAL \inst60|inst1|inst7~feeder_combout\ : std_logic;
SIGNAL \inst60|inst1|inst7~q\ : std_logic;
SIGNAL \inst68|inst1|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst72|inst1|inst7~q\ : std_logic;
SIGNAL \inst48|inst1|inst7~feeder_combout\ : std_logic;
SIGNAL \inst48|inst1|inst7~q\ : std_logic;
SIGNAL \inst64|inst1|inst7~q\ : std_logic;
SIGNAL \inst56|inst1|inst7~feeder_combout\ : std_logic;
SIGNAL \inst56|inst1|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst78|inst1|inst7~q\ : std_logic;
SIGNAL \inst54|inst1|inst7~q\ : std_logic;
SIGNAL \inst62|inst1|inst7~q\ : std_logic;
SIGNAL \inst70|inst1|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w8_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst26|inst1|inst7~feeder_combout\ : std_logic;
SIGNAL \inst26|inst1|inst7~q\ : std_logic;
SIGNAL \inst24|inst1|inst7~q\ : std_logic;
SIGNAL \inst28|inst1|inst7~q\ : std_logic;
SIGNAL \inst30|inst1|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w8_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst22|inst1|inst7~q\ : std_logic;
SIGNAL \inst20|inst1|inst7~q\ : std_logic;
SIGNAL \inst|inst1|inst7~q\ : std_logic;
SIGNAL \inst18|inst1|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w8_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst46|inst1|inst7~q\ : std_logic;
SIGNAL \inst40|inst1|inst7~feeder_combout\ : std_logic;
SIGNAL \inst40|inst1|inst7~q\ : std_logic;
SIGNAL \inst44|inst1|inst7~q\ : std_logic;
SIGNAL \inst42|inst1|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w8_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w8_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst38|inst1|inst7~q\ : std_logic;
SIGNAL \inst32|inst1|inst7~feeder_combout\ : std_logic;
SIGNAL \inst32|inst1|inst7~q\ : std_logic;
SIGNAL \inst34|inst1|inst7~feeder_combout\ : std_logic;
SIGNAL \inst34|inst1|inst7~q\ : std_logic;
SIGNAL \inst36|inst1|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w8_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w8_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[7]~input_o\ : std_logic;
SIGNAL \inst|inst|inst9~combout\ : std_logic;
SIGNAL \inst34|inst|inst~q\ : std_logic;
SIGNAL \inst32|inst|inst~feeder_combout\ : std_logic;
SIGNAL \inst32|inst|inst~q\ : std_logic;
SIGNAL \inst38|inst|inst~q\ : std_logic;
SIGNAL \inst36|inst|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w7_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst40|inst|inst~feeder_combout\ : std_logic;
SIGNAL \inst40|inst|inst~q\ : std_logic;
SIGNAL \inst46|inst|inst~q\ : std_logic;
SIGNAL \inst42|inst|inst~feeder_combout\ : std_logic;
SIGNAL \inst42|inst|inst~q\ : std_logic;
SIGNAL \inst44|inst|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w7_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst30|inst|inst~q\ : std_logic;
SIGNAL \inst26|inst|inst~q\ : std_logic;
SIGNAL \inst28|inst|inst~q\ : std_logic;
SIGNAL \inst24|inst|inst~feeder_combout\ : std_logic;
SIGNAL \inst24|inst|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w7_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst20|inst|inst~q\ : std_logic;
SIGNAL \inst|inst|inst~feeder_combout\ : std_logic;
SIGNAL \inst|inst|inst~q\ : std_logic;
SIGNAL \inst18|inst|inst~q\ : std_logic;
SIGNAL \inst22|inst|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w7_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w7_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst50|inst|inst~q\ : std_logic;
SIGNAL \inst58|inst|inst~q\ : std_logic;
SIGNAL \inst66|inst|inst~q\ : std_logic;
SIGNAL \inst74|inst|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst62|inst|inst~feeder_combout\ : std_logic;
SIGNAL \inst62|inst|inst~q\ : std_logic;
SIGNAL \inst54|inst|inst~feeder_combout\ : std_logic;
SIGNAL \inst54|inst|inst~q\ : std_logic;
SIGNAL \inst78|inst|inst~q\ : std_logic;
SIGNAL \inst70|inst|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst76|inst|inst~q\ : std_logic;
SIGNAL \inst52|inst|inst~feeder_combout\ : std_logic;
SIGNAL \inst52|inst|inst~q\ : std_logic;
SIGNAL \inst60|inst|inst~feeder_combout\ : std_logic;
SIGNAL \inst60|inst|inst~q\ : std_logic;
SIGNAL \inst68|inst|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst72|inst|inst~q\ : std_logic;
SIGNAL \inst56|inst|inst~q\ : std_logic;
SIGNAL \inst48|inst|inst~feeder_combout\ : std_logic;
SIGNAL \inst48|inst|inst~q\ : std_logic;
SIGNAL \inst64|inst|inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w7_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[6]~input_o\ : std_logic;
SIGNAL \inst|inst|inst10~combout\ : std_logic;
SIGNAL \inst56|inst|inst1~feeder_combout\ : std_logic;
SIGNAL \inst56|inst|inst1~q\ : std_logic;
SIGNAL \inst48|inst|inst1~feeder_combout\ : std_logic;
SIGNAL \inst48|inst|inst1~q\ : std_logic;
SIGNAL \inst64|inst|inst1~q\ : std_logic;
SIGNAL \inst72|inst|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst74|inst|inst1~q\ : std_logic;
SIGNAL \inst50|inst|inst1~feeder_combout\ : std_logic;
SIGNAL \inst50|inst|inst1~q\ : std_logic;
SIGNAL \inst66|inst|inst1~q\ : std_logic;
SIGNAL \inst58|inst|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst62|inst|inst1~feeder_combout\ : std_logic;
SIGNAL \inst62|inst|inst1~q\ : std_logic;
SIGNAL \inst54|inst|inst1~feeder_combout\ : std_logic;
SIGNAL \inst54|inst|inst1~q\ : std_logic;
SIGNAL \inst78|inst|inst1~q\ : std_logic;
SIGNAL \inst70|inst|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst76|inst|inst1~q\ : std_logic;
SIGNAL \inst60|inst|inst1~feeder_combout\ : std_logic;
SIGNAL \inst60|inst|inst1~q\ : std_logic;
SIGNAL \inst68|inst|inst1~q\ : std_logic;
SIGNAL \inst52|inst|inst1~feeder_combout\ : std_logic;
SIGNAL \inst52|inst|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst30|inst|inst1~q\ : std_logic;
SIGNAL \inst26|inst|inst1~feeder_combout\ : std_logic;
SIGNAL \inst26|inst|inst1~q\ : std_logic;
SIGNAL \inst28|inst|inst1~q\ : std_logic;
SIGNAL \inst24|inst|inst1~feeder_combout\ : std_logic;
SIGNAL \inst24|inst|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w6_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst40|inst|inst1~feeder_combout\ : std_logic;
SIGNAL \inst40|inst|inst1~q\ : std_logic;
SIGNAL \inst46|inst|inst1~q\ : std_logic;
SIGNAL \inst42|inst|inst1~feeder_combout\ : std_logic;
SIGNAL \inst42|inst|inst1~q\ : std_logic;
SIGNAL \inst44|inst|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w6_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst20|inst|inst1~q\ : std_logic;
SIGNAL \inst22|inst|inst1~feeder_combout\ : std_logic;
SIGNAL \inst22|inst|inst1~q\ : std_logic;
SIGNAL \inst|inst|inst1~q\ : std_logic;
SIGNAL \inst18|inst|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w6_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w6_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst38|inst|inst1~q\ : std_logic;
SIGNAL \inst34|inst|inst1~feeder_combout\ : std_logic;
SIGNAL \inst34|inst|inst1~q\ : std_logic;
SIGNAL \inst36|inst|inst1~q\ : std_logic;
SIGNAL \inst32|inst|inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w6_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w6_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[5]~input_o\ : std_logic;
SIGNAL \inst|inst|inst11~combout\ : std_logic;
SIGNAL \inst42|inst|inst2~feeder_combout\ : std_logic;
SIGNAL \inst42|inst|inst2~q\ : std_logic;
SIGNAL \inst46|inst|inst2~q\ : std_logic;
SIGNAL \inst40|inst|inst2~feeder_combout\ : std_logic;
SIGNAL \inst40|inst|inst2~q\ : std_logic;
SIGNAL \inst44|inst|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w5_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst30|inst|inst2~q\ : std_logic;
SIGNAL \inst24|inst|inst2~feeder_combout\ : std_logic;
SIGNAL \inst24|inst|inst2~q\ : std_logic;
SIGNAL \inst28|inst|inst2~q\ : std_logic;
SIGNAL \inst26|inst|inst2~feeder_combout\ : std_logic;
SIGNAL \inst26|inst|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w5_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst20|inst|inst2~q\ : std_logic;
SIGNAL \inst22|inst|inst2~q\ : std_logic;
SIGNAL \inst18|inst|inst2~q\ : std_logic;
SIGNAL \inst|inst|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w5_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w5_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst38|inst|inst2~q\ : std_logic;
SIGNAL \inst32|inst|inst2~feeder_combout\ : std_logic;
SIGNAL \inst32|inst|inst2~q\ : std_logic;
SIGNAL \inst36|inst|inst2~q\ : std_logic;
SIGNAL \inst34|inst|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w5_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst60|inst|inst2~q\ : std_logic;
SIGNAL \inst76|inst|inst2~q\ : std_logic;
SIGNAL \inst52|inst|inst2~q\ : std_logic;
SIGNAL \inst68|inst|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst50|inst|inst2~feeder_combout\ : std_logic;
SIGNAL \inst50|inst|inst2~q\ : std_logic;
SIGNAL \inst58|inst|inst2~feeder_combout\ : std_logic;
SIGNAL \inst58|inst|inst2~q\ : std_logic;
SIGNAL \inst74|inst|inst2~q\ : std_logic;
SIGNAL \inst66|inst|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst56|inst|inst2~q\ : std_logic;
SIGNAL \inst72|inst|inst2~q\ : std_logic;
SIGNAL \inst48|inst|inst2~feeder_combout\ : std_logic;
SIGNAL \inst48|inst|inst2~q\ : std_logic;
SIGNAL \inst64|inst|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst78|inst|inst2~q\ : std_logic;
SIGNAL \inst54|inst|inst2~feeder_combout\ : std_logic;
SIGNAL \inst54|inst|inst2~q\ : std_logic;
SIGNAL \inst70|inst|inst2~q\ : std_logic;
SIGNAL \inst62|inst|inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w5_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[4]~input_o\ : std_logic;
SIGNAL \inst|inst|inst12~combout\ : std_logic;
SIGNAL \inst72|inst|inst3~q\ : std_logic;
SIGNAL \inst48|inst|inst3~feeder_combout\ : std_logic;
SIGNAL \inst48|inst|inst3~q\ : std_logic;
SIGNAL \inst56|inst|inst3~feeder_combout\ : std_logic;
SIGNAL \inst56|inst|inst3~q\ : std_logic;
SIGNAL \inst64|inst|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst62|inst|inst3~feeder_combout\ : std_logic;
SIGNAL \inst62|inst|inst3~q\ : std_logic;
SIGNAL \inst54|inst|inst3~q\ : std_logic;
SIGNAL \inst78|inst|inst3~q\ : std_logic;
SIGNAL \inst70|inst|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst52|inst|inst3~feeder_combout\ : std_logic;
SIGNAL \inst52|inst|inst3~q\ : std_logic;
SIGNAL \inst60|inst|inst3~feeder_combout\ : std_logic;
SIGNAL \inst60|inst|inst3~q\ : std_logic;
SIGNAL \inst76|inst|inst3~q\ : std_logic;
SIGNAL \inst68|inst|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst74|inst|inst3~q\ : std_logic;
SIGNAL \inst58|inst|inst3~feeder_combout\ : std_logic;
SIGNAL \inst58|inst|inst3~q\ : std_logic;
SIGNAL \inst66|inst|inst3~q\ : std_logic;
SIGNAL \inst50|inst|inst3~feeder_combout\ : std_logic;
SIGNAL \inst50|inst|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst38|inst|inst3~q\ : std_logic;
SIGNAL \inst32|inst|inst3~feeder_combout\ : std_logic;
SIGNAL \inst32|inst|inst3~q\ : std_logic;
SIGNAL \inst36|inst|inst3~q\ : std_logic;
SIGNAL \inst34|inst|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w4_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst|inst3~q\ : std_logic;
SIGNAL \inst20|inst|inst3~q\ : std_logic;
SIGNAL \inst22|inst|inst3~feeder_combout\ : std_logic;
SIGNAL \inst22|inst|inst3~q\ : std_logic;
SIGNAL \inst18|inst|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w4_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst46|inst|inst3~q\ : std_logic;
SIGNAL \inst40|inst|inst3~q\ : std_logic;
SIGNAL \inst44|inst|inst3~q\ : std_logic;
SIGNAL \inst42|inst|inst3~feeder_combout\ : std_logic;
SIGNAL \inst42|inst|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w4_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst30|inst|inst3~q\ : std_logic;
SIGNAL \inst26|inst|inst3~q\ : std_logic;
SIGNAL \inst28|inst|inst3~q\ : std_logic;
SIGNAL \inst24|inst|inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w4_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w4_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w4_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[3]~input_o\ : std_logic;
SIGNAL \inst|inst|inst13~combout\ : std_logic;
SIGNAL \inst22|inst|inst4~feeder_combout\ : std_logic;
SIGNAL \inst22|inst|inst4~q\ : std_logic;
SIGNAL \inst20|inst|inst4~q\ : std_logic;
SIGNAL \inst|inst|inst4~feeder_combout\ : std_logic;
SIGNAL \inst|inst|inst4~q\ : std_logic;
SIGNAL \inst18|inst|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w3_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst40|inst|inst4~q\ : std_logic;
SIGNAL \inst42|inst|inst4~feeder_combout\ : std_logic;
SIGNAL \inst42|inst|inst4~q\ : std_logic;
SIGNAL \inst44|inst|inst4~q\ : std_logic;
SIGNAL \inst46|inst|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w3_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst26|inst|inst4~feeder_combout\ : std_logic;
SIGNAL \inst26|inst|inst4~q\ : std_logic;
SIGNAL \inst30|inst|inst4~q\ : std_logic;
SIGNAL \inst24|inst|inst4~feeder_combout\ : std_logic;
SIGNAL \inst24|inst|inst4~q\ : std_logic;
SIGNAL \inst28|inst|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w3_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w3_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst56|inst|inst4~q\ : std_logic;
SIGNAL \inst72|inst|inst4~q\ : std_logic;
SIGNAL \inst64|inst|inst4~q\ : std_logic;
SIGNAL \inst48|inst|inst4~feeder_combout\ : std_logic;
SIGNAL \inst48|inst|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst62|inst|inst4~q\ : std_logic;
SIGNAL \inst78|inst|inst4~q\ : std_logic;
SIGNAL \inst54|inst|inst4~feeder_combout\ : std_logic;
SIGNAL \inst54|inst|inst4~q\ : std_logic;
SIGNAL \inst70|inst|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst50|inst|inst4~feeder_combout\ : std_logic;
SIGNAL \inst50|inst|inst4~q\ : std_logic;
SIGNAL \inst58|inst|inst4~feeder_combout\ : std_logic;
SIGNAL \inst58|inst|inst4~q\ : std_logic;
SIGNAL \inst66|inst|inst4~q\ : std_logic;
SIGNAL \inst74|inst|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst52|inst|inst4~feeder_combout\ : std_logic;
SIGNAL \inst52|inst|inst4~q\ : std_logic;
SIGNAL \inst60|inst|inst4~feeder_combout\ : std_logic;
SIGNAL \inst60|inst|inst4~q\ : std_logic;
SIGNAL \inst68|inst|inst4~q\ : std_logic;
SIGNAL \inst76|inst|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst34|inst|inst4~q\ : std_logic;
SIGNAL \inst32|inst|inst4~feeder_combout\ : std_logic;
SIGNAL \inst32|inst|inst4~q\ : std_logic;
SIGNAL \inst38|inst|inst4~q\ : std_logic;
SIGNAL \inst36|inst|inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w3_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w3_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[2]~input_o\ : std_logic;
SIGNAL \inst|inst|inst14~combout\ : std_logic;
SIGNAL \inst34|inst|inst5~feeder_combout\ : std_logic;
SIGNAL \inst34|inst|inst5~q\ : std_logic;
SIGNAL \inst38|inst|inst5~q\ : std_logic;
SIGNAL \inst36|inst|inst5~q\ : std_logic;
SIGNAL \inst32|inst|inst5~feeder_combout\ : std_logic;
SIGNAL \inst32|inst|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w2_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst|inst|inst5~feeder_combout\ : std_logic;
SIGNAL \inst|inst|inst5~q\ : std_logic;
SIGNAL \inst22|inst|inst5~feeder_combout\ : std_logic;
SIGNAL \inst22|inst|inst5~q\ : std_logic;
SIGNAL \inst18|inst|inst5~q\ : std_logic;
SIGNAL \inst20|inst|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w2_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst24|inst|inst5~q\ : std_logic;
SIGNAL \inst30|inst|inst5~q\ : std_logic;
SIGNAL \inst28|inst|inst5~q\ : std_logic;
SIGNAL \inst26|inst|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w2_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst46|inst|inst5~q\ : std_logic;
SIGNAL \inst40|inst|inst5~feeder_combout\ : std_logic;
SIGNAL \inst40|inst|inst5~q\ : std_logic;
SIGNAL \inst44|inst|inst5~q\ : std_logic;
SIGNAL \inst42|inst|inst5~feeder_combout\ : std_logic;
SIGNAL \inst42|inst|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w2_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w2_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst52|inst|inst5~feeder_combout\ : std_logic;
SIGNAL \inst52|inst|inst5~q\ : std_logic;
SIGNAL \inst76|inst|inst5~q\ : std_logic;
SIGNAL \inst60|inst|inst5~q\ : std_logic;
SIGNAL \inst68|inst|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst62|inst|inst5~q\ : std_logic;
SIGNAL \inst78|inst|inst5~q\ : std_logic;
SIGNAL \inst54|inst|inst5~feeder_combout\ : std_logic;
SIGNAL \inst54|inst|inst5~q\ : std_logic;
SIGNAL \inst70|inst|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst48|inst|inst5~feeder_combout\ : std_logic;
SIGNAL \inst48|inst|inst5~q\ : std_logic;
SIGNAL \inst72|inst|inst5~q\ : std_logic;
SIGNAL \inst56|inst|inst5~feeder_combout\ : std_logic;
SIGNAL \inst56|inst|inst5~q\ : std_logic;
SIGNAL \inst64|inst|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst58|inst|inst5~feeder_combout\ : std_logic;
SIGNAL \inst58|inst|inst5~q\ : std_logic;
SIGNAL \inst74|inst|inst5~q\ : std_logic;
SIGNAL \inst50|inst|inst5~q\ : std_logic;
SIGNAL \inst66|inst|inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w2_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[1]~input_o\ : std_logic;
SIGNAL \inst|inst|inst15~combout\ : std_logic;
SIGNAL \inst34|inst|inst6~feeder_combout\ : std_logic;
SIGNAL \inst34|inst|inst6~q\ : std_logic;
SIGNAL \inst32|inst|inst6~q\ : std_logic;
SIGNAL \inst36|inst|inst6~q\ : std_logic;
SIGNAL \inst38|inst|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w1_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst58|inst|inst6~q\ : std_logic;
SIGNAL \inst50|inst|inst6~feeder_combout\ : std_logic;
SIGNAL \inst50|inst|inst6~q\ : std_logic;
SIGNAL \inst66|inst|inst6~q\ : std_logic;
SIGNAL \inst74|inst|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst76|inst|inst6~q\ : std_logic;
SIGNAL \inst52|inst|inst6~q\ : std_logic;
SIGNAL \inst60|inst|inst6~feeder_combout\ : std_logic;
SIGNAL \inst60|inst|inst6~q\ : std_logic;
SIGNAL \inst68|inst|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst54|inst|inst6~feeder_combout\ : std_logic;
SIGNAL \inst54|inst|inst6~q\ : std_logic;
SIGNAL \inst78|inst|inst6~q\ : std_logic;
SIGNAL \inst70|inst|inst6~q\ : std_logic;
SIGNAL \inst62|inst|inst6~feeder_combout\ : std_logic;
SIGNAL \inst62|inst|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst56|inst|inst6~q\ : std_logic;
SIGNAL \inst72|inst|inst6~q\ : std_logic;
SIGNAL \inst64|inst|inst6~q\ : std_logic;
SIGNAL \inst48|inst|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst30|inst|inst6~q\ : std_logic;
SIGNAL \inst24|inst|inst6~feeder_combout\ : std_logic;
SIGNAL \inst24|inst|inst6~q\ : std_logic;
SIGNAL \inst28|inst|inst6~q\ : std_logic;
SIGNAL \inst26|inst|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w1_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst42|inst|inst6~q\ : std_logic;
SIGNAL \inst46|inst|inst6~q\ : std_logic;
SIGNAL \inst44|inst|inst6~q\ : std_logic;
SIGNAL \inst40|inst|inst6~feeder_combout\ : std_logic;
SIGNAL \inst40|inst|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w1_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst|inst|inst6~feeder_combout\ : std_logic;
SIGNAL \inst|inst|inst6~q\ : std_logic;
SIGNAL \inst22|inst|inst6~q\ : std_logic;
SIGNAL \inst18|inst|inst6~q\ : std_logic;
SIGNAL \inst20|inst|inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w1_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w1_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w1_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Write_Data[0]~input_o\ : std_logic;
SIGNAL \inst|inst|inst16~combout\ : std_logic;
SIGNAL \inst34|inst|inst7~feeder_combout\ : std_logic;
SIGNAL \inst34|inst|inst7~q\ : std_logic;
SIGNAL \inst38|inst|inst7~q\ : std_logic;
SIGNAL \inst36|inst|inst7~q\ : std_logic;
SIGNAL \inst32|inst|inst7~feeder_combout\ : std_logic;
SIGNAL \inst32|inst|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w0_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst52|inst|inst7~feeder_combout\ : std_logic;
SIGNAL \inst52|inst|inst7~q\ : std_logic;
SIGNAL \inst60|inst|inst7~feeder_combout\ : std_logic;
SIGNAL \inst60|inst|inst7~q\ : std_logic;
SIGNAL \inst76|inst|inst7~q\ : std_logic;
SIGNAL \inst68|inst|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst50|inst|inst7~feeder_combout\ : std_logic;
SIGNAL \inst50|inst|inst7~q\ : std_logic;
SIGNAL \inst58|inst|inst7~feeder_combout\ : std_logic;
SIGNAL \inst58|inst|inst7~q\ : std_logic;
SIGNAL \inst66|inst|inst7~q\ : std_logic;
SIGNAL \inst74|inst|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst54|inst|inst7~feeder_combout\ : std_logic;
SIGNAL \inst54|inst|inst7~q\ : std_logic;
SIGNAL \inst78|inst|inst7~q\ : std_logic;
SIGNAL \inst70|inst|inst7~q\ : std_logic;
SIGNAL \inst62|inst|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst48|inst|inst7~q\ : std_logic;
SIGNAL \inst72|inst|inst7~q\ : std_logic;
SIGNAL \inst56|inst|inst7~feeder_combout\ : std_logic;
SIGNAL \inst56|inst|inst7~q\ : std_logic;
SIGNAL \inst64|inst|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst20|inst|inst7~feeder_combout\ : std_logic;
SIGNAL \inst20|inst|inst7~q\ : std_logic;
SIGNAL \inst22|inst|inst7~feeder_combout\ : std_logic;
SIGNAL \inst22|inst|inst7~q\ : std_logic;
SIGNAL \inst18|inst|inst7~q\ : std_logic;
SIGNAL \inst|inst|inst7~feeder_combout\ : std_logic;
SIGNAL \inst|inst|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w0_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst26|inst|inst7~feeder_combout\ : std_logic;
SIGNAL \inst26|inst|inst7~q\ : std_logic;
SIGNAL \inst24|inst|inst7~q\ : std_logic;
SIGNAL \inst30|inst|inst7~q\ : std_logic;
SIGNAL \inst28|inst|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w0_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst40|inst|inst7~feeder_combout\ : std_logic;
SIGNAL \inst40|inst|inst7~q\ : std_logic;
SIGNAL \inst42|inst|inst7~feeder_combout\ : std_logic;
SIGNAL \inst42|inst|inst7~q\ : std_logic;
SIGNAL \inst44|inst|inst7~q\ : std_logic;
SIGNAL \inst46|inst|inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w0_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w0_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|l5_w0_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \Read_Reg_Num_2[2]~input_o\ : std_logic;
SIGNAL \Read_Reg_Num_2[3]~input_o\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \Read_Reg_Num_2[0]~input_o\ : std_logic;
SIGNAL \Read_Reg_Num_2[1]~input_o\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w31_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w31_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w31_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \Read_Reg_Num_2[4]~input_o\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w31_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w31_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w31_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w31_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w31_n0_mux_dataout~11_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w30_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w30_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w30_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w30_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w30_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w30_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w30_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w30_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w29_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w29_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w29_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w29_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w29_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w29_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w29_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w29_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w28_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w28_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w28_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w28_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w28_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w28_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w28_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w28_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w27_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w27_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w27_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w27_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w27_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w27_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w27_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w27_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w26_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w26_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w26_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w26_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w26_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w26_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w26_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w26_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w25_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w25_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w25_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w25_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w25_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w25_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w25_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w25_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w24_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w24_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w24_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w24_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w24_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w24_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w24_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w24_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w23_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w23_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w23_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w23_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w23_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w23_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w23_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w23_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w22_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w22_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w22_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w22_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w22_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w22_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w22_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w22_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w21_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w21_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w21_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w21_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w21_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w21_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w21_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w21_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w20_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w20_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w20_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w20_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w20_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w20_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w20_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w20_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w19_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w19_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w19_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w19_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w19_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w19_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w19_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w19_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w18_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w18_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w18_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w18_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w18_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w18_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w18_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w18_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w17_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w17_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w17_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w17_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w17_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w17_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w17_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w17_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w16_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w16_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w16_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w16_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w16_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w16_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w16_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w16_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w15_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w15_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w15_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w15_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w15_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w15_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w15_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w14_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w14_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w14_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w14_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w14_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w14_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w13_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w13_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w13_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w13_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w13_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w13_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w13_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w12_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w12_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w12_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w12_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w12_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w12_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w11_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w11_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w11_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w11_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w11_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w11_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w11_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w10_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w10_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w10_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w10_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w10_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w10_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w9_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w9_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w9_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w9_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w9_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w9_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w8_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w8_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w8_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w8_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w8_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w8_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w8_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w7_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w7_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w7_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w7_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w7_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w7_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w6_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w6_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w6_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w6_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w6_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w6_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w5_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w5_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w5_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w5_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w5_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w5_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w4_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w4_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w4_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w4_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w4_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w4_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w3_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w3_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w3_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w3_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w3_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w3_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w2_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w2_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w2_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w2_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w2_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w2_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w1_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w1_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w1_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w1_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w1_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w1_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w0_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w0_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w0_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w0_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w0_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|l5_w0_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \ALT_INV_Reg_Write~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Reg_Num[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Reg_Num[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Reg_Num[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Reg_Num[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Reg_Num[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_Clock~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_Write_Data[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_Clear~input_o\ : std_logic;
SIGNAL \ALT_INV_Read_Reg_Num_2[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_Read_Reg_Num_2[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_Read_Reg_Num_2[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_Read_Reg_Num_2[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_Read_Reg_Num_2[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_Read_Reg_Num_1[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_Read_Reg_Num_1[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_Read_Reg_Num_1[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_Read_Reg_Num_1[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_Read_Reg_Num_1[4]~input_o\ : std_logic;
SIGNAL \inst|ALT_INV_inst4~1_combout\ : std_logic;
SIGNAL \inst32|ALT_INV_inst4~0_combout\ : std_logic;
SIGNAL \inst46|ALT_INV_inst4~0_combout\ : std_logic;
SIGNAL \inst44|ALT_INV_inst4~0_combout\ : std_logic;
SIGNAL \inst42|ALT_INV_inst4~0_combout\ : std_logic;
SIGNAL \inst50|ALT_INV_inst4~0_combout\ : std_logic;
SIGNAL \inst64|ALT_INV_inst4~0_combout\ : std_logic;
SIGNAL \inst24|ALT_INV_inst4~0_combout\ : std_logic;
SIGNAL \inst48|ALT_INV_inst4~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_inst4~0_combout\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst16~combout\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst15~combout\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst14~combout\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst13~combout\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst12~combout\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst11~combout\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst10~combout\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst9~combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst16~combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst15~combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst14~combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst13~combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst12~combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst11~combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst10~combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst9~combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst16~combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst15~combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst14~combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst13~combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst12~combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst11~combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst10~combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst9~combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst16~combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst15~combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst14~combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst13~combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst12~combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst11~combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst10~combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst9~combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst20|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst18|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst28|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst26|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst24|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst44|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst42|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst40|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst36|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst34|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst32|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst70|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst62|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst54|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst68|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst60|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst52|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst66|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst58|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst50|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst64|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst56|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst48|inst|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst20|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst18|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst28|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst26|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst24|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst44|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst42|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst40|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst36|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst34|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst32|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst70|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst62|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst54|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst68|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst60|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst52|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst66|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst58|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst50|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst64|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst56|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst48|inst|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst20|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst18|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst28|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst26|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst24|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst44|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst42|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst40|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst36|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst34|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst32|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst70|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst62|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst54|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst68|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst60|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst52|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst66|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst58|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst50|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst64|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst56|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst48|inst|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst20|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst18|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst28|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst26|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst24|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst44|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst42|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst40|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst36|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst34|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst32|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst70|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst62|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst54|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst68|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst60|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst52|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst66|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst58|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst50|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst64|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst56|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst48|inst|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst20|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst18|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst28|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst26|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst24|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst44|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst42|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst40|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst36|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst34|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst32|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst70|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst62|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst54|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst68|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst60|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst52|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst66|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst58|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst50|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst64|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst56|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst48|inst|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst20|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst18|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst28|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst26|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst24|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst44|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst42|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst40|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst36|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst34|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst32|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst70|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst62|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst54|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst68|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst60|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst52|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst66|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst58|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst50|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst64|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst56|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst48|inst|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst20|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst18|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst28|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst26|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst24|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst44|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst42|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst40|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst36|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst34|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst32|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst70|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst62|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst54|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst68|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst60|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst52|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst66|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst58|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst50|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst64|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst56|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst48|inst|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst20|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst18|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst28|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst26|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst24|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst44|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst42|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst40|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst36|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst34|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst32|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst70|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst62|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst54|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst68|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst60|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst52|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst66|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst58|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst50|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst64|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst56|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst48|inst|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst20|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst18|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst28|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst26|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst24|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst44|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst42|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst40|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst36|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst34|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst32|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst70|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst62|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst54|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst68|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst60|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst52|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst66|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst58|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst50|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst64|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst56|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst48|inst1|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst20|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst18|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst28|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst26|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst24|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst44|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst42|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst40|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst36|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst34|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst32|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst70|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst62|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst54|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst68|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst60|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst52|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst66|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst58|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst50|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst64|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst56|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst48|inst1|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst20|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst18|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst28|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst26|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst24|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst44|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst42|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst40|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst36|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst34|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst32|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst70|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst62|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst54|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst68|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst60|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst52|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst66|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst58|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst50|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst64|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst56|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst48|inst1|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst20|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst18|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst28|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst26|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst24|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst44|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst42|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst40|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst36|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst34|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst32|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst70|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst62|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst54|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst68|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst60|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst52|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst66|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst58|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst50|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst64|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst56|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst48|inst1|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst20|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst18|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst28|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst26|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst24|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst44|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst42|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst40|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst36|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst34|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst32|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst70|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst62|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst54|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst68|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst60|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst52|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst66|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst58|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst50|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst64|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst56|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst48|inst1|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst20|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst18|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst28|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst26|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst24|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst44|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst42|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst40|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst36|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst34|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst32|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst70|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst62|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst54|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst68|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst60|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst52|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst66|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst58|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst50|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst64|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst56|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst48|inst1|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst20|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst18|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst28|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst26|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst24|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst44|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst42|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst40|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst36|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst34|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst32|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst70|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst62|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst54|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst68|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst60|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst52|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst66|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst58|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst50|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst64|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst56|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst48|inst1|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst20|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst18|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst28|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst26|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst24|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst44|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst42|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst40|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst36|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst34|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst32|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst70|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst62|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst54|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst68|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst60|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst52|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst66|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst58|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst50|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst64|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst56|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst48|inst1|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst20|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst18|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst28|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst26|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst24|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst44|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst42|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst40|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst36|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst34|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst32|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst70|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst62|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst54|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst68|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst60|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst52|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst66|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst58|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst50|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst64|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst56|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst48|inst2|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst20|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst18|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst28|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst26|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst24|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst44|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst42|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst40|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst36|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst34|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst32|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst70|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst62|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst54|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst68|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst60|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst52|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst66|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst58|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst50|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst64|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst56|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst48|inst2|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst20|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst18|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst28|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst26|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst24|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst44|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst42|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst40|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst36|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst34|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst32|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst70|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst62|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst54|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst68|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst60|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst52|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst66|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst58|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst50|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst64|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst56|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst48|inst2|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst20|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst18|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst28|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst26|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst24|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst44|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst42|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst40|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst36|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst34|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst32|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst70|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst62|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst54|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst68|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst60|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst52|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst66|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst58|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst50|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst64|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst56|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst48|inst2|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst20|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst18|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst28|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst26|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst24|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst44|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst42|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst40|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst36|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst34|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst32|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst70|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst62|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst54|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst68|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst60|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst52|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst66|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst58|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst50|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst64|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst56|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst48|inst2|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst20|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst18|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst28|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst26|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst24|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst44|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst42|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst40|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst36|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst34|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst32|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst70|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst62|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst54|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst68|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst60|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst52|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst66|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst58|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst50|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst64|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst56|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst48|inst2|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst20|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst18|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst28|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst26|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst24|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst44|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst42|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst40|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst36|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst34|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst32|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst70|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst62|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst54|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst68|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst60|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst52|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst66|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst58|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst50|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst64|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst56|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst48|inst2|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst20|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst18|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst28|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst26|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst24|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst44|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst42|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst40|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst36|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst34|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst32|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst70|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst62|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst54|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst68|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst60|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst52|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst66|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst58|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst50|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst64|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst56|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst48|inst2|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst20|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst18|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst28|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst26|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst24|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst44|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst42|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst40|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst36|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst34|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst32|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst70|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst62|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst54|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst68|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst60|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst52|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst66|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst58|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst50|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst64|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst56|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst48|inst3|ALT_INV_inst7~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst20|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst18|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst28|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst26|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst24|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst44|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst42|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst40|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst36|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst34|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst32|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst70|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst62|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst54|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst68|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst60|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst52|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst66|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst58|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst50|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst64|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst56|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst48|inst3|ALT_INV_inst6~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst20|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst18|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst28|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst26|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst24|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst44|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst42|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst40|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst36|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst34|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst32|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst70|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst62|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst54|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst68|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst60|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst52|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst66|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst58|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst50|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst64|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst56|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst48|inst3|ALT_INV_inst5~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst20|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst18|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst28|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst26|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst24|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst44|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst42|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst40|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst36|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst34|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst32|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst70|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst62|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst54|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst68|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst60|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst52|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst66|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst58|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst50|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst64|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst56|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst48|inst3|ALT_INV_inst4~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst20|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst18|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst28|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst26|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst24|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst44|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst42|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst40|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst36|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst34|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst32|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst70|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst62|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst54|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst68|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst60|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst52|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst66|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst58|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst50|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst64|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst56|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst48|inst3|ALT_INV_inst3~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst20|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst18|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst28|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst26|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst24|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst44|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst42|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst40|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst36|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst34|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst32|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst70|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst62|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst54|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst68|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst60|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst52|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst66|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst58|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst50|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst64|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst56|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst48|inst3|ALT_INV_inst2~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst22|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst20|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst18|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst30|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst28|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst26|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst24|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst46|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst44|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst42|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst40|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst36|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst34|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst32|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst70|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst62|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst54|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst68|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst60|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst52|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst66|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst58|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst50|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst64|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst56|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst48|inst3|ALT_INV_inst1~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~10_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~9_combout\ : std_logic;
SIGNAL \inst22|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst20|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst18|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~8_combout\ : std_logic;
SIGNAL \inst30|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst28|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst26|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst24|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~7_combout\ : std_logic;
SIGNAL \inst46|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst44|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst42|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst40|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~5_combout\ : std_logic;
SIGNAL \inst38|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst36|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst34|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst32|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst78|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst70|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst62|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst54|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst76|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst68|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst60|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst52|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst74|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst66|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst58|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst50|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst72|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst64|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst56|inst3|ALT_INV_inst~q\ : std_logic;
SIGNAL \inst48|inst3|ALT_INV_inst~q\ : std_logic;

BEGIN

Read_Data1 <= ww_Read_Data1;
ww_Clock <= Clock;
ww_Clear <= Clear;
ww_Write_Reg_Num <= Write_Reg_Num;
ww_Reg_Write <= Reg_Write;
ww_Write_Data <= Write_Data;
ww_Read_Reg_Num_1 <= Read_Reg_Num_1;
Read_Data2 <= ww_Read_Data2;
ww_Read_Reg_Num_2 <= Read_Reg_Num_2;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ALT_INV_Reg_Write~input_o\ <= NOT \Reg_Write~input_o\;
\ALT_INV_Write_Reg_Num[2]~input_o\ <= NOT \Write_Reg_Num[2]~input_o\;
\ALT_INV_Write_Reg_Num[3]~input_o\ <= NOT \Write_Reg_Num[3]~input_o\;
\ALT_INV_Write_Reg_Num[4]~input_o\ <= NOT \Write_Reg_Num[4]~input_o\;
\ALT_INV_Write_Reg_Num[0]~input_o\ <= NOT \Write_Reg_Num[0]~input_o\;
\ALT_INV_Write_Reg_Num[1]~input_o\ <= NOT \Write_Reg_Num[1]~input_o\;
\ALT_INV_Clock~input_o\ <= NOT \Clock~input_o\;
\ALT_INV_Write_Data[0]~input_o\ <= NOT \Write_Data[0]~input_o\;
\ALT_INV_Write_Data[1]~input_o\ <= NOT \Write_Data[1]~input_o\;
\ALT_INV_Write_Data[2]~input_o\ <= NOT \Write_Data[2]~input_o\;
\ALT_INV_Write_Data[3]~input_o\ <= NOT \Write_Data[3]~input_o\;
\ALT_INV_Write_Data[4]~input_o\ <= NOT \Write_Data[4]~input_o\;
\ALT_INV_Write_Data[5]~input_o\ <= NOT \Write_Data[5]~input_o\;
\ALT_INV_Write_Data[6]~input_o\ <= NOT \Write_Data[6]~input_o\;
\ALT_INV_Write_Data[7]~input_o\ <= NOT \Write_Data[7]~input_o\;
\ALT_INV_Write_Data[8]~input_o\ <= NOT \Write_Data[8]~input_o\;
\ALT_INV_Write_Data[9]~input_o\ <= NOT \Write_Data[9]~input_o\;
\ALT_INV_Write_Data[10]~input_o\ <= NOT \Write_Data[10]~input_o\;
\ALT_INV_Write_Data[11]~input_o\ <= NOT \Write_Data[11]~input_o\;
\ALT_INV_Write_Data[12]~input_o\ <= NOT \Write_Data[12]~input_o\;
\ALT_INV_Write_Data[13]~input_o\ <= NOT \Write_Data[13]~input_o\;
\ALT_INV_Write_Data[14]~input_o\ <= NOT \Write_Data[14]~input_o\;
\ALT_INV_Write_Data[15]~input_o\ <= NOT \Write_Data[15]~input_o\;
\ALT_INV_Write_Data[16]~input_o\ <= NOT \Write_Data[16]~input_o\;
\ALT_INV_Write_Data[17]~input_o\ <= NOT \Write_Data[17]~input_o\;
\ALT_INV_Write_Data[18]~input_o\ <= NOT \Write_Data[18]~input_o\;
\ALT_INV_Write_Data[19]~input_o\ <= NOT \Write_Data[19]~input_o\;
\ALT_INV_Write_Data[20]~input_o\ <= NOT \Write_Data[20]~input_o\;
\ALT_INV_Write_Data[21]~input_o\ <= NOT \Write_Data[21]~input_o\;
\ALT_INV_Write_Data[22]~input_o\ <= NOT \Write_Data[22]~input_o\;
\ALT_INV_Write_Data[23]~input_o\ <= NOT \Write_Data[23]~input_o\;
\ALT_INV_Write_Data[24]~input_o\ <= NOT \Write_Data[24]~input_o\;
\ALT_INV_Write_Data[25]~input_o\ <= NOT \Write_Data[25]~input_o\;
\ALT_INV_Write_Data[26]~input_o\ <= NOT \Write_Data[26]~input_o\;
\ALT_INV_Write_Data[27]~input_o\ <= NOT \Write_Data[27]~input_o\;
\ALT_INV_Write_Data[28]~input_o\ <= NOT \Write_Data[28]~input_o\;
\ALT_INV_Write_Data[29]~input_o\ <= NOT \Write_Data[29]~input_o\;
\ALT_INV_Write_Data[30]~input_o\ <= NOT \Write_Data[30]~input_o\;
\ALT_INV_Write_Data[31]~input_o\ <= NOT \Write_Data[31]~input_o\;
\ALT_INV_Clear~input_o\ <= NOT \Clear~input_o\;
\ALT_INV_Read_Reg_Num_2[1]~input_o\ <= NOT \Read_Reg_Num_2[1]~input_o\;
\ALT_INV_Read_Reg_Num_2[0]~input_o\ <= NOT \Read_Reg_Num_2[0]~input_o\;
\ALT_INV_Read_Reg_Num_2[3]~input_o\ <= NOT \Read_Reg_Num_2[3]~input_o\;
\ALT_INV_Read_Reg_Num_2[2]~input_o\ <= NOT \Read_Reg_Num_2[2]~input_o\;
\ALT_INV_Read_Reg_Num_2[4]~input_o\ <= NOT \Read_Reg_Num_2[4]~input_o\;
\ALT_INV_Read_Reg_Num_1[1]~input_o\ <= NOT \Read_Reg_Num_1[1]~input_o\;
\ALT_INV_Read_Reg_Num_1[0]~input_o\ <= NOT \Read_Reg_Num_1[0]~input_o\;
\ALT_INV_Read_Reg_Num_1[3]~input_o\ <= NOT \Read_Reg_Num_1[3]~input_o\;
\ALT_INV_Read_Reg_Num_1[2]~input_o\ <= NOT \Read_Reg_Num_1[2]~input_o\;
\ALT_INV_Read_Reg_Num_1[4]~input_o\ <= NOT \Read_Reg_Num_1[4]~input_o\;
\inst|ALT_INV_inst4~1_combout\ <= NOT \inst|inst4~1_combout\;
\inst32|ALT_INV_inst4~0_combout\ <= NOT \inst32|inst4~0_combout\;
\inst46|ALT_INV_inst4~0_combout\ <= NOT \inst46|inst4~0_combout\;
\inst44|ALT_INV_inst4~0_combout\ <= NOT \inst44|inst4~0_combout\;
\inst42|ALT_INV_inst4~0_combout\ <= NOT \inst42|inst4~0_combout\;
\inst50|ALT_INV_inst4~0_combout\ <= NOT \inst50|inst4~0_combout\;
\inst64|ALT_INV_inst4~0_combout\ <= NOT \inst64|inst4~0_combout\;
\inst24|ALT_INV_inst4~0_combout\ <= NOT \inst24|inst4~0_combout\;
\inst48|ALT_INV_inst4~0_combout\ <= NOT \inst48|inst4~0_combout\;
\inst|ALT_INV_inst4~0_combout\ <= NOT \inst|inst4~0_combout\;
\inst|inst|ALT_INV_inst16~combout\ <= NOT \inst|inst|inst16~combout\;
\inst|inst|ALT_INV_inst15~combout\ <= NOT \inst|inst|inst15~combout\;
\inst|inst|ALT_INV_inst14~combout\ <= NOT \inst|inst|inst14~combout\;
\inst|inst|ALT_INV_inst13~combout\ <= NOT \inst|inst|inst13~combout\;
\inst|inst|ALT_INV_inst12~combout\ <= NOT \inst|inst|inst12~combout\;
\inst|inst|ALT_INV_inst11~combout\ <= NOT \inst|inst|inst11~combout\;
\inst|inst|ALT_INV_inst10~combout\ <= NOT \inst|inst|inst10~combout\;
\inst|inst|ALT_INV_inst9~combout\ <= NOT \inst|inst|inst9~combout\;
\inst|inst1|ALT_INV_inst16~combout\ <= NOT \inst|inst1|inst16~combout\;
\inst|inst1|ALT_INV_inst15~combout\ <= NOT \inst|inst1|inst15~combout\;
\inst|inst1|ALT_INV_inst14~combout\ <= NOT \inst|inst1|inst14~combout\;
\inst|inst1|ALT_INV_inst13~combout\ <= NOT \inst|inst1|inst13~combout\;
\inst|inst1|ALT_INV_inst12~combout\ <= NOT \inst|inst1|inst12~combout\;
\inst|inst1|ALT_INV_inst11~combout\ <= NOT \inst|inst1|inst11~combout\;
\inst|inst1|ALT_INV_inst10~combout\ <= NOT \inst|inst1|inst10~combout\;
\inst|inst1|ALT_INV_inst9~combout\ <= NOT \inst|inst1|inst9~combout\;
\inst|inst2|ALT_INV_inst16~combout\ <= NOT \inst|inst2|inst16~combout\;
\inst|inst2|ALT_INV_inst15~combout\ <= NOT \inst|inst2|inst15~combout\;
\inst|inst2|ALT_INV_inst14~combout\ <= NOT \inst|inst2|inst14~combout\;
\inst|inst2|ALT_INV_inst13~combout\ <= NOT \inst|inst2|inst13~combout\;
\inst|inst2|ALT_INV_inst12~combout\ <= NOT \inst|inst2|inst12~combout\;
\inst|inst2|ALT_INV_inst11~combout\ <= NOT \inst|inst2|inst11~combout\;
\inst|inst2|ALT_INV_inst10~combout\ <= NOT \inst|inst2|inst10~combout\;
\inst|inst2|ALT_INV_inst9~combout\ <= NOT \inst|inst2|inst9~combout\;
\inst|inst3|ALT_INV_inst16~combout\ <= NOT \inst|inst3|inst16~combout\;
\inst|inst3|ALT_INV_inst15~combout\ <= NOT \inst|inst3|inst15~combout\;
\inst|inst3|ALT_INV_inst14~combout\ <= NOT \inst|inst3|inst14~combout\;
\inst|inst3|ALT_INV_inst13~combout\ <= NOT \inst|inst3|inst13~combout\;
\inst|inst3|ALT_INV_inst12~combout\ <= NOT \inst|inst3|inst12~combout\;
\inst|inst3|ALT_INV_inst11~combout\ <= NOT \inst|inst3|inst11~combout\;
\inst|inst3|ALT_INV_inst10~combout\ <= NOT \inst|inst3|inst10~combout\;
\inst|inst3|ALT_INV_inst9~combout\ <= NOT \inst|inst3|inst9~combout\;
\inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w0_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w0_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w0_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w0_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w0_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w0_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w0_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w0_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w0_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w0_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w1_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w1_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w1_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w1_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w1_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w1_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w1_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w1_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w1_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w1_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w2_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w2_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w2_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w2_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w2_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w2_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w2_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w2_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w2_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w2_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w3_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w3_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w3_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w3_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w3_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w3_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w3_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w3_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w3_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w3_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w4_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w4_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w4_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w4_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w4_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w4_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w4_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w4_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w4_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w4_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w5_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w5_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w5_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w5_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w5_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w5_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w5_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w5_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w5_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w5_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w6_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w6_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w6_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w6_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w6_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w6_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w6_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w6_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w6_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w6_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w7_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w7_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w7_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w7_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w7_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w7_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w7_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w7_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w7_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w7_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w8_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w8_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w8_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w8_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w8_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w8_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w8_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w8_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w8_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w8_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w9_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w9_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w9_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w9_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w9_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w9_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w9_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w9_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w9_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w9_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w10_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w10_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w10_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w10_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w10_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w10_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w10_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w10_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w10_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w10_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w11_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w11_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w11_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w11_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w11_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w11_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w11_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w11_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w11_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w11_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w12_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w12_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w12_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w12_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w12_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w12_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w12_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w12_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w12_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w12_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w13_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w13_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w13_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w13_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w13_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w13_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w13_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w13_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w13_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w13_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w14_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w14_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w14_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w14_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w14_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w14_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w14_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w14_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w14_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w14_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w15_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w15_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w15_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w15_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w15_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w15_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w15_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w15_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w15_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w15_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w16_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w16_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w16_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w16_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w16_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w16_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w16_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w16_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w16_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w16_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w17_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w17_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w17_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w17_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w17_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w17_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w17_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w17_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w17_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w17_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w18_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w18_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w18_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w18_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w18_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w18_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w18_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w18_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w18_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w18_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w19_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w19_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w19_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w19_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w19_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w19_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w19_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w19_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w19_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w19_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w20_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w20_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w20_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w20_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w20_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w20_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w20_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w20_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w20_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w20_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w21_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w21_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w21_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w21_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w21_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w21_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w21_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w21_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w21_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w21_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w22_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w22_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w22_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w22_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w22_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w22_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w22_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w22_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w22_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w22_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w23_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w23_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w23_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w23_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w23_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w23_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w23_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w23_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w23_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w23_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w24_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w24_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w24_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w24_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w24_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w24_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w24_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w24_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w24_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w24_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w25_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w25_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w25_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w25_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w25_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w25_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w25_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w25_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w25_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w25_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w26_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w26_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w26_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w26_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w26_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w26_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w26_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w26_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w26_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w26_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w27_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w27_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w27_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w27_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w27_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w27_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w27_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w27_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w27_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w27_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w28_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w28_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w28_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w28_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w28_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w28_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w28_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w28_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w28_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w28_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w29_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w29_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w29_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w29_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w29_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w29_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w29_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w29_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w29_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w29_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w30_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w30_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w30_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w30_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w30_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w30_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w30_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w30_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w30_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w30_n0_mux_dataout~0_combout\;
\inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~10_combout\ <= NOT \inst82|auto_generated|l5_w31_n0_mux_dataout~10_combout\;
\inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~9_combout\ <= NOT \inst82|auto_generated|l5_w31_n0_mux_dataout~9_combout\;
\inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~8_combout\ <= NOT \inst82|auto_generated|l5_w31_n0_mux_dataout~8_combout\;
\inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~7_combout\ <= NOT \inst82|auto_generated|l5_w31_n0_mux_dataout~7_combout\;
\inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\ <= NOT \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\;
\inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~5_combout\ <= NOT \inst82|auto_generated|l5_w31_n0_mux_dataout~5_combout\;
\inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~4_combout\ <= NOT \inst82|auto_generated|l5_w31_n0_mux_dataout~4_combout\;
\inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~3_combout\ <= NOT \inst82|auto_generated|l5_w31_n0_mux_dataout~3_combout\;
\inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~2_combout\ <= NOT \inst82|auto_generated|l5_w31_n0_mux_dataout~2_combout\;
\inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~1_combout\ <= NOT \inst82|auto_generated|l5_w31_n0_mux_dataout~1_combout\;
\inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~0_combout\ <= NOT \inst82|auto_generated|l5_w31_n0_mux_dataout~0_combout\;
\inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w0_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w0_n0_mux_dataout~8_combout\;
\inst22|inst|ALT_INV_inst7~q\ <= NOT \inst22|inst|inst7~q\;
\inst20|inst|ALT_INV_inst7~q\ <= NOT \inst20|inst|inst7~q\;
\inst18|inst|ALT_INV_inst7~q\ <= NOT \inst18|inst|inst7~q\;
\inst|inst|ALT_INV_inst7~q\ <= NOT \inst|inst|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w0_n0_mux_dataout~7_combout\;
\inst30|inst|ALT_INV_inst7~q\ <= NOT \inst30|inst|inst7~q\;
\inst28|inst|ALT_INV_inst7~q\ <= NOT \inst28|inst|inst7~q\;
\inst26|inst|ALT_INV_inst7~q\ <= NOT \inst26|inst|inst7~q\;
\inst24|inst|ALT_INV_inst7~q\ <= NOT \inst24|inst|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w0_n0_mux_dataout~6_combout\;
\inst46|inst|ALT_INV_inst7~q\ <= NOT \inst46|inst|inst7~q\;
\inst44|inst|ALT_INV_inst7~q\ <= NOT \inst44|inst|inst7~q\;
\inst42|inst|ALT_INV_inst7~q\ <= NOT \inst42|inst|inst7~q\;
\inst40|inst|ALT_INV_inst7~q\ <= NOT \inst40|inst|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w0_n0_mux_dataout~5_combout\;
\inst38|inst|ALT_INV_inst7~q\ <= NOT \inst38|inst|inst7~q\;
\inst36|inst|ALT_INV_inst7~q\ <= NOT \inst36|inst|inst7~q\;
\inst34|inst|ALT_INV_inst7~q\ <= NOT \inst34|inst|inst7~q\;
\inst32|inst|ALT_INV_inst7~q\ <= NOT \inst32|inst|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w0_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w0_n0_mux_dataout~3_combout\;
\inst78|inst|ALT_INV_inst7~q\ <= NOT \inst78|inst|inst7~q\;
\inst70|inst|ALT_INV_inst7~q\ <= NOT \inst70|inst|inst7~q\;
\inst62|inst|ALT_INV_inst7~q\ <= NOT \inst62|inst|inst7~q\;
\inst54|inst|ALT_INV_inst7~q\ <= NOT \inst54|inst|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w0_n0_mux_dataout~2_combout\;
\inst76|inst|ALT_INV_inst7~q\ <= NOT \inst76|inst|inst7~q\;
\inst68|inst|ALT_INV_inst7~q\ <= NOT \inst68|inst|inst7~q\;
\inst60|inst|ALT_INV_inst7~q\ <= NOT \inst60|inst|inst7~q\;
\inst52|inst|ALT_INV_inst7~q\ <= NOT \inst52|inst|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w0_n0_mux_dataout~1_combout\;
\inst74|inst|ALT_INV_inst7~q\ <= NOT \inst74|inst|inst7~q\;
\inst66|inst|ALT_INV_inst7~q\ <= NOT \inst66|inst|inst7~q\;
\inst58|inst|ALT_INV_inst7~q\ <= NOT \inst58|inst|inst7~q\;
\inst50|inst|ALT_INV_inst7~q\ <= NOT \inst50|inst|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w0_n0_mux_dataout~0_combout\;
\inst72|inst|ALT_INV_inst7~q\ <= NOT \inst72|inst|inst7~q\;
\inst64|inst|ALT_INV_inst7~q\ <= NOT \inst64|inst|inst7~q\;
\inst56|inst|ALT_INV_inst7~q\ <= NOT \inst56|inst|inst7~q\;
\inst48|inst|ALT_INV_inst7~q\ <= NOT \inst48|inst|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w1_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w1_n0_mux_dataout~8_combout\;
\inst22|inst|ALT_INV_inst6~q\ <= NOT \inst22|inst|inst6~q\;
\inst20|inst|ALT_INV_inst6~q\ <= NOT \inst20|inst|inst6~q\;
\inst18|inst|ALT_INV_inst6~q\ <= NOT \inst18|inst|inst6~q\;
\inst|inst|ALT_INV_inst6~q\ <= NOT \inst|inst|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w1_n0_mux_dataout~7_combout\;
\inst30|inst|ALT_INV_inst6~q\ <= NOT \inst30|inst|inst6~q\;
\inst28|inst|ALT_INV_inst6~q\ <= NOT \inst28|inst|inst6~q\;
\inst26|inst|ALT_INV_inst6~q\ <= NOT \inst26|inst|inst6~q\;
\inst24|inst|ALT_INV_inst6~q\ <= NOT \inst24|inst|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w1_n0_mux_dataout~6_combout\;
\inst46|inst|ALT_INV_inst6~q\ <= NOT \inst46|inst|inst6~q\;
\inst44|inst|ALT_INV_inst6~q\ <= NOT \inst44|inst|inst6~q\;
\inst42|inst|ALT_INV_inst6~q\ <= NOT \inst42|inst|inst6~q\;
\inst40|inst|ALT_INV_inst6~q\ <= NOT \inst40|inst|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w1_n0_mux_dataout~5_combout\;
\inst38|inst|ALT_INV_inst6~q\ <= NOT \inst38|inst|inst6~q\;
\inst36|inst|ALT_INV_inst6~q\ <= NOT \inst36|inst|inst6~q\;
\inst34|inst|ALT_INV_inst6~q\ <= NOT \inst34|inst|inst6~q\;
\inst32|inst|ALT_INV_inst6~q\ <= NOT \inst32|inst|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w1_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w1_n0_mux_dataout~3_combout\;
\inst78|inst|ALT_INV_inst6~q\ <= NOT \inst78|inst|inst6~q\;
\inst70|inst|ALT_INV_inst6~q\ <= NOT \inst70|inst|inst6~q\;
\inst62|inst|ALT_INV_inst6~q\ <= NOT \inst62|inst|inst6~q\;
\inst54|inst|ALT_INV_inst6~q\ <= NOT \inst54|inst|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w1_n0_mux_dataout~2_combout\;
\inst76|inst|ALT_INV_inst6~q\ <= NOT \inst76|inst|inst6~q\;
\inst68|inst|ALT_INV_inst6~q\ <= NOT \inst68|inst|inst6~q\;
\inst60|inst|ALT_INV_inst6~q\ <= NOT \inst60|inst|inst6~q\;
\inst52|inst|ALT_INV_inst6~q\ <= NOT \inst52|inst|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w1_n0_mux_dataout~1_combout\;
\inst74|inst|ALT_INV_inst6~q\ <= NOT \inst74|inst|inst6~q\;
\inst66|inst|ALT_INV_inst6~q\ <= NOT \inst66|inst|inst6~q\;
\inst58|inst|ALT_INV_inst6~q\ <= NOT \inst58|inst|inst6~q\;
\inst50|inst|ALT_INV_inst6~q\ <= NOT \inst50|inst|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w1_n0_mux_dataout~0_combout\;
\inst72|inst|ALT_INV_inst6~q\ <= NOT \inst72|inst|inst6~q\;
\inst64|inst|ALT_INV_inst6~q\ <= NOT \inst64|inst|inst6~q\;
\inst56|inst|ALT_INV_inst6~q\ <= NOT \inst56|inst|inst6~q\;
\inst48|inst|ALT_INV_inst6~q\ <= NOT \inst48|inst|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w2_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w2_n0_mux_dataout~8_combout\;
\inst22|inst|ALT_INV_inst5~q\ <= NOT \inst22|inst|inst5~q\;
\inst20|inst|ALT_INV_inst5~q\ <= NOT \inst20|inst|inst5~q\;
\inst18|inst|ALT_INV_inst5~q\ <= NOT \inst18|inst|inst5~q\;
\inst|inst|ALT_INV_inst5~q\ <= NOT \inst|inst|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w2_n0_mux_dataout~7_combout\;
\inst30|inst|ALT_INV_inst5~q\ <= NOT \inst30|inst|inst5~q\;
\inst28|inst|ALT_INV_inst5~q\ <= NOT \inst28|inst|inst5~q\;
\inst26|inst|ALT_INV_inst5~q\ <= NOT \inst26|inst|inst5~q\;
\inst24|inst|ALT_INV_inst5~q\ <= NOT \inst24|inst|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w2_n0_mux_dataout~6_combout\;
\inst46|inst|ALT_INV_inst5~q\ <= NOT \inst46|inst|inst5~q\;
\inst44|inst|ALT_INV_inst5~q\ <= NOT \inst44|inst|inst5~q\;
\inst42|inst|ALT_INV_inst5~q\ <= NOT \inst42|inst|inst5~q\;
\inst40|inst|ALT_INV_inst5~q\ <= NOT \inst40|inst|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w2_n0_mux_dataout~5_combout\;
\inst38|inst|ALT_INV_inst5~q\ <= NOT \inst38|inst|inst5~q\;
\inst36|inst|ALT_INV_inst5~q\ <= NOT \inst36|inst|inst5~q\;
\inst34|inst|ALT_INV_inst5~q\ <= NOT \inst34|inst|inst5~q\;
\inst32|inst|ALT_INV_inst5~q\ <= NOT \inst32|inst|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w2_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w2_n0_mux_dataout~3_combout\;
\inst78|inst|ALT_INV_inst5~q\ <= NOT \inst78|inst|inst5~q\;
\inst70|inst|ALT_INV_inst5~q\ <= NOT \inst70|inst|inst5~q\;
\inst62|inst|ALT_INV_inst5~q\ <= NOT \inst62|inst|inst5~q\;
\inst54|inst|ALT_INV_inst5~q\ <= NOT \inst54|inst|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w2_n0_mux_dataout~2_combout\;
\inst76|inst|ALT_INV_inst5~q\ <= NOT \inst76|inst|inst5~q\;
\inst68|inst|ALT_INV_inst5~q\ <= NOT \inst68|inst|inst5~q\;
\inst60|inst|ALT_INV_inst5~q\ <= NOT \inst60|inst|inst5~q\;
\inst52|inst|ALT_INV_inst5~q\ <= NOT \inst52|inst|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w2_n0_mux_dataout~1_combout\;
\inst74|inst|ALT_INV_inst5~q\ <= NOT \inst74|inst|inst5~q\;
\inst66|inst|ALT_INV_inst5~q\ <= NOT \inst66|inst|inst5~q\;
\inst58|inst|ALT_INV_inst5~q\ <= NOT \inst58|inst|inst5~q\;
\inst50|inst|ALT_INV_inst5~q\ <= NOT \inst50|inst|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w2_n0_mux_dataout~0_combout\;
\inst72|inst|ALT_INV_inst5~q\ <= NOT \inst72|inst|inst5~q\;
\inst64|inst|ALT_INV_inst5~q\ <= NOT \inst64|inst|inst5~q\;
\inst56|inst|ALT_INV_inst5~q\ <= NOT \inst56|inst|inst5~q\;
\inst48|inst|ALT_INV_inst5~q\ <= NOT \inst48|inst|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w3_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w3_n0_mux_dataout~8_combout\;
\inst22|inst|ALT_INV_inst4~q\ <= NOT \inst22|inst|inst4~q\;
\inst20|inst|ALT_INV_inst4~q\ <= NOT \inst20|inst|inst4~q\;
\inst18|inst|ALT_INV_inst4~q\ <= NOT \inst18|inst|inst4~q\;
\inst|inst|ALT_INV_inst4~q\ <= NOT \inst|inst|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w3_n0_mux_dataout~7_combout\;
\inst30|inst|ALT_INV_inst4~q\ <= NOT \inst30|inst|inst4~q\;
\inst28|inst|ALT_INV_inst4~q\ <= NOT \inst28|inst|inst4~q\;
\inst26|inst|ALT_INV_inst4~q\ <= NOT \inst26|inst|inst4~q\;
\inst24|inst|ALT_INV_inst4~q\ <= NOT \inst24|inst|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w3_n0_mux_dataout~6_combout\;
\inst46|inst|ALT_INV_inst4~q\ <= NOT \inst46|inst|inst4~q\;
\inst44|inst|ALT_INV_inst4~q\ <= NOT \inst44|inst|inst4~q\;
\inst42|inst|ALT_INV_inst4~q\ <= NOT \inst42|inst|inst4~q\;
\inst40|inst|ALT_INV_inst4~q\ <= NOT \inst40|inst|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w3_n0_mux_dataout~5_combout\;
\inst38|inst|ALT_INV_inst4~q\ <= NOT \inst38|inst|inst4~q\;
\inst36|inst|ALT_INV_inst4~q\ <= NOT \inst36|inst|inst4~q\;
\inst34|inst|ALT_INV_inst4~q\ <= NOT \inst34|inst|inst4~q\;
\inst32|inst|ALT_INV_inst4~q\ <= NOT \inst32|inst|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w3_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w3_n0_mux_dataout~3_combout\;
\inst78|inst|ALT_INV_inst4~q\ <= NOT \inst78|inst|inst4~q\;
\inst70|inst|ALT_INV_inst4~q\ <= NOT \inst70|inst|inst4~q\;
\inst62|inst|ALT_INV_inst4~q\ <= NOT \inst62|inst|inst4~q\;
\inst54|inst|ALT_INV_inst4~q\ <= NOT \inst54|inst|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w3_n0_mux_dataout~2_combout\;
\inst76|inst|ALT_INV_inst4~q\ <= NOT \inst76|inst|inst4~q\;
\inst68|inst|ALT_INV_inst4~q\ <= NOT \inst68|inst|inst4~q\;
\inst60|inst|ALT_INV_inst4~q\ <= NOT \inst60|inst|inst4~q\;
\inst52|inst|ALT_INV_inst4~q\ <= NOT \inst52|inst|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w3_n0_mux_dataout~1_combout\;
\inst74|inst|ALT_INV_inst4~q\ <= NOT \inst74|inst|inst4~q\;
\inst66|inst|ALT_INV_inst4~q\ <= NOT \inst66|inst|inst4~q\;
\inst58|inst|ALT_INV_inst4~q\ <= NOT \inst58|inst|inst4~q\;
\inst50|inst|ALT_INV_inst4~q\ <= NOT \inst50|inst|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w3_n0_mux_dataout~0_combout\;
\inst72|inst|ALT_INV_inst4~q\ <= NOT \inst72|inst|inst4~q\;
\inst64|inst|ALT_INV_inst4~q\ <= NOT \inst64|inst|inst4~q\;
\inst56|inst|ALT_INV_inst4~q\ <= NOT \inst56|inst|inst4~q\;
\inst48|inst|ALT_INV_inst4~q\ <= NOT \inst48|inst|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w4_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w4_n0_mux_dataout~8_combout\;
\inst22|inst|ALT_INV_inst3~q\ <= NOT \inst22|inst|inst3~q\;
\inst20|inst|ALT_INV_inst3~q\ <= NOT \inst20|inst|inst3~q\;
\inst18|inst|ALT_INV_inst3~q\ <= NOT \inst18|inst|inst3~q\;
\inst|inst|ALT_INV_inst3~q\ <= NOT \inst|inst|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w4_n0_mux_dataout~7_combout\;
\inst30|inst|ALT_INV_inst3~q\ <= NOT \inst30|inst|inst3~q\;
\inst28|inst|ALT_INV_inst3~q\ <= NOT \inst28|inst|inst3~q\;
\inst26|inst|ALT_INV_inst3~q\ <= NOT \inst26|inst|inst3~q\;
\inst24|inst|ALT_INV_inst3~q\ <= NOT \inst24|inst|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w4_n0_mux_dataout~6_combout\;
\inst46|inst|ALT_INV_inst3~q\ <= NOT \inst46|inst|inst3~q\;
\inst44|inst|ALT_INV_inst3~q\ <= NOT \inst44|inst|inst3~q\;
\inst42|inst|ALT_INV_inst3~q\ <= NOT \inst42|inst|inst3~q\;
\inst40|inst|ALT_INV_inst3~q\ <= NOT \inst40|inst|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w4_n0_mux_dataout~5_combout\;
\inst38|inst|ALT_INV_inst3~q\ <= NOT \inst38|inst|inst3~q\;
\inst36|inst|ALT_INV_inst3~q\ <= NOT \inst36|inst|inst3~q\;
\inst34|inst|ALT_INV_inst3~q\ <= NOT \inst34|inst|inst3~q\;
\inst32|inst|ALT_INV_inst3~q\ <= NOT \inst32|inst|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w4_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w4_n0_mux_dataout~3_combout\;
\inst78|inst|ALT_INV_inst3~q\ <= NOT \inst78|inst|inst3~q\;
\inst70|inst|ALT_INV_inst3~q\ <= NOT \inst70|inst|inst3~q\;
\inst62|inst|ALT_INV_inst3~q\ <= NOT \inst62|inst|inst3~q\;
\inst54|inst|ALT_INV_inst3~q\ <= NOT \inst54|inst|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w4_n0_mux_dataout~2_combout\;
\inst76|inst|ALT_INV_inst3~q\ <= NOT \inst76|inst|inst3~q\;
\inst68|inst|ALT_INV_inst3~q\ <= NOT \inst68|inst|inst3~q\;
\inst60|inst|ALT_INV_inst3~q\ <= NOT \inst60|inst|inst3~q\;
\inst52|inst|ALT_INV_inst3~q\ <= NOT \inst52|inst|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w4_n0_mux_dataout~1_combout\;
\inst74|inst|ALT_INV_inst3~q\ <= NOT \inst74|inst|inst3~q\;
\inst66|inst|ALT_INV_inst3~q\ <= NOT \inst66|inst|inst3~q\;
\inst58|inst|ALT_INV_inst3~q\ <= NOT \inst58|inst|inst3~q\;
\inst50|inst|ALT_INV_inst3~q\ <= NOT \inst50|inst|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w4_n0_mux_dataout~0_combout\;
\inst72|inst|ALT_INV_inst3~q\ <= NOT \inst72|inst|inst3~q\;
\inst64|inst|ALT_INV_inst3~q\ <= NOT \inst64|inst|inst3~q\;
\inst56|inst|ALT_INV_inst3~q\ <= NOT \inst56|inst|inst3~q\;
\inst48|inst|ALT_INV_inst3~q\ <= NOT \inst48|inst|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w5_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w5_n0_mux_dataout~8_combout\;
\inst22|inst|ALT_INV_inst2~q\ <= NOT \inst22|inst|inst2~q\;
\inst20|inst|ALT_INV_inst2~q\ <= NOT \inst20|inst|inst2~q\;
\inst18|inst|ALT_INV_inst2~q\ <= NOT \inst18|inst|inst2~q\;
\inst|inst|ALT_INV_inst2~q\ <= NOT \inst|inst|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w5_n0_mux_dataout~7_combout\;
\inst30|inst|ALT_INV_inst2~q\ <= NOT \inst30|inst|inst2~q\;
\inst28|inst|ALT_INV_inst2~q\ <= NOT \inst28|inst|inst2~q\;
\inst26|inst|ALT_INV_inst2~q\ <= NOT \inst26|inst|inst2~q\;
\inst24|inst|ALT_INV_inst2~q\ <= NOT \inst24|inst|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w5_n0_mux_dataout~6_combout\;
\inst46|inst|ALT_INV_inst2~q\ <= NOT \inst46|inst|inst2~q\;
\inst44|inst|ALT_INV_inst2~q\ <= NOT \inst44|inst|inst2~q\;
\inst42|inst|ALT_INV_inst2~q\ <= NOT \inst42|inst|inst2~q\;
\inst40|inst|ALT_INV_inst2~q\ <= NOT \inst40|inst|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w5_n0_mux_dataout~5_combout\;
\inst38|inst|ALT_INV_inst2~q\ <= NOT \inst38|inst|inst2~q\;
\inst36|inst|ALT_INV_inst2~q\ <= NOT \inst36|inst|inst2~q\;
\inst34|inst|ALT_INV_inst2~q\ <= NOT \inst34|inst|inst2~q\;
\inst32|inst|ALT_INV_inst2~q\ <= NOT \inst32|inst|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w5_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w5_n0_mux_dataout~3_combout\;
\inst78|inst|ALT_INV_inst2~q\ <= NOT \inst78|inst|inst2~q\;
\inst70|inst|ALT_INV_inst2~q\ <= NOT \inst70|inst|inst2~q\;
\inst62|inst|ALT_INV_inst2~q\ <= NOT \inst62|inst|inst2~q\;
\inst54|inst|ALT_INV_inst2~q\ <= NOT \inst54|inst|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w5_n0_mux_dataout~2_combout\;
\inst76|inst|ALT_INV_inst2~q\ <= NOT \inst76|inst|inst2~q\;
\inst68|inst|ALT_INV_inst2~q\ <= NOT \inst68|inst|inst2~q\;
\inst60|inst|ALT_INV_inst2~q\ <= NOT \inst60|inst|inst2~q\;
\inst52|inst|ALT_INV_inst2~q\ <= NOT \inst52|inst|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w5_n0_mux_dataout~1_combout\;
\inst74|inst|ALT_INV_inst2~q\ <= NOT \inst74|inst|inst2~q\;
\inst66|inst|ALT_INV_inst2~q\ <= NOT \inst66|inst|inst2~q\;
\inst58|inst|ALT_INV_inst2~q\ <= NOT \inst58|inst|inst2~q\;
\inst50|inst|ALT_INV_inst2~q\ <= NOT \inst50|inst|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w5_n0_mux_dataout~0_combout\;
\inst72|inst|ALT_INV_inst2~q\ <= NOT \inst72|inst|inst2~q\;
\inst64|inst|ALT_INV_inst2~q\ <= NOT \inst64|inst|inst2~q\;
\inst56|inst|ALT_INV_inst2~q\ <= NOT \inst56|inst|inst2~q\;
\inst48|inst|ALT_INV_inst2~q\ <= NOT \inst48|inst|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w6_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w6_n0_mux_dataout~8_combout\;
\inst22|inst|ALT_INV_inst1~q\ <= NOT \inst22|inst|inst1~q\;
\inst20|inst|ALT_INV_inst1~q\ <= NOT \inst20|inst|inst1~q\;
\inst18|inst|ALT_INV_inst1~q\ <= NOT \inst18|inst|inst1~q\;
\inst|inst|ALT_INV_inst1~q\ <= NOT \inst|inst|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w6_n0_mux_dataout~7_combout\;
\inst30|inst|ALT_INV_inst1~q\ <= NOT \inst30|inst|inst1~q\;
\inst28|inst|ALT_INV_inst1~q\ <= NOT \inst28|inst|inst1~q\;
\inst26|inst|ALT_INV_inst1~q\ <= NOT \inst26|inst|inst1~q\;
\inst24|inst|ALT_INV_inst1~q\ <= NOT \inst24|inst|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w6_n0_mux_dataout~6_combout\;
\inst46|inst|ALT_INV_inst1~q\ <= NOT \inst46|inst|inst1~q\;
\inst44|inst|ALT_INV_inst1~q\ <= NOT \inst44|inst|inst1~q\;
\inst42|inst|ALT_INV_inst1~q\ <= NOT \inst42|inst|inst1~q\;
\inst40|inst|ALT_INV_inst1~q\ <= NOT \inst40|inst|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w6_n0_mux_dataout~5_combout\;
\inst38|inst|ALT_INV_inst1~q\ <= NOT \inst38|inst|inst1~q\;
\inst36|inst|ALT_INV_inst1~q\ <= NOT \inst36|inst|inst1~q\;
\inst34|inst|ALT_INV_inst1~q\ <= NOT \inst34|inst|inst1~q\;
\inst32|inst|ALT_INV_inst1~q\ <= NOT \inst32|inst|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w6_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w6_n0_mux_dataout~3_combout\;
\inst78|inst|ALT_INV_inst1~q\ <= NOT \inst78|inst|inst1~q\;
\inst70|inst|ALT_INV_inst1~q\ <= NOT \inst70|inst|inst1~q\;
\inst62|inst|ALT_INV_inst1~q\ <= NOT \inst62|inst|inst1~q\;
\inst54|inst|ALT_INV_inst1~q\ <= NOT \inst54|inst|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w6_n0_mux_dataout~2_combout\;
\inst76|inst|ALT_INV_inst1~q\ <= NOT \inst76|inst|inst1~q\;
\inst68|inst|ALT_INV_inst1~q\ <= NOT \inst68|inst|inst1~q\;
\inst60|inst|ALT_INV_inst1~q\ <= NOT \inst60|inst|inst1~q\;
\inst52|inst|ALT_INV_inst1~q\ <= NOT \inst52|inst|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w6_n0_mux_dataout~1_combout\;
\inst74|inst|ALT_INV_inst1~q\ <= NOT \inst74|inst|inst1~q\;
\inst66|inst|ALT_INV_inst1~q\ <= NOT \inst66|inst|inst1~q\;
\inst58|inst|ALT_INV_inst1~q\ <= NOT \inst58|inst|inst1~q\;
\inst50|inst|ALT_INV_inst1~q\ <= NOT \inst50|inst|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w6_n0_mux_dataout~0_combout\;
\inst72|inst|ALT_INV_inst1~q\ <= NOT \inst72|inst|inst1~q\;
\inst64|inst|ALT_INV_inst1~q\ <= NOT \inst64|inst|inst1~q\;
\inst56|inst|ALT_INV_inst1~q\ <= NOT \inst56|inst|inst1~q\;
\inst48|inst|ALT_INV_inst1~q\ <= NOT \inst48|inst|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w7_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w7_n0_mux_dataout~8_combout\;
\inst22|inst|ALT_INV_inst~q\ <= NOT \inst22|inst|inst~q\;
\inst20|inst|ALT_INV_inst~q\ <= NOT \inst20|inst|inst~q\;
\inst18|inst|ALT_INV_inst~q\ <= NOT \inst18|inst|inst~q\;
\inst|inst|ALT_INV_inst~q\ <= NOT \inst|inst|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w7_n0_mux_dataout~7_combout\;
\inst30|inst|ALT_INV_inst~q\ <= NOT \inst30|inst|inst~q\;
\inst28|inst|ALT_INV_inst~q\ <= NOT \inst28|inst|inst~q\;
\inst26|inst|ALT_INV_inst~q\ <= NOT \inst26|inst|inst~q\;
\inst24|inst|ALT_INV_inst~q\ <= NOT \inst24|inst|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w7_n0_mux_dataout~6_combout\;
\inst46|inst|ALT_INV_inst~q\ <= NOT \inst46|inst|inst~q\;
\inst44|inst|ALT_INV_inst~q\ <= NOT \inst44|inst|inst~q\;
\inst42|inst|ALT_INV_inst~q\ <= NOT \inst42|inst|inst~q\;
\inst40|inst|ALT_INV_inst~q\ <= NOT \inst40|inst|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w7_n0_mux_dataout~5_combout\;
\inst38|inst|ALT_INV_inst~q\ <= NOT \inst38|inst|inst~q\;
\inst36|inst|ALT_INV_inst~q\ <= NOT \inst36|inst|inst~q\;
\inst34|inst|ALT_INV_inst~q\ <= NOT \inst34|inst|inst~q\;
\inst32|inst|ALT_INV_inst~q\ <= NOT \inst32|inst|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w7_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w7_n0_mux_dataout~3_combout\;
\inst78|inst|ALT_INV_inst~q\ <= NOT \inst78|inst|inst~q\;
\inst70|inst|ALT_INV_inst~q\ <= NOT \inst70|inst|inst~q\;
\inst62|inst|ALT_INV_inst~q\ <= NOT \inst62|inst|inst~q\;
\inst54|inst|ALT_INV_inst~q\ <= NOT \inst54|inst|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w7_n0_mux_dataout~2_combout\;
\inst76|inst|ALT_INV_inst~q\ <= NOT \inst76|inst|inst~q\;
\inst68|inst|ALT_INV_inst~q\ <= NOT \inst68|inst|inst~q\;
\inst60|inst|ALT_INV_inst~q\ <= NOT \inst60|inst|inst~q\;
\inst52|inst|ALT_INV_inst~q\ <= NOT \inst52|inst|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w7_n0_mux_dataout~1_combout\;
\inst74|inst|ALT_INV_inst~q\ <= NOT \inst74|inst|inst~q\;
\inst66|inst|ALT_INV_inst~q\ <= NOT \inst66|inst|inst~q\;
\inst58|inst|ALT_INV_inst~q\ <= NOT \inst58|inst|inst~q\;
\inst50|inst|ALT_INV_inst~q\ <= NOT \inst50|inst|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w7_n0_mux_dataout~0_combout\;
\inst72|inst|ALT_INV_inst~q\ <= NOT \inst72|inst|inst~q\;
\inst64|inst|ALT_INV_inst~q\ <= NOT \inst64|inst|inst~q\;
\inst56|inst|ALT_INV_inst~q\ <= NOT \inst56|inst|inst~q\;
\inst48|inst|ALT_INV_inst~q\ <= NOT \inst48|inst|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w8_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w8_n0_mux_dataout~8_combout\;
\inst22|inst1|ALT_INV_inst7~q\ <= NOT \inst22|inst1|inst7~q\;
\inst20|inst1|ALT_INV_inst7~q\ <= NOT \inst20|inst1|inst7~q\;
\inst18|inst1|ALT_INV_inst7~q\ <= NOT \inst18|inst1|inst7~q\;
\inst|inst1|ALT_INV_inst7~q\ <= NOT \inst|inst1|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w8_n0_mux_dataout~7_combout\;
\inst30|inst1|ALT_INV_inst7~q\ <= NOT \inst30|inst1|inst7~q\;
\inst28|inst1|ALT_INV_inst7~q\ <= NOT \inst28|inst1|inst7~q\;
\inst26|inst1|ALT_INV_inst7~q\ <= NOT \inst26|inst1|inst7~q\;
\inst24|inst1|ALT_INV_inst7~q\ <= NOT \inst24|inst1|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w8_n0_mux_dataout~6_combout\;
\inst46|inst1|ALT_INV_inst7~q\ <= NOT \inst46|inst1|inst7~q\;
\inst44|inst1|ALT_INV_inst7~q\ <= NOT \inst44|inst1|inst7~q\;
\inst42|inst1|ALT_INV_inst7~q\ <= NOT \inst42|inst1|inst7~q\;
\inst40|inst1|ALT_INV_inst7~q\ <= NOT \inst40|inst1|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w8_n0_mux_dataout~5_combout\;
\inst38|inst1|ALT_INV_inst7~q\ <= NOT \inst38|inst1|inst7~q\;
\inst36|inst1|ALT_INV_inst7~q\ <= NOT \inst36|inst1|inst7~q\;
\inst34|inst1|ALT_INV_inst7~q\ <= NOT \inst34|inst1|inst7~q\;
\inst32|inst1|ALT_INV_inst7~q\ <= NOT \inst32|inst1|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w8_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w8_n0_mux_dataout~3_combout\;
\inst78|inst1|ALT_INV_inst7~q\ <= NOT \inst78|inst1|inst7~q\;
\inst70|inst1|ALT_INV_inst7~q\ <= NOT \inst70|inst1|inst7~q\;
\inst62|inst1|ALT_INV_inst7~q\ <= NOT \inst62|inst1|inst7~q\;
\inst54|inst1|ALT_INV_inst7~q\ <= NOT \inst54|inst1|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w8_n0_mux_dataout~2_combout\;
\inst76|inst1|ALT_INV_inst7~q\ <= NOT \inst76|inst1|inst7~q\;
\inst68|inst1|ALT_INV_inst7~q\ <= NOT \inst68|inst1|inst7~q\;
\inst60|inst1|ALT_INV_inst7~q\ <= NOT \inst60|inst1|inst7~q\;
\inst52|inst1|ALT_INV_inst7~q\ <= NOT \inst52|inst1|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w8_n0_mux_dataout~1_combout\;
\inst74|inst1|ALT_INV_inst7~q\ <= NOT \inst74|inst1|inst7~q\;
\inst66|inst1|ALT_INV_inst7~q\ <= NOT \inst66|inst1|inst7~q\;
\inst58|inst1|ALT_INV_inst7~q\ <= NOT \inst58|inst1|inst7~q\;
\inst50|inst1|ALT_INV_inst7~q\ <= NOT \inst50|inst1|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w8_n0_mux_dataout~0_combout\;
\inst72|inst1|ALT_INV_inst7~q\ <= NOT \inst72|inst1|inst7~q\;
\inst64|inst1|ALT_INV_inst7~q\ <= NOT \inst64|inst1|inst7~q\;
\inst56|inst1|ALT_INV_inst7~q\ <= NOT \inst56|inst1|inst7~q\;
\inst48|inst1|ALT_INV_inst7~q\ <= NOT \inst48|inst1|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w9_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w9_n0_mux_dataout~8_combout\;
\inst22|inst1|ALT_INV_inst6~q\ <= NOT \inst22|inst1|inst6~q\;
\inst20|inst1|ALT_INV_inst6~q\ <= NOT \inst20|inst1|inst6~q\;
\inst18|inst1|ALT_INV_inst6~q\ <= NOT \inst18|inst1|inst6~q\;
\inst|inst1|ALT_INV_inst6~q\ <= NOT \inst|inst1|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w9_n0_mux_dataout~7_combout\;
\inst30|inst1|ALT_INV_inst6~q\ <= NOT \inst30|inst1|inst6~q\;
\inst28|inst1|ALT_INV_inst6~q\ <= NOT \inst28|inst1|inst6~q\;
\inst26|inst1|ALT_INV_inst6~q\ <= NOT \inst26|inst1|inst6~q\;
\inst24|inst1|ALT_INV_inst6~q\ <= NOT \inst24|inst1|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w9_n0_mux_dataout~6_combout\;
\inst46|inst1|ALT_INV_inst6~q\ <= NOT \inst46|inst1|inst6~q\;
\inst44|inst1|ALT_INV_inst6~q\ <= NOT \inst44|inst1|inst6~q\;
\inst42|inst1|ALT_INV_inst6~q\ <= NOT \inst42|inst1|inst6~q\;
\inst40|inst1|ALT_INV_inst6~q\ <= NOT \inst40|inst1|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w9_n0_mux_dataout~5_combout\;
\inst38|inst1|ALT_INV_inst6~q\ <= NOT \inst38|inst1|inst6~q\;
\inst36|inst1|ALT_INV_inst6~q\ <= NOT \inst36|inst1|inst6~q\;
\inst34|inst1|ALT_INV_inst6~q\ <= NOT \inst34|inst1|inst6~q\;
\inst32|inst1|ALT_INV_inst6~q\ <= NOT \inst32|inst1|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w9_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w9_n0_mux_dataout~3_combout\;
\inst78|inst1|ALT_INV_inst6~q\ <= NOT \inst78|inst1|inst6~q\;
\inst70|inst1|ALT_INV_inst6~q\ <= NOT \inst70|inst1|inst6~q\;
\inst62|inst1|ALT_INV_inst6~q\ <= NOT \inst62|inst1|inst6~q\;
\inst54|inst1|ALT_INV_inst6~q\ <= NOT \inst54|inst1|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w9_n0_mux_dataout~2_combout\;
\inst76|inst1|ALT_INV_inst6~q\ <= NOT \inst76|inst1|inst6~q\;
\inst68|inst1|ALT_INV_inst6~q\ <= NOT \inst68|inst1|inst6~q\;
\inst60|inst1|ALT_INV_inst6~q\ <= NOT \inst60|inst1|inst6~q\;
\inst52|inst1|ALT_INV_inst6~q\ <= NOT \inst52|inst1|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w9_n0_mux_dataout~1_combout\;
\inst74|inst1|ALT_INV_inst6~q\ <= NOT \inst74|inst1|inst6~q\;
\inst66|inst1|ALT_INV_inst6~q\ <= NOT \inst66|inst1|inst6~q\;
\inst58|inst1|ALT_INV_inst6~q\ <= NOT \inst58|inst1|inst6~q\;
\inst50|inst1|ALT_INV_inst6~q\ <= NOT \inst50|inst1|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w9_n0_mux_dataout~0_combout\;
\inst72|inst1|ALT_INV_inst6~q\ <= NOT \inst72|inst1|inst6~q\;
\inst64|inst1|ALT_INV_inst6~q\ <= NOT \inst64|inst1|inst6~q\;
\inst56|inst1|ALT_INV_inst6~q\ <= NOT \inst56|inst1|inst6~q\;
\inst48|inst1|ALT_INV_inst6~q\ <= NOT \inst48|inst1|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w10_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w10_n0_mux_dataout~8_combout\;
\inst22|inst1|ALT_INV_inst5~q\ <= NOT \inst22|inst1|inst5~q\;
\inst20|inst1|ALT_INV_inst5~q\ <= NOT \inst20|inst1|inst5~q\;
\inst18|inst1|ALT_INV_inst5~q\ <= NOT \inst18|inst1|inst5~q\;
\inst|inst1|ALT_INV_inst5~q\ <= NOT \inst|inst1|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w10_n0_mux_dataout~7_combout\;
\inst30|inst1|ALT_INV_inst5~q\ <= NOT \inst30|inst1|inst5~q\;
\inst28|inst1|ALT_INV_inst5~q\ <= NOT \inst28|inst1|inst5~q\;
\inst26|inst1|ALT_INV_inst5~q\ <= NOT \inst26|inst1|inst5~q\;
\inst24|inst1|ALT_INV_inst5~q\ <= NOT \inst24|inst1|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w10_n0_mux_dataout~6_combout\;
\inst46|inst1|ALT_INV_inst5~q\ <= NOT \inst46|inst1|inst5~q\;
\inst44|inst1|ALT_INV_inst5~q\ <= NOT \inst44|inst1|inst5~q\;
\inst42|inst1|ALT_INV_inst5~q\ <= NOT \inst42|inst1|inst5~q\;
\inst40|inst1|ALT_INV_inst5~q\ <= NOT \inst40|inst1|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w10_n0_mux_dataout~5_combout\;
\inst38|inst1|ALT_INV_inst5~q\ <= NOT \inst38|inst1|inst5~q\;
\inst36|inst1|ALT_INV_inst5~q\ <= NOT \inst36|inst1|inst5~q\;
\inst34|inst1|ALT_INV_inst5~q\ <= NOT \inst34|inst1|inst5~q\;
\inst32|inst1|ALT_INV_inst5~q\ <= NOT \inst32|inst1|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w10_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w10_n0_mux_dataout~3_combout\;
\inst78|inst1|ALT_INV_inst5~q\ <= NOT \inst78|inst1|inst5~q\;
\inst70|inst1|ALT_INV_inst5~q\ <= NOT \inst70|inst1|inst5~q\;
\inst62|inst1|ALT_INV_inst5~q\ <= NOT \inst62|inst1|inst5~q\;
\inst54|inst1|ALT_INV_inst5~q\ <= NOT \inst54|inst1|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w10_n0_mux_dataout~2_combout\;
\inst76|inst1|ALT_INV_inst5~q\ <= NOT \inst76|inst1|inst5~q\;
\inst68|inst1|ALT_INV_inst5~q\ <= NOT \inst68|inst1|inst5~q\;
\inst60|inst1|ALT_INV_inst5~q\ <= NOT \inst60|inst1|inst5~q\;
\inst52|inst1|ALT_INV_inst5~q\ <= NOT \inst52|inst1|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w10_n0_mux_dataout~1_combout\;
\inst74|inst1|ALT_INV_inst5~q\ <= NOT \inst74|inst1|inst5~q\;
\inst66|inst1|ALT_INV_inst5~q\ <= NOT \inst66|inst1|inst5~q\;
\inst58|inst1|ALT_INV_inst5~q\ <= NOT \inst58|inst1|inst5~q\;
\inst50|inst1|ALT_INV_inst5~q\ <= NOT \inst50|inst1|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w10_n0_mux_dataout~0_combout\;
\inst72|inst1|ALT_INV_inst5~q\ <= NOT \inst72|inst1|inst5~q\;
\inst64|inst1|ALT_INV_inst5~q\ <= NOT \inst64|inst1|inst5~q\;
\inst56|inst1|ALT_INV_inst5~q\ <= NOT \inst56|inst1|inst5~q\;
\inst48|inst1|ALT_INV_inst5~q\ <= NOT \inst48|inst1|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w11_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w11_n0_mux_dataout~8_combout\;
\inst22|inst1|ALT_INV_inst4~q\ <= NOT \inst22|inst1|inst4~q\;
\inst20|inst1|ALT_INV_inst4~q\ <= NOT \inst20|inst1|inst4~q\;
\inst18|inst1|ALT_INV_inst4~q\ <= NOT \inst18|inst1|inst4~q\;
\inst|inst1|ALT_INV_inst4~q\ <= NOT \inst|inst1|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w11_n0_mux_dataout~7_combout\;
\inst30|inst1|ALT_INV_inst4~q\ <= NOT \inst30|inst1|inst4~q\;
\inst28|inst1|ALT_INV_inst4~q\ <= NOT \inst28|inst1|inst4~q\;
\inst26|inst1|ALT_INV_inst4~q\ <= NOT \inst26|inst1|inst4~q\;
\inst24|inst1|ALT_INV_inst4~q\ <= NOT \inst24|inst1|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w11_n0_mux_dataout~6_combout\;
\inst46|inst1|ALT_INV_inst4~q\ <= NOT \inst46|inst1|inst4~q\;
\inst44|inst1|ALT_INV_inst4~q\ <= NOT \inst44|inst1|inst4~q\;
\inst42|inst1|ALT_INV_inst4~q\ <= NOT \inst42|inst1|inst4~q\;
\inst40|inst1|ALT_INV_inst4~q\ <= NOT \inst40|inst1|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w11_n0_mux_dataout~5_combout\;
\inst38|inst1|ALT_INV_inst4~q\ <= NOT \inst38|inst1|inst4~q\;
\inst36|inst1|ALT_INV_inst4~q\ <= NOT \inst36|inst1|inst4~q\;
\inst34|inst1|ALT_INV_inst4~q\ <= NOT \inst34|inst1|inst4~q\;
\inst32|inst1|ALT_INV_inst4~q\ <= NOT \inst32|inst1|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w11_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w11_n0_mux_dataout~3_combout\;
\inst78|inst1|ALT_INV_inst4~q\ <= NOT \inst78|inst1|inst4~q\;
\inst70|inst1|ALT_INV_inst4~q\ <= NOT \inst70|inst1|inst4~q\;
\inst62|inst1|ALT_INV_inst4~q\ <= NOT \inst62|inst1|inst4~q\;
\inst54|inst1|ALT_INV_inst4~q\ <= NOT \inst54|inst1|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w11_n0_mux_dataout~2_combout\;
\inst76|inst1|ALT_INV_inst4~q\ <= NOT \inst76|inst1|inst4~q\;
\inst68|inst1|ALT_INV_inst4~q\ <= NOT \inst68|inst1|inst4~q\;
\inst60|inst1|ALT_INV_inst4~q\ <= NOT \inst60|inst1|inst4~q\;
\inst52|inst1|ALT_INV_inst4~q\ <= NOT \inst52|inst1|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w11_n0_mux_dataout~1_combout\;
\inst74|inst1|ALT_INV_inst4~q\ <= NOT \inst74|inst1|inst4~q\;
\inst66|inst1|ALT_INV_inst4~q\ <= NOT \inst66|inst1|inst4~q\;
\inst58|inst1|ALT_INV_inst4~q\ <= NOT \inst58|inst1|inst4~q\;
\inst50|inst1|ALT_INV_inst4~q\ <= NOT \inst50|inst1|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w11_n0_mux_dataout~0_combout\;
\inst72|inst1|ALT_INV_inst4~q\ <= NOT \inst72|inst1|inst4~q\;
\inst64|inst1|ALT_INV_inst4~q\ <= NOT \inst64|inst1|inst4~q\;
\inst56|inst1|ALT_INV_inst4~q\ <= NOT \inst56|inst1|inst4~q\;
\inst48|inst1|ALT_INV_inst4~q\ <= NOT \inst48|inst1|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w12_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w12_n0_mux_dataout~8_combout\;
\inst22|inst1|ALT_INV_inst3~q\ <= NOT \inst22|inst1|inst3~q\;
\inst20|inst1|ALT_INV_inst3~q\ <= NOT \inst20|inst1|inst3~q\;
\inst18|inst1|ALT_INV_inst3~q\ <= NOT \inst18|inst1|inst3~q\;
\inst|inst1|ALT_INV_inst3~q\ <= NOT \inst|inst1|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w12_n0_mux_dataout~7_combout\;
\inst30|inst1|ALT_INV_inst3~q\ <= NOT \inst30|inst1|inst3~q\;
\inst28|inst1|ALT_INV_inst3~q\ <= NOT \inst28|inst1|inst3~q\;
\inst26|inst1|ALT_INV_inst3~q\ <= NOT \inst26|inst1|inst3~q\;
\inst24|inst1|ALT_INV_inst3~q\ <= NOT \inst24|inst1|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w12_n0_mux_dataout~6_combout\;
\inst46|inst1|ALT_INV_inst3~q\ <= NOT \inst46|inst1|inst3~q\;
\inst44|inst1|ALT_INV_inst3~q\ <= NOT \inst44|inst1|inst3~q\;
\inst42|inst1|ALT_INV_inst3~q\ <= NOT \inst42|inst1|inst3~q\;
\inst40|inst1|ALT_INV_inst3~q\ <= NOT \inst40|inst1|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w12_n0_mux_dataout~5_combout\;
\inst38|inst1|ALT_INV_inst3~q\ <= NOT \inst38|inst1|inst3~q\;
\inst36|inst1|ALT_INV_inst3~q\ <= NOT \inst36|inst1|inst3~q\;
\inst34|inst1|ALT_INV_inst3~q\ <= NOT \inst34|inst1|inst3~q\;
\inst32|inst1|ALT_INV_inst3~q\ <= NOT \inst32|inst1|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w12_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w12_n0_mux_dataout~3_combout\;
\inst78|inst1|ALT_INV_inst3~q\ <= NOT \inst78|inst1|inst3~q\;
\inst70|inst1|ALT_INV_inst3~q\ <= NOT \inst70|inst1|inst3~q\;
\inst62|inst1|ALT_INV_inst3~q\ <= NOT \inst62|inst1|inst3~q\;
\inst54|inst1|ALT_INV_inst3~q\ <= NOT \inst54|inst1|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w12_n0_mux_dataout~2_combout\;
\inst76|inst1|ALT_INV_inst3~q\ <= NOT \inst76|inst1|inst3~q\;
\inst68|inst1|ALT_INV_inst3~q\ <= NOT \inst68|inst1|inst3~q\;
\inst60|inst1|ALT_INV_inst3~q\ <= NOT \inst60|inst1|inst3~q\;
\inst52|inst1|ALT_INV_inst3~q\ <= NOT \inst52|inst1|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w12_n0_mux_dataout~1_combout\;
\inst74|inst1|ALT_INV_inst3~q\ <= NOT \inst74|inst1|inst3~q\;
\inst66|inst1|ALT_INV_inst3~q\ <= NOT \inst66|inst1|inst3~q\;
\inst58|inst1|ALT_INV_inst3~q\ <= NOT \inst58|inst1|inst3~q\;
\inst50|inst1|ALT_INV_inst3~q\ <= NOT \inst50|inst1|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w12_n0_mux_dataout~0_combout\;
\inst72|inst1|ALT_INV_inst3~q\ <= NOT \inst72|inst1|inst3~q\;
\inst64|inst1|ALT_INV_inst3~q\ <= NOT \inst64|inst1|inst3~q\;
\inst56|inst1|ALT_INV_inst3~q\ <= NOT \inst56|inst1|inst3~q\;
\inst48|inst1|ALT_INV_inst3~q\ <= NOT \inst48|inst1|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w13_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w13_n0_mux_dataout~8_combout\;
\inst22|inst1|ALT_INV_inst2~q\ <= NOT \inst22|inst1|inst2~q\;
\inst20|inst1|ALT_INV_inst2~q\ <= NOT \inst20|inst1|inst2~q\;
\inst18|inst1|ALT_INV_inst2~q\ <= NOT \inst18|inst1|inst2~q\;
\inst|inst1|ALT_INV_inst2~q\ <= NOT \inst|inst1|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w13_n0_mux_dataout~7_combout\;
\inst30|inst1|ALT_INV_inst2~q\ <= NOT \inst30|inst1|inst2~q\;
\inst28|inst1|ALT_INV_inst2~q\ <= NOT \inst28|inst1|inst2~q\;
\inst26|inst1|ALT_INV_inst2~q\ <= NOT \inst26|inst1|inst2~q\;
\inst24|inst1|ALT_INV_inst2~q\ <= NOT \inst24|inst1|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w13_n0_mux_dataout~6_combout\;
\inst46|inst1|ALT_INV_inst2~q\ <= NOT \inst46|inst1|inst2~q\;
\inst44|inst1|ALT_INV_inst2~q\ <= NOT \inst44|inst1|inst2~q\;
\inst42|inst1|ALT_INV_inst2~q\ <= NOT \inst42|inst1|inst2~q\;
\inst40|inst1|ALT_INV_inst2~q\ <= NOT \inst40|inst1|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w13_n0_mux_dataout~5_combout\;
\inst38|inst1|ALT_INV_inst2~q\ <= NOT \inst38|inst1|inst2~q\;
\inst36|inst1|ALT_INV_inst2~q\ <= NOT \inst36|inst1|inst2~q\;
\inst34|inst1|ALT_INV_inst2~q\ <= NOT \inst34|inst1|inst2~q\;
\inst32|inst1|ALT_INV_inst2~q\ <= NOT \inst32|inst1|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w13_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w13_n0_mux_dataout~3_combout\;
\inst78|inst1|ALT_INV_inst2~q\ <= NOT \inst78|inst1|inst2~q\;
\inst70|inst1|ALT_INV_inst2~q\ <= NOT \inst70|inst1|inst2~q\;
\inst62|inst1|ALT_INV_inst2~q\ <= NOT \inst62|inst1|inst2~q\;
\inst54|inst1|ALT_INV_inst2~q\ <= NOT \inst54|inst1|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w13_n0_mux_dataout~2_combout\;
\inst76|inst1|ALT_INV_inst2~q\ <= NOT \inst76|inst1|inst2~q\;
\inst68|inst1|ALT_INV_inst2~q\ <= NOT \inst68|inst1|inst2~q\;
\inst60|inst1|ALT_INV_inst2~q\ <= NOT \inst60|inst1|inst2~q\;
\inst52|inst1|ALT_INV_inst2~q\ <= NOT \inst52|inst1|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w13_n0_mux_dataout~1_combout\;
\inst74|inst1|ALT_INV_inst2~q\ <= NOT \inst74|inst1|inst2~q\;
\inst66|inst1|ALT_INV_inst2~q\ <= NOT \inst66|inst1|inst2~q\;
\inst58|inst1|ALT_INV_inst2~q\ <= NOT \inst58|inst1|inst2~q\;
\inst50|inst1|ALT_INV_inst2~q\ <= NOT \inst50|inst1|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w13_n0_mux_dataout~0_combout\;
\inst72|inst1|ALT_INV_inst2~q\ <= NOT \inst72|inst1|inst2~q\;
\inst64|inst1|ALT_INV_inst2~q\ <= NOT \inst64|inst1|inst2~q\;
\inst56|inst1|ALT_INV_inst2~q\ <= NOT \inst56|inst1|inst2~q\;
\inst48|inst1|ALT_INV_inst2~q\ <= NOT \inst48|inst1|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w14_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w14_n0_mux_dataout~8_combout\;
\inst22|inst1|ALT_INV_inst1~q\ <= NOT \inst22|inst1|inst1~q\;
\inst20|inst1|ALT_INV_inst1~q\ <= NOT \inst20|inst1|inst1~q\;
\inst18|inst1|ALT_INV_inst1~q\ <= NOT \inst18|inst1|inst1~q\;
\inst|inst1|ALT_INV_inst1~q\ <= NOT \inst|inst1|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w14_n0_mux_dataout~7_combout\;
\inst30|inst1|ALT_INV_inst1~q\ <= NOT \inst30|inst1|inst1~q\;
\inst28|inst1|ALT_INV_inst1~q\ <= NOT \inst28|inst1|inst1~q\;
\inst26|inst1|ALT_INV_inst1~q\ <= NOT \inst26|inst1|inst1~q\;
\inst24|inst1|ALT_INV_inst1~q\ <= NOT \inst24|inst1|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w14_n0_mux_dataout~6_combout\;
\inst46|inst1|ALT_INV_inst1~q\ <= NOT \inst46|inst1|inst1~q\;
\inst44|inst1|ALT_INV_inst1~q\ <= NOT \inst44|inst1|inst1~q\;
\inst42|inst1|ALT_INV_inst1~q\ <= NOT \inst42|inst1|inst1~q\;
\inst40|inst1|ALT_INV_inst1~q\ <= NOT \inst40|inst1|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w14_n0_mux_dataout~5_combout\;
\inst38|inst1|ALT_INV_inst1~q\ <= NOT \inst38|inst1|inst1~q\;
\inst36|inst1|ALT_INV_inst1~q\ <= NOT \inst36|inst1|inst1~q\;
\inst34|inst1|ALT_INV_inst1~q\ <= NOT \inst34|inst1|inst1~q\;
\inst32|inst1|ALT_INV_inst1~q\ <= NOT \inst32|inst1|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w14_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w14_n0_mux_dataout~3_combout\;
\inst78|inst1|ALT_INV_inst1~q\ <= NOT \inst78|inst1|inst1~q\;
\inst70|inst1|ALT_INV_inst1~q\ <= NOT \inst70|inst1|inst1~q\;
\inst62|inst1|ALT_INV_inst1~q\ <= NOT \inst62|inst1|inst1~q\;
\inst54|inst1|ALT_INV_inst1~q\ <= NOT \inst54|inst1|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w14_n0_mux_dataout~2_combout\;
\inst76|inst1|ALT_INV_inst1~q\ <= NOT \inst76|inst1|inst1~q\;
\inst68|inst1|ALT_INV_inst1~q\ <= NOT \inst68|inst1|inst1~q\;
\inst60|inst1|ALT_INV_inst1~q\ <= NOT \inst60|inst1|inst1~q\;
\inst52|inst1|ALT_INV_inst1~q\ <= NOT \inst52|inst1|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w14_n0_mux_dataout~1_combout\;
\inst74|inst1|ALT_INV_inst1~q\ <= NOT \inst74|inst1|inst1~q\;
\inst66|inst1|ALT_INV_inst1~q\ <= NOT \inst66|inst1|inst1~q\;
\inst58|inst1|ALT_INV_inst1~q\ <= NOT \inst58|inst1|inst1~q\;
\inst50|inst1|ALT_INV_inst1~q\ <= NOT \inst50|inst1|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w14_n0_mux_dataout~0_combout\;
\inst72|inst1|ALT_INV_inst1~q\ <= NOT \inst72|inst1|inst1~q\;
\inst64|inst1|ALT_INV_inst1~q\ <= NOT \inst64|inst1|inst1~q\;
\inst56|inst1|ALT_INV_inst1~q\ <= NOT \inst56|inst1|inst1~q\;
\inst48|inst1|ALT_INV_inst1~q\ <= NOT \inst48|inst1|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w15_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w15_n0_mux_dataout~8_combout\;
\inst22|inst1|ALT_INV_inst~q\ <= NOT \inst22|inst1|inst~q\;
\inst20|inst1|ALT_INV_inst~q\ <= NOT \inst20|inst1|inst~q\;
\inst18|inst1|ALT_INV_inst~q\ <= NOT \inst18|inst1|inst~q\;
\inst|inst1|ALT_INV_inst~q\ <= NOT \inst|inst1|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w15_n0_mux_dataout~7_combout\;
\inst30|inst1|ALT_INV_inst~q\ <= NOT \inst30|inst1|inst~q\;
\inst28|inst1|ALT_INV_inst~q\ <= NOT \inst28|inst1|inst~q\;
\inst26|inst1|ALT_INV_inst~q\ <= NOT \inst26|inst1|inst~q\;
\inst24|inst1|ALT_INV_inst~q\ <= NOT \inst24|inst1|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w15_n0_mux_dataout~6_combout\;
\inst46|inst1|ALT_INV_inst~q\ <= NOT \inst46|inst1|inst~q\;
\inst44|inst1|ALT_INV_inst~q\ <= NOT \inst44|inst1|inst~q\;
\inst42|inst1|ALT_INV_inst~q\ <= NOT \inst42|inst1|inst~q\;
\inst40|inst1|ALT_INV_inst~q\ <= NOT \inst40|inst1|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w15_n0_mux_dataout~5_combout\;
\inst38|inst1|ALT_INV_inst~q\ <= NOT \inst38|inst1|inst~q\;
\inst36|inst1|ALT_INV_inst~q\ <= NOT \inst36|inst1|inst~q\;
\inst34|inst1|ALT_INV_inst~q\ <= NOT \inst34|inst1|inst~q\;
\inst32|inst1|ALT_INV_inst~q\ <= NOT \inst32|inst1|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w15_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w15_n0_mux_dataout~3_combout\;
\inst78|inst1|ALT_INV_inst~q\ <= NOT \inst78|inst1|inst~q\;
\inst70|inst1|ALT_INV_inst~q\ <= NOT \inst70|inst1|inst~q\;
\inst62|inst1|ALT_INV_inst~q\ <= NOT \inst62|inst1|inst~q\;
\inst54|inst1|ALT_INV_inst~q\ <= NOT \inst54|inst1|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w15_n0_mux_dataout~2_combout\;
\inst76|inst1|ALT_INV_inst~q\ <= NOT \inst76|inst1|inst~q\;
\inst68|inst1|ALT_INV_inst~q\ <= NOT \inst68|inst1|inst~q\;
\inst60|inst1|ALT_INV_inst~q\ <= NOT \inst60|inst1|inst~q\;
\inst52|inst1|ALT_INV_inst~q\ <= NOT \inst52|inst1|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w15_n0_mux_dataout~1_combout\;
\inst74|inst1|ALT_INV_inst~q\ <= NOT \inst74|inst1|inst~q\;
\inst66|inst1|ALT_INV_inst~q\ <= NOT \inst66|inst1|inst~q\;
\inst58|inst1|ALT_INV_inst~q\ <= NOT \inst58|inst1|inst~q\;
\inst50|inst1|ALT_INV_inst~q\ <= NOT \inst50|inst1|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w15_n0_mux_dataout~0_combout\;
\inst72|inst1|ALT_INV_inst~q\ <= NOT \inst72|inst1|inst~q\;
\inst64|inst1|ALT_INV_inst~q\ <= NOT \inst64|inst1|inst~q\;
\inst56|inst1|ALT_INV_inst~q\ <= NOT \inst56|inst1|inst~q\;
\inst48|inst1|ALT_INV_inst~q\ <= NOT \inst48|inst1|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w16_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w16_n0_mux_dataout~8_combout\;
\inst22|inst2|ALT_INV_inst7~q\ <= NOT \inst22|inst2|inst7~q\;
\inst20|inst2|ALT_INV_inst7~q\ <= NOT \inst20|inst2|inst7~q\;
\inst18|inst2|ALT_INV_inst7~q\ <= NOT \inst18|inst2|inst7~q\;
\inst|inst2|ALT_INV_inst7~q\ <= NOT \inst|inst2|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w16_n0_mux_dataout~7_combout\;
\inst30|inst2|ALT_INV_inst7~q\ <= NOT \inst30|inst2|inst7~q\;
\inst28|inst2|ALT_INV_inst7~q\ <= NOT \inst28|inst2|inst7~q\;
\inst26|inst2|ALT_INV_inst7~q\ <= NOT \inst26|inst2|inst7~q\;
\inst24|inst2|ALT_INV_inst7~q\ <= NOT \inst24|inst2|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w16_n0_mux_dataout~6_combout\;
\inst46|inst2|ALT_INV_inst7~q\ <= NOT \inst46|inst2|inst7~q\;
\inst44|inst2|ALT_INV_inst7~q\ <= NOT \inst44|inst2|inst7~q\;
\inst42|inst2|ALT_INV_inst7~q\ <= NOT \inst42|inst2|inst7~q\;
\inst40|inst2|ALT_INV_inst7~q\ <= NOT \inst40|inst2|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w16_n0_mux_dataout~5_combout\;
\inst38|inst2|ALT_INV_inst7~q\ <= NOT \inst38|inst2|inst7~q\;
\inst36|inst2|ALT_INV_inst7~q\ <= NOT \inst36|inst2|inst7~q\;
\inst34|inst2|ALT_INV_inst7~q\ <= NOT \inst34|inst2|inst7~q\;
\inst32|inst2|ALT_INV_inst7~q\ <= NOT \inst32|inst2|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w16_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w16_n0_mux_dataout~3_combout\;
\inst78|inst2|ALT_INV_inst7~q\ <= NOT \inst78|inst2|inst7~q\;
\inst70|inst2|ALT_INV_inst7~q\ <= NOT \inst70|inst2|inst7~q\;
\inst62|inst2|ALT_INV_inst7~q\ <= NOT \inst62|inst2|inst7~q\;
\inst54|inst2|ALT_INV_inst7~q\ <= NOT \inst54|inst2|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w16_n0_mux_dataout~2_combout\;
\inst76|inst2|ALT_INV_inst7~q\ <= NOT \inst76|inst2|inst7~q\;
\inst68|inst2|ALT_INV_inst7~q\ <= NOT \inst68|inst2|inst7~q\;
\inst60|inst2|ALT_INV_inst7~q\ <= NOT \inst60|inst2|inst7~q\;
\inst52|inst2|ALT_INV_inst7~q\ <= NOT \inst52|inst2|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w16_n0_mux_dataout~1_combout\;
\inst74|inst2|ALT_INV_inst7~q\ <= NOT \inst74|inst2|inst7~q\;
\inst66|inst2|ALT_INV_inst7~q\ <= NOT \inst66|inst2|inst7~q\;
\inst58|inst2|ALT_INV_inst7~q\ <= NOT \inst58|inst2|inst7~q\;
\inst50|inst2|ALT_INV_inst7~q\ <= NOT \inst50|inst2|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w16_n0_mux_dataout~0_combout\;
\inst72|inst2|ALT_INV_inst7~q\ <= NOT \inst72|inst2|inst7~q\;
\inst64|inst2|ALT_INV_inst7~q\ <= NOT \inst64|inst2|inst7~q\;
\inst56|inst2|ALT_INV_inst7~q\ <= NOT \inst56|inst2|inst7~q\;
\inst48|inst2|ALT_INV_inst7~q\ <= NOT \inst48|inst2|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w17_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w17_n0_mux_dataout~8_combout\;
\inst22|inst2|ALT_INV_inst6~q\ <= NOT \inst22|inst2|inst6~q\;
\inst20|inst2|ALT_INV_inst6~q\ <= NOT \inst20|inst2|inst6~q\;
\inst18|inst2|ALT_INV_inst6~q\ <= NOT \inst18|inst2|inst6~q\;
\inst|inst2|ALT_INV_inst6~q\ <= NOT \inst|inst2|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w17_n0_mux_dataout~7_combout\;
\inst30|inst2|ALT_INV_inst6~q\ <= NOT \inst30|inst2|inst6~q\;
\inst28|inst2|ALT_INV_inst6~q\ <= NOT \inst28|inst2|inst6~q\;
\inst26|inst2|ALT_INV_inst6~q\ <= NOT \inst26|inst2|inst6~q\;
\inst24|inst2|ALT_INV_inst6~q\ <= NOT \inst24|inst2|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w17_n0_mux_dataout~6_combout\;
\inst46|inst2|ALT_INV_inst6~q\ <= NOT \inst46|inst2|inst6~q\;
\inst44|inst2|ALT_INV_inst6~q\ <= NOT \inst44|inst2|inst6~q\;
\inst42|inst2|ALT_INV_inst6~q\ <= NOT \inst42|inst2|inst6~q\;
\inst40|inst2|ALT_INV_inst6~q\ <= NOT \inst40|inst2|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w17_n0_mux_dataout~5_combout\;
\inst38|inst2|ALT_INV_inst6~q\ <= NOT \inst38|inst2|inst6~q\;
\inst36|inst2|ALT_INV_inst6~q\ <= NOT \inst36|inst2|inst6~q\;
\inst34|inst2|ALT_INV_inst6~q\ <= NOT \inst34|inst2|inst6~q\;
\inst32|inst2|ALT_INV_inst6~q\ <= NOT \inst32|inst2|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w17_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w17_n0_mux_dataout~3_combout\;
\inst78|inst2|ALT_INV_inst6~q\ <= NOT \inst78|inst2|inst6~q\;
\inst70|inst2|ALT_INV_inst6~q\ <= NOT \inst70|inst2|inst6~q\;
\inst62|inst2|ALT_INV_inst6~q\ <= NOT \inst62|inst2|inst6~q\;
\inst54|inst2|ALT_INV_inst6~q\ <= NOT \inst54|inst2|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w17_n0_mux_dataout~2_combout\;
\inst76|inst2|ALT_INV_inst6~q\ <= NOT \inst76|inst2|inst6~q\;
\inst68|inst2|ALT_INV_inst6~q\ <= NOT \inst68|inst2|inst6~q\;
\inst60|inst2|ALT_INV_inst6~q\ <= NOT \inst60|inst2|inst6~q\;
\inst52|inst2|ALT_INV_inst6~q\ <= NOT \inst52|inst2|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w17_n0_mux_dataout~1_combout\;
\inst74|inst2|ALT_INV_inst6~q\ <= NOT \inst74|inst2|inst6~q\;
\inst66|inst2|ALT_INV_inst6~q\ <= NOT \inst66|inst2|inst6~q\;
\inst58|inst2|ALT_INV_inst6~q\ <= NOT \inst58|inst2|inst6~q\;
\inst50|inst2|ALT_INV_inst6~q\ <= NOT \inst50|inst2|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w17_n0_mux_dataout~0_combout\;
\inst72|inst2|ALT_INV_inst6~q\ <= NOT \inst72|inst2|inst6~q\;
\inst64|inst2|ALT_INV_inst6~q\ <= NOT \inst64|inst2|inst6~q\;
\inst56|inst2|ALT_INV_inst6~q\ <= NOT \inst56|inst2|inst6~q\;
\inst48|inst2|ALT_INV_inst6~q\ <= NOT \inst48|inst2|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w18_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w18_n0_mux_dataout~8_combout\;
\inst22|inst2|ALT_INV_inst5~q\ <= NOT \inst22|inst2|inst5~q\;
\inst20|inst2|ALT_INV_inst5~q\ <= NOT \inst20|inst2|inst5~q\;
\inst18|inst2|ALT_INV_inst5~q\ <= NOT \inst18|inst2|inst5~q\;
\inst|inst2|ALT_INV_inst5~q\ <= NOT \inst|inst2|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w18_n0_mux_dataout~7_combout\;
\inst30|inst2|ALT_INV_inst5~q\ <= NOT \inst30|inst2|inst5~q\;
\inst28|inst2|ALT_INV_inst5~q\ <= NOT \inst28|inst2|inst5~q\;
\inst26|inst2|ALT_INV_inst5~q\ <= NOT \inst26|inst2|inst5~q\;
\inst24|inst2|ALT_INV_inst5~q\ <= NOT \inst24|inst2|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w18_n0_mux_dataout~6_combout\;
\inst46|inst2|ALT_INV_inst5~q\ <= NOT \inst46|inst2|inst5~q\;
\inst44|inst2|ALT_INV_inst5~q\ <= NOT \inst44|inst2|inst5~q\;
\inst42|inst2|ALT_INV_inst5~q\ <= NOT \inst42|inst2|inst5~q\;
\inst40|inst2|ALT_INV_inst5~q\ <= NOT \inst40|inst2|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w18_n0_mux_dataout~5_combout\;
\inst38|inst2|ALT_INV_inst5~q\ <= NOT \inst38|inst2|inst5~q\;
\inst36|inst2|ALT_INV_inst5~q\ <= NOT \inst36|inst2|inst5~q\;
\inst34|inst2|ALT_INV_inst5~q\ <= NOT \inst34|inst2|inst5~q\;
\inst32|inst2|ALT_INV_inst5~q\ <= NOT \inst32|inst2|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w18_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w18_n0_mux_dataout~3_combout\;
\inst78|inst2|ALT_INV_inst5~q\ <= NOT \inst78|inst2|inst5~q\;
\inst70|inst2|ALT_INV_inst5~q\ <= NOT \inst70|inst2|inst5~q\;
\inst62|inst2|ALT_INV_inst5~q\ <= NOT \inst62|inst2|inst5~q\;
\inst54|inst2|ALT_INV_inst5~q\ <= NOT \inst54|inst2|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w18_n0_mux_dataout~2_combout\;
\inst76|inst2|ALT_INV_inst5~q\ <= NOT \inst76|inst2|inst5~q\;
\inst68|inst2|ALT_INV_inst5~q\ <= NOT \inst68|inst2|inst5~q\;
\inst60|inst2|ALT_INV_inst5~q\ <= NOT \inst60|inst2|inst5~q\;
\inst52|inst2|ALT_INV_inst5~q\ <= NOT \inst52|inst2|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w18_n0_mux_dataout~1_combout\;
\inst74|inst2|ALT_INV_inst5~q\ <= NOT \inst74|inst2|inst5~q\;
\inst66|inst2|ALT_INV_inst5~q\ <= NOT \inst66|inst2|inst5~q\;
\inst58|inst2|ALT_INV_inst5~q\ <= NOT \inst58|inst2|inst5~q\;
\inst50|inst2|ALT_INV_inst5~q\ <= NOT \inst50|inst2|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w18_n0_mux_dataout~0_combout\;
\inst72|inst2|ALT_INV_inst5~q\ <= NOT \inst72|inst2|inst5~q\;
\inst64|inst2|ALT_INV_inst5~q\ <= NOT \inst64|inst2|inst5~q\;
\inst56|inst2|ALT_INV_inst5~q\ <= NOT \inst56|inst2|inst5~q\;
\inst48|inst2|ALT_INV_inst5~q\ <= NOT \inst48|inst2|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w19_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w19_n0_mux_dataout~8_combout\;
\inst22|inst2|ALT_INV_inst4~q\ <= NOT \inst22|inst2|inst4~q\;
\inst20|inst2|ALT_INV_inst4~q\ <= NOT \inst20|inst2|inst4~q\;
\inst18|inst2|ALT_INV_inst4~q\ <= NOT \inst18|inst2|inst4~q\;
\inst|inst2|ALT_INV_inst4~q\ <= NOT \inst|inst2|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w19_n0_mux_dataout~7_combout\;
\inst30|inst2|ALT_INV_inst4~q\ <= NOT \inst30|inst2|inst4~q\;
\inst28|inst2|ALT_INV_inst4~q\ <= NOT \inst28|inst2|inst4~q\;
\inst26|inst2|ALT_INV_inst4~q\ <= NOT \inst26|inst2|inst4~q\;
\inst24|inst2|ALT_INV_inst4~q\ <= NOT \inst24|inst2|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w19_n0_mux_dataout~6_combout\;
\inst46|inst2|ALT_INV_inst4~q\ <= NOT \inst46|inst2|inst4~q\;
\inst44|inst2|ALT_INV_inst4~q\ <= NOT \inst44|inst2|inst4~q\;
\inst42|inst2|ALT_INV_inst4~q\ <= NOT \inst42|inst2|inst4~q\;
\inst40|inst2|ALT_INV_inst4~q\ <= NOT \inst40|inst2|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w19_n0_mux_dataout~5_combout\;
\inst38|inst2|ALT_INV_inst4~q\ <= NOT \inst38|inst2|inst4~q\;
\inst36|inst2|ALT_INV_inst4~q\ <= NOT \inst36|inst2|inst4~q\;
\inst34|inst2|ALT_INV_inst4~q\ <= NOT \inst34|inst2|inst4~q\;
\inst32|inst2|ALT_INV_inst4~q\ <= NOT \inst32|inst2|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w19_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w19_n0_mux_dataout~3_combout\;
\inst78|inst2|ALT_INV_inst4~q\ <= NOT \inst78|inst2|inst4~q\;
\inst70|inst2|ALT_INV_inst4~q\ <= NOT \inst70|inst2|inst4~q\;
\inst62|inst2|ALT_INV_inst4~q\ <= NOT \inst62|inst2|inst4~q\;
\inst54|inst2|ALT_INV_inst4~q\ <= NOT \inst54|inst2|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w19_n0_mux_dataout~2_combout\;
\inst76|inst2|ALT_INV_inst4~q\ <= NOT \inst76|inst2|inst4~q\;
\inst68|inst2|ALT_INV_inst4~q\ <= NOT \inst68|inst2|inst4~q\;
\inst60|inst2|ALT_INV_inst4~q\ <= NOT \inst60|inst2|inst4~q\;
\inst52|inst2|ALT_INV_inst4~q\ <= NOT \inst52|inst2|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w19_n0_mux_dataout~1_combout\;
\inst74|inst2|ALT_INV_inst4~q\ <= NOT \inst74|inst2|inst4~q\;
\inst66|inst2|ALT_INV_inst4~q\ <= NOT \inst66|inst2|inst4~q\;
\inst58|inst2|ALT_INV_inst4~q\ <= NOT \inst58|inst2|inst4~q\;
\inst50|inst2|ALT_INV_inst4~q\ <= NOT \inst50|inst2|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w19_n0_mux_dataout~0_combout\;
\inst72|inst2|ALT_INV_inst4~q\ <= NOT \inst72|inst2|inst4~q\;
\inst64|inst2|ALT_INV_inst4~q\ <= NOT \inst64|inst2|inst4~q\;
\inst56|inst2|ALT_INV_inst4~q\ <= NOT \inst56|inst2|inst4~q\;
\inst48|inst2|ALT_INV_inst4~q\ <= NOT \inst48|inst2|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w20_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w20_n0_mux_dataout~8_combout\;
\inst22|inst2|ALT_INV_inst3~q\ <= NOT \inst22|inst2|inst3~q\;
\inst20|inst2|ALT_INV_inst3~q\ <= NOT \inst20|inst2|inst3~q\;
\inst18|inst2|ALT_INV_inst3~q\ <= NOT \inst18|inst2|inst3~q\;
\inst|inst2|ALT_INV_inst3~q\ <= NOT \inst|inst2|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w20_n0_mux_dataout~7_combout\;
\inst30|inst2|ALT_INV_inst3~q\ <= NOT \inst30|inst2|inst3~q\;
\inst28|inst2|ALT_INV_inst3~q\ <= NOT \inst28|inst2|inst3~q\;
\inst26|inst2|ALT_INV_inst3~q\ <= NOT \inst26|inst2|inst3~q\;
\inst24|inst2|ALT_INV_inst3~q\ <= NOT \inst24|inst2|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w20_n0_mux_dataout~6_combout\;
\inst46|inst2|ALT_INV_inst3~q\ <= NOT \inst46|inst2|inst3~q\;
\inst44|inst2|ALT_INV_inst3~q\ <= NOT \inst44|inst2|inst3~q\;
\inst42|inst2|ALT_INV_inst3~q\ <= NOT \inst42|inst2|inst3~q\;
\inst40|inst2|ALT_INV_inst3~q\ <= NOT \inst40|inst2|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w20_n0_mux_dataout~5_combout\;
\inst38|inst2|ALT_INV_inst3~q\ <= NOT \inst38|inst2|inst3~q\;
\inst36|inst2|ALT_INV_inst3~q\ <= NOT \inst36|inst2|inst3~q\;
\inst34|inst2|ALT_INV_inst3~q\ <= NOT \inst34|inst2|inst3~q\;
\inst32|inst2|ALT_INV_inst3~q\ <= NOT \inst32|inst2|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w20_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w20_n0_mux_dataout~3_combout\;
\inst78|inst2|ALT_INV_inst3~q\ <= NOT \inst78|inst2|inst3~q\;
\inst70|inst2|ALT_INV_inst3~q\ <= NOT \inst70|inst2|inst3~q\;
\inst62|inst2|ALT_INV_inst3~q\ <= NOT \inst62|inst2|inst3~q\;
\inst54|inst2|ALT_INV_inst3~q\ <= NOT \inst54|inst2|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w20_n0_mux_dataout~2_combout\;
\inst76|inst2|ALT_INV_inst3~q\ <= NOT \inst76|inst2|inst3~q\;
\inst68|inst2|ALT_INV_inst3~q\ <= NOT \inst68|inst2|inst3~q\;
\inst60|inst2|ALT_INV_inst3~q\ <= NOT \inst60|inst2|inst3~q\;
\inst52|inst2|ALT_INV_inst3~q\ <= NOT \inst52|inst2|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w20_n0_mux_dataout~1_combout\;
\inst74|inst2|ALT_INV_inst3~q\ <= NOT \inst74|inst2|inst3~q\;
\inst66|inst2|ALT_INV_inst3~q\ <= NOT \inst66|inst2|inst3~q\;
\inst58|inst2|ALT_INV_inst3~q\ <= NOT \inst58|inst2|inst3~q\;
\inst50|inst2|ALT_INV_inst3~q\ <= NOT \inst50|inst2|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w20_n0_mux_dataout~0_combout\;
\inst72|inst2|ALT_INV_inst3~q\ <= NOT \inst72|inst2|inst3~q\;
\inst64|inst2|ALT_INV_inst3~q\ <= NOT \inst64|inst2|inst3~q\;
\inst56|inst2|ALT_INV_inst3~q\ <= NOT \inst56|inst2|inst3~q\;
\inst48|inst2|ALT_INV_inst3~q\ <= NOT \inst48|inst2|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w21_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w21_n0_mux_dataout~8_combout\;
\inst22|inst2|ALT_INV_inst2~q\ <= NOT \inst22|inst2|inst2~q\;
\inst20|inst2|ALT_INV_inst2~q\ <= NOT \inst20|inst2|inst2~q\;
\inst18|inst2|ALT_INV_inst2~q\ <= NOT \inst18|inst2|inst2~q\;
\inst|inst2|ALT_INV_inst2~q\ <= NOT \inst|inst2|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w21_n0_mux_dataout~7_combout\;
\inst30|inst2|ALT_INV_inst2~q\ <= NOT \inst30|inst2|inst2~q\;
\inst28|inst2|ALT_INV_inst2~q\ <= NOT \inst28|inst2|inst2~q\;
\inst26|inst2|ALT_INV_inst2~q\ <= NOT \inst26|inst2|inst2~q\;
\inst24|inst2|ALT_INV_inst2~q\ <= NOT \inst24|inst2|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w21_n0_mux_dataout~6_combout\;
\inst46|inst2|ALT_INV_inst2~q\ <= NOT \inst46|inst2|inst2~q\;
\inst44|inst2|ALT_INV_inst2~q\ <= NOT \inst44|inst2|inst2~q\;
\inst42|inst2|ALT_INV_inst2~q\ <= NOT \inst42|inst2|inst2~q\;
\inst40|inst2|ALT_INV_inst2~q\ <= NOT \inst40|inst2|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w21_n0_mux_dataout~5_combout\;
\inst38|inst2|ALT_INV_inst2~q\ <= NOT \inst38|inst2|inst2~q\;
\inst36|inst2|ALT_INV_inst2~q\ <= NOT \inst36|inst2|inst2~q\;
\inst34|inst2|ALT_INV_inst2~q\ <= NOT \inst34|inst2|inst2~q\;
\inst32|inst2|ALT_INV_inst2~q\ <= NOT \inst32|inst2|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w21_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w21_n0_mux_dataout~3_combout\;
\inst78|inst2|ALT_INV_inst2~q\ <= NOT \inst78|inst2|inst2~q\;
\inst70|inst2|ALT_INV_inst2~q\ <= NOT \inst70|inst2|inst2~q\;
\inst62|inst2|ALT_INV_inst2~q\ <= NOT \inst62|inst2|inst2~q\;
\inst54|inst2|ALT_INV_inst2~q\ <= NOT \inst54|inst2|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w21_n0_mux_dataout~2_combout\;
\inst76|inst2|ALT_INV_inst2~q\ <= NOT \inst76|inst2|inst2~q\;
\inst68|inst2|ALT_INV_inst2~q\ <= NOT \inst68|inst2|inst2~q\;
\inst60|inst2|ALT_INV_inst2~q\ <= NOT \inst60|inst2|inst2~q\;
\inst52|inst2|ALT_INV_inst2~q\ <= NOT \inst52|inst2|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w21_n0_mux_dataout~1_combout\;
\inst74|inst2|ALT_INV_inst2~q\ <= NOT \inst74|inst2|inst2~q\;
\inst66|inst2|ALT_INV_inst2~q\ <= NOT \inst66|inst2|inst2~q\;
\inst58|inst2|ALT_INV_inst2~q\ <= NOT \inst58|inst2|inst2~q\;
\inst50|inst2|ALT_INV_inst2~q\ <= NOT \inst50|inst2|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w21_n0_mux_dataout~0_combout\;
\inst72|inst2|ALT_INV_inst2~q\ <= NOT \inst72|inst2|inst2~q\;
\inst64|inst2|ALT_INV_inst2~q\ <= NOT \inst64|inst2|inst2~q\;
\inst56|inst2|ALT_INV_inst2~q\ <= NOT \inst56|inst2|inst2~q\;
\inst48|inst2|ALT_INV_inst2~q\ <= NOT \inst48|inst2|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w22_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w22_n0_mux_dataout~8_combout\;
\inst22|inst2|ALT_INV_inst1~q\ <= NOT \inst22|inst2|inst1~q\;
\inst20|inst2|ALT_INV_inst1~q\ <= NOT \inst20|inst2|inst1~q\;
\inst18|inst2|ALT_INV_inst1~q\ <= NOT \inst18|inst2|inst1~q\;
\inst|inst2|ALT_INV_inst1~q\ <= NOT \inst|inst2|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w22_n0_mux_dataout~7_combout\;
\inst30|inst2|ALT_INV_inst1~q\ <= NOT \inst30|inst2|inst1~q\;
\inst28|inst2|ALT_INV_inst1~q\ <= NOT \inst28|inst2|inst1~q\;
\inst26|inst2|ALT_INV_inst1~q\ <= NOT \inst26|inst2|inst1~q\;
\inst24|inst2|ALT_INV_inst1~q\ <= NOT \inst24|inst2|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w22_n0_mux_dataout~6_combout\;
\inst46|inst2|ALT_INV_inst1~q\ <= NOT \inst46|inst2|inst1~q\;
\inst44|inst2|ALT_INV_inst1~q\ <= NOT \inst44|inst2|inst1~q\;
\inst42|inst2|ALT_INV_inst1~q\ <= NOT \inst42|inst2|inst1~q\;
\inst40|inst2|ALT_INV_inst1~q\ <= NOT \inst40|inst2|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w22_n0_mux_dataout~5_combout\;
\inst38|inst2|ALT_INV_inst1~q\ <= NOT \inst38|inst2|inst1~q\;
\inst36|inst2|ALT_INV_inst1~q\ <= NOT \inst36|inst2|inst1~q\;
\inst34|inst2|ALT_INV_inst1~q\ <= NOT \inst34|inst2|inst1~q\;
\inst32|inst2|ALT_INV_inst1~q\ <= NOT \inst32|inst2|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w22_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w22_n0_mux_dataout~3_combout\;
\inst78|inst2|ALT_INV_inst1~q\ <= NOT \inst78|inst2|inst1~q\;
\inst70|inst2|ALT_INV_inst1~q\ <= NOT \inst70|inst2|inst1~q\;
\inst62|inst2|ALT_INV_inst1~q\ <= NOT \inst62|inst2|inst1~q\;
\inst54|inst2|ALT_INV_inst1~q\ <= NOT \inst54|inst2|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w22_n0_mux_dataout~2_combout\;
\inst76|inst2|ALT_INV_inst1~q\ <= NOT \inst76|inst2|inst1~q\;
\inst68|inst2|ALT_INV_inst1~q\ <= NOT \inst68|inst2|inst1~q\;
\inst60|inst2|ALT_INV_inst1~q\ <= NOT \inst60|inst2|inst1~q\;
\inst52|inst2|ALT_INV_inst1~q\ <= NOT \inst52|inst2|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w22_n0_mux_dataout~1_combout\;
\inst74|inst2|ALT_INV_inst1~q\ <= NOT \inst74|inst2|inst1~q\;
\inst66|inst2|ALT_INV_inst1~q\ <= NOT \inst66|inst2|inst1~q\;
\inst58|inst2|ALT_INV_inst1~q\ <= NOT \inst58|inst2|inst1~q\;
\inst50|inst2|ALT_INV_inst1~q\ <= NOT \inst50|inst2|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w22_n0_mux_dataout~0_combout\;
\inst72|inst2|ALT_INV_inst1~q\ <= NOT \inst72|inst2|inst1~q\;
\inst64|inst2|ALT_INV_inst1~q\ <= NOT \inst64|inst2|inst1~q\;
\inst56|inst2|ALT_INV_inst1~q\ <= NOT \inst56|inst2|inst1~q\;
\inst48|inst2|ALT_INV_inst1~q\ <= NOT \inst48|inst2|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w23_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w23_n0_mux_dataout~8_combout\;
\inst22|inst2|ALT_INV_inst~q\ <= NOT \inst22|inst2|inst~q\;
\inst20|inst2|ALT_INV_inst~q\ <= NOT \inst20|inst2|inst~q\;
\inst18|inst2|ALT_INV_inst~q\ <= NOT \inst18|inst2|inst~q\;
\inst|inst2|ALT_INV_inst~q\ <= NOT \inst|inst2|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w23_n0_mux_dataout~7_combout\;
\inst30|inst2|ALT_INV_inst~q\ <= NOT \inst30|inst2|inst~q\;
\inst28|inst2|ALT_INV_inst~q\ <= NOT \inst28|inst2|inst~q\;
\inst26|inst2|ALT_INV_inst~q\ <= NOT \inst26|inst2|inst~q\;
\inst24|inst2|ALT_INV_inst~q\ <= NOT \inst24|inst2|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w23_n0_mux_dataout~6_combout\;
\inst46|inst2|ALT_INV_inst~q\ <= NOT \inst46|inst2|inst~q\;
\inst44|inst2|ALT_INV_inst~q\ <= NOT \inst44|inst2|inst~q\;
\inst42|inst2|ALT_INV_inst~q\ <= NOT \inst42|inst2|inst~q\;
\inst40|inst2|ALT_INV_inst~q\ <= NOT \inst40|inst2|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w23_n0_mux_dataout~5_combout\;
\inst38|inst2|ALT_INV_inst~q\ <= NOT \inst38|inst2|inst~q\;
\inst36|inst2|ALT_INV_inst~q\ <= NOT \inst36|inst2|inst~q\;
\inst34|inst2|ALT_INV_inst~q\ <= NOT \inst34|inst2|inst~q\;
\inst32|inst2|ALT_INV_inst~q\ <= NOT \inst32|inst2|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w23_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w23_n0_mux_dataout~3_combout\;
\inst78|inst2|ALT_INV_inst~q\ <= NOT \inst78|inst2|inst~q\;
\inst70|inst2|ALT_INV_inst~q\ <= NOT \inst70|inst2|inst~q\;
\inst62|inst2|ALT_INV_inst~q\ <= NOT \inst62|inst2|inst~q\;
\inst54|inst2|ALT_INV_inst~q\ <= NOT \inst54|inst2|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w23_n0_mux_dataout~2_combout\;
\inst76|inst2|ALT_INV_inst~q\ <= NOT \inst76|inst2|inst~q\;
\inst68|inst2|ALT_INV_inst~q\ <= NOT \inst68|inst2|inst~q\;
\inst60|inst2|ALT_INV_inst~q\ <= NOT \inst60|inst2|inst~q\;
\inst52|inst2|ALT_INV_inst~q\ <= NOT \inst52|inst2|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w23_n0_mux_dataout~1_combout\;
\inst74|inst2|ALT_INV_inst~q\ <= NOT \inst74|inst2|inst~q\;
\inst66|inst2|ALT_INV_inst~q\ <= NOT \inst66|inst2|inst~q\;
\inst58|inst2|ALT_INV_inst~q\ <= NOT \inst58|inst2|inst~q\;
\inst50|inst2|ALT_INV_inst~q\ <= NOT \inst50|inst2|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w23_n0_mux_dataout~0_combout\;
\inst72|inst2|ALT_INV_inst~q\ <= NOT \inst72|inst2|inst~q\;
\inst64|inst2|ALT_INV_inst~q\ <= NOT \inst64|inst2|inst~q\;
\inst56|inst2|ALT_INV_inst~q\ <= NOT \inst56|inst2|inst~q\;
\inst48|inst2|ALT_INV_inst~q\ <= NOT \inst48|inst2|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w24_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w24_n0_mux_dataout~8_combout\;
\inst22|inst3|ALT_INV_inst7~q\ <= NOT \inst22|inst3|inst7~q\;
\inst20|inst3|ALT_INV_inst7~q\ <= NOT \inst20|inst3|inst7~q\;
\inst18|inst3|ALT_INV_inst7~q\ <= NOT \inst18|inst3|inst7~q\;
\inst|inst3|ALT_INV_inst7~q\ <= NOT \inst|inst3|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w24_n0_mux_dataout~7_combout\;
\inst30|inst3|ALT_INV_inst7~q\ <= NOT \inst30|inst3|inst7~q\;
\inst28|inst3|ALT_INV_inst7~q\ <= NOT \inst28|inst3|inst7~q\;
\inst26|inst3|ALT_INV_inst7~q\ <= NOT \inst26|inst3|inst7~q\;
\inst24|inst3|ALT_INV_inst7~q\ <= NOT \inst24|inst3|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w24_n0_mux_dataout~6_combout\;
\inst46|inst3|ALT_INV_inst7~q\ <= NOT \inst46|inst3|inst7~q\;
\inst44|inst3|ALT_INV_inst7~q\ <= NOT \inst44|inst3|inst7~q\;
\inst42|inst3|ALT_INV_inst7~q\ <= NOT \inst42|inst3|inst7~q\;
\inst40|inst3|ALT_INV_inst7~q\ <= NOT \inst40|inst3|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w24_n0_mux_dataout~5_combout\;
\inst38|inst3|ALT_INV_inst7~q\ <= NOT \inst38|inst3|inst7~q\;
\inst36|inst3|ALT_INV_inst7~q\ <= NOT \inst36|inst3|inst7~q\;
\inst34|inst3|ALT_INV_inst7~q\ <= NOT \inst34|inst3|inst7~q\;
\inst32|inst3|ALT_INV_inst7~q\ <= NOT \inst32|inst3|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w24_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w24_n0_mux_dataout~3_combout\;
\inst78|inst3|ALT_INV_inst7~q\ <= NOT \inst78|inst3|inst7~q\;
\inst70|inst3|ALT_INV_inst7~q\ <= NOT \inst70|inst3|inst7~q\;
\inst62|inst3|ALT_INV_inst7~q\ <= NOT \inst62|inst3|inst7~q\;
\inst54|inst3|ALT_INV_inst7~q\ <= NOT \inst54|inst3|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w24_n0_mux_dataout~2_combout\;
\inst76|inst3|ALT_INV_inst7~q\ <= NOT \inst76|inst3|inst7~q\;
\inst68|inst3|ALT_INV_inst7~q\ <= NOT \inst68|inst3|inst7~q\;
\inst60|inst3|ALT_INV_inst7~q\ <= NOT \inst60|inst3|inst7~q\;
\inst52|inst3|ALT_INV_inst7~q\ <= NOT \inst52|inst3|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w24_n0_mux_dataout~1_combout\;
\inst74|inst3|ALT_INV_inst7~q\ <= NOT \inst74|inst3|inst7~q\;
\inst66|inst3|ALT_INV_inst7~q\ <= NOT \inst66|inst3|inst7~q\;
\inst58|inst3|ALT_INV_inst7~q\ <= NOT \inst58|inst3|inst7~q\;
\inst50|inst3|ALT_INV_inst7~q\ <= NOT \inst50|inst3|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w24_n0_mux_dataout~0_combout\;
\inst72|inst3|ALT_INV_inst7~q\ <= NOT \inst72|inst3|inst7~q\;
\inst64|inst3|ALT_INV_inst7~q\ <= NOT \inst64|inst3|inst7~q\;
\inst56|inst3|ALT_INV_inst7~q\ <= NOT \inst56|inst3|inst7~q\;
\inst48|inst3|ALT_INV_inst7~q\ <= NOT \inst48|inst3|inst7~q\;
\inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w25_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w25_n0_mux_dataout~8_combout\;
\inst22|inst3|ALT_INV_inst6~q\ <= NOT \inst22|inst3|inst6~q\;
\inst20|inst3|ALT_INV_inst6~q\ <= NOT \inst20|inst3|inst6~q\;
\inst18|inst3|ALT_INV_inst6~q\ <= NOT \inst18|inst3|inst6~q\;
\inst|inst3|ALT_INV_inst6~q\ <= NOT \inst|inst3|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w25_n0_mux_dataout~7_combout\;
\inst30|inst3|ALT_INV_inst6~q\ <= NOT \inst30|inst3|inst6~q\;
\inst28|inst3|ALT_INV_inst6~q\ <= NOT \inst28|inst3|inst6~q\;
\inst26|inst3|ALT_INV_inst6~q\ <= NOT \inst26|inst3|inst6~q\;
\inst24|inst3|ALT_INV_inst6~q\ <= NOT \inst24|inst3|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w25_n0_mux_dataout~6_combout\;
\inst46|inst3|ALT_INV_inst6~q\ <= NOT \inst46|inst3|inst6~q\;
\inst44|inst3|ALT_INV_inst6~q\ <= NOT \inst44|inst3|inst6~q\;
\inst42|inst3|ALT_INV_inst6~q\ <= NOT \inst42|inst3|inst6~q\;
\inst40|inst3|ALT_INV_inst6~q\ <= NOT \inst40|inst3|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w25_n0_mux_dataout~5_combout\;
\inst38|inst3|ALT_INV_inst6~q\ <= NOT \inst38|inst3|inst6~q\;
\inst36|inst3|ALT_INV_inst6~q\ <= NOT \inst36|inst3|inst6~q\;
\inst34|inst3|ALT_INV_inst6~q\ <= NOT \inst34|inst3|inst6~q\;
\inst32|inst3|ALT_INV_inst6~q\ <= NOT \inst32|inst3|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w25_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w25_n0_mux_dataout~3_combout\;
\inst78|inst3|ALT_INV_inst6~q\ <= NOT \inst78|inst3|inst6~q\;
\inst70|inst3|ALT_INV_inst6~q\ <= NOT \inst70|inst3|inst6~q\;
\inst62|inst3|ALT_INV_inst6~q\ <= NOT \inst62|inst3|inst6~q\;
\inst54|inst3|ALT_INV_inst6~q\ <= NOT \inst54|inst3|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w25_n0_mux_dataout~2_combout\;
\inst76|inst3|ALT_INV_inst6~q\ <= NOT \inst76|inst3|inst6~q\;
\inst68|inst3|ALT_INV_inst6~q\ <= NOT \inst68|inst3|inst6~q\;
\inst60|inst3|ALT_INV_inst6~q\ <= NOT \inst60|inst3|inst6~q\;
\inst52|inst3|ALT_INV_inst6~q\ <= NOT \inst52|inst3|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w25_n0_mux_dataout~1_combout\;
\inst74|inst3|ALT_INV_inst6~q\ <= NOT \inst74|inst3|inst6~q\;
\inst66|inst3|ALT_INV_inst6~q\ <= NOT \inst66|inst3|inst6~q\;
\inst58|inst3|ALT_INV_inst6~q\ <= NOT \inst58|inst3|inst6~q\;
\inst50|inst3|ALT_INV_inst6~q\ <= NOT \inst50|inst3|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w25_n0_mux_dataout~0_combout\;
\inst72|inst3|ALT_INV_inst6~q\ <= NOT \inst72|inst3|inst6~q\;
\inst64|inst3|ALT_INV_inst6~q\ <= NOT \inst64|inst3|inst6~q\;
\inst56|inst3|ALT_INV_inst6~q\ <= NOT \inst56|inst3|inst6~q\;
\inst48|inst3|ALT_INV_inst6~q\ <= NOT \inst48|inst3|inst6~q\;
\inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w26_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w26_n0_mux_dataout~8_combout\;
\inst22|inst3|ALT_INV_inst5~q\ <= NOT \inst22|inst3|inst5~q\;
\inst20|inst3|ALT_INV_inst5~q\ <= NOT \inst20|inst3|inst5~q\;
\inst18|inst3|ALT_INV_inst5~q\ <= NOT \inst18|inst3|inst5~q\;
\inst|inst3|ALT_INV_inst5~q\ <= NOT \inst|inst3|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w26_n0_mux_dataout~7_combout\;
\inst30|inst3|ALT_INV_inst5~q\ <= NOT \inst30|inst3|inst5~q\;
\inst28|inst3|ALT_INV_inst5~q\ <= NOT \inst28|inst3|inst5~q\;
\inst26|inst3|ALT_INV_inst5~q\ <= NOT \inst26|inst3|inst5~q\;
\inst24|inst3|ALT_INV_inst5~q\ <= NOT \inst24|inst3|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w26_n0_mux_dataout~6_combout\;
\inst46|inst3|ALT_INV_inst5~q\ <= NOT \inst46|inst3|inst5~q\;
\inst44|inst3|ALT_INV_inst5~q\ <= NOT \inst44|inst3|inst5~q\;
\inst42|inst3|ALT_INV_inst5~q\ <= NOT \inst42|inst3|inst5~q\;
\inst40|inst3|ALT_INV_inst5~q\ <= NOT \inst40|inst3|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w26_n0_mux_dataout~5_combout\;
\inst38|inst3|ALT_INV_inst5~q\ <= NOT \inst38|inst3|inst5~q\;
\inst36|inst3|ALT_INV_inst5~q\ <= NOT \inst36|inst3|inst5~q\;
\inst34|inst3|ALT_INV_inst5~q\ <= NOT \inst34|inst3|inst5~q\;
\inst32|inst3|ALT_INV_inst5~q\ <= NOT \inst32|inst3|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w26_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w26_n0_mux_dataout~3_combout\;
\inst78|inst3|ALT_INV_inst5~q\ <= NOT \inst78|inst3|inst5~q\;
\inst70|inst3|ALT_INV_inst5~q\ <= NOT \inst70|inst3|inst5~q\;
\inst62|inst3|ALT_INV_inst5~q\ <= NOT \inst62|inst3|inst5~q\;
\inst54|inst3|ALT_INV_inst5~q\ <= NOT \inst54|inst3|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w26_n0_mux_dataout~2_combout\;
\inst76|inst3|ALT_INV_inst5~q\ <= NOT \inst76|inst3|inst5~q\;
\inst68|inst3|ALT_INV_inst5~q\ <= NOT \inst68|inst3|inst5~q\;
\inst60|inst3|ALT_INV_inst5~q\ <= NOT \inst60|inst3|inst5~q\;
\inst52|inst3|ALT_INV_inst5~q\ <= NOT \inst52|inst3|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w26_n0_mux_dataout~1_combout\;
\inst74|inst3|ALT_INV_inst5~q\ <= NOT \inst74|inst3|inst5~q\;
\inst66|inst3|ALT_INV_inst5~q\ <= NOT \inst66|inst3|inst5~q\;
\inst58|inst3|ALT_INV_inst5~q\ <= NOT \inst58|inst3|inst5~q\;
\inst50|inst3|ALT_INV_inst5~q\ <= NOT \inst50|inst3|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w26_n0_mux_dataout~0_combout\;
\inst72|inst3|ALT_INV_inst5~q\ <= NOT \inst72|inst3|inst5~q\;
\inst64|inst3|ALT_INV_inst5~q\ <= NOT \inst64|inst3|inst5~q\;
\inst56|inst3|ALT_INV_inst5~q\ <= NOT \inst56|inst3|inst5~q\;
\inst48|inst3|ALT_INV_inst5~q\ <= NOT \inst48|inst3|inst5~q\;
\inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w27_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w27_n0_mux_dataout~8_combout\;
\inst22|inst3|ALT_INV_inst4~q\ <= NOT \inst22|inst3|inst4~q\;
\inst20|inst3|ALT_INV_inst4~q\ <= NOT \inst20|inst3|inst4~q\;
\inst18|inst3|ALT_INV_inst4~q\ <= NOT \inst18|inst3|inst4~q\;
\inst|inst3|ALT_INV_inst4~q\ <= NOT \inst|inst3|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w27_n0_mux_dataout~7_combout\;
\inst30|inst3|ALT_INV_inst4~q\ <= NOT \inst30|inst3|inst4~q\;
\inst28|inst3|ALT_INV_inst4~q\ <= NOT \inst28|inst3|inst4~q\;
\inst26|inst3|ALT_INV_inst4~q\ <= NOT \inst26|inst3|inst4~q\;
\inst24|inst3|ALT_INV_inst4~q\ <= NOT \inst24|inst3|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w27_n0_mux_dataout~6_combout\;
\inst46|inst3|ALT_INV_inst4~q\ <= NOT \inst46|inst3|inst4~q\;
\inst44|inst3|ALT_INV_inst4~q\ <= NOT \inst44|inst3|inst4~q\;
\inst42|inst3|ALT_INV_inst4~q\ <= NOT \inst42|inst3|inst4~q\;
\inst40|inst3|ALT_INV_inst4~q\ <= NOT \inst40|inst3|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w27_n0_mux_dataout~5_combout\;
\inst38|inst3|ALT_INV_inst4~q\ <= NOT \inst38|inst3|inst4~q\;
\inst36|inst3|ALT_INV_inst4~q\ <= NOT \inst36|inst3|inst4~q\;
\inst34|inst3|ALT_INV_inst4~q\ <= NOT \inst34|inst3|inst4~q\;
\inst32|inst3|ALT_INV_inst4~q\ <= NOT \inst32|inst3|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w27_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w27_n0_mux_dataout~3_combout\;
\inst78|inst3|ALT_INV_inst4~q\ <= NOT \inst78|inst3|inst4~q\;
\inst70|inst3|ALT_INV_inst4~q\ <= NOT \inst70|inst3|inst4~q\;
\inst62|inst3|ALT_INV_inst4~q\ <= NOT \inst62|inst3|inst4~q\;
\inst54|inst3|ALT_INV_inst4~q\ <= NOT \inst54|inst3|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w27_n0_mux_dataout~2_combout\;
\inst76|inst3|ALT_INV_inst4~q\ <= NOT \inst76|inst3|inst4~q\;
\inst68|inst3|ALT_INV_inst4~q\ <= NOT \inst68|inst3|inst4~q\;
\inst60|inst3|ALT_INV_inst4~q\ <= NOT \inst60|inst3|inst4~q\;
\inst52|inst3|ALT_INV_inst4~q\ <= NOT \inst52|inst3|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w27_n0_mux_dataout~1_combout\;
\inst74|inst3|ALT_INV_inst4~q\ <= NOT \inst74|inst3|inst4~q\;
\inst66|inst3|ALT_INV_inst4~q\ <= NOT \inst66|inst3|inst4~q\;
\inst58|inst3|ALT_INV_inst4~q\ <= NOT \inst58|inst3|inst4~q\;
\inst50|inst3|ALT_INV_inst4~q\ <= NOT \inst50|inst3|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w27_n0_mux_dataout~0_combout\;
\inst72|inst3|ALT_INV_inst4~q\ <= NOT \inst72|inst3|inst4~q\;
\inst64|inst3|ALT_INV_inst4~q\ <= NOT \inst64|inst3|inst4~q\;
\inst56|inst3|ALT_INV_inst4~q\ <= NOT \inst56|inst3|inst4~q\;
\inst48|inst3|ALT_INV_inst4~q\ <= NOT \inst48|inst3|inst4~q\;
\inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w28_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w28_n0_mux_dataout~8_combout\;
\inst22|inst3|ALT_INV_inst3~q\ <= NOT \inst22|inst3|inst3~q\;
\inst20|inst3|ALT_INV_inst3~q\ <= NOT \inst20|inst3|inst3~q\;
\inst18|inst3|ALT_INV_inst3~q\ <= NOT \inst18|inst3|inst3~q\;
\inst|inst3|ALT_INV_inst3~q\ <= NOT \inst|inst3|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w28_n0_mux_dataout~7_combout\;
\inst30|inst3|ALT_INV_inst3~q\ <= NOT \inst30|inst3|inst3~q\;
\inst28|inst3|ALT_INV_inst3~q\ <= NOT \inst28|inst3|inst3~q\;
\inst26|inst3|ALT_INV_inst3~q\ <= NOT \inst26|inst3|inst3~q\;
\inst24|inst3|ALT_INV_inst3~q\ <= NOT \inst24|inst3|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w28_n0_mux_dataout~6_combout\;
\inst46|inst3|ALT_INV_inst3~q\ <= NOT \inst46|inst3|inst3~q\;
\inst44|inst3|ALT_INV_inst3~q\ <= NOT \inst44|inst3|inst3~q\;
\inst42|inst3|ALT_INV_inst3~q\ <= NOT \inst42|inst3|inst3~q\;
\inst40|inst3|ALT_INV_inst3~q\ <= NOT \inst40|inst3|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w28_n0_mux_dataout~5_combout\;
\inst38|inst3|ALT_INV_inst3~q\ <= NOT \inst38|inst3|inst3~q\;
\inst36|inst3|ALT_INV_inst3~q\ <= NOT \inst36|inst3|inst3~q\;
\inst34|inst3|ALT_INV_inst3~q\ <= NOT \inst34|inst3|inst3~q\;
\inst32|inst3|ALT_INV_inst3~q\ <= NOT \inst32|inst3|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w28_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w28_n0_mux_dataout~3_combout\;
\inst78|inst3|ALT_INV_inst3~q\ <= NOT \inst78|inst3|inst3~q\;
\inst70|inst3|ALT_INV_inst3~q\ <= NOT \inst70|inst3|inst3~q\;
\inst62|inst3|ALT_INV_inst3~q\ <= NOT \inst62|inst3|inst3~q\;
\inst54|inst3|ALT_INV_inst3~q\ <= NOT \inst54|inst3|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w28_n0_mux_dataout~2_combout\;
\inst76|inst3|ALT_INV_inst3~q\ <= NOT \inst76|inst3|inst3~q\;
\inst68|inst3|ALT_INV_inst3~q\ <= NOT \inst68|inst3|inst3~q\;
\inst60|inst3|ALT_INV_inst3~q\ <= NOT \inst60|inst3|inst3~q\;
\inst52|inst3|ALT_INV_inst3~q\ <= NOT \inst52|inst3|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w28_n0_mux_dataout~1_combout\;
\inst74|inst3|ALT_INV_inst3~q\ <= NOT \inst74|inst3|inst3~q\;
\inst66|inst3|ALT_INV_inst3~q\ <= NOT \inst66|inst3|inst3~q\;
\inst58|inst3|ALT_INV_inst3~q\ <= NOT \inst58|inst3|inst3~q\;
\inst50|inst3|ALT_INV_inst3~q\ <= NOT \inst50|inst3|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w28_n0_mux_dataout~0_combout\;
\inst72|inst3|ALT_INV_inst3~q\ <= NOT \inst72|inst3|inst3~q\;
\inst64|inst3|ALT_INV_inst3~q\ <= NOT \inst64|inst3|inst3~q\;
\inst56|inst3|ALT_INV_inst3~q\ <= NOT \inst56|inst3|inst3~q\;
\inst48|inst3|ALT_INV_inst3~q\ <= NOT \inst48|inst3|inst3~q\;
\inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w29_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w29_n0_mux_dataout~8_combout\;
\inst22|inst3|ALT_INV_inst2~q\ <= NOT \inst22|inst3|inst2~q\;
\inst20|inst3|ALT_INV_inst2~q\ <= NOT \inst20|inst3|inst2~q\;
\inst18|inst3|ALT_INV_inst2~q\ <= NOT \inst18|inst3|inst2~q\;
\inst|inst3|ALT_INV_inst2~q\ <= NOT \inst|inst3|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w29_n0_mux_dataout~7_combout\;
\inst30|inst3|ALT_INV_inst2~q\ <= NOT \inst30|inst3|inst2~q\;
\inst28|inst3|ALT_INV_inst2~q\ <= NOT \inst28|inst3|inst2~q\;
\inst26|inst3|ALT_INV_inst2~q\ <= NOT \inst26|inst3|inst2~q\;
\inst24|inst3|ALT_INV_inst2~q\ <= NOT \inst24|inst3|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w29_n0_mux_dataout~6_combout\;
\inst46|inst3|ALT_INV_inst2~q\ <= NOT \inst46|inst3|inst2~q\;
\inst44|inst3|ALT_INV_inst2~q\ <= NOT \inst44|inst3|inst2~q\;
\inst42|inst3|ALT_INV_inst2~q\ <= NOT \inst42|inst3|inst2~q\;
\inst40|inst3|ALT_INV_inst2~q\ <= NOT \inst40|inst3|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w29_n0_mux_dataout~5_combout\;
\inst38|inst3|ALT_INV_inst2~q\ <= NOT \inst38|inst3|inst2~q\;
\inst36|inst3|ALT_INV_inst2~q\ <= NOT \inst36|inst3|inst2~q\;
\inst34|inst3|ALT_INV_inst2~q\ <= NOT \inst34|inst3|inst2~q\;
\inst32|inst3|ALT_INV_inst2~q\ <= NOT \inst32|inst3|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w29_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w29_n0_mux_dataout~3_combout\;
\inst78|inst3|ALT_INV_inst2~q\ <= NOT \inst78|inst3|inst2~q\;
\inst70|inst3|ALT_INV_inst2~q\ <= NOT \inst70|inst3|inst2~q\;
\inst62|inst3|ALT_INV_inst2~q\ <= NOT \inst62|inst3|inst2~q\;
\inst54|inst3|ALT_INV_inst2~q\ <= NOT \inst54|inst3|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w29_n0_mux_dataout~2_combout\;
\inst76|inst3|ALT_INV_inst2~q\ <= NOT \inst76|inst3|inst2~q\;
\inst68|inst3|ALT_INV_inst2~q\ <= NOT \inst68|inst3|inst2~q\;
\inst60|inst3|ALT_INV_inst2~q\ <= NOT \inst60|inst3|inst2~q\;
\inst52|inst3|ALT_INV_inst2~q\ <= NOT \inst52|inst3|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w29_n0_mux_dataout~1_combout\;
\inst74|inst3|ALT_INV_inst2~q\ <= NOT \inst74|inst3|inst2~q\;
\inst66|inst3|ALT_INV_inst2~q\ <= NOT \inst66|inst3|inst2~q\;
\inst58|inst3|ALT_INV_inst2~q\ <= NOT \inst58|inst3|inst2~q\;
\inst50|inst3|ALT_INV_inst2~q\ <= NOT \inst50|inst3|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w29_n0_mux_dataout~0_combout\;
\inst72|inst3|ALT_INV_inst2~q\ <= NOT \inst72|inst3|inst2~q\;
\inst64|inst3|ALT_INV_inst2~q\ <= NOT \inst64|inst3|inst2~q\;
\inst56|inst3|ALT_INV_inst2~q\ <= NOT \inst56|inst3|inst2~q\;
\inst48|inst3|ALT_INV_inst2~q\ <= NOT \inst48|inst3|inst2~q\;
\inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w30_n0_mux_dataout~9_combout\;
\inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w30_n0_mux_dataout~8_combout\;
\inst22|inst3|ALT_INV_inst1~q\ <= NOT \inst22|inst3|inst1~q\;
\inst20|inst3|ALT_INV_inst1~q\ <= NOT \inst20|inst3|inst1~q\;
\inst18|inst3|ALT_INV_inst1~q\ <= NOT \inst18|inst3|inst1~q\;
\inst|inst3|ALT_INV_inst1~q\ <= NOT \inst|inst3|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w30_n0_mux_dataout~7_combout\;
\inst30|inst3|ALT_INV_inst1~q\ <= NOT \inst30|inst3|inst1~q\;
\inst28|inst3|ALT_INV_inst1~q\ <= NOT \inst28|inst3|inst1~q\;
\inst26|inst3|ALT_INV_inst1~q\ <= NOT \inst26|inst3|inst1~q\;
\inst24|inst3|ALT_INV_inst1~q\ <= NOT \inst24|inst3|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w30_n0_mux_dataout~6_combout\;
\inst46|inst3|ALT_INV_inst1~q\ <= NOT \inst46|inst3|inst1~q\;
\inst44|inst3|ALT_INV_inst1~q\ <= NOT \inst44|inst3|inst1~q\;
\inst42|inst3|ALT_INV_inst1~q\ <= NOT \inst42|inst3|inst1~q\;
\inst40|inst3|ALT_INV_inst1~q\ <= NOT \inst40|inst3|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w30_n0_mux_dataout~5_combout\;
\inst38|inst3|ALT_INV_inst1~q\ <= NOT \inst38|inst3|inst1~q\;
\inst36|inst3|ALT_INV_inst1~q\ <= NOT \inst36|inst3|inst1~q\;
\inst34|inst3|ALT_INV_inst1~q\ <= NOT \inst34|inst3|inst1~q\;
\inst32|inst3|ALT_INV_inst1~q\ <= NOT \inst32|inst3|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w30_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w30_n0_mux_dataout~3_combout\;
\inst78|inst3|ALT_INV_inst1~q\ <= NOT \inst78|inst3|inst1~q\;
\inst70|inst3|ALT_INV_inst1~q\ <= NOT \inst70|inst3|inst1~q\;
\inst62|inst3|ALT_INV_inst1~q\ <= NOT \inst62|inst3|inst1~q\;
\inst54|inst3|ALT_INV_inst1~q\ <= NOT \inst54|inst3|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w30_n0_mux_dataout~2_combout\;
\inst76|inst3|ALT_INV_inst1~q\ <= NOT \inst76|inst3|inst1~q\;
\inst68|inst3|ALT_INV_inst1~q\ <= NOT \inst68|inst3|inst1~q\;
\inst60|inst3|ALT_INV_inst1~q\ <= NOT \inst60|inst3|inst1~q\;
\inst52|inst3|ALT_INV_inst1~q\ <= NOT \inst52|inst3|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w30_n0_mux_dataout~1_combout\;
\inst74|inst3|ALT_INV_inst1~q\ <= NOT \inst74|inst3|inst1~q\;
\inst66|inst3|ALT_INV_inst1~q\ <= NOT \inst66|inst3|inst1~q\;
\inst58|inst3|ALT_INV_inst1~q\ <= NOT \inst58|inst3|inst1~q\;
\inst50|inst3|ALT_INV_inst1~q\ <= NOT \inst50|inst3|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w30_n0_mux_dataout~0_combout\;
\inst72|inst3|ALT_INV_inst1~q\ <= NOT \inst72|inst3|inst1~q\;
\inst64|inst3|ALT_INV_inst1~q\ <= NOT \inst64|inst3|inst1~q\;
\inst56|inst3|ALT_INV_inst1~q\ <= NOT \inst56|inst3|inst1~q\;
\inst48|inst3|ALT_INV_inst1~q\ <= NOT \inst48|inst3|inst1~q\;
\inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~10_combout\ <= NOT \inst81|auto_generated|l5_w31_n0_mux_dataout~10_combout\;
\inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~9_combout\ <= NOT \inst81|auto_generated|l5_w31_n0_mux_dataout~9_combout\;
\inst22|inst3|ALT_INV_inst~q\ <= NOT \inst22|inst3|inst~q\;
\inst20|inst3|ALT_INV_inst~q\ <= NOT \inst20|inst3|inst~q\;
\inst18|inst3|ALT_INV_inst~q\ <= NOT \inst18|inst3|inst~q\;
\inst|inst3|ALT_INV_inst~q\ <= NOT \inst|inst3|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~8_combout\ <= NOT \inst81|auto_generated|l5_w31_n0_mux_dataout~8_combout\;
\inst30|inst3|ALT_INV_inst~q\ <= NOT \inst30|inst3|inst~q\;
\inst28|inst3|ALT_INV_inst~q\ <= NOT \inst28|inst3|inst~q\;
\inst26|inst3|ALT_INV_inst~q\ <= NOT \inst26|inst3|inst~q\;
\inst24|inst3|ALT_INV_inst~q\ <= NOT \inst24|inst3|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~7_combout\ <= NOT \inst81|auto_generated|l5_w31_n0_mux_dataout~7_combout\;
\inst46|inst3|ALT_INV_inst~q\ <= NOT \inst46|inst3|inst~q\;
\inst44|inst3|ALT_INV_inst~q\ <= NOT \inst44|inst3|inst~q\;
\inst42|inst3|ALT_INV_inst~q\ <= NOT \inst42|inst3|inst~q\;
\inst40|inst3|ALT_INV_inst~q\ <= NOT \inst40|inst3|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\ <= NOT \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\;
\inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~5_combout\ <= NOT \inst81|auto_generated|l5_w31_n0_mux_dataout~5_combout\;
\inst38|inst3|ALT_INV_inst~q\ <= NOT \inst38|inst3|inst~q\;
\inst36|inst3|ALT_INV_inst~q\ <= NOT \inst36|inst3|inst~q\;
\inst34|inst3|ALT_INV_inst~q\ <= NOT \inst34|inst3|inst~q\;
\inst32|inst3|ALT_INV_inst~q\ <= NOT \inst32|inst3|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~4_combout\ <= NOT \inst81|auto_generated|l5_w31_n0_mux_dataout~4_combout\;
\inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~3_combout\ <= NOT \inst81|auto_generated|l5_w31_n0_mux_dataout~3_combout\;
\inst78|inst3|ALT_INV_inst~q\ <= NOT \inst78|inst3|inst~q\;
\inst70|inst3|ALT_INV_inst~q\ <= NOT \inst70|inst3|inst~q\;
\inst62|inst3|ALT_INV_inst~q\ <= NOT \inst62|inst3|inst~q\;
\inst54|inst3|ALT_INV_inst~q\ <= NOT \inst54|inst3|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~2_combout\ <= NOT \inst81|auto_generated|l5_w31_n0_mux_dataout~2_combout\;
\inst76|inst3|ALT_INV_inst~q\ <= NOT \inst76|inst3|inst~q\;
\inst68|inst3|ALT_INV_inst~q\ <= NOT \inst68|inst3|inst~q\;
\inst60|inst3|ALT_INV_inst~q\ <= NOT \inst60|inst3|inst~q\;
\inst52|inst3|ALT_INV_inst~q\ <= NOT \inst52|inst3|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~1_combout\ <= NOT \inst81|auto_generated|l5_w31_n0_mux_dataout~1_combout\;
\inst74|inst3|ALT_INV_inst~q\ <= NOT \inst74|inst3|inst~q\;
\inst66|inst3|ALT_INV_inst~q\ <= NOT \inst66|inst3|inst~q\;
\inst58|inst3|ALT_INV_inst~q\ <= NOT \inst58|inst3|inst~q\;
\inst50|inst3|ALT_INV_inst~q\ <= NOT \inst50|inst3|inst~q\;
\inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~0_combout\ <= NOT \inst81|auto_generated|l5_w31_n0_mux_dataout~0_combout\;
\inst72|inst3|ALT_INV_inst~q\ <= NOT \inst72|inst3|inst~q\;
\inst64|inst3|ALT_INV_inst~q\ <= NOT \inst64|inst3|inst~q\;
\inst56|inst3|ALT_INV_inst~q\ <= NOT \inst56|inst3|inst~q\;
\inst48|inst3|ALT_INV_inst~q\ <= NOT \inst48|inst3|inst~q\;

-- Location: IOOBUF_X34_Y0_N93
\Read_Data1[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w31_n0_mux_dataout~11_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(31));

-- Location: IOOBUF_X89_Y8_N5
\Read_Data1[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w30_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(30));

-- Location: IOOBUF_X32_Y0_N53
\Read_Data1[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w29_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(29));

-- Location: IOOBUF_X38_Y0_N19
\Read_Data1[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w28_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(28));

-- Location: IOOBUF_X72_Y0_N53
\Read_Data1[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w27_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(27));

-- Location: IOOBUF_X32_Y0_N36
\Read_Data1[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w26_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(26));

-- Location: IOOBUF_X36_Y81_N53
\Read_Data1[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w25_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(25));

-- Location: IOOBUF_X68_Y0_N53
\Read_Data1[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w24_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(24));

-- Location: IOOBUF_X54_Y0_N53
\Read_Data1[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w23_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(23));

-- Location: IOOBUF_X89_Y9_N39
\Read_Data1[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w22_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(22));

-- Location: IOOBUF_X54_Y81_N2
\Read_Data1[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w21_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(21));

-- Location: IOOBUF_X34_Y81_N93
\Read_Data1[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w20_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(20));

-- Location: IOOBUF_X30_Y0_N2
\Read_Data1[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w19_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(19));

-- Location: IOOBUF_X32_Y81_N53
\Read_Data1[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w18_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(18));

-- Location: IOOBUF_X36_Y0_N19
\Read_Data1[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w17_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(17));

-- Location: IOOBUF_X40_Y0_N19
\Read_Data1[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w16_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(16));

-- Location: IOOBUF_X89_Y8_N39
\Read_Data1[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w15_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(15));

-- Location: IOOBUF_X36_Y81_N36
\Read_Data1[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w14_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(14));

-- Location: IOOBUF_X89_Y9_N5
\Read_Data1[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w13_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(13));

-- Location: IOOBUF_X38_Y0_N2
\Read_Data1[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w12_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(12));

-- Location: IOOBUF_X2_Y0_N93
\Read_Data1[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w11_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(11));

-- Location: IOOBUF_X28_Y0_N19
\Read_Data1[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w10_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(10));

-- Location: IOOBUF_X36_Y81_N2
\Read_Data1[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w9_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(9));

-- Location: IOOBUF_X40_Y0_N36
\Read_Data1[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w8_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(8));

-- Location: IOOBUF_X34_Y81_N59
\Read_Data1[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w7_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(7));

-- Location: IOOBUF_X26_Y0_N42
\Read_Data1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w6_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(6));

-- Location: IOOBUF_X62_Y0_N36
\Read_Data1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w5_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(5));

-- Location: IOOBUF_X32_Y81_N36
\Read_Data1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w4_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(4));

-- Location: IOOBUF_X28_Y81_N36
\Read_Data1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w3_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(3));

-- Location: IOOBUF_X54_Y81_N19
\Read_Data1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w2_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(2));

-- Location: IOOBUF_X6_Y0_N53
\Read_Data1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w1_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(1));

-- Location: IOOBUF_X28_Y81_N19
\Read_Data1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst81|auto_generated|l5_w0_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data1(0));

-- Location: IOOBUF_X30_Y81_N19
\Read_Data2[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w31_n0_mux_dataout~11_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(31));

-- Location: IOOBUF_X28_Y81_N2
\Read_Data2[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w30_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(30));

-- Location: IOOBUF_X52_Y0_N53
\Read_Data2[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w29_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(29));

-- Location: IOOBUF_X26_Y81_N93
\Read_Data2[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w28_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(28));

-- Location: IOOBUF_X30_Y81_N36
\Read_Data2[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w27_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(27));

-- Location: IOOBUF_X89_Y9_N22
\Read_Data2[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w26_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(26));

-- Location: IOOBUF_X32_Y81_N2
\Read_Data2[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w25_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(25));

-- Location: IOOBUF_X50_Y0_N42
\Read_Data2[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w24_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(24));

-- Location: IOOBUF_X68_Y0_N36
\Read_Data2[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w23_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(23));

-- Location: IOOBUF_X30_Y0_N36
\Read_Data2[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w22_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(22));

-- Location: IOOBUF_X2_Y0_N59
\Read_Data2[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w21_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(21));

-- Location: IOOBUF_X40_Y81_N19
\Read_Data2[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w20_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(20));

-- Location: IOOBUF_X62_Y0_N2
\Read_Data2[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w19_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(19));

-- Location: IOOBUF_X89_Y35_N79
\Read_Data2[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w18_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(18));

-- Location: IOOBUF_X36_Y0_N2
\Read_Data2[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w17_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(17));

-- Location: IOOBUF_X6_Y0_N36
\Read_Data2[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w16_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(16));

-- Location: IOOBUF_X30_Y81_N2
\Read_Data2[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w15_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(15));

-- Location: IOOBUF_X36_Y0_N36
\Read_Data2[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w14_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(14));

-- Location: IOOBUF_X60_Y0_N2
\Read_Data2[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w13_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(13));

-- Location: IOOBUF_X62_Y81_N2
\Read_Data2[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w12_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(12));

-- Location: IOOBUF_X54_Y0_N2
\Read_Data2[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w11_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(11));

-- Location: IOOBUF_X30_Y0_N19
\Read_Data2[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w10_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(10));

-- Location: IOOBUF_X2_Y0_N42
\Read_Data2[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w9_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(9));

-- Location: IOOBUF_X36_Y81_N19
\Read_Data2[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w8_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(8));

-- Location: IOOBUF_X26_Y81_N59
\Read_Data2[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w7_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(7));

-- Location: IOOBUF_X32_Y0_N2
\Read_Data2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w6_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(6));

-- Location: IOOBUF_X26_Y81_N42
\Read_Data2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w5_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(5));

-- Location: IOOBUF_X72_Y0_N19
\Read_Data2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w4_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(4));

-- Location: IOOBUF_X66_Y0_N76
\Read_Data2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w3_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(3));

-- Location: IOOBUF_X28_Y81_N53
\Read_Data2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w2_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(2));

-- Location: IOOBUF_X52_Y0_N19
\Read_Data2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w1_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(1));

-- Location: IOOBUF_X26_Y81_N76
\Read_Data2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst82|auto_generated|l5_w0_n0_mux_dataout~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_Data2(0));

-- Location: IOIBUF_X26_Y0_N75
\Read_Reg_Num_1[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Read_Reg_Num_1(4),
	o => \Read_Reg_Num_1[4]~input_o\);

-- Location: IOIBUF_X30_Y81_N52
\Write_Reg_Num[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Reg_Num(1),
	o => \Write_Reg_Num[1]~input_o\);

-- Location: IOIBUF_X52_Y0_N35
\Write_Reg_Num[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Reg_Num(0),
	o => \Write_Reg_Num[0]~input_o\);

-- Location: IOIBUF_X28_Y0_N35
\Write_Reg_Num[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Reg_Num(4),
	o => \Write_Reg_Num[4]~input_o\);

-- Location: IOIBUF_X38_Y0_N52
\Reg_Write~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Reg_Write,
	o => \Reg_Write~input_o\);

-- Location: IOIBUF_X8_Y0_N18
\Write_Reg_Num[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Reg_Num(3),
	o => \Write_Reg_Num[3]~input_o\);

-- Location: IOIBUF_X34_Y81_N75
\Clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Clock,
	o => \Clock~input_o\);

-- Location: IOIBUF_X50_Y0_N75
\Write_Reg_Num[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Reg_Num(2),
	o => \Write_Reg_Num[2]~input_o\);

-- Location: LABCELL_X12_Y6_N15
\inst32|inst4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst4~0_combout\ = ( !\Write_Reg_Num[2]~input_o\ & ( (!\Write_Reg_Num[4]~input_o\ & (\Reg_Write~input_o\ & (\Write_Reg_Num[3]~input_o\ & \Clock~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[4]~input_o\,
	datab => \ALT_INV_Reg_Write~input_o\,
	datac => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datad => \ALT_INV_Clock~input_o\,
	dataf => \ALT_INV_Write_Reg_Num[2]~input_o\,
	combout => \inst32|inst4~0_combout\);

-- Location: IOIBUF_X8_Y0_N1
\Clear~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Clear,
	o => \Clear~input_o\);

-- Location: LABCELL_X11_Y5_N39
\inst|inst4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst4~0_combout\ = ( \Clear~input_o\ & ( \Clock~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Clock~input_o\,
	datae => \ALT_INV_Clear~input_o\,
	combout => \inst|inst4~0_combout\);

-- Location: LABCELL_X13_Y9_N24
\inst34|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst4~combout\ = LCELL(( \inst32|inst4~0_combout\ & ( \inst|inst4~0_combout\ ) ) # ( !\inst32|inst4~0_combout\ & ( \inst|inst4~0_combout\ ) ) # ( \inst32|inst4~0_combout\ & ( !\inst|inst4~0_combout\ & ( (!\Write_Reg_Num[1]~input_o\ & 
-- \Write_Reg_Num[0]~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100010001011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[1]~input_o\,
	datab => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datae => \inst32|ALT_INV_inst4~0_combout\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst34|inst4~combout\);

-- Location: IOIBUF_X4_Y0_N18
\Write_Data[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(31),
	o => \Write_Data[31]~input_o\);

-- Location: LABCELL_X9_Y3_N18
\inst|inst3|inst9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|inst9~combout\ = ( !\Clear~input_o\ & ( \Write_Data[31]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[31]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst3|inst9~combout\);

-- Location: LABCELL_X10_Y9_N36
\inst34|inst3|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst3|inst~feeder_combout\ = ( \inst|inst3|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst9~combout\,
	combout => \inst34|inst3|inst~feeder_combout\);

-- Location: FF_X10_Y9_N38
\inst34|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst3|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst3|inst~q\);

-- Location: LABCELL_X12_Y8_N45
\inst32|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (!\Write_Reg_Num[1]~input_o\ & (!\Write_Reg_Num[0]~input_o\ & \inst32|inst4~0_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[1]~input_o\,
	datab => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datac => \inst32|ALT_INV_inst4~0_combout\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst32|inst4~combout\);

-- Location: LABCELL_X11_Y8_N30
\inst32|inst3|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst3|inst~feeder_combout\ = \inst|inst3|inst9~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst3|ALT_INV_inst9~combout\,
	combout => \inst32|inst3|inst~feeder_combout\);

-- Location: FF_X11_Y8_N32
\inst32|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst3|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst3|inst~q\);

-- Location: IOIBUF_X28_Y0_N1
\Read_Reg_Num_1[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Read_Reg_Num_1(1),
	o => \Read_Reg_Num_1[1]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\Read_Reg_Num_1[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Read_Reg_Num_1(0),
	o => \Read_Reg_Num_1[0]~input_o\);

-- Location: LABCELL_X11_Y8_N6
\inst36|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst36|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (\Write_Reg_Num[1]~input_o\ & (\inst32|inst4~0_combout\ & !\Write_Reg_Num[0]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Write_Reg_Num[1]~input_o\,
	datac => \inst32|ALT_INV_inst4~0_combout\,
	datad => \ALT_INV_Write_Reg_Num[0]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst36|inst4~combout\);

-- Location: FF_X10_Y9_N56
\inst36|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst3|inst~q\);

-- Location: LABCELL_X12_Y8_N6
\inst38|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst38|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (\Write_Reg_Num[0]~input_o\ & (\Write_Reg_Num[1]~input_o\ & \inst32|inst4~0_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datac => \ALT_INV_Write_Reg_Num[1]~input_o\,
	datad => \inst32|ALT_INV_inst4~0_combout\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst38|inst4~combout\);

-- Location: FF_X9_Y9_N52
\inst38|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst3|inst~q\);

-- Location: LABCELL_X10_Y9_N54
\inst81|auto_generated|l5_w31_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w31_n0_mux_dataout~5_combout\ = ( \inst36|inst3|inst~q\ & ( \inst38|inst3|inst~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst32|inst3|inst~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst34|inst3|inst~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst36|inst3|inst~q\ & ( \inst38|inst3|inst~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst32|inst3|inst~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst34|inst3|inst~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst36|inst3|inst~q\ & ( !\inst38|inst3|inst~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst32|inst3|inst~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst34|inst3|inst~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( !\inst36|inst3|inst~q\ & ( !\inst38|inst3|inst~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst32|inst3|inst~q\))) # 
-- (\Read_Reg_Num_1[0]~input_o\ & (\inst34|inst3|inst~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst3|ALT_INV_inst~q\,
	datab => \inst32|inst3|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst36|inst3|ALT_INV_inst~q\,
	dataf => \inst38|inst3|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w31_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X9_Y5_N6
\inst24|inst4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst4~0_combout\ = ( !\Write_Reg_Num[1]~input_o\ & ( (!\Write_Reg_Num[0]~input_o\ & (\Clock~input_o\ & (\Write_Reg_Num[2]~input_o\ & \Reg_Write~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datab => \ALT_INV_Clock~input_o\,
	datac => \ALT_INV_Write_Reg_Num[2]~input_o\,
	datad => \ALT_INV_Reg_Write~input_o\,
	dataf => \ALT_INV_Write_Reg_Num[1]~input_o\,
	combout => \inst24|inst4~0_combout\);

-- Location: LABCELL_X10_Y5_N3
\inst24|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (!\Write_Reg_Num[3]~input_o\ & (!\Write_Reg_Num[4]~input_o\ & \inst24|inst4~0_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datac => \ALT_INV_Write_Reg_Num[4]~input_o\,
	datad => \inst24|ALT_INV_inst4~0_combout\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst24|inst4~combout\);

-- Location: FF_X10_Y5_N5
\inst24|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst3|inst~q\);

-- Location: LABCELL_X9_Y5_N21
\inst42|inst4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst4~0_combout\ = ( \Write_Reg_Num[2]~input_o\ & ( (\Write_Reg_Num[0]~input_o\ & (\Clock~input_o\ & (!\Write_Reg_Num[1]~input_o\ & \Reg_Write~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datab => \ALT_INV_Clock~input_o\,
	datac => \ALT_INV_Write_Reg_Num[1]~input_o\,
	datad => \ALT_INV_Reg_Write~input_o\,
	dataf => \ALT_INV_Write_Reg_Num[2]~input_o\,
	combout => \inst42|inst4~0_combout\);

-- Location: MLABCELL_X8_Y3_N15
\inst26|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (!\Write_Reg_Num[3]~input_o\ & (!\Write_Reg_Num[4]~input_o\ & \inst42|inst4~0_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datab => \ALT_INV_Write_Reg_Num[4]~input_o\,
	datac => \inst42|ALT_INV_inst4~0_combout\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst26|inst4~combout\);

-- Location: FF_X8_Y3_N17
\inst26|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst3|inst~q\);

-- Location: LABCELL_X9_Y5_N48
\inst46|inst4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst46|inst4~0_combout\ = ( \Write_Reg_Num[1]~input_o\ & ( (\Write_Reg_Num[2]~input_o\ & (\Clock~input_o\ & (\Write_Reg_Num[0]~input_o\ & \Reg_Write~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[2]~input_o\,
	datab => \ALT_INV_Clock~input_o\,
	datac => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datad => \ALT_INV_Reg_Write~input_o\,
	dataf => \ALT_INV_Write_Reg_Num[1]~input_o\,
	combout => \inst46|inst4~0_combout\);

-- Location: LABCELL_X13_Y3_N30
\inst30|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst30|inst4~combout\ = LCELL(( \Write_Reg_Num[4]~input_o\ & ( \inst|inst4~0_combout\ ) ) # ( !\Write_Reg_Num[4]~input_o\ & ( \inst|inst4~0_combout\ ) ) # ( !\Write_Reg_Num[4]~input_o\ & ( !\inst|inst4~0_combout\ & ( (\inst46|inst4~0_combout\ & 
-- !\Write_Reg_Num[3]~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst46|ALT_INV_inst4~0_combout\,
	datac => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datae => \ALT_INV_Write_Reg_Num[4]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst30|inst4~combout\);

-- Location: FF_X18_Y1_N32
\inst30|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst3|inst~q\);

-- Location: LABCELL_X9_Y5_N9
\inst44|inst4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst44|inst4~0_combout\ = ( \Write_Reg_Num[2]~input_o\ & ( (!\Write_Reg_Num[0]~input_o\ & (\Clock~input_o\ & (\Write_Reg_Num[1]~input_o\ & \Reg_Write~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datab => \ALT_INV_Clock~input_o\,
	datac => \ALT_INV_Write_Reg_Num[1]~input_o\,
	datad => \ALT_INV_Reg_Write~input_o\,
	dataf => \ALT_INV_Write_Reg_Num[2]~input_o\,
	combout => \inst44|inst4~0_combout\);

-- Location: LABCELL_X16_Y3_N6
\inst28|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst28|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (\inst44|inst4~0_combout\ & (!\Write_Reg_Num[3]~input_o\ & !\Write_Reg_Num[4]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst44|ALT_INV_inst4~0_combout\,
	datab => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datad => \ALT_INV_Write_Reg_Num[4]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst28|inst4~combout\);

-- Location: FF_X18_Y1_N14
\inst28|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst3|inst~q\);

-- Location: LABCELL_X18_Y1_N12
\inst81|auto_generated|l5_w31_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w31_n0_mux_dataout~8_combout\ = ( \inst28|inst3|inst~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst30|inst3|inst~q\) ) ) ) # ( !\inst28|inst3|inst~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( 
-- (\Read_Reg_Num_1[0]~input_o\ & \inst30|inst3|inst~q\) ) ) ) # ( \inst28|inst3|inst~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst24|inst3|inst~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst26|inst3|inst~q\))) ) ) ) # ( 
-- !\inst28|inst3|inst~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst24|inst3|inst~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst26|inst3|inst~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|inst3|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \inst26|inst3|ALT_INV_inst~q\,
	datad => \inst30|inst3|ALT_INV_inst~q\,
	datae => \inst28|inst3|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w31_n0_mux_dataout~8_combout\);

-- Location: IOIBUF_X34_Y0_N75
\Read_Reg_Num_1[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Read_Reg_Num_1(3),
	o => \Read_Reg_Num_1[3]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\Read_Reg_Num_1[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Read_Reg_Num_1(2),
	o => \Read_Reg_Num_1[2]~input_o\);

-- Location: LABCELL_X12_Y6_N24
\inst|inst4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst4~1_combout\ = ( !\Write_Reg_Num[3]~input_o\ & ( !\Write_Reg_Num[2]~input_o\ & ( (!\Write_Reg_Num[4]~input_o\ & (\Reg_Write~input_o\ & \Clock~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[4]~input_o\,
	datab => \ALT_INV_Reg_Write~input_o\,
	datac => \ALT_INV_Clock~input_o\,
	datae => \ALT_INV_Write_Reg_Num[3]~input_o\,
	dataf => \ALT_INV_Write_Reg_Num[2]~input_o\,
	combout => \inst|inst4~1_combout\);

-- Location: MLABCELL_X8_Y3_N24
\inst22|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst4~combout\ = LCELL(( \inst|inst4~1_combout\ & ( \inst|inst4~0_combout\ ) ) # ( !\inst|inst4~1_combout\ & ( \inst|inst4~0_combout\ ) ) # ( \inst|inst4~1_combout\ & ( !\inst|inst4~0_combout\ & ( (\Write_Reg_Num[0]~input_o\ & 
-- \Write_Reg_Num[1]~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datac => \ALT_INV_Write_Reg_Num[1]~input_o\,
	datae => \inst|ALT_INV_inst4~1_combout\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst22|inst4~combout\);

-- Location: LABCELL_X9_Y3_N9
\inst22|inst3|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst3|inst~feeder_combout\ = ( \inst|inst3|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst9~combout\,
	combout => \inst22|inst3|inst~feeder_combout\);

-- Location: FF_X9_Y3_N11
\inst22|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst3|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst3|inst~q\);

-- Location: MLABCELL_X8_Y2_N39
\inst|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst4~combout\ = LCELL(( \inst|inst4~1_combout\ & ( \inst|inst4~0_combout\ ) ) # ( !\inst|inst4~1_combout\ & ( \inst|inst4~0_combout\ ) ) # ( \inst|inst4~1_combout\ & ( !\inst|inst4~0_combout\ & ( (!\Write_Reg_Num[1]~input_o\ & 
-- !\Write_Reg_Num[0]~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[1]~input_o\,
	datac => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datae => \inst|ALT_INV_inst4~1_combout\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst|inst4~combout\);

-- Location: FF_X12_Y2_N50
\inst|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst3|inst~q\);

-- Location: LABCELL_X9_Y5_N18
\inst50|inst4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst4~0_combout\ = ( !\Write_Reg_Num[1]~input_o\ & ( (\Write_Reg_Num[0]~input_o\ & (\Clock~input_o\ & (!\Write_Reg_Num[2]~input_o\ & \Reg_Write~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datab => \ALT_INV_Clock~input_o\,
	datac => \ALT_INV_Write_Reg_Num[2]~input_o\,
	datad => \ALT_INV_Reg_Write~input_o\,
	dataf => \ALT_INV_Write_Reg_Num[1]~input_o\,
	combout => \inst50|inst4~0_combout\);

-- Location: LABCELL_X7_Y5_N9
\inst18|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst18|inst4~combout\ = LCELL(( \Write_Reg_Num[4]~input_o\ & ( \inst|inst4~0_combout\ ) ) # ( !\Write_Reg_Num[4]~input_o\ & ( \inst|inst4~0_combout\ ) ) # ( !\Write_Reg_Num[4]~input_o\ & ( !\inst|inst4~0_combout\ & ( (!\Write_Reg_Num[3]~input_o\ & 
-- \inst50|inst4~0_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datac => \inst50|ALT_INV_inst4~0_combout\,
	datae => \ALT_INV_Write_Reg_Num[4]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst18|inst4~combout\);

-- Location: FF_X8_Y7_N2
\inst18|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst3|inst~q\);

-- Location: LABCELL_X12_Y6_N42
\inst20|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst20|inst4~combout\ = LCELL(( \Write_Reg_Num[1]~input_o\ & ( \inst|inst4~0_combout\ ) ) # ( !\Write_Reg_Num[1]~input_o\ & ( \inst|inst4~0_combout\ ) ) # ( \Write_Reg_Num[1]~input_o\ & ( !\inst|inst4~0_combout\ & ( (\inst|inst4~1_combout\ & 
-- !\Write_Reg_Num[0]~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_inst4~1_combout\,
	datac => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datae => \ALT_INV_Write_Reg_Num[1]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst20|inst4~combout\);

-- Location: FF_X8_Y7_N32
\inst20|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst3|inst~q\);

-- Location: MLABCELL_X8_Y7_N0
\inst81|auto_generated|l5_w31_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w31_n0_mux_dataout~9_combout\ = ( \inst18|inst3|inst~q\ & ( \inst20|inst3|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst|inst3|inst~q\)) # (\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((!\Read_Reg_Num_1[1]~input_o\) # ((\inst22|inst3|inst~q\)))) ) ) ) # ( !\inst18|inst3|inst~q\ & ( \inst20|inst3|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst|inst3|inst~q\)) # (\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst22|inst3|inst~q\))) ) ) ) # ( \inst18|inst3|inst~q\ & ( !\inst20|inst3|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst3|inst~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((!\Read_Reg_Num_1[1]~input_o\) # ((\inst22|inst3|inst~q\)))) ) ) ) # ( !\inst18|inst3|inst~q\ & ( !\inst20|inst3|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst3|inst~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst22|inst3|inst~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst22|inst3|ALT_INV_inst~q\,
	datad => \inst|inst3|ALT_INV_inst~q\,
	datae => \inst18|inst3|ALT_INV_inst~q\,
	dataf => \inst20|inst3|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w31_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X10_Y4_N3
\inst42|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (\Write_Reg_Num[3]~input_o\ & (\inst42|inst4~0_combout\ & !\Write_Reg_Num[4]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datab => \inst42|ALT_INV_inst4~0_combout\,
	datac => \ALT_INV_Write_Reg_Num[4]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst42|inst4~combout\);

-- Location: LABCELL_X10_Y4_N36
\inst42|inst3|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst3|inst~feeder_combout\ = ( \inst|inst3|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst9~combout\,
	combout => \inst42|inst3|inst~feeder_combout\);

-- Location: FF_X10_Y4_N38
\inst42|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst3|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst3|inst~q\);

-- Location: LABCELL_X12_Y4_N21
\inst46|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst46|inst4~combout\ = LCELL(( \inst46|inst4~0_combout\ & ( \inst|inst4~0_combout\ ) ) # ( !\inst46|inst4~0_combout\ & ( \inst|inst4~0_combout\ ) ) # ( \inst46|inst4~0_combout\ & ( !\inst|inst4~0_combout\ & ( (!\Write_Reg_Num[4]~input_o\ & 
-- \Write_Reg_Num[3]~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[4]~input_o\,
	datad => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datae => \inst46|ALT_INV_inst4~0_combout\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst46|inst4~combout\);

-- Location: FF_X17_Y5_N32
\inst46|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst3|inst~q\);

-- Location: LABCELL_X16_Y4_N36
\inst44|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst44|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (\inst44|inst4~0_combout\ & (\Write_Reg_Num[3]~input_o\ & !\Write_Reg_Num[4]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst44|ALT_INV_inst4~0_combout\,
	datab => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datac => \ALT_INV_Write_Reg_Num[4]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst44|inst4~combout\);

-- Location: FF_X17_Y5_N25
\inst44|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst3|inst~q\);

-- Location: LABCELL_X10_Y2_N3
\inst40|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst4~combout\ = LCELL(( \Write_Reg_Num[3]~input_o\ & ( \inst|inst4~0_combout\ ) ) # ( !\Write_Reg_Num[3]~input_o\ & ( \inst|inst4~0_combout\ ) ) # ( \Write_Reg_Num[3]~input_o\ & ( !\inst|inst4~0_combout\ & ( (\inst24|inst4~0_combout\ & 
-- !\Write_Reg_Num[4]~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|ALT_INV_inst4~0_combout\,
	datac => \ALT_INV_Write_Reg_Num[4]~input_o\,
	datae => \ALT_INV_Write_Reg_Num[3]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst40|inst4~combout\);

-- Location: FF_X10_Y2_N5
\inst40|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst3|inst~q\);

-- Location: LABCELL_X17_Y5_N24
\inst81|auto_generated|l5_w31_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w31_n0_mux_dataout~7_combout\ = ( \inst44|inst3|inst~q\ & ( \inst40|inst3|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & (\inst42|inst3|inst~q\)) # (\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst46|inst3|inst~q\)))) ) ) ) # ( !\inst44|inst3|inst~q\ & ( \inst40|inst3|inst~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst42|inst3|inst~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\ & 
-- \inst46|inst3|inst~q\)))) ) ) ) # ( \inst44|inst3|inst~q\ & ( !\inst40|inst3|inst~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst42|inst3|inst~q\ & (\Read_Reg_Num_1[0]~input_o\))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\) # 
-- (\inst46|inst3|inst~q\)))) ) ) ) # ( !\inst44|inst3|inst~q\ & ( !\inst40|inst3|inst~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst42|inst3|inst~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst46|inst3|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst42|inst3|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst46|inst3|ALT_INV_inst~q\,
	datae => \inst44|inst3|ALT_INV_inst~q\,
	dataf => \inst40|inst3|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w31_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X17_Y5_N36
\inst81|auto_generated|l5_w31_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w31_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w31_n0_mux_dataout~9_combout\ & ( \inst81|auto_generated|l5_w31_n0_mux_dataout~7_combout\ & ( ((!\Read_Reg_Num_1[2]~input_o\) # (\Read_Reg_Num_1[3]~input_o\)) # 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~8_combout\) ) ) ) # ( !\inst81|auto_generated|l5_w31_n0_mux_dataout~9_combout\ & ( \inst81|auto_generated|l5_w31_n0_mux_dataout~7_combout\ & ( ((\inst81|auto_generated|l5_w31_n0_mux_dataout~8_combout\ & 
-- \Read_Reg_Num_1[2]~input_o\)) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( \inst81|auto_generated|l5_w31_n0_mux_dataout~9_combout\ & ( !\inst81|auto_generated|l5_w31_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & 
-- ((!\Read_Reg_Num_1[2]~input_o\) # (\inst81|auto_generated|l5_w31_n0_mux_dataout~8_combout\))) ) ) ) # ( !\inst81|auto_generated|l5_w31_n0_mux_dataout~9_combout\ & ( !\inst81|auto_generated|l5_w31_n0_mux_dataout~7_combout\ & ( 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~8_combout\ & (!\Read_Reg_Num_1[3]~input_o\ & \Read_Reg_Num_1[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100110001001100010000110111001101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~8_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~9_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~7_combout\,
	combout => \inst81|auto_generated|l5_w31_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X16_Y4_N42
\inst76|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst76|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (\inst44|inst4~0_combout\ & (\Write_Reg_Num[3]~input_o\ & \Write_Reg_Num[4]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst44|ALT_INV_inst4~0_combout\,
	datab => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datac => \ALT_INV_Write_Reg_Num[4]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst76|inst4~combout\);

-- Location: FF_X18_Y4_N56
\inst76|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst3|inst~q\);

-- Location: LABCELL_X12_Y6_N12
\inst64|inst4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst64|inst4~0_combout\ = ( !\Write_Reg_Num[2]~input_o\ & ( (\Write_Reg_Num[4]~input_o\ & (\Reg_Write~input_o\ & (\Clock~input_o\ & \Write_Reg_Num[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[4]~input_o\,
	datab => \ALT_INV_Reg_Write~input_o\,
	datac => \ALT_INV_Clock~input_o\,
	datad => \ALT_INV_Write_Reg_Num[3]~input_o\,
	dataf => \ALT_INV_Write_Reg_Num[2]~input_o\,
	combout => \inst64|inst4~0_combout\);

-- Location: LABCELL_X12_Y6_N30
\inst68|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst68|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (!\Write_Reg_Num[0]~input_o\ & (\inst64|inst4~0_combout\ & \Write_Reg_Num[1]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datab => \inst64|ALT_INV_inst4~0_combout\,
	datad => \ALT_INV_Write_Reg_Num[1]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst68|inst4~combout\);

-- Location: FF_X13_Y3_N23
\inst68|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst3|inst~q\);

-- Location: LABCELL_X19_Y4_N51
\inst60|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (\inst44|inst4~0_combout\ & (!\Write_Reg_Num[3]~input_o\ & \Write_Reg_Num[4]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst44|ALT_INV_inst4~0_combout\,
	datac => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datad => \ALT_INV_Write_Reg_Num[4]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst60|inst4~combout\);

-- Location: FF_X18_Y4_N29
\inst60|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst3|inst~q\);

-- Location: LABCELL_X9_Y5_N12
\inst48|inst4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst4~0_combout\ = ( \Clock~input_o\ & ( (\Write_Reg_Num[4]~input_o\ & (!\Write_Reg_Num[3]~input_o\ & (!\Write_Reg_Num[2]~input_o\ & \Reg_Write~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[4]~input_o\,
	datab => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datac => \ALT_INV_Write_Reg_Num[2]~input_o\,
	datad => \ALT_INV_Reg_Write~input_o\,
	dataf => \ALT_INV_Clock~input_o\,
	combout => \inst48|inst4~0_combout\);

-- Location: LABCELL_X12_Y7_N24
\inst52|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst4~combout\ = LCELL(( \Write_Reg_Num[1]~input_o\ & ( ((!\Write_Reg_Num[0]~input_o\ & \inst48|inst4~0_combout\)) # (\inst|inst4~0_combout\) ) ) # ( !\Write_Reg_Num[1]~input_o\ & ( \inst|inst4~0_combout\ ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010111010101110101010101010101010101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_inst4~0_combout\,
	datab => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datac => \inst48|ALT_INV_inst4~0_combout\,
	datae => \ALT_INV_Write_Reg_Num[1]~input_o\,
	combout => \inst52|inst4~combout\);

-- Location: LABCELL_X12_Y7_N57
\inst52|inst3|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst3|inst~feeder_combout\ = \inst|inst3|inst9~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst3|ALT_INV_inst9~combout\,
	combout => \inst52|inst3|inst~feeder_combout\);

-- Location: FF_X12_Y7_N58
\inst52|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst3|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst3|inst~q\);

-- Location: LABCELL_X18_Y4_N12
\inst81|auto_generated|l5_w31_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w31_n0_mux_dataout~2_combout\ = ( \Read_Reg_Num_1[3]~input_o\ & ( \Read_Reg_Num_1[2]~input_o\ & ( \inst76|inst3|inst~q\ ) ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( \Read_Reg_Num_1[2]~input_o\ & ( \inst60|inst3|inst~q\ ) ) ) # ( 
-- \Read_Reg_Num_1[3]~input_o\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( \inst68|inst3|inst~q\ ) ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( \inst52|inst3|inst~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst76|inst3|ALT_INV_inst~q\,
	datab => \inst68|inst3|ALT_INV_inst~q\,
	datac => \inst60|inst3|ALT_INV_inst~q\,
	datad => \inst52|inst3|ALT_INV_inst~q\,
	datae => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w31_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X11_Y7_N51
\inst54|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst4~combout\ = LCELL(( \Write_Reg_Num[1]~input_o\ & ( \inst|inst4~0_combout\ ) ) # ( !\Write_Reg_Num[1]~input_o\ & ( \inst|inst4~0_combout\ ) ) # ( \Write_Reg_Num[1]~input_o\ & ( !\inst|inst4~0_combout\ & ( (\inst48|inst4~0_combout\ & 
-- \Write_Reg_Num[0]~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst48|ALT_INV_inst4~0_combout\,
	datac => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datae => \ALT_INV_Write_Reg_Num[1]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst54|inst4~combout\);

-- Location: LABCELL_X12_Y11_N36
\inst54|inst3|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst3|inst~feeder_combout\ = ( \inst|inst3|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst9~combout\,
	combout => \inst54|inst3|inst~feeder_combout\);

-- Location: FF_X12_Y11_N38
\inst54|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst3|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst3|inst~q\);

-- Location: LABCELL_X11_Y6_N54
\inst78|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst78|inst4~combout\ = LCELL(( \inst46|inst4~0_combout\ & ( \inst|inst4~0_combout\ ) ) # ( !\inst46|inst4~0_combout\ & ( \inst|inst4~0_combout\ ) ) # ( \inst46|inst4~0_combout\ & ( !\inst|inst4~0_combout\ & ( (\Write_Reg_Num[4]~input_o\ & 
-- \Write_Reg_Num[3]~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[4]~input_o\,
	datac => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datae => \inst46|ALT_INV_inst4~0_combout\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst78|inst4~combout\);

-- Location: FF_X11_Y9_N56
\inst78|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst3|inst~q\);

-- Location: LABCELL_X12_Y6_N36
\inst70|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst70|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (\Write_Reg_Num[0]~input_o\ & (\inst64|inst4~0_combout\ & \Write_Reg_Num[1]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datab => \inst64|ALT_INV_inst4~0_combout\,
	datad => \ALT_INV_Write_Reg_Num[1]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst70|inst4~combout\);

-- Location: FF_X12_Y11_N43
\inst70|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst3|inst~q\);

-- Location: MLABCELL_X15_Y6_N30
\inst62|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (!\Write_Reg_Num[3]~input_o\ & (\inst46|inst4~0_combout\ & \Write_Reg_Num[4]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datab => \inst46|ALT_INV_inst4~0_combout\,
	datac => \ALT_INV_Write_Reg_Num[4]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst62|inst4~combout\);

-- Location: LABCELL_X11_Y9_N12
\inst62|inst3|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst3|inst~feeder_combout\ = \inst|inst3|inst9~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst3|ALT_INV_inst9~combout\,
	combout => \inst62|inst3|inst~feeder_combout\);

-- Location: FF_X11_Y9_N14
\inst62|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst3|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst3|inst~q\);

-- Location: LABCELL_X12_Y11_N42
\inst81|auto_generated|l5_w31_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w31_n0_mux_dataout~3_combout\ = ( \inst70|inst3|inst~q\ & ( \inst62|inst3|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\inst54|inst3|inst~q\)) # (\Read_Reg_Num_1[2]~input_o\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((!\Read_Reg_Num_1[2]~input_o\) # ((\inst78|inst3|inst~q\)))) ) ) ) # ( !\inst70|inst3|inst~q\ & ( \inst62|inst3|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\inst54|inst3|inst~q\)) # (\Read_Reg_Num_1[2]~input_o\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\Read_Reg_Num_1[2]~input_o\ & ((\inst78|inst3|inst~q\)))) ) ) ) # ( \inst70|inst3|inst~q\ & ( !\inst62|inst3|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst3|inst~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((!\Read_Reg_Num_1[2]~input_o\) # ((\inst78|inst3|inst~q\)))) ) ) ) # ( !\inst70|inst3|inst~q\ & ( !\inst62|inst3|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst3|inst~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\Read_Reg_Num_1[2]~input_o\ & ((\inst78|inst3|inst~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst54|inst3|ALT_INV_inst~q\,
	datad => \inst78|inst3|ALT_INV_inst~q\,
	datae => \inst70|inst3|ALT_INV_inst~q\,
	dataf => \inst62|inst3|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w31_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X7_Y3_N33
\inst58|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (\Write_Reg_Num[4]~input_o\ & (\inst42|inst4~0_combout\ & !\Write_Reg_Num[3]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[4]~input_o\,
	datab => \inst42|ALT_INV_inst4~0_combout\,
	datac => \ALT_INV_Write_Reg_Num[3]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst58|inst4~combout\);

-- Location: FF_X7_Y3_N35
\inst58|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst3|inst~q\);

-- Location: LABCELL_X7_Y5_N27
\inst50|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (\Write_Reg_Num[4]~input_o\ & (\inst50|inst4~0_combout\ & !\Write_Reg_Num[3]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[4]~input_o\,
	datac => \inst50|ALT_INV_inst4~0_combout\,
	datad => \ALT_INV_Write_Reg_Num[3]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst50|inst4~combout\);

-- Location: FF_X7_Y5_N47
\inst50|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst3|inst~q\);

-- Location: LABCELL_X9_Y5_N54
\inst74|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst74|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (\Write_Reg_Num[3]~input_o\ & (\Write_Reg_Num[4]~input_o\ & \inst42|inst4~0_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datac => \ALT_INV_Write_Reg_Num[4]~input_o\,
	datad => \inst42|ALT_INV_inst4~0_combout\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst74|inst4~combout\);

-- Location: FF_X10_Y3_N56
\inst74|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst3|inst~q\);

-- Location: LABCELL_X9_Y5_N15
\inst66|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst66|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (\Write_Reg_Num[4]~input_o\ & (\Write_Reg_Num[3]~input_o\ & \inst50|inst4~0_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[4]~input_o\,
	datab => \ALT_INV_Write_Reg_Num[3]~input_o\,
	datac => \inst50|ALT_INV_inst4~0_combout\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst66|inst4~combout\);

-- Location: FF_X10_Y3_N13
\inst66|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst3|inst~q\);

-- Location: LABCELL_X10_Y3_N12
\inst81|auto_generated|l5_w31_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w31_n0_mux_dataout~1_combout\ = ( \inst66|inst3|inst~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst74|inst3|inst~q\) ) ) ) # ( !\inst66|inst3|inst~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst74|inst3|inst~q\ & \Read_Reg_Num_1[2]~input_o\) ) ) ) # ( \inst66|inst3|inst~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst50|inst3|inst~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst58|inst3|inst~q\)) ) ) ) # ( 
-- !\inst66|inst3|inst~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst50|inst3|inst~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst58|inst3|inst~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst58|inst3|ALT_INV_inst~q\,
	datab => \inst50|inst3|ALT_INV_inst~q\,
	datac => \inst74|inst3|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst66|inst3|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w31_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X13_Y6_N42
\inst56|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (\Write_Reg_Num[4]~input_o\ & (\inst24|inst4~0_combout\ & !\Write_Reg_Num[3]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[4]~input_o\,
	datab => \inst24|ALT_INV_inst4~0_combout\,
	datac => \ALT_INV_Write_Reg_Num[3]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst56|inst4~combout\);

-- Location: LABCELL_X13_Y6_N57
\inst56|inst3|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst3|inst~feeder_combout\ = \inst|inst3|inst9~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_inst9~combout\,
	combout => \inst56|inst3|inst~feeder_combout\);

-- Location: FF_X13_Y6_N59
\inst56|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst3|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst3|inst~q\);

-- Location: LABCELL_X12_Y8_N3
\inst72|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst72|inst4~combout\ = LCELL(( \Write_Reg_Num[3]~input_o\ & ( \inst|inst4~0_combout\ ) ) # ( !\Write_Reg_Num[3]~input_o\ & ( \inst|inst4~0_combout\ ) ) # ( \Write_Reg_Num[3]~input_o\ & ( !\inst|inst4~0_combout\ & ( (\inst24|inst4~0_combout\ & 
-- \Write_Reg_Num[4]~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|ALT_INV_inst4~0_combout\,
	datac => \ALT_INV_Write_Reg_Num[4]~input_o\,
	datae => \ALT_INV_Write_Reg_Num[3]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst72|inst4~combout\);

-- Location: FF_X12_Y10_N32
\inst72|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst3|inst~q\);

-- Location: LABCELL_X12_Y6_N33
\inst64|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst64|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (!\Write_Reg_Num[0]~input_o\ & (\inst64|inst4~0_combout\ & !\Write_Reg_Num[1]~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datac => \inst64|ALT_INV_inst4~0_combout\,
	datad => \ALT_INV_Write_Reg_Num[1]~input_o\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst64|inst4~combout\);

-- Location: FF_X12_Y10_N26
\inst64|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst3|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst3|inst~q\);

-- Location: LABCELL_X12_Y8_N42
\inst48|inst4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst4~combout\ = LCELL(( \inst|inst4~0_combout\ ) # ( !\inst|inst4~0_combout\ & ( (!\Write_Reg_Num[1]~input_o\ & (!\Write_Reg_Num[0]~input_o\ & \inst48|inst4~0_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Reg_Num[1]~input_o\,
	datab => \ALT_INV_Write_Reg_Num[0]~input_o\,
	datac => \inst48|ALT_INV_inst4~0_combout\,
	dataf => \inst|ALT_INV_inst4~0_combout\,
	combout => \inst48|inst4~combout\);

-- Location: LABCELL_X10_Y10_N39
\inst48|inst3|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst3|inst~feeder_combout\ = ( \inst|inst3|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst9~combout\,
	combout => \inst48|inst3|inst~feeder_combout\);

-- Location: FF_X10_Y10_N41
\inst48|inst3|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst3|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst3|inst~q\);

-- Location: LABCELL_X12_Y10_N24
\inst81|auto_generated|l5_w31_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w31_n0_mux_dataout~0_combout\ = ( \inst64|inst3|inst~q\ & ( \inst48|inst3|inst~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst3|inst~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst72|inst3|inst~q\)))) ) ) ) # ( !\inst64|inst3|inst~q\ & ( \inst48|inst3|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)) # (\inst56|inst3|inst~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\ & 
-- \inst72|inst3|inst~q\)))) ) ) ) # ( \inst64|inst3|inst~q\ & ( !\inst48|inst3|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst3|inst~q\ & (\Read_Reg_Num_1[2]~input_o\))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\) # 
-- (\inst72|inst3|inst~q\)))) ) ) ) # ( !\inst64|inst3|inst~q\ & ( !\inst48|inst3|inst~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst3|inst~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst3|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst56|inst3|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst72|inst3|ALT_INV_inst~q\,
	datae => \inst64|inst3|ALT_INV_inst~q\,
	dataf => \inst48|inst3|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w31_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X19_Y6_N36
\inst81|auto_generated|l5_w31_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w31_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w31_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w31_n0_mux_dataout~1_combout\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w31_n0_mux_dataout~3_combout\)) ) ) ) # ( !\Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w31_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\) # 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~2_combout\) ) ) ) # ( \Read_Reg_Num_1[0]~input_o\ & ( !\inst81|auto_generated|l5_w31_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w31_n0_mux_dataout~1_combout\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w31_n0_mux_dataout~3_combout\)) ) ) ) # ( !\Read_Reg_Num_1[0]~input_o\ & ( !\inst81|auto_generated|l5_w31_n0_mux_dataout~0_combout\ & ( (\inst81|auto_generated|l5_w31_n0_mux_dataout~2_combout\ & 
-- \Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~2_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~3_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~1_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~0_combout\,
	combout => \inst81|auto_generated|l5_w31_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X9_Y5_N57
\inst81|auto_generated|l5_w31_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ = (\Read_Reg_Num_1[3]~input_o\ & !\Read_Reg_Num_1[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X17_Y5_N54
\inst81|auto_generated|l5_w31_n0_mux_dataout~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w31_n0_mux_dataout~11_combout\ = ( \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w31_n0_mux_dataout~5_combout\)) # (\Read_Reg_Num_1[4]~input_o\ & 
-- ((\inst81|auto_generated|l5_w31_n0_mux_dataout~4_combout\))) ) ) # ( !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w31_n0_mux_dataout~10_combout\)) # (\Read_Reg_Num_1[4]~input_o\ & 
-- ((\inst81|auto_generated|l5_w31_n0_mux_dataout~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100111011100001010010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~5_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~10_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~4_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	combout => \inst81|auto_generated|l5_w31_n0_mux_dataout~11_combout\);

-- Location: IOIBUF_X34_Y81_N41
\Write_Data[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(30),
	o => \Write_Data[30]~input_o\);

-- Location: MLABCELL_X8_Y4_N39
\inst|inst3|inst10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|inst10~combout\ = ( \Write_Data[30]~input_o\ & ( !\Clear~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Write_Data[30]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst3|inst10~combout\);

-- Location: FF_X8_Y8_N17
\inst72|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst3|inst1~q\);

-- Location: LABCELL_X13_Y6_N12
\inst56|inst3|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst3|inst1~feeder_combout\ = ( \inst|inst3|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst10~combout\,
	combout => \inst56|inst3|inst1~feeder_combout\);

-- Location: FF_X13_Y6_N13
\inst56|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst3|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst3|inst1~q\);

-- Location: FF_X13_Y5_N44
\inst64|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst3|inst1~q\);

-- Location: FF_X13_Y5_N53
\inst48|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst3|inst1~q\);

-- Location: LABCELL_X13_Y5_N42
\inst81|auto_generated|l5_w30_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w30_n0_mux_dataout~0_combout\ = ( \inst64|inst3|inst1~q\ & ( \inst48|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst3|inst1~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst72|inst3|inst1~q\))) ) ) ) # ( !\inst64|inst3|inst1~q\ & ( \inst48|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst3|inst1~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst3|inst1~q\)))) ) ) ) # ( \inst64|inst3|inst1~q\ & ( !\inst48|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ 
-- & ((\inst56|inst3|inst1~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst3|inst1~q\)))) ) ) ) # ( !\inst64|inst3|inst1~q\ & ( !\inst48|inst3|inst1~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst3|inst1~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst3|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst72|inst3|ALT_INV_inst1~q\,
	datac => \inst56|inst3|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst64|inst3|ALT_INV_inst1~q\,
	dataf => \inst48|inst3|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w30_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X13_Y7_N36
\inst52|inst3|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst3|inst1~feeder_combout\ = ( \inst|inst3|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst10~combout\,
	combout => \inst52|inst3|inst1~feeder_combout\);

-- Location: FF_X13_Y7_N38
\inst52|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst3|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst3|inst1~q\);

-- Location: FF_X17_Y4_N50
\inst76|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst3|inst1~q\);

-- Location: FF_X17_Y6_N13
\inst68|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst3|inst1~q\);

-- Location: MLABCELL_X21_Y4_N51
\inst60|inst3|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst3|inst1~feeder_combout\ = ( \inst|inst3|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst10~combout\,
	combout => \inst60|inst3|inst1~feeder_combout\);

-- Location: FF_X21_Y4_N53
\inst60|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst3|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst3|inst1~q\);

-- Location: LABCELL_X17_Y6_N12
\inst81|auto_generated|l5_w30_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w30_n0_mux_dataout~2_combout\ = ( \inst68|inst3|inst1~q\ & ( \inst60|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)) # (\inst52|inst3|inst1~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\) # (\inst76|inst3|inst1~q\)))) ) ) ) # ( !\inst68|inst3|inst1~q\ & ( \inst60|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)) # (\inst52|inst3|inst1~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((\Read_Reg_Num_1[2]~input_o\ & \inst76|inst3|inst1~q\)))) ) ) ) # ( \inst68|inst3|inst1~q\ & ( !\inst60|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst52|inst3|inst1~q\ & (!\Read_Reg_Num_1[2]~input_o\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\) # (\inst76|inst3|inst1~q\)))) ) ) ) # ( !\inst68|inst3|inst1~q\ & ( !\inst60|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst52|inst3|inst1~q\ & (!\Read_Reg_Num_1[2]~input_o\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((\Read_Reg_Num_1[2]~input_o\ & \inst76|inst3|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst52|inst3|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst76|inst3|ALT_INV_inst1~q\,
	datae => \inst68|inst3|ALT_INV_inst1~q\,
	dataf => \inst60|inst3|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w30_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X16_Y6_N36
\inst62|inst3|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst3|inst1~feeder_combout\ = ( \inst|inst3|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst10~combout\,
	combout => \inst62|inst3|inst1~feeder_combout\);

-- Location: FF_X16_Y6_N38
\inst62|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst3|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst3|inst1~q\);

-- Location: LABCELL_X11_Y7_N9
\inst54|inst3|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst3|inst1~feeder_combout\ = ( \inst|inst3|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst10~combout\,
	combout => \inst54|inst3|inst1~feeder_combout\);

-- Location: FF_X11_Y7_N11
\inst54|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst3|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst3|inst1~q\);

-- Location: FF_X10_Y7_N31
\inst78|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst3|inst1~q\);

-- Location: FF_X10_Y7_N17
\inst70|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst3|inst1~q\);

-- Location: LABCELL_X10_Y7_N15
\inst81|auto_generated|l5_w30_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w30_n0_mux_dataout~3_combout\ = ( \inst70|inst3|inst1~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst3|inst1~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst3|inst1~q\))) ) ) ) # ( 
-- !\inst70|inst3|inst1~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst3|inst1~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst3|inst1~q\))) ) ) ) # ( \inst70|inst3|inst1~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\inst54|inst3|inst1~q\) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst70|inst3|inst1~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & \inst54|inst3|inst1~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst3|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst54|inst3|ALT_INV_inst1~q\,
	datad => \inst78|inst3|ALT_INV_inst1~q\,
	datae => \inst70|inst3|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w30_n0_mux_dataout~3_combout\);

-- Location: FF_X7_Y7_N17
\inst50|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst3|inst1~q\);

-- Location: FF_X6_Y7_N17
\inst58|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst3|inst1~q\);

-- Location: FF_X7_Y7_N32
\inst66|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst3|inst1~q\);

-- Location: FF_X6_Y7_N31
\inst74|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst3|inst1~q\);

-- Location: LABCELL_X7_Y7_N30
\inst81|auto_generated|l5_w30_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w30_n0_mux_dataout~1_combout\ = ( \inst66|inst3|inst1~q\ & ( \inst74|inst3|inst1~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst3|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst3|inst1~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst66|inst3|inst1~q\ & ( \inst74|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst3|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst3|inst1~q\))))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst66|inst3|inst1~q\ & ( !\inst74|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst3|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst58|inst3|inst1~q\))))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( !\inst66|inst3|inst1~q\ & ( !\inst74|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst3|inst1~q\)) 
-- # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst3|inst1~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst50|inst3|ALT_INV_inst1~q\,
	datac => \inst58|inst3|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst66|inst3|ALT_INV_inst1~q\,
	dataf => \inst74|inst3|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w30_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X13_Y5_N36
\inst81|auto_generated|l5_w30_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w30_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w30_n0_mux_dataout~3_combout\ & ( \inst81|auto_generated|l5_w30_n0_mux_dataout~1_combout\ & ( ((!\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst81|auto_generated|l5_w30_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w30_n0_mux_dataout~2_combout\)))) # (\Read_Reg_Num_1[0]~input_o\) ) ) ) # ( !\inst81|auto_generated|l5_w30_n0_mux_dataout~3_combout\ & 
-- ( \inst81|auto_generated|l5_w30_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)) # (\inst81|auto_generated|l5_w30_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\ & 
-- \inst81|auto_generated|l5_w30_n0_mux_dataout~2_combout\)))) ) ) ) # ( \inst81|auto_generated|l5_w30_n0_mux_dataout~3_combout\ & ( !\inst81|auto_generated|l5_w30_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst81|auto_generated|l5_w30_n0_mux_dataout~0_combout\ & (!\Read_Reg_Num_1[0]~input_o\))) # (\Read_Reg_Num_1[1]~input_o\ & (((\inst81|auto_generated|l5_w30_n0_mux_dataout~2_combout\) # (\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w30_n0_mux_dataout~3_combout\ & ( !\inst81|auto_generated|l5_w30_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w30_n0_mux_dataout~0_combout\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w30_n0_mux_dataout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~0_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~2_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~3_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~1_combout\,
	combout => \inst81|auto_generated|l5_w30_n0_mux_dataout~4_combout\);

-- Location: FF_X19_Y8_N20
\inst38|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst3|inst1~q\);

-- Location: LABCELL_X11_Y8_N42
\inst32|inst3|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst3|inst1~feeder_combout\ = ( \inst|inst3|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst10~combout\,
	combout => \inst32|inst3|inst1~feeder_combout\);

-- Location: FF_X11_Y8_N43
\inst32|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst3|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst3|inst1~q\);

-- Location: FF_X19_Y8_N50
\inst36|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst3|inst1~q\);

-- Location: LABCELL_X16_Y8_N24
\inst34|inst3|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst3|inst1~feeder_combout\ = ( \inst|inst3|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst10~combout\,
	combout => \inst34|inst3|inst1~feeder_combout\);

-- Location: FF_X16_Y8_N25
\inst34|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst3|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst3|inst1~q\);

-- Location: LABCELL_X19_Y8_N48
\inst81|auto_generated|l5_w30_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w30_n0_mux_dataout~5_combout\ = ( \inst36|inst3|inst1~q\ & ( \inst34|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst32|inst3|inst1~q\) # (\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\)) # (\inst38|inst3|inst1~q\))) ) ) ) # ( !\inst36|inst3|inst1~q\ & ( \inst34|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\ & \inst32|inst3|inst1~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\)) # (\inst38|inst3|inst1~q\))) ) ) ) # ( \inst36|inst3|inst1~q\ & ( !\inst34|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst32|inst3|inst1~q\) # (\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst38|inst3|inst1~q\ & (\Read_Reg_Num_1[1]~input_o\))) ) ) ) # ( !\inst36|inst3|inst1~q\ & ( !\inst34|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\ & \inst32|inst3|inst1~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst38|inst3|inst1~q\ & (\Read_Reg_Num_1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst38|inst3|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst32|inst3|ALT_INV_inst1~q\,
	datae => \inst36|inst3|ALT_INV_inst1~q\,
	dataf => \inst34|inst3|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w30_n0_mux_dataout~5_combout\);

-- Location: FF_X9_Y2_N44
\inst|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst3|inst1~q\);

-- Location: FF_X6_Y9_N56
\inst20|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst3|inst1~q\);

-- Location: FF_X6_Y9_N14
\inst18|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst3|inst1~q\);

-- Location: FF_X8_Y4_N41
\inst22|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst|inst3|inst10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst3|inst1~q\);

-- Location: MLABCELL_X6_Y9_N12
\inst81|auto_generated|l5_w30_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w30_n0_mux_dataout~8_combout\ = ( \inst18|inst3|inst1~q\ & ( \inst22|inst3|inst1~q\ & ( ((!\Read_Reg_Num_1[1]~input_o\ & (\inst|inst3|inst1~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst20|inst3|inst1~q\)))) # 
-- (\Read_Reg_Num_1[0]~input_o\) ) ) ) # ( !\inst18|inst3|inst1~q\ & ( \inst22|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst|inst3|inst1~q\ & ((!\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # 
-- (\inst20|inst3|inst1~q\)))) ) ) ) # ( \inst18|inst3|inst1~q\ & ( !\inst22|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)) # (\inst|inst3|inst1~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (((\inst20|inst3|inst1~q\ & 
-- !\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( !\inst18|inst3|inst1~q\ & ( !\inst22|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst|inst3|inst1~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst20|inst3|inst1~q\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst|inst3|ALT_INV_inst1~q\,
	datac => \inst20|inst3|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst18|inst3|ALT_INV_inst1~q\,
	dataf => \inst22|inst3|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w30_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X12_Y2_N42
\inst40|inst3|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst3|inst1~feeder_combout\ = ( \inst|inst3|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst10~combout\,
	combout => \inst40|inst3|inst1~feeder_combout\);

-- Location: FF_X12_Y2_N44
\inst40|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst3|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst3|inst1~q\);

-- Location: FF_X11_Y4_N14
\inst42|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst3|inst1~q\);

-- Location: FF_X16_Y2_N1
\inst44|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst3|inst1~q\);

-- Location: FF_X11_Y4_N20
\inst46|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst3|inst1~q\);

-- Location: LABCELL_X16_Y2_N0
\inst81|auto_generated|l5_w30_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w30_n0_mux_dataout~6_combout\ = ( \inst44|inst3|inst1~q\ & ( \inst46|inst3|inst1~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst3|inst1~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst3|inst1~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst44|inst3|inst1~q\ & ( \inst46|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst3|inst1~q\ & ((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\) # 
-- (\inst42|inst3|inst1~q\)))) ) ) ) # ( \inst44|inst3|inst1~q\ & ( !\inst46|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst40|inst3|inst1~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (((\inst42|inst3|inst1~q\ & 
-- !\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst44|inst3|inst1~q\ & ( !\inst46|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst3|inst1~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst3|inst1~q\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst40|inst3|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \inst42|inst3|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst44|inst3|ALT_INV_inst1~q\,
	dataf => \inst46|inst3|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w30_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X16_Y1_N3
\inst24|inst3|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst3|inst1~feeder_combout\ = ( \inst|inst3|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst10~combout\,
	combout => \inst24|inst3|inst1~feeder_combout\);

-- Location: FF_X16_Y1_N5
\inst24|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst3|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst3|inst1~q\);

-- Location: LABCELL_X11_Y1_N27
\inst26|inst3|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst3|inst1~feeder_combout\ = ( \inst|inst3|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst10~combout\,
	combout => \inst26|inst3|inst1~feeder_combout\);

-- Location: FF_X11_Y1_N29
\inst26|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst3|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst3|inst1~q\);

-- Location: FF_X16_Y1_N7
\inst28|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst3|inst1~q\);

-- Location: FF_X13_Y1_N13
\inst30|inst3|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst3|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst3|inst1~q\);

-- Location: LABCELL_X16_Y1_N6
\inst81|auto_generated|l5_w30_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w30_n0_mux_dataout~7_combout\ = ( \inst28|inst3|inst1~q\ & ( \inst30|inst3|inst1~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & (\inst24|inst3|inst1~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst26|inst3|inst1~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst28|inst3|inst1~q\ & ( \inst30|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\ & (\inst24|inst3|inst1~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (((\inst26|inst3|inst1~q\)) # 
-- (\Read_Reg_Num_1[1]~input_o\))) ) ) ) # ( \inst28|inst3|inst1~q\ & ( !\inst30|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst24|inst3|inst1~q\)) # (\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst26|inst3|inst1~q\)))) ) ) ) # ( !\inst28|inst3|inst1~q\ & ( !\inst30|inst3|inst1~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst24|inst3|inst1~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst26|inst3|inst1~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst24|inst3|ALT_INV_inst1~q\,
	datad => \inst26|inst3|ALT_INV_inst1~q\,
	datae => \inst28|inst3|ALT_INV_inst1~q\,
	dataf => \inst30|inst3|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w30_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X13_Y5_N6
\inst81|auto_generated|l5_w30_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w30_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_1[3]~input_o\ & ( \inst81|auto_generated|l5_w30_n0_mux_dataout~7_combout\ & ( \inst81|auto_generated|l5_w30_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( 
-- \inst81|auto_generated|l5_w30_n0_mux_dataout~7_combout\ & ( (\Read_Reg_Num_1[2]~input_o\) # (\inst81|auto_generated|l5_w30_n0_mux_dataout~8_combout\) ) ) ) # ( \Read_Reg_Num_1[3]~input_o\ & ( !\inst81|auto_generated|l5_w30_n0_mux_dataout~7_combout\ & ( 
-- \inst81|auto_generated|l5_w30_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( !\inst81|auto_generated|l5_w30_n0_mux_dataout~7_combout\ & ( (\inst81|auto_generated|l5_w30_n0_mux_dataout~8_combout\ & !\Read_Reg_Num_1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100110011001101011111010111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~8_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~6_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~7_combout\,
	combout => \inst81|auto_generated|l5_w30_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X13_Y5_N15
\inst81|auto_generated|l5_w30_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w30_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst81|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & 
-- ((\inst81|auto_generated|l5_w30_n0_mux_dataout~5_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w30_n0_mux_dataout~4_combout\)) ) ) ) # ( !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( 
-- \inst81|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\) # (\inst81|auto_generated|l5_w30_n0_mux_dataout~4_combout\) ) ) ) # ( \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( 
-- !\inst81|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & ((\inst81|auto_generated|l5_w30_n0_mux_dataout~5_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w30_n0_mux_dataout~4_combout\)) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\inst81|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( (\inst81|auto_generated|l5_w30_n0_mux_dataout~4_combout\ & \Read_Reg_Num_1[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111010001110111011101110111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~4_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~5_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~9_combout\,
	combout => \inst81|auto_generated|l5_w30_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X34_Y0_N41
\Write_Data[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(29),
	o => \Write_Data[29]~input_o\);

-- Location: LABCELL_X11_Y4_N15
\inst|inst3|inst11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|inst11~combout\ = ( \Write_Data[29]~input_o\ & ( !\Clear~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Write_Data[29]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst3|inst11~combout\);

-- Location: FF_X11_Y10_N14
\inst32|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst3|inst2~q\);

-- Location: LABCELL_X10_Y9_N3
\inst34|inst3|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst3|inst2~feeder_combout\ = ( \inst|inst3|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst11~combout\,
	combout => \inst34|inst3|inst2~feeder_combout\);

-- Location: FF_X10_Y9_N5
\inst34|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst3|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst3|inst2~q\);

-- Location: FF_X12_Y8_N25
\inst36|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst3|inst2~q\);

-- Location: FF_X11_Y10_N43
\inst38|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst3|inst2~q\);

-- Location: LABCELL_X12_Y8_N24
\inst81|auto_generated|l5_w29_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w29_n0_mux_dataout~5_combout\ = ( \inst36|inst3|inst2~q\ & ( \inst38|inst3|inst2~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst3|inst2~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst34|inst3|inst2~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst36|inst3|inst2~q\ & ( \inst38|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst3|inst2~q\ & (!\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & (((\inst34|inst3|inst2~q\) # 
-- (\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( \inst36|inst3|inst2~q\ & ( !\inst38|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst32|inst3|inst2~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\ & \inst34|inst3|inst2~q\)))) ) ) ) # ( !\inst36|inst3|inst2~q\ & ( !\inst38|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst3|inst2~q\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst34|inst3|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst32|inst3|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst34|inst3|ALT_INV_inst2~q\,
	datae => \inst36|inst3|ALT_INV_inst2~q\,
	dataf => \inst38|inst3|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w29_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X9_Y3_N30
\inst|inst3|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|inst2~feeder_combout\ = \inst|inst3|inst11~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst3|ALT_INV_inst11~combout\,
	combout => \inst|inst3|inst2~feeder_combout\);

-- Location: FF_X9_Y3_N31
\inst|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst3|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst3|inst2~q\);

-- Location: FF_X11_Y3_N56
\inst22|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst3|inst2~q\);

-- Location: FF_X17_Y3_N37
\inst18|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst3|inst2~q\);

-- Location: FF_X13_Y7_N58
\inst20|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst3|inst2~q\);

-- Location: LABCELL_X17_Y3_N36
\inst81|auto_generated|l5_w29_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w29_n0_mux_dataout~8_combout\ = ( \inst18|inst3|inst2~q\ & ( \inst20|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)) # (\inst|inst3|inst2~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\) # (\inst22|inst3|inst2~q\)))) ) ) ) # ( !\inst18|inst3|inst2~q\ & ( \inst20|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst|inst3|inst2~q\ & (!\Read_Reg_Num_1[0]~input_o\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\) # (\inst22|inst3|inst2~q\)))) ) ) ) # ( \inst18|inst3|inst2~q\ & ( !\inst20|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)) # (\inst|inst3|inst2~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((\Read_Reg_Num_1[0]~input_o\ & \inst22|inst3|inst2~q\)))) ) ) ) # ( !\inst18|inst3|inst2~q\ & ( !\inst20|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst|inst3|inst2~q\ & (!\Read_Reg_Num_1[0]~input_o\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((\Read_Reg_Num_1[0]~input_o\ & \inst22|inst3|inst2~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst22|inst3|ALT_INV_inst2~q\,
	datae => \inst18|inst3|ALT_INV_inst2~q\,
	dataf => \inst20|inst3|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w29_n0_mux_dataout~8_combout\);

-- Location: FF_X18_Y3_N32
\inst46|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst3|inst2~q\);

-- Location: LABCELL_X10_Y2_N15
\inst40|inst3|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst3|inst2~feeder_combout\ = ( \inst|inst3|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst11~combout\,
	combout => \inst40|inst3|inst2~feeder_combout\);

-- Location: FF_X10_Y2_N17
\inst40|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst3|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst3|inst2~q\);

-- Location: FF_X10_Y4_N14
\inst42|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst3|inst2~q\);

-- Location: FF_X18_Y3_N37
\inst44|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst3|inst2~q\);

-- Location: LABCELL_X18_Y3_N36
\inst81|auto_generated|l5_w29_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w29_n0_mux_dataout~6_combout\ = ( \inst44|inst3|inst2~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst46|inst3|inst2~q\) ) ) ) # ( !\inst44|inst3|inst2~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( 
-- (\Read_Reg_Num_1[0]~input_o\ & \inst46|inst3|inst2~q\) ) ) ) # ( \inst44|inst3|inst2~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst3|inst2~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst3|inst2~q\))) ) ) ) # ( 
-- !\inst44|inst3|inst2~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst3|inst2~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst3|inst2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst46|inst3|ALT_INV_inst2~q\,
	datac => \inst40|inst3|ALT_INV_inst2~q\,
	datad => \inst42|inst3|ALT_INV_inst2~q\,
	datae => \inst44|inst3|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w29_n0_mux_dataout~6_combout\);

-- Location: FF_X16_Y3_N53
\inst28|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst3|inst2~q\);

-- Location: FF_X12_Y3_N13
\inst30|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst3|inst2~q\);

-- Location: MLABCELL_X8_Y3_N21
\inst26|inst3|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst3|inst2~feeder_combout\ = ( \inst|inst3|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst11~combout\,
	combout => \inst26|inst3|inst2~feeder_combout\);

-- Location: FF_X8_Y3_N23
\inst26|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst3|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst3|inst2~q\);

-- Location: LABCELL_X10_Y5_N42
\inst24|inst3|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst3|inst2~feeder_combout\ = ( \inst|inst3|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst11~combout\,
	combout => \inst24|inst3|inst2~feeder_combout\);

-- Location: FF_X10_Y5_N44
\inst24|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst3|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst3|inst2~q\);

-- Location: LABCELL_X16_Y3_N18
\inst81|auto_generated|l5_w29_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w29_n0_mux_dataout~7_combout\ = ( \inst26|inst3|inst2~q\ & ( \inst24|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\) # ((!\Read_Reg_Num_1[0]~input_o\ & (\inst28|inst3|inst2~q\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst30|inst3|inst2~q\)))) ) ) ) # ( !\inst26|inst3|inst2~q\ & ( \inst24|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)) # (\inst28|inst3|inst2~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (((\inst30|inst3|inst2~q\ & 
-- \Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( \inst26|inst3|inst2~q\ & ( !\inst24|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst28|inst3|inst2~q\ & ((\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\) 
-- # (\inst30|inst3|inst2~q\)))) ) ) ) # ( !\inst26|inst3|inst2~q\ & ( !\inst24|inst3|inst2~q\ & ( (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst28|inst3|inst2~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst30|inst3|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|inst3|ALT_INV_inst2~q\,
	datab => \inst30|inst3|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst26|inst3|ALT_INV_inst2~q\,
	dataf => \inst24|inst3|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w29_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X17_Y3_N6
\inst81|auto_generated|l5_w29_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w29_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w29_n0_mux_dataout~6_combout\ & ( \inst81|auto_generated|l5_w29_n0_mux_dataout~7_combout\ & ( ((\inst81|auto_generated|l5_w29_n0_mux_dataout~8_combout\) # 
-- (\Read_Reg_Num_1[3]~input_o\)) # (\Read_Reg_Num_1[2]~input_o\) ) ) ) # ( !\inst81|auto_generated|l5_w29_n0_mux_dataout~6_combout\ & ( \inst81|auto_generated|l5_w29_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst81|auto_generated|l5_w29_n0_mux_dataout~8_combout\) # (\Read_Reg_Num_1[2]~input_o\))) ) ) ) # ( \inst81|auto_generated|l5_w29_n0_mux_dataout~6_combout\ & ( !\inst81|auto_generated|l5_w29_n0_mux_dataout~7_combout\ & ( ((!\Read_Reg_Num_1[2]~input_o\ 
-- & \inst81|auto_generated|l5_w29_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst81|auto_generated|l5_w29_n0_mux_dataout~6_combout\ & ( !\inst81|auto_generated|l5_w29_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[2]~input_o\ & 
-- (!\Read_Reg_Num_1[3]~input_o\ & \inst81|auto_generated|l5_w29_n0_mux_dataout~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000001110110011101101001100010011000111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~8_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~6_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~7_combout\,
	combout => \inst81|auto_generated|l5_w29_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X15_Y8_N36
\inst48|inst3|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst3|inst2~feeder_combout\ = ( \inst|inst3|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst11~combout\,
	combout => \inst48|inst3|inst2~feeder_combout\);

-- Location: FF_X15_Y8_N37
\inst48|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst3|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst3|inst2~q\);

-- Location: LABCELL_X12_Y9_N36
\inst72|inst3|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst72|inst3|inst2~feeder_combout\ = \inst|inst3|inst11~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst3|ALT_INV_inst11~combout\,
	combout => \inst72|inst3|inst2~feeder_combout\);

-- Location: FF_X12_Y9_N38
\inst72|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	d => \inst72|inst3|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst3|inst2~q\);

-- Location: FF_X15_Y8_N7
\inst64|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst3|inst2~q\);

-- Location: LABCELL_X18_Y9_N51
\inst56|inst3|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst3|inst2~feeder_combout\ = ( \inst|inst3|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst11~combout\,
	combout => \inst56|inst3|inst2~feeder_combout\);

-- Location: FF_X18_Y9_N53
\inst56|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst3|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst3|inst2~q\);

-- Location: MLABCELL_X15_Y8_N6
\inst81|auto_generated|l5_w29_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w29_n0_mux_dataout~0_combout\ = ( \inst64|inst3|inst2~q\ & ( \inst56|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)) # (\inst48|inst3|inst2~q\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((!\Read_Reg_Num_1[3]~input_o\) # (\inst72|inst3|inst2~q\)))) ) ) ) # ( !\inst64|inst3|inst2~q\ & ( \inst56|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst48|inst3|inst2~q\ & ((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((!\Read_Reg_Num_1[3]~input_o\) # (\inst72|inst3|inst2~q\)))) ) ) ) # ( \inst64|inst3|inst2~q\ & ( !\inst56|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)) # (\inst48|inst3|inst2~q\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((\inst72|inst3|inst2~q\ & \Read_Reg_Num_1[3]~input_o\)))) ) ) ) # ( !\inst64|inst3|inst2~q\ & ( !\inst56|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst48|inst3|inst2~q\ & ((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((\inst72|inst3|inst2~q\ & \Read_Reg_Num_1[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst48|inst3|ALT_INV_inst2~q\,
	datac => \inst72|inst3|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst64|inst3|ALT_INV_inst2~q\,
	dataf => \inst56|inst3|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w29_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X11_Y6_N21
\inst52|inst3|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst3|inst2~feeder_combout\ = ( \inst|inst3|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst11~combout\,
	combout => \inst52|inst3|inst2~feeder_combout\);

-- Location: FF_X11_Y6_N22
\inst52|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst3|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst3|inst2~q\);

-- Location: LABCELL_X18_Y4_N24
\inst60|inst3|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst3|inst2~feeder_combout\ = \inst|inst3|inst11~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst3|ALT_INV_inst11~combout\,
	combout => \inst60|inst3|inst2~feeder_combout\);

-- Location: FF_X18_Y4_N25
\inst60|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst3|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst3|inst2~q\);

-- Location: FF_X12_Y4_N28
\inst68|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst3|inst2~q\);

-- Location: FF_X17_Y4_N34
\inst76|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst3|inst2~q\);

-- Location: LABCELL_X12_Y4_N27
\inst81|auto_generated|l5_w29_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w29_n0_mux_dataout~2_combout\ = ( \inst68|inst3|inst2~q\ & ( \inst76|inst3|inst2~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst52|inst3|inst2~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst60|inst3|inst2~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst68|inst3|inst2~q\ & ( \inst76|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & (\inst52|inst3|inst2~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (((\inst60|inst3|inst2~q\)) # 
-- (\Read_Reg_Num_1[3]~input_o\))) ) ) ) # ( \inst68|inst3|inst2~q\ & ( !\inst76|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst52|inst3|inst2~q\)) # (\Read_Reg_Num_1[3]~input_o\))) # (\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst60|inst3|inst2~q\)))) ) ) ) # ( !\inst68|inst3|inst2~q\ & ( !\inst76|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst52|inst3|inst2~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst60|inst3|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst52|inst3|ALT_INV_inst2~q\,
	datad => \inst60|inst3|ALT_INV_inst2~q\,
	datae => \inst68|inst3|ALT_INV_inst2~q\,
	dataf => \inst76|inst3|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w29_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X8_Y1_N15
\inst50|inst3|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst3|inst2~feeder_combout\ = \inst|inst3|inst11~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_inst11~combout\,
	combout => \inst50|inst3|inst2~feeder_combout\);

-- Location: FF_X8_Y1_N17
\inst50|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst3|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst3|inst2~q\);

-- Location: FF_X10_Y3_N47
\inst74|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst3|inst2~q\);

-- Location: FF_X10_Y3_N5
\inst66|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst3|inst2~q\);

-- Location: LABCELL_X7_Y3_N42
\inst58|inst3|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst3|inst2~feeder_combout\ = ( \inst|inst3|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst11~combout\,
	combout => \inst58|inst3|inst2~feeder_combout\);

-- Location: FF_X7_Y3_N44
\inst58|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst3|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst3|inst2~q\);

-- Location: LABCELL_X10_Y3_N3
\inst81|auto_generated|l5_w29_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w29_n0_mux_dataout~1_combout\ = ( \inst66|inst3|inst2~q\ & ( \inst58|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)) # (\inst50|inst3|inst2~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\) # (\inst74|inst3|inst2~q\)))) ) ) ) # ( !\inst66|inst3|inst2~q\ & ( \inst58|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)) # (\inst50|inst3|inst2~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((\inst74|inst3|inst2~q\ & \Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst66|inst3|inst2~q\ & ( !\inst58|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst50|inst3|inst2~q\ & ((!\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\) # (\inst74|inst3|inst2~q\)))) ) ) ) # ( !\inst66|inst3|inst2~q\ & ( !\inst58|inst3|inst2~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst50|inst3|inst2~q\ & ((!\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((\inst74|inst3|inst2~q\ & \Read_Reg_Num_1[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst50|inst3|ALT_INV_inst2~q\,
	datac => \inst74|inst3|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst66|inst3|ALT_INV_inst2~q\,
	dataf => \inst58|inst3|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w29_n0_mux_dataout~1_combout\);

-- Location: FF_X15_Y6_N14
\inst78|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst3|inst2~q\);

-- Location: MLABCELL_X15_Y6_N48
\inst62|inst3|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst3|inst2~feeder_combout\ = ( \inst|inst3|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst11~combout\,
	combout => \inst62|inst3|inst2~feeder_combout\);

-- Location: FF_X15_Y6_N50
\inst62|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst3|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst3|inst2~q\);

-- Location: LABCELL_X11_Y7_N36
\inst54|inst3|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst3|inst2~feeder_combout\ = ( \inst|inst3|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst11~combout\,
	combout => \inst54|inst3|inst2~feeder_combout\);

-- Location: FF_X11_Y7_N37
\inst54|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst3|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst3|inst2~q\);

-- Location: FF_X17_Y6_N35
\inst70|inst3|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst3|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst3|inst2~q\);

-- Location: LABCELL_X17_Y6_N33
\inst81|auto_generated|l5_w29_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w29_n0_mux_dataout~3_combout\ = ( \inst70|inst3|inst2~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst78|inst3|inst2~q\) ) ) ) # ( !\inst70|inst3|inst2~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst78|inst3|inst2~q\ & \Read_Reg_Num_1[2]~input_o\) ) ) ) # ( \inst70|inst3|inst2~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst54|inst3|inst2~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst62|inst3|inst2~q\)) ) ) ) # ( 
-- !\inst70|inst3|inst2~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst54|inst3|inst2~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst62|inst3|inst2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst78|inst3|ALT_INV_inst2~q\,
	datab => \inst62|inst3|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst54|inst3|ALT_INV_inst2~q\,
	datae => \inst70|inst3|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w29_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X8_Y2_N33
\inst81|auto_generated|l5_w29_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w29_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w29_n0_mux_dataout~1_combout\ & ( \inst81|auto_generated|l5_w29_n0_mux_dataout~3_combout\ & ( ((!\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst81|auto_generated|l5_w29_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w29_n0_mux_dataout~2_combout\)))) # (\Read_Reg_Num_1[0]~input_o\) ) ) ) # ( !\inst81|auto_generated|l5_w29_n0_mux_dataout~1_combout\ & 
-- ( \inst81|auto_generated|l5_w29_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w29_n0_mux_dataout~0_combout\ & ((!\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # 
-- (\inst81|auto_generated|l5_w29_n0_mux_dataout~2_combout\)))) ) ) ) # ( \inst81|auto_generated|l5_w29_n0_mux_dataout~1_combout\ & ( !\inst81|auto_generated|l5_w29_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & 
-- (((\Read_Reg_Num_1[0]~input_o\)) # (\inst81|auto_generated|l5_w29_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_1[1]~input_o\ & (((\inst81|auto_generated|l5_w29_n0_mux_dataout~2_combout\ & !\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w29_n0_mux_dataout~1_combout\ & ( !\inst81|auto_generated|l5_w29_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w29_n0_mux_dataout~0_combout\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w29_n0_mux_dataout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~0_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~2_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~1_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~3_combout\,
	combout => \inst81|auto_generated|l5_w29_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X9_Y2_N12
\inst81|auto_generated|l5_w29_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w29_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w29_n0_mux_dataout~4_combout\ & ( ((!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w29_n0_mux_dataout~9_combout\))) # 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w29_n0_mux_dataout~5_combout\))) # (\Read_Reg_Num_1[4]~input_o\) ) ) # ( !\inst81|auto_generated|l5_w29_n0_mux_dataout~4_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & 
-- ((!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w29_n0_mux_dataout~9_combout\))) # (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w29_n0_mux_dataout~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111111101111100010000110100000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~5_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datad => \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~9_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~4_combout\,
	combout => \inst81|auto_generated|l5_w29_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X36_Y0_N52
\Write_Data[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(28),
	o => \Write_Data[28]~input_o\);

-- Location: LABCELL_X9_Y4_N24
\inst|inst3|inst12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|inst12~combout\ = ( !\Clear~input_o\ & ( \Write_Data[28]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Write_Data[28]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst3|inst12~combout\);

-- Location: FF_X6_Y9_N19
\inst20|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst3|inst3~q\);

-- Location: FF_X7_Y4_N5
\inst|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst3|inst3~q\);

-- Location: FF_X6_Y9_N50
\inst18|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst3|inst3~q\);

-- Location: LABCELL_X7_Y4_N21
\inst22|inst3|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst3|inst3~feeder_combout\ = ( \inst|inst3|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst12~combout\,
	combout => \inst22|inst3|inst3~feeder_combout\);

-- Location: FF_X7_Y4_N23
\inst22|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst3|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst3|inst3~q\);

-- Location: MLABCELL_X6_Y9_N48
\inst81|auto_generated|l5_w28_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w28_n0_mux_dataout~8_combout\ = ( \inst18|inst3|inst3~q\ & ( \inst22|inst3|inst3~q\ & ( ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst3|inst3~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst20|inst3|inst3~q\))) # 
-- (\Read_Reg_Num_1[0]~input_o\) ) ) ) # ( !\inst18|inst3|inst3~q\ & ( \inst22|inst3|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst3|inst3~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst20|inst3|inst3~q\)))) # 
-- (\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( \inst18|inst3|inst3~q\ & ( !\inst22|inst3|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst3|inst3~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst20|inst3|inst3~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst18|inst3|inst3~q\ & ( !\inst22|inst3|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst3|inst3~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst20|inst3|inst3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst20|inst3|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst|inst3|ALT_INV_inst3~q\,
	datae => \inst18|inst3|ALT_INV_inst3~q\,
	dataf => \inst22|inst3|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w28_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X10_Y5_N21
\inst24|inst3|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst3|inst3~feeder_combout\ = ( \inst|inst3|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst12~combout\,
	combout => \inst24|inst3|inst3~feeder_combout\);

-- Location: FF_X10_Y5_N23
\inst24|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst3|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst3|inst3~q\);

-- Location: FF_X8_Y3_N53
\inst26|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst3|inst3~q\);

-- Location: FF_X16_Y5_N1
\inst28|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst3|inst3~q\);

-- Location: FF_X16_Y5_N20
\inst30|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst3|inst3~q\);

-- Location: LABCELL_X16_Y5_N0
\inst81|auto_generated|l5_w28_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w28_n0_mux_dataout~7_combout\ = ( \inst28|inst3|inst3~q\ & ( \inst30|inst3|inst3~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & (\inst24|inst3|inst3~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst26|inst3|inst3~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst28|inst3|inst3~q\ & ( \inst30|inst3|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst24|inst3|inst3~q\ & ((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\) # 
-- (\inst26|inst3|inst3~q\)))) ) ) ) # ( \inst28|inst3|inst3~q\ & ( !\inst30|inst3|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst24|inst3|inst3~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (((\inst26|inst3|inst3~q\ & 
-- !\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst28|inst3|inst3~q\ & ( !\inst30|inst3|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst24|inst3|inst3~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst26|inst3|inst3~q\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|inst3|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \inst26|inst3|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst28|inst3|ALT_INV_inst3~q\,
	dataf => \inst30|inst3|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w28_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X10_Y2_N57
\inst40|inst3|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst3|inst3~feeder_combout\ = ( \inst|inst3|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst12~combout\,
	combout => \inst40|inst3|inst3~feeder_combout\);

-- Location: FF_X10_Y2_N59
\inst40|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst3|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst3|inst3~q\);

-- Location: FF_X22_Y4_N56
\inst46|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst3|inst3~q\);

-- Location: FF_X10_Y4_N17
\inst42|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst3|inst3~q\);

-- Location: FF_X22_Y4_N38
\inst44|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst3|inst3~q\);

-- Location: LABCELL_X22_Y4_N36
\inst81|auto_generated|l5_w28_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w28_n0_mux_dataout~6_combout\ = ( \inst44|inst3|inst3~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst46|inst3|inst3~q\) ) ) ) # ( !\inst44|inst3|inst3~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( 
-- (\Read_Reg_Num_1[0]~input_o\ & \inst46|inst3|inst3~q\) ) ) ) # ( \inst44|inst3|inst3~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst3|inst3~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst3|inst3~q\))) ) ) ) # ( 
-- !\inst44|inst3|inst3~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst3|inst3~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst3|inst3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst40|inst3|ALT_INV_inst3~q\,
	datac => \inst46|inst3|ALT_INV_inst3~q\,
	datad => \inst42|inst3|ALT_INV_inst3~q\,
	datae => \inst44|inst3|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w28_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X21_Y5_N51
\inst81|auto_generated|l5_w28_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w28_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_1[3]~input_o\ & ( \Read_Reg_Num_1[2]~input_o\ & ( \inst81|auto_generated|l5_w28_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( \Read_Reg_Num_1[2]~input_o\ & ( 
-- \inst81|auto_generated|l5_w28_n0_mux_dataout~7_combout\ ) ) ) # ( \Read_Reg_Num_1[3]~input_o\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( \inst81|auto_generated|l5_w28_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( 
-- !\Read_Reg_Num_1[2]~input_o\ & ( \inst81|auto_generated|l5_w28_n0_mux_dataout~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~8_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~7_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~6_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w28_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X13_Y8_N15
\inst32|inst3|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst3|inst3~feeder_combout\ = ( \inst|inst3|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst12~combout\,
	combout => \inst32|inst3|inst3~feeder_combout\);

-- Location: FF_X13_Y8_N17
\inst32|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst3|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst3|inst3~q\);

-- Location: FF_X12_Y8_N8
\inst38|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst3|inst3~q\);

-- Location: LABCELL_X16_Y8_N6
\inst34|inst3|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst3|inst3~feeder_combout\ = ( \inst|inst3|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst12~combout\,
	combout => \inst34|inst3|inst3~feeder_combout\);

-- Location: FF_X16_Y8_N8
\inst34|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst3|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst3|inst3~q\);

-- Location: FF_X12_Y8_N16
\inst36|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst3|inst3~q\);

-- Location: LABCELL_X12_Y8_N15
\inst81|auto_generated|l5_w28_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w28_n0_mux_dataout~5_combout\ = ( \inst36|inst3|inst3~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst34|inst3|inst3~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst38|inst3|inst3~q\)) ) ) ) # ( 
-- !\inst36|inst3|inst3~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst34|inst3|inst3~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst38|inst3|inst3~q\)) ) ) ) # ( \inst36|inst3|inst3~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\) # (\inst32|inst3|inst3~q\) ) ) ) # ( !\inst36|inst3|inst3~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (\inst32|inst3|inst3~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst32|inst3|ALT_INV_inst3~q\,
	datab => \inst38|inst3|ALT_INV_inst3~q\,
	datac => \inst34|inst3|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst36|inst3|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w28_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X19_Y4_N45
\inst60|inst3|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst3|inst3~feeder_combout\ = ( \inst|inst3|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst12~combout\,
	combout => \inst60|inst3|inst3~feeder_combout\);

-- Location: FF_X19_Y4_N47
\inst60|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst3|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst3|inst3~q\);

-- Location: FF_X15_Y4_N32
\inst76|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst3|inst3~q\);

-- Location: FF_X15_Y4_N38
\inst68|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst3|inst3~q\);

-- Location: FF_X13_Y7_N26
\inst52|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst3|inst3~q\);

-- Location: MLABCELL_X15_Y4_N36
\inst81|auto_generated|l5_w28_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w28_n0_mux_dataout~2_combout\ = ( \inst68|inst3|inst3~q\ & ( \inst52|inst3|inst3~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst3|inst3~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst76|inst3|inst3~q\)))) ) ) ) # ( !\inst68|inst3|inst3~q\ & ( \inst52|inst3|inst3~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst3|inst3~q\)) # 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst3|inst3~q\))))) ) ) ) # ( \inst68|inst3|inst3~q\ & ( !\inst52|inst3|inst3~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst3|inst3~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst3|inst3~q\))))) ) ) ) # ( !\inst68|inst3|inst3~q\ & ( !\inst52|inst3|inst3~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst60|inst3|inst3~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst3|inst3~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst60|inst3|ALT_INV_inst3~q\,
	datab => \inst76|inst3|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst68|inst3|ALT_INV_inst3~q\,
	dataf => \inst52|inst3|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w28_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X15_Y6_N33
\inst62|inst3|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst3|inst3~feeder_combout\ = ( \inst|inst3|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst12~combout\,
	combout => \inst62|inst3|inst3~feeder_combout\);

-- Location: FF_X15_Y6_N34
\inst62|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst3|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst3|inst3~q\);

-- Location: FF_X15_Y6_N38
\inst78|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst3|inst3~q\);

-- Location: FF_X16_Y6_N56
\inst70|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst3|inst3~q\);

-- Location: LABCELL_X11_Y7_N54
\inst54|inst3|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst3|inst3~feeder_combout\ = ( \inst|inst3|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst12~combout\,
	combout => \inst54|inst3|inst3~feeder_combout\);

-- Location: FF_X11_Y7_N55
\inst54|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst3|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst3|inst3~q\);

-- Location: LABCELL_X16_Y6_N54
\inst81|auto_generated|l5_w28_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w28_n0_mux_dataout~3_combout\ = ( \inst70|inst3|inst3~q\ & ( \inst54|inst3|inst3~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst3|inst3~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst78|inst3|inst3~q\)))) ) ) ) # ( !\inst70|inst3|inst3~q\ & ( \inst54|inst3|inst3~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)) # (\inst62|inst3|inst3~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (((\inst78|inst3|inst3~q\ & 
-- \Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst70|inst3|inst3~q\ & ( !\inst54|inst3|inst3~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst3|inst3~q\ & ((\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\) 
-- # (\inst78|inst3|inst3~q\)))) ) ) ) # ( !\inst70|inst3|inst3~q\ & ( !\inst54|inst3|inst3~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst3|inst3~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst3|inst3~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst62|inst3|ALT_INV_inst3~q\,
	datac => \inst78|inst3|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst70|inst3|ALT_INV_inst3~q\,
	dataf => \inst54|inst3|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w28_n0_mux_dataout~3_combout\);

-- Location: FF_X9_Y9_N23
\inst72|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst3|inst3~q\);

-- Location: LABCELL_X11_Y5_N57
\inst48|inst3|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst3|inst3~feeder_combout\ = \inst|inst3|inst12~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_inst12~combout\,
	combout => \inst48|inst3|inst3~feeder_combout\);

-- Location: FF_X11_Y5_N58
\inst48|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst3|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst3|inst3~q\);

-- Location: LABCELL_X7_Y9_N36
\inst56|inst3|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst3|inst3~feeder_combout\ = \inst|inst3|inst12~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst3|ALT_INV_inst12~combout\,
	combout => \inst56|inst3|inst3~feeder_combout\);

-- Location: FF_X7_Y9_N38
\inst56|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst3|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst3|inst3~q\);

-- Location: FF_X8_Y9_N49
\inst64|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst3|inst3~q\);

-- Location: MLABCELL_X8_Y9_N48
\inst81|auto_generated|l5_w28_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w28_n0_mux_dataout~0_combout\ = ( \inst64|inst3|inst3~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst72|inst3|inst3~q\) ) ) ) # ( !\inst64|inst3|inst3~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\Read_Reg_Num_1[2]~input_o\ & \inst72|inst3|inst3~q\) ) ) ) # ( \inst64|inst3|inst3~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst48|inst3|inst3~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst56|inst3|inst3~q\))) ) ) ) # ( 
-- !\inst64|inst3|inst3~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst48|inst3|inst3~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst56|inst3|inst3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst72|inst3|ALT_INV_inst3~q\,
	datac => \inst48|inst3|ALT_INV_inst3~q\,
	datad => \inst56|inst3|ALT_INV_inst3~q\,
	datae => \inst64|inst3|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w28_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X7_Y5_N54
\inst50|inst3|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst3|inst3~feeder_combout\ = ( \inst|inst3|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst12~combout\,
	combout => \inst50|inst3|inst3~feeder_combout\);

-- Location: FF_X7_Y5_N55
\inst50|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst3|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst3|inst3~q\);

-- Location: FF_X7_Y3_N23
\inst58|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst3|inst3~q\);

-- Location: FF_X7_Y6_N1
\inst74|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst3|inst3~q\);

-- Location: FF_X8_Y6_N19
\inst66|inst3|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst3|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst3|inst3~q\);

-- Location: MLABCELL_X8_Y6_N18
\inst81|auto_generated|l5_w28_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w28_n0_mux_dataout~1_combout\ = ( \inst66|inst3|inst3~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst3|inst3~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst74|inst3|inst3~q\))) ) ) ) # ( 
-- !\inst66|inst3|inst3~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst3|inst3~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst74|inst3|inst3~q\))) ) ) ) # ( \inst66|inst3|inst3~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst50|inst3|inst3~q\) ) ) ) # ( !\inst66|inst3|inst3~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst50|inst3|inst3~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst50|inst3|ALT_INV_inst3~q\,
	datab => \inst58|inst3|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst74|inst3|ALT_INV_inst3~q\,
	datae => \inst66|inst3|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w28_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X8_Y4_N9
\inst81|auto_generated|l5_w28_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w28_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w28_n0_mux_dataout~0_combout\ & ( \inst81|auto_generated|l5_w28_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\) # ((!\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst81|auto_generated|l5_w28_n0_mux_dataout~2_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst81|auto_generated|l5_w28_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst81|auto_generated|l5_w28_n0_mux_dataout~0_combout\ & ( 
-- \inst81|auto_generated|l5_w28_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w28_n0_mux_dataout~2_combout\)) # 
-- (\Read_Reg_Num_1[0]~input_o\ & ((\inst81|auto_generated|l5_w28_n0_mux_dataout~3_combout\))))) ) ) ) # ( \inst81|auto_generated|l5_w28_n0_mux_dataout~0_combout\ & ( !\inst81|auto_generated|l5_w28_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ 
-- & (((!\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w28_n0_mux_dataout~2_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst81|auto_generated|l5_w28_n0_mux_dataout~3_combout\))))) ) ) ) # ( !\inst81|auto_generated|l5_w28_n0_mux_dataout~0_combout\ & ( !\inst81|auto_generated|l5_w28_n0_mux_dataout~1_combout\ & ( (\Read_Reg_Num_1[1]~input_o\ & 
-- ((!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w28_n0_mux_dataout~2_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst81|auto_generated|l5_w28_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~2_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~3_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~0_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~1_combout\,
	combout => \inst81|auto_generated|l5_w28_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X21_Y5_N54
\inst81|auto_generated|l5_w28_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w28_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w28_n0_mux_dataout~4_combout\ ) ) ) # ( 
-- !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w28_n0_mux_dataout~4_combout\ ) ) ) # ( \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( 
-- \inst81|auto_generated|l5_w28_n0_mux_dataout~5_combout\ ) ) ) # ( !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w28_n0_mux_dataout~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~9_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~5_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~4_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	combout => \inst81|auto_generated|l5_w28_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X32_Y81_N18
\Write_Data[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(27),
	o => \Write_Data[27]~input_o\);

-- Location: LABCELL_X9_Y4_N3
\inst|inst3|inst13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|inst13~combout\ = ( !\Clear~input_o\ & ( \Write_Data[27]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Data[27]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst3|inst13~combout\);

-- Location: LABCELL_X11_Y8_N57
\inst32|inst3|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst3|inst4~feeder_combout\ = \inst|inst3|inst13~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst3|ALT_INV_inst13~combout\,
	combout => \inst32|inst3|inst4~feeder_combout\);

-- Location: FF_X11_Y8_N58
\inst32|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst3|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst3|inst4~q\);

-- Location: FF_X10_Y9_N1
\inst34|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst3|inst4~q\);

-- Location: FF_X9_Y8_N38
\inst36|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst3|inst4~q\);

-- Location: FF_X9_Y8_N32
\inst38|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst3|inst4~q\);

-- Location: LABCELL_X9_Y8_N36
\inst81|auto_generated|l5_w27_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w27_n0_mux_dataout~5_combout\ = ( \inst36|inst3|inst4~q\ & ( \inst38|inst3|inst4~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst3|inst4~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst34|inst3|inst4~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst36|inst3|inst4~q\ & ( \inst38|inst3|inst4~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst3|inst4~q\ & ((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\) # 
-- (\inst34|inst3|inst4~q\)))) ) ) ) # ( \inst36|inst3|inst4~q\ & ( !\inst38|inst3|inst4~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst32|inst3|inst4~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (((\inst34|inst3|inst4~q\ & 
-- !\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst36|inst3|inst4~q\ & ( !\inst38|inst3|inst4~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst3|inst4~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst34|inst3|inst4~q\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst32|inst3|ALT_INV_inst4~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \inst34|inst3|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst36|inst3|ALT_INV_inst4~q\,
	dataf => \inst38|inst3|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w27_n0_mux_dataout~5_combout\);

-- Location: FF_X15_Y2_N32
\inst46|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst3|inst4~q\);

-- Location: LABCELL_X10_Y4_N39
\inst42|inst3|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst3|inst4~feeder_combout\ = \inst|inst3|inst13~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_inst13~combout\,
	combout => \inst42|inst3|inst4~feeder_combout\);

-- Location: FF_X10_Y4_N41
\inst42|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst3|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst3|inst4~q\);

-- Location: FF_X15_Y2_N13
\inst44|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst3|inst4~q\);

-- Location: LABCELL_X10_Y2_N54
\inst40|inst3|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst3|inst4~feeder_combout\ = ( \inst|inst3|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst13~combout\,
	combout => \inst40|inst3|inst4~feeder_combout\);

-- Location: FF_X10_Y2_N56
\inst40|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst3|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst3|inst4~q\);

-- Location: MLABCELL_X15_Y2_N12
\inst81|auto_generated|l5_w27_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w27_n0_mux_dataout~6_combout\ = ( \inst44|inst3|inst4~q\ & ( \inst40|inst3|inst4~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst42|inst3|inst4~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst46|inst3|inst4~q\))) ) ) ) # ( !\inst44|inst3|inst4~q\ & ( \inst40|inst3|inst4~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\) # (\inst42|inst3|inst4~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst46|inst3|inst4~q\ & 
-- ((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst44|inst3|inst4~q\ & ( !\inst40|inst3|inst4~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst42|inst3|inst4~q\ & \Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst46|inst3|inst4~q\))) ) ) ) # ( !\inst44|inst3|inst4~q\ & ( !\inst40|inst3|inst4~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst42|inst3|inst4~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst46|inst3|inst4~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst46|inst3|ALT_INV_inst4~q\,
	datac => \inst42|inst3|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst44|inst3|ALT_INV_inst4~q\,
	dataf => \inst40|inst3|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w27_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X9_Y2_N51
\inst|inst3|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|inst4~feeder_combout\ = ( \inst|inst3|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst13~combout\,
	combout => \inst|inst3|inst4~feeder_combout\);

-- Location: FF_X9_Y2_N53
\inst|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst3|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst3|inst4~q\);

-- Location: LABCELL_X9_Y1_N30
\inst22|inst3|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst3|inst4~feeder_combout\ = \inst|inst3|inst13~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst3|ALT_INV_inst13~combout\,
	combout => \inst22|inst3|inst4~feeder_combout\);

-- Location: FF_X9_Y1_N32
\inst22|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst3|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst3|inst4~q\);

-- Location: FF_X11_Y2_N13
\inst20|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst3|inst4~q\);

-- Location: FF_X9_Y1_N13
\inst18|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst3|inst4~q\);

-- Location: LABCELL_X9_Y1_N12
\inst81|auto_generated|l5_w27_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w27_n0_mux_dataout~8_combout\ = ( \inst18|inst3|inst4~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst20|inst3|inst4~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst22|inst3|inst4~q\)) ) ) ) # ( 
-- !\inst18|inst3|inst4~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst20|inst3|inst4~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst22|inst3|inst4~q\)) ) ) ) # ( \inst18|inst3|inst4~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( 
-- (\Read_Reg_Num_1[0]~input_o\) # (\inst|inst3|inst4~q\) ) ) ) # ( !\inst18|inst3|inst4~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (\inst|inst3|inst4~q\ & !\Read_Reg_Num_1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_inst4~q\,
	datab => \inst22|inst3|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst20|inst3|ALT_INV_inst4~q\,
	datae => \inst18|inst3|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w27_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X10_Y5_N18
\inst24|inst3|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst3|inst4~feeder_combout\ = ( \inst|inst3|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst13~combout\,
	combout => \inst24|inst3|inst4~feeder_combout\);

-- Location: FF_X10_Y5_N20
\inst24|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst3|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst3|inst4~q\);

-- Location: MLABCELL_X8_Y3_N48
\inst26|inst3|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst3|inst4~feeder_combout\ = \inst|inst3|inst13~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst3|ALT_INV_inst13~combout\,
	combout => \inst26|inst3|inst4~feeder_combout\);

-- Location: FF_X8_Y3_N50
\inst26|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst3|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst3|inst4~q\);

-- Location: FF_X17_Y2_N32
\inst30|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst3|inst4~q\);

-- Location: FF_X17_Y2_N38
\inst28|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst3|inst4~q\);

-- Location: LABCELL_X17_Y2_N36
\inst81|auto_generated|l5_w27_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w27_n0_mux_dataout~7_combout\ = ( \inst28|inst3|inst4~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst30|inst3|inst4~q\) ) ) ) # ( !\inst28|inst3|inst4~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( 
-- (\Read_Reg_Num_1[0]~input_o\ & \inst30|inst3|inst4~q\) ) ) ) # ( \inst28|inst3|inst4~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst24|inst3|inst4~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst26|inst3|inst4~q\))) ) ) ) # ( 
-- !\inst28|inst3|inst4~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst24|inst3|inst4~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst26|inst3|inst4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst24|inst3|ALT_INV_inst4~q\,
	datac => \inst26|inst3|ALT_INV_inst4~q\,
	datad => \inst30|inst3|ALT_INV_inst4~q\,
	datae => \inst28|inst3|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w27_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X12_Y4_N9
\inst81|auto_generated|l5_w27_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w27_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w27_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\inst81|auto_generated|l5_w27_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (((\inst81|auto_generated|l5_w27_n0_mux_dataout~6_combout\)))) ) ) # ( !\inst81|auto_generated|l5_w27_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (!\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst81|auto_generated|l5_w27_n0_mux_dataout~8_combout\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((\inst81|auto_generated|l5_w27_n0_mux_dataout~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~6_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~8_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~7_combout\,
	combout => \inst81|auto_generated|l5_w27_n0_mux_dataout~9_combout\);

-- Location: FF_X19_Y4_N53
\inst60|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst3|inst4~q\);

-- Location: FF_X15_Y5_N49
\inst76|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst3|inst4~q\);

-- Location: FF_X11_Y6_N28
\inst68|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst3|inst4~q\);

-- Location: FF_X12_Y7_N47
\inst52|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst3|inst4~q\);

-- Location: LABCELL_X11_Y6_N27
\inst81|auto_generated|l5_w27_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w27_n0_mux_dataout~2_combout\ = ( \inst68|inst3|inst4~q\ & ( \inst52|inst3|inst4~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst3|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst76|inst3|inst4~q\)))) ) ) ) # ( !\inst68|inst3|inst4~q\ & ( \inst52|inst3|inst4~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst3|inst4~q\)) # 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst3|inst4~q\))))) ) ) ) # ( \inst68|inst3|inst4~q\ & ( !\inst52|inst3|inst4~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst3|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst3|inst4~q\))))) ) ) ) # ( !\inst68|inst3|inst4~q\ & ( !\inst52|inst3|inst4~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst60|inst3|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst3|inst4~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst60|inst3|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst76|inst3|ALT_INV_inst4~q\,
	datae => \inst68|inst3|ALT_INV_inst4~q\,
	dataf => \inst52|inst3|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w27_n0_mux_dataout~2_combout\);

-- Location: FF_X11_Y7_N38
\inst54|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst3|inst4~q\);

-- Location: FF_X15_Y6_N58
\inst78|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst3|inst4~q\);

-- Location: FF_X15_Y6_N20
\inst62|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst3|inst4~q\);

-- Location: FF_X12_Y4_N49
\inst70|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst3|inst4~q\);

-- Location: LABCELL_X12_Y4_N48
\inst81|auto_generated|l5_w27_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w27_n0_mux_dataout~3_combout\ = ( \inst70|inst3|inst4~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst78|inst3|inst4~q\) ) ) ) # ( !\inst70|inst3|inst4~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst78|inst3|inst4~q\ & \Read_Reg_Num_1[2]~input_o\) ) ) ) # ( \inst70|inst3|inst4~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst3|inst4~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst62|inst3|inst4~q\))) ) ) ) # ( 
-- !\inst70|inst3|inst4~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst3|inst4~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst62|inst3|inst4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst54|inst3|ALT_INV_inst4~q\,
	datab => \inst78|inst3|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst62|inst3|ALT_INV_inst4~q\,
	datae => \inst70|inst3|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w27_n0_mux_dataout~3_combout\);

-- Location: FF_X12_Y7_N14
\inst56|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst3|inst4~q\);

-- Location: FF_X11_Y12_N55
\inst72|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst3|inst4~q\);

-- Location: FF_X11_Y12_N26
\inst64|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst3|inst4~q\);

-- Location: LABCELL_X12_Y12_N27
\inst48|inst3|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst3|inst4~feeder_combout\ = ( \inst|inst3|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst13~combout\,
	combout => \inst48|inst3|inst4~feeder_combout\);

-- Location: FF_X12_Y12_N28
\inst48|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst3|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst3|inst4~q\);

-- Location: LABCELL_X11_Y12_N24
\inst81|auto_generated|l5_w27_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w27_n0_mux_dataout~0_combout\ = ( \inst64|inst3|inst4~q\ & ( \inst48|inst3|inst4~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst3|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst72|inst3|inst4~q\)))) ) ) ) # ( !\inst64|inst3|inst4~q\ & ( \inst48|inst3|inst4~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst3|inst4~q\)) # 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst3|inst4~q\))))) ) ) ) # ( \inst64|inst3|inst4~q\ & ( !\inst48|inst3|inst4~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst3|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst3|inst4~q\))))) ) ) ) # ( !\inst64|inst3|inst4~q\ & ( !\inst48|inst3|inst4~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst56|inst3|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst3|inst4~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst56|inst3|ALT_INV_inst4~q\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst72|inst3|ALT_INV_inst4~q\,
	datae => \inst64|inst3|ALT_INV_inst4~q\,
	dataf => \inst48|inst3|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w27_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X7_Y5_N0
\inst50|inst3|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst3|inst4~feeder_combout\ = ( \inst|inst3|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst13~combout\,
	combout => \inst50|inst3|inst4~feeder_combout\);

-- Location: FF_X7_Y5_N1
\inst50|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst3|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst3|inst4~q\);

-- Location: FF_X10_Y1_N56
\inst74|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst3|inst4~q\);

-- Location: LABCELL_X7_Y3_N18
\inst58|inst3|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst3|inst4~feeder_combout\ = ( \inst|inst3|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst13~combout\,
	combout => \inst58|inst3|inst4~feeder_combout\);

-- Location: FF_X7_Y3_N20
\inst58|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst3|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst3|inst4~q\);

-- Location: FF_X10_Y1_N38
\inst66|inst3|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst3|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst3|inst4~q\);

-- Location: LABCELL_X10_Y1_N36
\inst81|auto_generated|l5_w27_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w27_n0_mux_dataout~1_combout\ = ( \inst66|inst3|inst4~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst58|inst3|inst4~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst74|inst3|inst4~q\)) ) ) ) # ( 
-- !\inst66|inst3|inst4~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst58|inst3|inst4~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst74|inst3|inst4~q\)) ) ) ) # ( \inst66|inst3|inst4~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\inst50|inst3|inst4~q\) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst66|inst3|inst4~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & \inst50|inst3|inst4~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst50|inst3|ALT_INV_inst4~q\,
	datac => \inst74|inst3|ALT_INV_inst4~q\,
	datad => \inst58|inst3|ALT_INV_inst4~q\,
	datae => \inst66|inst3|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w27_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X12_Y2_N24
\inst81|auto_generated|l5_w27_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w27_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_1[1]~input_o\ & ( \Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w27_n0_mux_dataout~3_combout\ ) ) ) # ( !\Read_Reg_Num_1[1]~input_o\ & ( \Read_Reg_Num_1[0]~input_o\ & ( 
-- \inst81|auto_generated|l5_w27_n0_mux_dataout~1_combout\ ) ) ) # ( \Read_Reg_Num_1[1]~input_o\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w27_n0_mux_dataout~2_combout\ ) ) ) # ( !\Read_Reg_Num_1[1]~input_o\ & ( 
-- !\Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w27_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~2_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~3_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~0_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~1_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w27_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X12_Y4_N12
\inst81|auto_generated|l5_w27_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w27_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w27_n0_mux_dataout~4_combout\ & ( \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (\Read_Reg_Num_1[4]~input_o\) # 
-- (\inst81|auto_generated|l5_w27_n0_mux_dataout~5_combout\) ) ) ) # ( !\inst81|auto_generated|l5_w27_n0_mux_dataout~4_combout\ & ( \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (\inst81|auto_generated|l5_w27_n0_mux_dataout~5_combout\ & 
-- !\Read_Reg_Num_1[4]~input_o\) ) ) ) # ( \inst81|auto_generated|l5_w27_n0_mux_dataout~4_combout\ & ( !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (\inst81|auto_generated|l5_w27_n0_mux_dataout~9_combout\) # (\Read_Reg_Num_1[4]~input_o\) ) ) 
-- ) # ( !\inst81|auto_generated|l5_w27_n0_mux_dataout~4_combout\ & ( !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & \inst81|auto_generated|l5_w27_n0_mux_dataout~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~5_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datad => \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~9_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~4_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	combout => \inst81|auto_generated|l5_w27_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X40_Y0_N52
\Write_Data[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(26),
	o => \Write_Data[26]~input_o\);

-- Location: LABCELL_X9_Y2_N18
\inst|inst3|inst14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|inst14~combout\ = ( \Write_Data[26]~input_o\ & ( !\Clear~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Write_Data[26]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst3|inst14~combout\);

-- Location: FF_X10_Y2_N44
\inst40|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst3|inst5~q\);

-- Location: LABCELL_X7_Y2_N51
\inst42|inst3|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst3|inst5~feeder_combout\ = ( \inst|inst3|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst14~combout\,
	combout => \inst42|inst3|inst5~feeder_combout\);

-- Location: FF_X7_Y2_N53
\inst42|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst3|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst3|inst5~q\);

-- Location: FF_X7_Y2_N55
\inst46|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst3|inst5~q\);

-- Location: FF_X18_Y2_N13
\inst44|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst3|inst5~q\);

-- Location: LABCELL_X18_Y2_N12
\inst81|auto_generated|l5_w26_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w26_n0_mux_dataout~6_combout\ = ( \inst44|inst3|inst5~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst42|inst3|inst5~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst46|inst3|inst5~q\))) ) ) ) # ( 
-- !\inst44|inst3|inst5~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst42|inst3|inst5~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst46|inst3|inst5~q\))) ) ) ) # ( \inst44|inst3|inst5~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\) # (\inst40|inst3|inst5~q\) ) ) ) # ( !\inst44|inst3|inst5~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (\inst40|inst3|inst5~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst40|inst3|ALT_INV_inst5~q\,
	datab => \inst42|inst3|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst46|inst3|ALT_INV_inst5~q\,
	datae => \inst44|inst3|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w26_n0_mux_dataout~6_combout\);

-- Location: FF_X16_Y3_N23
\inst24|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst3|inst5~q\);

-- Location: FF_X12_Y3_N23
\inst26|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst3|inst5~q\);

-- Location: FF_X16_Y3_N43
\inst28|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst3|inst5~q\);

-- Location: FF_X12_Y3_N37
\inst30|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst3|inst5~q\);

-- Location: LABCELL_X16_Y3_N42
\inst81|auto_generated|l5_w26_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w26_n0_mux_dataout~7_combout\ = ( \inst28|inst3|inst5~q\ & ( \inst30|inst3|inst5~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & (\inst24|inst3|inst5~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst26|inst3|inst5~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst28|inst3|inst5~q\ & ( \inst30|inst3|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst24|inst3|inst5~q\ & ((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\) # 
-- (\inst26|inst3|inst5~q\)))) ) ) ) # ( \inst28|inst3|inst5~q\ & ( !\inst30|inst3|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst24|inst3|inst5~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (((\inst26|inst3|inst5~q\ & 
-- !\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst28|inst3|inst5~q\ & ( !\inst30|inst3|inst5~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst24|inst3|inst5~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst26|inst3|inst5~q\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|inst3|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \inst26|inst3|ALT_INV_inst5~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst28|inst3|ALT_INV_inst5~q\,
	dataf => \inst30|inst3|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w26_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X9_Y2_N24
\inst|inst3|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|inst5~feeder_combout\ = ( \inst|inst3|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst14~combout\,
	combout => \inst|inst3|inst5~feeder_combout\);

-- Location: FF_X9_Y2_N26
\inst|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst3|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst3|inst5~q\);

-- Location: FF_X9_Y3_N14
\inst22|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst3|inst5~q\);

-- Location: FF_X12_Y5_N8
\inst20|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst3|inst5~q\);

-- Location: FF_X12_Y5_N50
\inst18|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst3|inst5~q\);

-- Location: LABCELL_X10_Y5_N12
\inst81|auto_generated|l5_w26_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w26_n0_mux_dataout~8_combout\ = ( \Read_Reg_Num_1[0]~input_o\ & ( \inst18|inst3|inst5~q\ & ( (!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst3|inst5~q\) ) ) ) # ( !\Read_Reg_Num_1[0]~input_o\ & ( \inst18|inst3|inst5~q\ & ( 
-- (!\Read_Reg_Num_1[1]~input_o\ & (\inst|inst3|inst5~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst20|inst3|inst5~q\))) ) ) ) # ( \Read_Reg_Num_1[0]~input_o\ & ( !\inst18|inst3|inst5~q\ & ( (\inst22|inst3|inst5~q\ & \Read_Reg_Num_1[1]~input_o\) ) ) ) # ( 
-- !\Read_Reg_Num_1[0]~input_o\ & ( !\inst18|inst3|inst5~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst|inst3|inst5~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst20|inst3|inst5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_inst5~q\,
	datab => \inst22|inst3|ALT_INV_inst5~q\,
	datac => \inst20|inst3|ALT_INV_inst5~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	dataf => \inst18|inst3|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w26_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X18_Y5_N0
\inst81|auto_generated|l5_w26_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w26_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_1[2]~input_o\ & ( \inst81|auto_generated|l5_w26_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst81|auto_generated|l5_w26_n0_mux_dataout~7_combout\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst81|auto_generated|l5_w26_n0_mux_dataout~6_combout\)) ) ) ) # ( !\Read_Reg_Num_1[2]~input_o\ & ( \inst81|auto_generated|l5_w26_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\) # 
-- (\inst81|auto_generated|l5_w26_n0_mux_dataout~6_combout\) ) ) ) # ( \Read_Reg_Num_1[2]~input_o\ & ( !\inst81|auto_generated|l5_w26_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst81|auto_generated|l5_w26_n0_mux_dataout~7_combout\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst81|auto_generated|l5_w26_n0_mux_dataout~6_combout\)) ) ) ) # ( !\Read_Reg_Num_1[2]~input_o\ & ( !\inst81|auto_generated|l5_w26_n0_mux_dataout~8_combout\ & ( (\Read_Reg_Num_1[3]~input_o\ & 
-- \inst81|auto_generated|l5_w26_n0_mux_dataout~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000110110001101110111011101110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~6_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~7_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~8_combout\,
	combout => \inst81|auto_generated|l5_w26_n0_mux_dataout~9_combout\);

-- Location: FF_X6_Y3_N32
\inst74|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst3|inst5~q\);

-- Location: MLABCELL_X6_Y2_N15
\inst50|inst3|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst3|inst5~feeder_combout\ = ( \inst|inst3|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst14~combout\,
	combout => \inst50|inst3|inst5~feeder_combout\);

-- Location: FF_X6_Y2_N17
\inst50|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst3|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst3|inst5~q\);

-- Location: FF_X6_Y2_N55
\inst66|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst3|inst5~q\);

-- Location: MLABCELL_X6_Y3_N51
\inst58|inst3|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst3|inst5~feeder_combout\ = ( \inst|inst3|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst14~combout\,
	combout => \inst58|inst3|inst5~feeder_combout\);

-- Location: FF_X6_Y3_N53
\inst58|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst3|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst3|inst5~q\);

-- Location: MLABCELL_X6_Y2_N54
\inst81|auto_generated|l5_w26_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w26_n0_mux_dataout~1_combout\ = ( \inst66|inst3|inst5~q\ & ( \inst58|inst3|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst50|inst3|inst5~q\)) # (\Read_Reg_Num_1[3]~input_o\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((!\Read_Reg_Num_1[3]~input_o\) # ((\inst74|inst3|inst5~q\)))) ) ) ) # ( !\inst66|inst3|inst5~q\ & ( \inst58|inst3|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & ((\inst50|inst3|inst5~q\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((!\Read_Reg_Num_1[3]~input_o\) # ((\inst74|inst3|inst5~q\)))) ) ) ) # ( \inst66|inst3|inst5~q\ & ( !\inst58|inst3|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst50|inst3|inst5~q\)) # (\Read_Reg_Num_1[3]~input_o\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst74|inst3|inst5~q\))) ) ) ) # ( !\inst66|inst3|inst5~q\ & ( !\inst58|inst3|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & ((\inst50|inst3|inst5~q\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst74|inst3|inst5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst74|inst3|ALT_INV_inst5~q\,
	datad => \inst50|inst3|ALT_INV_inst5~q\,
	datae => \inst66|inst3|ALT_INV_inst5~q\,
	dataf => \inst58|inst3|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w26_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X21_Y4_N45
\inst60|inst3|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst3|inst5~feeder_combout\ = ( \inst|inst3|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst14~combout\,
	combout => \inst60|inst3|inst5~feeder_combout\);

-- Location: FF_X21_Y4_N47
\inst60|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst3|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst3|inst5~q\);

-- Location: FF_X13_Y3_N5
\inst52|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst3|inst5~q\);

-- Location: FF_X15_Y4_N29
\inst76|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst3|inst5~q\);

-- Location: FF_X13_Y3_N8
\inst68|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst3|inst5~q\);

-- Location: LABCELL_X13_Y3_N6
\inst81|auto_generated|l5_w26_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w26_n0_mux_dataout~2_combout\ = ( \inst68|inst3|inst5~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst3|inst5~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst3|inst5~q\))) ) ) ) # ( 
-- !\inst68|inst3|inst5~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst3|inst5~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst3|inst5~q\))) ) ) ) # ( \inst68|inst3|inst5~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\inst52|inst3|inst5~q\) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst68|inst3|inst5~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & \inst52|inst3|inst5~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst60|inst3|ALT_INV_inst5~q\,
	datac => \inst52|inst3|ALT_INV_inst5~q\,
	datad => \inst76|inst3|ALT_INV_inst5~q\,
	datae => \inst68|inst3|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w26_n0_mux_dataout~2_combout\);

-- Location: FF_X9_Y10_N41
\inst56|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst3|inst5~q\);

-- Location: LABCELL_X10_Y10_N45
\inst48|inst3|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst3|inst5~feeder_combout\ = ( \inst|inst3|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst14~combout\,
	combout => \inst48|inst3|inst5~feeder_combout\);

-- Location: FF_X10_Y10_N47
\inst48|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst3|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst3|inst5~q\);

-- Location: FF_X10_Y10_N1
\inst64|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst3|inst5~q\);

-- Location: FF_X9_Y10_N55
\inst72|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst3|inst5~q\);

-- Location: LABCELL_X10_Y10_N0
\inst81|auto_generated|l5_w26_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w26_n0_mux_dataout~0_combout\ = ( \inst64|inst3|inst5~q\ & ( \inst72|inst3|inst5~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst48|inst3|inst5~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst56|inst3|inst5~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst64|inst3|inst5~q\ & ( \inst72|inst3|inst5~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst48|inst3|inst5~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst56|inst3|inst5~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst64|inst3|inst5~q\ & ( !\inst72|inst3|inst5~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst48|inst3|inst5~q\))) # (\Read_Reg_Num_1[2]~input_o\ 
-- & (\inst56|inst3|inst5~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( !\inst64|inst3|inst5~q\ & ( !\inst72|inst3|inst5~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst48|inst3|inst5~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst56|inst3|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst56|inst3|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst48|inst3|ALT_INV_inst5~q\,
	datae => \inst64|inst3|ALT_INV_inst5~q\,
	dataf => \inst72|inst3|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w26_n0_mux_dataout~0_combout\);

-- Location: FF_X10_Y6_N37
\inst78|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst3|inst5~q\);

-- Location: FF_X15_Y6_N31
\inst62|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst3|inst5~q\);

-- Location: FF_X15_Y10_N31
\inst70|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst3|inst5~q\);

-- Location: MLABCELL_X15_Y10_N24
\inst54|inst3|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst3|inst5~feeder_combout\ = ( \inst|inst3|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst14~combout\,
	combout => \inst54|inst3|inst5~feeder_combout\);

-- Location: FF_X15_Y10_N26
\inst54|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst3|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst3|inst5~q\);

-- Location: MLABCELL_X15_Y10_N30
\inst81|auto_generated|l5_w26_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w26_n0_mux_dataout~3_combout\ = ( \inst70|inst3|inst5~q\ & ( \inst54|inst3|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst62|inst3|inst5~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst78|inst3|inst5~q\))) ) ) ) # ( !\inst70|inst3|inst5~q\ & ( \inst54|inst3|inst5~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\) # (\inst62|inst3|inst5~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst78|inst3|inst5~q\ & 
-- (\Read_Reg_Num_1[2]~input_o\))) ) ) ) # ( \inst70|inst3|inst5~q\ & ( !\inst54|inst3|inst5~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\ & \inst62|inst3|inst5~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)) 
-- # (\inst78|inst3|inst5~q\))) ) ) ) # ( !\inst70|inst3|inst5~q\ & ( !\inst54|inst3|inst5~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst62|inst3|inst5~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst78|inst3|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst78|inst3|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst62|inst3|ALT_INV_inst5~q\,
	datae => \inst70|inst3|ALT_INV_inst5~q\,
	dataf => \inst54|inst3|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w26_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X12_Y9_N6
\inst81|auto_generated|l5_w26_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w26_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w26_n0_mux_dataout~0_combout\ & ( \inst81|auto_generated|l5_w26_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)) # 
-- (\inst81|auto_generated|l5_w26_n0_mux_dataout~1_combout\))) # (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # (\inst81|auto_generated|l5_w26_n0_mux_dataout~2_combout\)))) ) ) ) # ( !\inst81|auto_generated|l5_w26_n0_mux_dataout~0_combout\ 
-- & ( \inst81|auto_generated|l5_w26_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w26_n0_mux_dataout~1_combout\ & ((\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # 
-- (\inst81|auto_generated|l5_w26_n0_mux_dataout~2_combout\)))) ) ) ) # ( \inst81|auto_generated|l5_w26_n0_mux_dataout~0_combout\ & ( !\inst81|auto_generated|l5_w26_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst81|auto_generated|l5_w26_n0_mux_dataout~1_combout\))) # (\Read_Reg_Num_1[1]~input_o\ & (((\inst81|auto_generated|l5_w26_n0_mux_dataout~2_combout\ & !\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w26_n0_mux_dataout~0_combout\ & ( !\inst81|auto_generated|l5_w26_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w26_n0_mux_dataout~1_combout\ & ((\Read_Reg_Num_1[0]~input_o\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (((\inst81|auto_generated|l5_w26_n0_mux_dataout~2_combout\ & !\Read_Reg_Num_1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~1_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~2_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~0_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~3_combout\,
	combout => \inst81|auto_generated|l5_w26_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X13_Y10_N24
\inst34|inst3|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst3|inst5~feeder_combout\ = ( \inst|inst3|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst14~combout\,
	combout => \inst34|inst3|inst5~feeder_combout\);

-- Location: FF_X13_Y10_N25
\inst34|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst3|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst3|inst5~q\);

-- Location: FF_X11_Y8_N56
\inst32|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst3|inst5~q\);

-- Location: FF_X8_Y10_N32
\inst38|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst3|inst5~q\);

-- Location: FF_X8_Y10_N38
\inst36|inst3|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst3|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst3|inst5~q\);

-- Location: MLABCELL_X8_Y10_N36
\inst81|auto_generated|l5_w26_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w26_n0_mux_dataout~5_combout\ = ( \inst36|inst3|inst5~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst38|inst3|inst5~q\) ) ) ) # ( !\inst36|inst3|inst5~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( 
-- (\Read_Reg_Num_1[0]~input_o\ & \inst38|inst3|inst5~q\) ) ) ) # ( \inst36|inst3|inst5~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst32|inst3|inst5~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst34|inst3|inst5~q\)) ) ) ) # ( 
-- !\inst36|inst3|inst5~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst32|inst3|inst5~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst34|inst3|inst5~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst3|ALT_INV_inst5~q\,
	datab => \inst32|inst3|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst38|inst3|ALT_INV_inst5~q\,
	datae => \inst36|inst3|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w26_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X17_Y6_N3
\inst81|auto_generated|l5_w26_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w26_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w26_n0_mux_dataout~4_combout\ & ( \inst81|auto_generated|l5_w26_n0_mux_dataout~5_combout\ & ( ((\Read_Reg_Num_1[4]~input_o\) # 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\)) # (\inst81|auto_generated|l5_w26_n0_mux_dataout~9_combout\) ) ) ) # ( !\inst81|auto_generated|l5_w26_n0_mux_dataout~4_combout\ & ( \inst81|auto_generated|l5_w26_n0_mux_dataout~5_combout\ & ( 
-- (!\Read_Reg_Num_1[4]~input_o\ & ((\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\) # (\inst81|auto_generated|l5_w26_n0_mux_dataout~9_combout\))) ) ) ) # ( \inst81|auto_generated|l5_w26_n0_mux_dataout~4_combout\ & ( 
-- !\inst81|auto_generated|l5_w26_n0_mux_dataout~5_combout\ & ( ((\inst81|auto_generated|l5_w26_n0_mux_dataout~9_combout\ & !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\)) # (\Read_Reg_Num_1[4]~input_o\) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w26_n0_mux_dataout~4_combout\ & ( !\inst81|auto_generated|l5_w26_n0_mux_dataout~5_combout\ & ( (\inst81|auto_generated|l5_w26_n0_mux_dataout~9_combout\ & (!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & 
-- !\Read_Reg_Num_1[4]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011110100111101110000011100000111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~9_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~4_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~5_combout\,
	combout => \inst81|auto_generated|l5_w26_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X66_Y0_N92
\Write_Data[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(25),
	o => \Write_Data[25]~input_o\);

-- Location: LABCELL_X9_Y5_N51
\inst|inst3|inst15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|inst15~combout\ = ( !\Clear~input_o\ & ( \Write_Data[25]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[25]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst3|inst15~combout\);

-- Location: FF_X9_Y3_N17
\inst22|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst3|inst6~q\);

-- Location: FF_X13_Y7_N13
\inst20|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst3|inst6~q\);

-- Location: FF_X9_Y3_N49
\inst|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst3|inst6~q\);

-- Location: FF_X8_Y9_N43
\inst18|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst3|inst6~q\);

-- Location: MLABCELL_X8_Y9_N42
\inst81|auto_generated|l5_w25_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w25_n0_mux_dataout~8_combout\ = ( \inst18|inst3|inst6~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst3|inst6~q\) ) ) ) # ( !\inst18|inst3|inst6~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( 
-- (\inst22|inst3|inst6~q\ & \Read_Reg_Num_1[1]~input_o\) ) ) ) # ( \inst18|inst3|inst6~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst3|inst6~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst20|inst3|inst6~q\)) ) ) ) # ( 
-- !\inst18|inst3|inst6~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst3|inst6~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst20|inst3|inst6~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|inst3|ALT_INV_inst6~q\,
	datab => \inst20|inst3|ALT_INV_inst6~q\,
	datac => \inst|inst3|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst18|inst3|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w25_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X10_Y5_N51
\inst24|inst3|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst3|inst6~feeder_combout\ = ( \inst|inst3|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst15~combout\,
	combout => \inst24|inst3|inst6~feeder_combout\);

-- Location: FF_X10_Y5_N53
\inst24|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst3|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst3|inst6~q\);

-- Location: MLABCELL_X8_Y3_N9
\inst26|inst3|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst3|inst6~feeder_combout\ = ( \inst|inst3|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst15~combout\,
	combout => \inst26|inst3|inst6~feeder_combout\);

-- Location: FF_X8_Y3_N11
\inst26|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst3|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst3|inst6~q\);

-- Location: FF_X17_Y2_N44
\inst30|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst3|inst6~q\);

-- Location: FF_X17_Y2_N14
\inst28|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst3|inst6~q\);

-- Location: LABCELL_X17_Y2_N12
\inst81|auto_generated|l5_w25_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w25_n0_mux_dataout~7_combout\ = ( \inst28|inst3|inst6~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst3|inst6~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst3|inst6~q\))) ) ) ) # ( 
-- !\inst28|inst3|inst6~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst3|inst6~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst3|inst6~q\))) ) ) ) # ( \inst28|inst3|inst6~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\) # (\inst24|inst3|inst6~q\) ) ) ) # ( !\inst28|inst3|inst6~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (\inst24|inst3|inst6~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|inst3|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst26|inst3|ALT_INV_inst6~q\,
	datad => \inst30|inst3|ALT_INV_inst6~q\,
	datae => \inst28|inst3|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w25_n0_mux_dataout~7_combout\);

-- Location: FF_X10_Y2_N29
\inst40|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst3|inst6~q\);

-- Location: LABCELL_X10_Y4_N33
\inst42|inst3|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst3|inst6~feeder_combout\ = \inst|inst3|inst15~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst3|ALT_INV_inst15~combout\,
	combout => \inst42|inst3|inst6~feeder_combout\);

-- Location: FF_X10_Y4_N35
\inst42|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst3|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst3|inst6~q\);

-- Location: FF_X18_Y3_N50
\inst44|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst3|inst6~q\);

-- Location: FF_X18_Y3_N44
\inst46|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst3|inst6~q\);

-- Location: LABCELL_X18_Y3_N48
\inst81|auto_generated|l5_w25_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w25_n0_mux_dataout~6_combout\ = ( \inst44|inst3|inst6~q\ & ( \inst46|inst3|inst6~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst3|inst6~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst3|inst6~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst44|inst3|inst6~q\ & ( \inst46|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst3|inst6~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst3|inst6~q\))))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst44|inst3|inst6~q\ & ( !\inst46|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst3|inst6~q\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst42|inst3|inst6~q\))))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( !\inst44|inst3|inst6~q\ & ( !\inst46|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst3|inst6~q\)) 
-- # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst3|inst6~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst40|inst3|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst42|inst3|ALT_INV_inst6~q\,
	datae => \inst44|inst3|ALT_INV_inst6~q\,
	dataf => \inst46|inst3|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w25_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X12_Y10_N48
\inst81|auto_generated|l5_w25_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w25_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w25_n0_mux_dataout~6_combout\ & ( \Read_Reg_Num_1[3]~input_o\ ) ) # ( \inst81|auto_generated|l5_w25_n0_mux_dataout~6_combout\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( 
-- (!\Read_Reg_Num_1[2]~input_o\ & (\inst81|auto_generated|l5_w25_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst81|auto_generated|l5_w25_n0_mux_dataout~7_combout\))) ) ) ) # ( !\inst81|auto_generated|l5_w25_n0_mux_dataout~6_combout\ & ( 
-- !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst81|auto_generated|l5_w25_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst81|auto_generated|l5_w25_n0_mux_dataout~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~8_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~7_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~6_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w25_n0_mux_dataout~9_combout\);

-- Location: FF_X12_Y9_N19
\inst72|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst3|inst6~q\);

-- Location: LABCELL_X13_Y9_N30
\inst48|inst3|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst3|inst6~feeder_combout\ = \inst|inst3|inst15~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_inst15~combout\,
	combout => \inst48|inst3|inst6~feeder_combout\);

-- Location: FF_X13_Y9_N32
\inst48|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst3|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst3|inst6~q\);

-- Location: FF_X13_Y9_N38
\inst64|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst3|inst6~q\);

-- Location: FF_X12_Y9_N2
\inst56|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst3|inst6~q\);

-- Location: LABCELL_X13_Y9_N36
\inst81|auto_generated|l5_w25_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w25_n0_mux_dataout~0_combout\ = ( \inst64|inst3|inst6~q\ & ( \inst56|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst48|inst3|inst6~q\)) # (\Read_Reg_Num_1[3]~input_o\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((!\Read_Reg_Num_1[3]~input_o\) # ((\inst72|inst3|inst6~q\)))) ) ) ) # ( !\inst64|inst3|inst6~q\ & ( \inst56|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & ((\inst48|inst3|inst6~q\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((!\Read_Reg_Num_1[3]~input_o\) # ((\inst72|inst3|inst6~q\)))) ) ) ) # ( \inst64|inst3|inst6~q\ & ( !\inst56|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst48|inst3|inst6~q\)) # (\Read_Reg_Num_1[3]~input_o\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst3|inst6~q\))) ) ) ) # ( !\inst64|inst3|inst6~q\ & ( !\inst56|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & ((\inst48|inst3|inst6~q\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst3|inst6~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst72|inst3|ALT_INV_inst6~q\,
	datad => \inst48|inst3|ALT_INV_inst6~q\,
	datae => \inst64|inst3|ALT_INV_inst6~q\,
	dataf => \inst56|inst3|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w25_n0_mux_dataout~0_combout\);

-- Location: FF_X10_Y7_N37
\inst78|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst3|inst6~q\);

-- Location: FF_X15_Y7_N2
\inst62|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst3|inst6~q\);

-- Location: FF_X15_Y7_N10
\inst70|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst3|inst6~q\);

-- Location: LABCELL_X11_Y7_N33
\inst54|inst3|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst3|inst6~feeder_combout\ = ( \inst|inst3|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst15~combout\,
	combout => \inst54|inst3|inst6~feeder_combout\);

-- Location: FF_X11_Y7_N34
\inst54|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst3|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst3|inst6~q\);

-- Location: MLABCELL_X15_Y7_N9
\inst81|auto_generated|l5_w25_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w25_n0_mux_dataout~3_combout\ = ( \inst70|inst3|inst6~q\ & ( \inst54|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst62|inst3|inst6~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst78|inst3|inst6~q\))) ) ) ) # ( !\inst70|inst3|inst6~q\ & ( \inst54|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\) # (\inst62|inst3|inst6~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst78|inst3|inst6~q\ & 
-- (\Read_Reg_Num_1[2]~input_o\))) ) ) ) # ( \inst70|inst3|inst6~q\ & ( !\inst54|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\ & \inst62|inst3|inst6~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)) 
-- # (\inst78|inst3|inst6~q\))) ) ) ) # ( !\inst70|inst3|inst6~q\ & ( !\inst54|inst3|inst6~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst62|inst3|inst6~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst78|inst3|inst6~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst78|inst3|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst62|inst3|ALT_INV_inst6~q\,
	datae => \inst70|inst3|ALT_INV_inst6~q\,
	dataf => \inst54|inst3|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w25_n0_mux_dataout~3_combout\);

-- Location: FF_X17_Y4_N17
\inst76|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst3|inst6~q\);

-- Location: LABCELL_X19_Y4_N27
\inst60|inst3|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst3|inst6~feeder_combout\ = \inst|inst3|inst15~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst3|ALT_INV_inst15~combout\,
	combout => \inst60|inst3|inst6~feeder_combout\);

-- Location: FF_X19_Y4_N29
\inst60|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst3|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst3|inst6~q\);

-- Location: LABCELL_X17_Y6_N6
\inst68|inst3|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst68|inst3|inst6~feeder_combout\ = ( \inst|inst3|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst15~combout\,
	combout => \inst68|inst3|inst6~feeder_combout\);

-- Location: FF_X17_Y6_N8
\inst68|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	d => \inst68|inst3|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst3|inst6~q\);

-- Location: LABCELL_X13_Y7_N9
\inst52|inst3|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst3|inst6~feeder_combout\ = ( \inst|inst3|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst15~combout\,
	combout => \inst52|inst3|inst6~feeder_combout\);

-- Location: FF_X13_Y7_N10
\inst52|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst3|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst3|inst6~q\);

-- Location: LABCELL_X17_Y4_N45
\inst81|auto_generated|l5_w25_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w25_n0_mux_dataout~2_combout\ = ( \inst68|inst3|inst6~q\ & ( \inst52|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst60|inst3|inst6~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst76|inst3|inst6~q\))) ) ) ) # ( !\inst68|inst3|inst6~q\ & ( \inst52|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\)) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst60|inst3|inst6~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst76|inst3|inst6~q\)))) ) ) ) # ( \inst68|inst3|inst6~q\ & ( !\inst52|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\Read_Reg_Num_1[3]~input_o\)) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst60|inst3|inst6~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst76|inst3|inst6~q\)))) ) ) ) # ( !\inst68|inst3|inst6~q\ & ( !\inst52|inst3|inst6~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst60|inst3|inst6~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst76|inst3|inst6~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst76|inst3|ALT_INV_inst6~q\,
	datad => \inst60|inst3|ALT_INV_inst6~q\,
	datae => \inst68|inst3|ALT_INV_inst6~q\,
	dataf => \inst52|inst3|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w25_n0_mux_dataout~2_combout\);

-- Location: FF_X7_Y3_N5
\inst58|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst3|inst6~q\);

-- Location: FF_X9_Y5_N59
\inst74|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst3|inst6~q\);

-- Location: FF_X8_Y1_N1
\inst66|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst3|inst6~q\);

-- Location: MLABCELL_X8_Y1_N18
\inst50|inst3|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst3|inst6~feeder_combout\ = \inst|inst3|inst15~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_inst15~combout\,
	combout => \inst50|inst3|inst6~feeder_combout\);

-- Location: FF_X8_Y1_N20
\inst50|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst3|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst3|inst6~q\);

-- Location: MLABCELL_X8_Y1_N0
\inst81|auto_generated|l5_w25_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w25_n0_mux_dataout~1_combout\ = ( \inst66|inst3|inst6~q\ & ( \inst50|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst3|inst6~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst74|inst3|inst6~q\)))) ) ) ) # ( !\inst66|inst3|inst6~q\ & ( \inst50|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst3|inst6~q\)) # 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst74|inst3|inst6~q\))))) ) ) ) # ( \inst66|inst3|inst6~q\ & ( !\inst50|inst3|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst3|inst6~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst74|inst3|inst6~q\))))) ) ) ) # ( !\inst66|inst3|inst6~q\ & ( !\inst50|inst3|inst6~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst58|inst3|inst6~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst74|inst3|inst6~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst58|inst3|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst74|inst3|ALT_INV_inst6~q\,
	datae => \inst66|inst3|ALT_INV_inst6~q\,
	dataf => \inst50|inst3|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w25_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X15_Y9_N48
\inst81|auto_generated|l5_w25_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w25_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_1[1]~input_o\ & ( \Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w25_n0_mux_dataout~3_combout\ ) ) ) # ( !\Read_Reg_Num_1[1]~input_o\ & ( \Read_Reg_Num_1[0]~input_o\ & ( 
-- \inst81|auto_generated|l5_w25_n0_mux_dataout~1_combout\ ) ) ) # ( \Read_Reg_Num_1[1]~input_o\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w25_n0_mux_dataout~2_combout\ ) ) ) # ( !\Read_Reg_Num_1[1]~input_o\ & ( 
-- !\Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w25_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~0_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~3_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~2_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~1_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w25_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X11_Y8_N33
\inst32|inst3|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst3|inst6~feeder_combout\ = ( \inst|inst3|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst15~combout\,
	combout => \inst32|inst3|inst6~feeder_combout\);

-- Location: FF_X11_Y8_N35
\inst32|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst3|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst3|inst6~q\);

-- Location: FF_X15_Y9_N56
\inst38|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst3|inst6~q\);

-- Location: LABCELL_X10_Y9_N0
\inst34|inst3|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst3|inst6~feeder_combout\ = \inst|inst3|inst15~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst3|ALT_INV_inst15~combout\,
	combout => \inst34|inst3|inst6~feeder_combout\);

-- Location: FF_X10_Y9_N2
\inst34|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst3|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst3|inst6~q\);

-- Location: FF_X10_Y9_N19
\inst36|inst3|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst3|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst3|inst6~q\);

-- Location: LABCELL_X10_Y9_N18
\inst81|auto_generated|l5_w25_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w25_n0_mux_dataout~5_combout\ = ( \inst36|inst3|inst6~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst38|inst3|inst6~q\) ) ) ) # ( !\inst36|inst3|inst6~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( 
-- (\inst38|inst3|inst6~q\ & \Read_Reg_Num_1[0]~input_o\) ) ) ) # ( \inst36|inst3|inst6~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst3|inst6~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst34|inst3|inst6~q\))) ) ) ) # ( 
-- !\inst36|inst3|inst6~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst3|inst6~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst34|inst3|inst6~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst32|inst3|ALT_INV_inst6~q\,
	datab => \inst38|inst3|ALT_INV_inst6~q\,
	datac => \inst34|inst3|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst36|inst3|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w25_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X13_Y9_N12
\inst81|auto_generated|l5_w25_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w25_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w25_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & (((\inst81|auto_generated|l5_w25_n0_mux_dataout~9_combout\)) # 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (((\inst81|auto_generated|l5_w25_n0_mux_dataout~4_combout\)))) ) ) # ( !\inst81|auto_generated|l5_w25_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ 
-- & (!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w25_n0_mux_dataout~9_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (((\inst81|auto_generated|l5_w25_n0_mux_dataout~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~9_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~4_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~5_combout\,
	combout => \inst81|auto_generated|l5_w25_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X56_Y0_N18
\Write_Data[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(24),
	o => \Write_Data[24]~input_o\);

-- Location: LABCELL_X9_Y4_N42
\inst|inst3|inst16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|inst16~combout\ = ( !\Clear~input_o\ & ( \Write_Data[24]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[24]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst3|inst16~combout\);

-- Location: FF_X12_Y8_N40
\inst38|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst3|inst7~q\);

-- Location: FF_X11_Y8_N26
\inst32|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst3|inst7~q\);

-- Location: FF_X11_Y8_N4
\inst36|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst3|inst7~q\);

-- Location: LABCELL_X10_Y9_N15
\inst34|inst3|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst3|inst7~feeder_combout\ = ( \inst|inst3|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst16~combout\,
	combout => \inst34|inst3|inst7~feeder_combout\);

-- Location: FF_X10_Y9_N16
\inst34|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst3|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst3|inst7~q\);

-- Location: LABCELL_X11_Y8_N3
\inst81|auto_generated|l5_w24_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w24_n0_mux_dataout~5_combout\ = ( \inst36|inst3|inst7~q\ & ( \inst34|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst32|inst3|inst7~q\) # (\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst38|inst3|inst7~q\))) ) ) ) # ( !\inst36|inst3|inst7~q\ & ( \inst34|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst32|inst3|inst7~q\) # (\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst38|inst3|inst7~q\ & (\Read_Reg_Num_1[0]~input_o\))) ) ) ) # ( \inst36|inst3|inst7~q\ & ( !\inst34|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\ & \inst32|inst3|inst7~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst38|inst3|inst7~q\))) ) ) ) # ( !\inst36|inst3|inst7~q\ & ( !\inst34|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\ & \inst32|inst3|inst7~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst38|inst3|inst7~q\ & (\Read_Reg_Num_1[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst38|inst3|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst32|inst3|ALT_INV_inst7~q\,
	datae => \inst36|inst3|ALT_INV_inst7~q\,
	dataf => \inst34|inst3|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w24_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X16_Y6_N0
\inst62|inst3|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst3|inst7~feeder_combout\ = ( \inst|inst3|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst16~combout\,
	combout => \inst62|inst3|inst7~feeder_combout\);

-- Location: FF_X16_Y6_N2
\inst62|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst3|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst3|inst7~q\);

-- Location: FF_X11_Y9_N40
\inst78|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst3|inst7~q\);

-- Location: FF_X16_Y6_N31
\inst70|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst3|inst7~q\);

-- Location: LABCELL_X11_Y7_N39
\inst54|inst3|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst3|inst7~feeder_combout\ = ( \inst|inst3|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst16~combout\,
	combout => \inst54|inst3|inst7~feeder_combout\);

-- Location: FF_X11_Y7_N40
\inst54|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst3|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst3|inst7~q\);

-- Location: LABCELL_X16_Y6_N30
\inst81|auto_generated|l5_w24_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w24_n0_mux_dataout~3_combout\ = ( \inst70|inst3|inst7~q\ & ( \inst54|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst3|inst7~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst78|inst3|inst7~q\)))) ) ) ) # ( !\inst70|inst3|inst7~q\ & ( \inst54|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\) # ((\inst62|inst3|inst7~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst78|inst3|inst7~q\)))) ) ) ) # ( \inst70|inst3|inst7~q\ & ( !\inst54|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\Read_Reg_Num_1[2]~input_o\ & (\inst62|inst3|inst7~q\))) # (\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\) # 
-- ((\inst78|inst3|inst7~q\)))) ) ) ) # ( !\inst70|inst3|inst7~q\ & ( !\inst54|inst3|inst7~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst3|inst7~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst3|inst7~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst62|inst3|ALT_INV_inst7~q\,
	datad => \inst78|inst3|ALT_INV_inst7~q\,
	datae => \inst70|inst3|ALT_INV_inst7~q\,
	dataf => \inst54|inst3|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w24_n0_mux_dataout~3_combout\);

-- Location: FF_X13_Y11_N43
\inst72|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst3|inst7~q\);

-- Location: FF_X13_Y9_N41
\inst64|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst3|inst7~q\);

-- Location: FF_X13_Y11_N26
\inst48|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst3|inst7~q\);

-- Location: LABCELL_X12_Y7_N6
\inst56|inst3|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst3|inst7~feeder_combout\ = ( \inst|inst3|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst16~combout\,
	combout => \inst56|inst3|inst7~feeder_combout\);

-- Location: FF_X12_Y7_N8
\inst56|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst3|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst3|inst7~q\);

-- Location: LABCELL_X13_Y11_N24
\inst81|auto_generated|l5_w24_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w24_n0_mux_dataout~0_combout\ = ( \inst48|inst3|inst7~q\ & ( \inst56|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\) # ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst64|inst3|inst7~q\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst72|inst3|inst7~q\))) ) ) ) # ( !\inst48|inst3|inst7~q\ & ( \inst56|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst64|inst3|inst7~q\))) # 
-- (\Read_Reg_Num_1[2]~input_o\ & (\inst72|inst3|inst7~q\)))) ) ) ) # ( \inst48|inst3|inst7~q\ & ( !\inst56|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ 
-- & ((\inst64|inst3|inst7~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst72|inst3|inst7~q\)))) ) ) ) # ( !\inst48|inst3|inst7~q\ & ( !\inst56|inst3|inst7~q\ & ( (\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst64|inst3|inst7~q\))) # 
-- (\Read_Reg_Num_1[2]~input_o\ & (\inst72|inst3|inst7~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst72|inst3|ALT_INV_inst7~q\,
	datac => \inst64|inst3|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst48|inst3|ALT_INV_inst7~q\,
	dataf => \inst56|inst3|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w24_n0_mux_dataout~0_combout\);

-- Location: FF_X9_Y7_N25
\inst74|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst3|inst7~q\);

-- Location: FF_X6_Y7_N53
\inst58|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst3|inst7~q\);

-- Location: FF_X7_Y7_N7
\inst66|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst3|inst7~q\);

-- Location: FF_X7_Y7_N53
\inst50|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst3|inst7~q\);

-- Location: LABCELL_X7_Y7_N6
\inst81|auto_generated|l5_w24_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w24_n0_mux_dataout~1_combout\ = ( \inst66|inst3|inst7~q\ & ( \inst50|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst58|inst3|inst7~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst74|inst3|inst7~q\))) ) ) ) # ( !\inst66|inst3|inst7~q\ & ( \inst50|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst58|inst3|inst7~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst74|inst3|inst7~q\)))) ) ) ) # ( \inst66|inst3|inst7~q\ & ( !\inst50|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ 
-- & ((\inst58|inst3|inst7~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst74|inst3|inst7~q\)))) ) ) ) # ( !\inst66|inst3|inst7~q\ & ( !\inst50|inst3|inst7~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst58|inst3|inst7~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst74|inst3|inst7~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst74|inst3|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst58|inst3|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst66|inst3|ALT_INV_inst7~q\,
	dataf => \inst50|inst3|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w24_n0_mux_dataout~1_combout\);

-- Location: FF_X19_Y4_N26
\inst60|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst3|inst7~q\);

-- Location: FF_X12_Y7_N29
\inst52|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst3|inst7~q\);

-- Location: FF_X17_Y6_N49
\inst68|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst3|inst7~q\);

-- Location: FF_X21_Y4_N41
\inst76|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst3|inst7~q\);

-- Location: LABCELL_X17_Y6_N48
\inst81|auto_generated|l5_w24_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w24_n0_mux_dataout~2_combout\ = ( \inst68|inst3|inst7~q\ & ( \inst76|inst3|inst7~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst52|inst3|inst7~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst60|inst3|inst7~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst68|inst3|inst7~q\ & ( \inst76|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst52|inst3|inst7~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst60|inst3|inst7~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst68|inst3|inst7~q\ & ( !\inst76|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst52|inst3|inst7~q\))) # (\Read_Reg_Num_1[2]~input_o\ 
-- & (\inst60|inst3|inst7~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( !\inst68|inst3|inst7~q\ & ( !\inst76|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst52|inst3|inst7~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst60|inst3|inst7~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst60|inst3|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst52|inst3|ALT_INV_inst7~q\,
	datae => \inst68|inst3|ALT_INV_inst7~q\,
	dataf => \inst76|inst3|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w24_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X6_Y5_N36
\inst81|auto_generated|l5_w24_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w24_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w24_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w24_n0_mux_dataout~1_combout\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w24_n0_mux_dataout~3_combout\)) ) ) ) # ( !\Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w24_n0_mux_dataout~2_combout\ & ( (\inst81|auto_generated|l5_w24_n0_mux_dataout~0_combout\) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( \Read_Reg_Num_1[0]~input_o\ & ( !\inst81|auto_generated|l5_w24_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w24_n0_mux_dataout~1_combout\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w24_n0_mux_dataout~3_combout\)) ) ) ) # ( !\Read_Reg_Num_1[0]~input_o\ & ( !\inst81|auto_generated|l5_w24_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & 
-- \inst81|auto_generated|l5_w24_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~3_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~0_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~1_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~2_combout\,
	combout => \inst81|auto_generated|l5_w24_n0_mux_dataout~4_combout\);

-- Location: FF_X11_Y4_N43
\inst46|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst3|inst7~q\);

-- Location: FF_X16_Y2_N20
\inst40|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst3|inst7~q\);

-- Location: FF_X11_Y4_N29
\inst42|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst3|inst7~q\);

-- Location: FF_X16_Y2_N50
\inst44|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst3|inst7~q\);

-- Location: LABCELL_X16_Y2_N48
\inst81|auto_generated|l5_w24_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w24_n0_mux_dataout~6_combout\ = ( \inst44|inst3|inst7~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst42|inst3|inst7~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst46|inst3|inst7~q\)) ) ) ) # ( 
-- !\inst44|inst3|inst7~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst42|inst3|inst7~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst46|inst3|inst7~q\)) ) ) ) # ( \inst44|inst3|inst7~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\inst40|inst3|inst7~q\) # (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst44|inst3|inst7~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & \inst40|inst3|inst7~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst46|inst3|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst40|inst3|ALT_INV_inst7~q\,
	datad => \inst42|inst3|ALT_INV_inst7~q\,
	datae => \inst44|inst3|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w24_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X9_Y2_N54
\inst|inst3|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|inst7~feeder_combout\ = ( \inst|inst3|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst16~combout\,
	combout => \inst|inst3|inst7~feeder_combout\);

-- Location: FF_X9_Y2_N56
\inst|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst3|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst3|inst7~q\);

-- Location: FF_X9_Y4_N44
\inst22|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst|inst3|inst16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst3|inst7~q\);

-- Location: FF_X6_Y6_N32
\inst20|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst3|inst7~q\);

-- Location: FF_X6_Y6_N50
\inst18|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst3|inst7~q\);

-- Location: MLABCELL_X6_Y6_N48
\inst81|auto_generated|l5_w24_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w24_n0_mux_dataout~8_combout\ = ( \inst18|inst3|inst7~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst3|inst7~q\) ) ) ) # ( !\inst18|inst3|inst7~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\ & \inst22|inst3|inst7~q\) ) ) ) # ( \inst18|inst3|inst7~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst|inst3|inst7~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst20|inst3|inst7~q\))) ) ) ) # ( 
-- !\inst18|inst3|inst7~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst|inst3|inst7~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst20|inst3|inst7~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst|inst3|ALT_INV_inst7~q\,
	datac => \inst22|inst3|ALT_INV_inst7~q\,
	datad => \inst20|inst3|ALT_INV_inst7~q\,
	datae => \inst18|inst3|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w24_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X16_Y1_N36
\inst24|inst3|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst3|inst7~feeder_combout\ = ( \inst|inst3|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst16~combout\,
	combout => \inst24|inst3|inst7~feeder_combout\);

-- Location: FF_X16_Y1_N38
\inst24|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst3|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst3|inst7~q\);

-- Location: FF_X13_Y1_N43
\inst30|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst3|inst7~q\);

-- Location: FF_X16_Y1_N19
\inst28|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst3|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst3|inst7~q\);

-- Location: LABCELL_X11_Y1_N18
\inst26|inst3|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst3|inst7~feeder_combout\ = ( \inst|inst3|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst3|ALT_INV_inst16~combout\,
	combout => \inst26|inst3|inst7~feeder_combout\);

-- Location: FF_X11_Y1_N20
\inst26|inst3|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst3|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst3|inst7~q\);

-- Location: LABCELL_X16_Y1_N18
\inst81|auto_generated|l5_w24_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w24_n0_mux_dataout~7_combout\ = ( \inst28|inst3|inst7~q\ & ( \inst26|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)) # (\inst24|inst3|inst7~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\) # (\inst30|inst3|inst7~q\)))) ) ) ) # ( !\inst28|inst3|inst7~q\ & ( \inst26|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)) # (\inst24|inst3|inst7~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((\inst30|inst3|inst7~q\ & \Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst28|inst3|inst7~q\ & ( !\inst26|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst24|inst3|inst7~q\ & ((!\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\) # (\inst30|inst3|inst7~q\)))) ) ) ) # ( !\inst28|inst3|inst7~q\ & ( !\inst26|inst3|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst24|inst3|inst7~q\ & ((!\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((\inst30|inst3|inst7~q\ & \Read_Reg_Num_1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|inst3|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst30|inst3|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst28|inst3|ALT_INV_inst7~q\,
	dataf => \inst26|inst3|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w24_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X6_Y5_N45
\inst81|auto_generated|l5_w24_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w24_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w24_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\inst81|auto_generated|l5_w24_n0_mux_dataout~8_combout\) # (\Read_Reg_Num_1[2]~input_o\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst81|auto_generated|l5_w24_n0_mux_dataout~6_combout\)) ) ) # ( !\inst81|auto_generated|l5_w24_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\ & 
-- \inst81|auto_generated|l5_w24_n0_mux_dataout~8_combout\)))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst81|auto_generated|l5_w24_n0_mux_dataout~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~6_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~8_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~7_combout\,
	combout => \inst81|auto_generated|l5_w24_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X6_Y5_N3
\inst81|auto_generated|l5_w24_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w24_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w24_n0_mux_dataout~9_combout\ & ( \Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w24_n0_mux_dataout~4_combout\ ) ) ) # ( 
-- !\inst81|auto_generated|l5_w24_n0_mux_dataout~9_combout\ & ( \Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w24_n0_mux_dataout~4_combout\ ) ) ) # ( \inst81|auto_generated|l5_w24_n0_mux_dataout~9_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( 
-- (!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\) # (\inst81|auto_generated|l5_w24_n0_mux_dataout~5_combout\) ) ) ) # ( !\inst81|auto_generated|l5_w24_n0_mux_dataout~9_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & \inst81|auto_generated|l5_w24_n0_mux_dataout~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~5_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~4_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~9_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	combout => \inst81|auto_generated|l5_w24_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X40_Y0_N1
\Write_Data[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(23),
	o => \Write_Data[23]~input_o\);

-- Location: LABCELL_X9_Y4_N54
\inst|inst2|inst9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|inst9~combout\ = ( !\Clear~input_o\ & ( \Write_Data[23]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[23]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst2|inst9~combout\);

-- Location: LABCELL_X7_Y3_N9
\inst58|inst2|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst2|inst~feeder_combout\ = ( \inst|inst2|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst9~combout\,
	combout => \inst58|inst2|inst~feeder_combout\);

-- Location: FF_X7_Y3_N11
\inst58|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst2|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst2|inst~q\);

-- Location: LABCELL_X7_Y5_N24
\inst50|inst2|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst2|inst~feeder_combout\ = \inst|inst2|inst9~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst2|ALT_INV_inst9~combout\,
	combout => \inst50|inst2|inst~feeder_combout\);

-- Location: FF_X7_Y5_N25
\inst50|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst2|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst2|inst~q\);

-- Location: FF_X10_Y1_N32
\inst74|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst2|inst~q\);

-- Location: FF_X10_Y1_N2
\inst66|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst2|inst~q\);

-- Location: LABCELL_X10_Y1_N0
\inst81|auto_generated|l5_w23_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w23_n0_mux_dataout~1_combout\ = ( \inst66|inst2|inst~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst2|inst~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst74|inst2|inst~q\))) ) ) ) # ( 
-- !\inst66|inst2|inst~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst2|inst~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst74|inst2|inst~q\))) ) ) ) # ( \inst66|inst2|inst~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst50|inst2|inst~q\) ) ) ) # ( !\inst66|inst2|inst~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst50|inst2|inst~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst58|inst2|ALT_INV_inst~q\,
	datab => \inst50|inst2|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst74|inst2|ALT_INV_inst~q\,
	datae => \inst66|inst2|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w23_n0_mux_dataout~1_combout\);

-- Location: FF_X7_Y6_N43
\inst78|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst2|inst~q\);

-- Location: MLABCELL_X15_Y7_N24
\inst62|inst2|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst2|inst~feeder_combout\ = ( \inst|inst2|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst9~combout\,
	combout => \inst62|inst2|inst~feeder_combout\);

-- Location: FF_X15_Y7_N25
\inst62|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst2|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst2|inst~q\);

-- Location: LABCELL_X11_Y7_N3
\inst54|inst2|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst2|inst~feeder_combout\ = \inst|inst2|inst9~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|ALT_INV_inst9~combout\,
	combout => \inst54|inst2|inst~feeder_combout\);

-- Location: FF_X11_Y7_N4
\inst54|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst2|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst2|inst~q\);

-- Location: FF_X12_Y4_N31
\inst70|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst2|inst~q\);

-- Location: LABCELL_X12_Y4_N30
\inst81|auto_generated|l5_w23_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w23_n0_mux_dataout~3_combout\ = ( \inst70|inst2|inst~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst78|inst2|inst~q\) ) ) ) # ( !\inst70|inst2|inst~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst78|inst2|inst~q\ & \Read_Reg_Num_1[2]~input_o\) ) ) ) # ( \inst70|inst2|inst~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst54|inst2|inst~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst62|inst2|inst~q\)) ) ) ) # ( 
-- !\inst70|inst2|inst~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst54|inst2|inst~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst62|inst2|inst~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst78|inst2|ALT_INV_inst~q\,
	datab => \inst62|inst2|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst54|inst2|ALT_INV_inst~q\,
	datae => \inst70|inst2|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w23_n0_mux_dataout~3_combout\);

-- Location: FF_X12_Y7_N20
\inst52|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst2|inst~q\);

-- Location: FF_X17_Y4_N25
\inst76|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst2|inst~q\);

-- Location: FF_X12_Y4_N46
\inst68|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst2|inst~q\);

-- Location: LABCELL_X19_Y4_N54
\inst60|inst2|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst2|inst~feeder_combout\ = ( \inst|inst2|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst9~combout\,
	combout => \inst60|inst2|inst~feeder_combout\);

-- Location: FF_X19_Y4_N56
\inst60|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst2|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst2|inst~q\);

-- Location: LABCELL_X12_Y4_N45
\inst81|auto_generated|l5_w23_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w23_n0_mux_dataout~2_combout\ = ( \inst68|inst2|inst~q\ & ( \inst60|inst2|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)) # (\inst52|inst2|inst~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\) # (\inst76|inst2|inst~q\)))) ) ) ) # ( !\inst68|inst2|inst~q\ & ( \inst60|inst2|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)) # (\inst52|inst2|inst~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((\inst76|inst2|inst~q\ & \Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst68|inst2|inst~q\ & ( !\inst60|inst2|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst52|inst2|inst~q\ & ((!\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\) # (\inst76|inst2|inst~q\)))) ) ) ) # ( !\inst68|inst2|inst~q\ & ( !\inst60|inst2|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst52|inst2|inst~q\ & ((!\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((\inst76|inst2|inst~q\ & \Read_Reg_Num_1[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst52|inst2|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst76|inst2|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst68|inst2|ALT_INV_inst~q\,
	dataf => \inst60|inst2|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w23_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X15_Y8_N39
\inst48|inst2|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst2|inst~feeder_combout\ = ( \inst|inst2|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst9~combout\,
	combout => \inst48|inst2|inst~feeder_combout\);

-- Location: FF_X15_Y8_N40
\inst48|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst2|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst2|inst~q\);

-- Location: FF_X13_Y6_N44
\inst56|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst2|inst~q\);

-- Location: FF_X11_Y12_N47
\inst72|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst2|inst~q\);

-- Location: FF_X11_Y12_N50
\inst64|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst2|inst~q\);

-- Location: LABCELL_X11_Y12_N48
\inst81|auto_generated|l5_w23_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w23_n0_mux_dataout~0_combout\ = ( \inst64|inst2|inst~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst2|inst~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst2|inst~q\))) ) ) ) # ( 
-- !\inst64|inst2|inst~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst2|inst~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst2|inst~q\))) ) ) ) # ( \inst64|inst2|inst~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst48|inst2|inst~q\) ) ) ) # ( !\inst64|inst2|inst~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst48|inst2|inst~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst48|inst2|ALT_INV_inst~q\,
	datab => \inst56|inst2|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst72|inst2|ALT_INV_inst~q\,
	datae => \inst64|inst2|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w23_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X11_Y3_N42
\inst81|auto_generated|l5_w23_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w23_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w23_n0_mux_dataout~0_combout\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w23_n0_mux_dataout~1_combout\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w23_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst81|auto_generated|l5_w23_n0_mux_dataout~0_combout\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst81|auto_generated|l5_w23_n0_mux_dataout~1_combout\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w23_n0_mux_dataout~3_combout\))) ) ) ) # ( \inst81|auto_generated|l5_w23_n0_mux_dataout~0_combout\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (!\Read_Reg_Num_1[1]~input_o\) # (\inst81|auto_generated|l5_w23_n0_mux_dataout~2_combout\) ) ) ) # ( !\inst81|auto_generated|l5_w23_n0_mux_dataout~0_combout\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (\Read_Reg_Num_1[1]~input_o\ & 
-- \inst81|auto_generated|l5_w23_n0_mux_dataout~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~1_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~3_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~2_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~0_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w23_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X9_Y2_N57
\inst|inst2|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|inst~feeder_combout\ = \inst|inst2|inst9~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst2|ALT_INV_inst9~combout\,
	combout => \inst|inst2|inst~feeder_combout\);

-- Location: FF_X9_Y2_N59
\inst|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst2|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|inst~q\);

-- Location: LABCELL_X9_Y1_N42
\inst22|inst2|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst2|inst~feeder_combout\ = ( \inst|inst2|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst9~combout\,
	combout => \inst22|inst2|inst~feeder_combout\);

-- Location: FF_X9_Y1_N44
\inst22|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst2|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst2|inst~q\);

-- Location: FF_X9_Y1_N50
\inst18|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst2|inst~q\);

-- Location: FF_X11_Y2_N35
\inst20|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst2|inst~q\);

-- Location: LABCELL_X9_Y1_N48
\inst81|auto_generated|l5_w23_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w23_n0_mux_dataout~8_combout\ = ( \inst18|inst2|inst~q\ & ( \inst20|inst2|inst~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)) # (\inst|inst2|inst~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\) # (\inst22|inst2|inst~q\)))) ) ) ) # ( !\inst18|inst2|inst~q\ & ( \inst20|inst2|inst~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst|inst2|inst~q\ & ((!\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\) # (\inst22|inst2|inst~q\)))) ) ) ) # ( \inst18|inst2|inst~q\ & ( !\inst20|inst2|inst~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)) # (\inst|inst2|inst~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((\inst22|inst2|inst~q\ & \Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( !\inst18|inst2|inst~q\ & ( !\inst20|inst2|inst~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst|inst2|inst~q\ & ((!\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((\inst22|inst2|inst~q\ & \Read_Reg_Num_1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|ALT_INV_inst~q\,
	datab => \inst22|inst2|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst18|inst2|ALT_INV_inst~q\,
	dataf => \inst20|inst2|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w23_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X8_Y3_N3
\inst26|inst2|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst2|inst~feeder_combout\ = ( \inst|inst2|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst9~combout\,
	combout => \inst26|inst2|inst~feeder_combout\);

-- Location: FF_X8_Y3_N5
\inst26|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst2|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst2|inst~q\);

-- Location: FF_X17_Y2_N55
\inst30|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst2|inst~q\);

-- Location: FF_X17_Y2_N25
\inst28|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst2|inst~q\);

-- Location: LABCELL_X10_Y5_N39
\inst24|inst2|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst2|inst~feeder_combout\ = ( \inst|inst2|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst9~combout\,
	combout => \inst24|inst2|inst~feeder_combout\);

-- Location: FF_X10_Y5_N41
\inst24|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst2|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst2|inst~q\);

-- Location: LABCELL_X17_Y2_N24
\inst81|auto_generated|l5_w23_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w23_n0_mux_dataout~7_combout\ = ( \inst28|inst2|inst~q\ & ( \inst24|inst2|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst2|inst~q\)) # (\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst30|inst2|inst~q\)))) ) ) ) # ( !\inst28|inst2|inst~q\ & ( \inst24|inst2|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\)) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst2|inst~q\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst2|inst~q\))))) ) ) ) # ( \inst28|inst2|inst~q\ & ( !\inst24|inst2|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\Read_Reg_Num_1[1]~input_o\)) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst26|inst2|inst~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst2|inst~q\))))) ) ) ) # ( !\inst28|inst2|inst~q\ & ( !\inst24|inst2|inst~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst2|inst~q\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst2|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst26|inst2|ALT_INV_inst~q\,
	datad => \inst30|inst2|ALT_INV_inst~q\,
	datae => \inst28|inst2|ALT_INV_inst~q\,
	dataf => \inst24|inst2|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w23_n0_mux_dataout~7_combout\);

-- Location: FF_X10_Y4_N47
\inst42|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst2|inst~q\);

-- Location: FF_X10_Y2_N23
\inst40|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst2|inst~q\);

-- Location: FF_X15_Y2_N26
\inst44|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst2|inst~q\);

-- Location: FF_X15_Y2_N20
\inst46|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst2|inst~q\);

-- Location: MLABCELL_X15_Y2_N24
\inst81|auto_generated|l5_w23_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w23_n0_mux_dataout~6_combout\ = ( \inst44|inst2|inst~q\ & ( \inst46|inst2|inst~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst40|inst2|inst~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst42|inst2|inst~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst44|inst2|inst~q\ & ( \inst46|inst2|inst~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst40|inst2|inst~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst42|inst2|inst~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst44|inst2|inst~q\ & ( !\inst46|inst2|inst~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst40|inst2|inst~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst42|inst2|inst~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( !\inst44|inst2|inst~q\ & ( !\inst46|inst2|inst~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst40|inst2|inst~q\))) # 
-- (\Read_Reg_Num_1[0]~input_o\ & (\inst42|inst2|inst~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst42|inst2|ALT_INV_inst~q\,
	datab => \inst40|inst2|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst44|inst2|ALT_INV_inst~q\,
	dataf => \inst46|inst2|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w23_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X12_Y1_N39
\inst81|auto_generated|l5_w23_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w23_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w23_n0_mux_dataout~6_combout\ & ( \Read_Reg_Num_1[3]~input_o\ ) ) # ( \inst81|auto_generated|l5_w23_n0_mux_dataout~6_combout\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( 
-- (!\Read_Reg_Num_1[2]~input_o\ & (\inst81|auto_generated|l5_w23_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst81|auto_generated|l5_w23_n0_mux_dataout~7_combout\))) ) ) ) # ( !\inst81|auto_generated|l5_w23_n0_mux_dataout~6_combout\ & ( 
-- !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst81|auto_generated|l5_w23_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst81|auto_generated|l5_w23_n0_mux_dataout~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~8_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~7_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~6_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w23_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X10_Y9_N42
\inst34|inst2|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst2|inst~feeder_combout\ = \inst|inst2|inst9~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst2|ALT_INV_inst9~combout\,
	combout => \inst34|inst2|inst~feeder_combout\);

-- Location: FF_X10_Y9_N44
\inst34|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst2|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst2|inst~q\);

-- Location: FF_X9_Y8_N7
\inst38|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst2|inst~q\);

-- Location: FF_X9_Y8_N14
\inst36|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst2|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst2|inst~q\);

-- Location: LABCELL_X11_Y8_N24
\inst32|inst2|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst2|inst~feeder_combout\ = ( \inst|inst2|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst9~combout\,
	combout => \inst32|inst2|inst~feeder_combout\);

-- Location: FF_X11_Y8_N25
\inst32|inst2|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst2|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst2|inst~q\);

-- Location: LABCELL_X9_Y8_N12
\inst81|auto_generated|l5_w23_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w23_n0_mux_dataout~5_combout\ = ( \inst36|inst2|inst~q\ & ( \inst32|inst2|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst2|inst~q\)) # (\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst38|inst2|inst~q\)))) ) ) ) # ( !\inst36|inst2|inst~q\ & ( \inst32|inst2|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst2|inst~q\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst2|inst~q\))))) ) ) ) # ( \inst36|inst2|inst~q\ & ( !\inst32|inst2|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst34|inst2|inst~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst2|inst~q\))))) ) ) ) # ( !\inst36|inst2|inst~q\ & ( !\inst32|inst2|inst~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst2|inst~q\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst2|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst2|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \inst38|inst2|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst36|inst2|ALT_INV_inst~q\,
	dataf => \inst32|inst2|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w23_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X17_Y8_N48
\inst81|auto_generated|l5_w23_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w23_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w23_n0_mux_dataout~4_combout\ ) ) ) # ( 
-- !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w23_n0_mux_dataout~4_combout\ ) ) ) # ( \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( 
-- \inst81|auto_generated|l5_w23_n0_mux_dataout~5_combout\ ) ) ) # ( !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w23_n0_mux_dataout~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~4_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~9_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~5_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	combout => \inst81|auto_generated|l5_w23_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X68_Y0_N1
\Write_Data[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(22),
	o => \Write_Data[22]~input_o\);

-- Location: LABCELL_X11_Y4_N39
\inst|inst2|inst10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|inst10~combout\ = ( !\Clear~input_o\ & ( \Write_Data[22]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[22]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst2|inst10~combout\);

-- Location: FF_X15_Y6_N40
\inst78|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst2|inst1~q\);

-- Location: LABCELL_X11_Y7_N30
\inst54|inst2|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst2|inst1~feeder_combout\ = ( \inst|inst2|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst10~combout\,
	combout => \inst54|inst2|inst1~feeder_combout\);

-- Location: FF_X11_Y7_N31
\inst54|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst2|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst2|inst1~q\);

-- Location: LABCELL_X16_Y6_N48
\inst62|inst2|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst2|inst1~feeder_combout\ = ( \inst|inst2|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst10~combout\,
	combout => \inst62|inst2|inst1~feeder_combout\);

-- Location: FF_X16_Y6_N50
\inst62|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst2|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst2|inst1~q\);

-- Location: FF_X15_Y7_N55
\inst70|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst2|inst1~q\);

-- Location: MLABCELL_X15_Y7_N54
\inst81|auto_generated|l5_w22_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w22_n0_mux_dataout~3_combout\ = ( \inst70|inst2|inst1~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst78|inst2|inst1~q\) ) ) ) # ( !\inst70|inst2|inst1~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst78|inst2|inst1~q\ & \Read_Reg_Num_1[2]~input_o\) ) ) ) # ( \inst70|inst2|inst1~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst2|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst62|inst2|inst1~q\))) ) ) ) # ( 
-- !\inst70|inst2|inst1~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst2|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst62|inst2|inst1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst78|inst2|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst54|inst2|ALT_INV_inst1~q\,
	datad => \inst62|inst2|ALT_INV_inst1~q\,
	datae => \inst70|inst2|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w22_n0_mux_dataout~3_combout\);

-- Location: FF_X8_Y1_N43
\inst50|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst2|inst1~q\);

-- Location: LABCELL_X7_Y3_N0
\inst58|inst2|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst2|inst1~feeder_combout\ = ( \inst|inst2|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst10~combout\,
	combout => \inst58|inst2|inst1~feeder_combout\);

-- Location: FF_X7_Y3_N2
\inst58|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst2|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst2|inst1~q\);

-- Location: FF_X10_Y1_N14
\inst66|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst2|inst1~q\);

-- Location: FF_X10_Y1_N20
\inst74|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst2|inst1~q\);

-- Location: LABCELL_X10_Y1_N12
\inst81|auto_generated|l5_w22_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w22_n0_mux_dataout~1_combout\ = ( \inst66|inst2|inst1~q\ & ( \inst74|inst2|inst1~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst2|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst2|inst1~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst66|inst2|inst1~q\ & ( \inst74|inst2|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst2|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst2|inst1~q\))))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst66|inst2|inst1~q\ & ( !\inst74|inst2|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst2|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst58|inst2|inst1~q\))))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( !\inst66|inst2|inst1~q\ & ( !\inst74|inst2|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst2|inst1~q\)) 
-- # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst2|inst1~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst50|inst2|ALT_INV_inst1~q\,
	datac => \inst58|inst2|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst66|inst2|ALT_INV_inst1~q\,
	dataf => \inst74|inst2|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w22_n0_mux_dataout~1_combout\);

-- Location: FF_X13_Y7_N37
\inst52|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst2|inst1~q\);

-- Location: FF_X19_Y4_N8
\inst60|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst2|inst1~q\);

-- Location: FF_X17_Y6_N44
\inst68|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst2|inst1~q\);

-- Location: FF_X15_Y5_N31
\inst76|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst2|inst1~q\);

-- Location: LABCELL_X17_Y6_N42
\inst81|auto_generated|l5_w22_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w22_n0_mux_dataout~2_combout\ = ( \inst68|inst2|inst1~q\ & ( \inst76|inst2|inst1~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst52|inst2|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst60|inst2|inst1~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst68|inst2|inst1~q\ & ( \inst76|inst2|inst1~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst52|inst2|inst1~q\ & ((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\) # 
-- (\inst60|inst2|inst1~q\)))) ) ) ) # ( \inst68|inst2|inst1~q\ & ( !\inst76|inst2|inst1~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)) # (\inst52|inst2|inst1~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (((\inst60|inst2|inst1~q\ & 
-- !\Read_Reg_Num_1[3]~input_o\)))) ) ) ) # ( !\inst68|inst2|inst1~q\ & ( !\inst76|inst2|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst52|inst2|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst60|inst2|inst1~q\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst52|inst2|ALT_INV_inst1~q\,
	datab => \inst60|inst2|ALT_INV_inst1~q\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst68|inst2|ALT_INV_inst1~q\,
	dataf => \inst76|inst2|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w22_n0_mux_dataout~2_combout\);

-- Location: FF_X11_Y5_N29
\inst64|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst2|inst1~q\);

-- Location: FF_X16_Y8_N52
\inst72|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst2|inst1~q\);

-- Location: FF_X13_Y5_N40
\inst48|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst2|inst1~q\);

-- Location: FF_X17_Y10_N53
\inst56|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst2|inst1~q\);

-- Location: LABCELL_X17_Y10_N51
\inst81|auto_generated|l5_w22_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w22_n0_mux_dataout~0_combout\ = ( \inst56|inst2|inst1~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst64|inst2|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst72|inst2|inst1~q\))) ) ) ) # ( 
-- !\inst56|inst2|inst1~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst64|inst2|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst72|inst2|inst1~q\))) ) ) ) # ( \inst56|inst2|inst1~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst48|inst2|inst1~q\) # (\Read_Reg_Num_1[2]~input_o\) ) ) ) # ( !\inst56|inst2|inst1~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & \inst48|inst2|inst1~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst64|inst2|ALT_INV_inst1~q\,
	datac => \inst72|inst2|ALT_INV_inst1~q\,
	datad => \inst48|inst2|ALT_INV_inst1~q\,
	datae => \inst56|inst2|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w22_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X17_Y9_N15
\inst81|auto_generated|l5_w22_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w22_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w22_n0_mux_dataout~2_combout\ & ( \inst81|auto_generated|l5_w22_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst81|auto_generated|l5_w22_n0_mux_dataout~1_combout\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w22_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst81|auto_generated|l5_w22_n0_mux_dataout~2_combout\ & ( 
-- \inst81|auto_generated|l5_w22_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w22_n0_mux_dataout~1_combout\))) 
-- # (\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w22_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst81|auto_generated|l5_w22_n0_mux_dataout~2_combout\ & ( !\inst81|auto_generated|l5_w22_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ 
-- & (((\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w22_n0_mux_dataout~1_combout\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst81|auto_generated|l5_w22_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst81|auto_generated|l5_w22_n0_mux_dataout~2_combout\ & ( !\inst81|auto_generated|l5_w22_n0_mux_dataout~0_combout\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ 
-- & ((\inst81|auto_generated|l5_w22_n0_mux_dataout~1_combout\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w22_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~3_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~1_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~2_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~0_combout\,
	combout => \inst81|auto_generated|l5_w22_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X11_Y3_N21
\inst22|inst2|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst2|inst1~feeder_combout\ = \inst|inst2|inst10~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst2|ALT_INV_inst10~combout\,
	combout => \inst22|inst2|inst1~feeder_combout\);

-- Location: FF_X11_Y3_N23
\inst22|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst2|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst2|inst1~q\);

-- Location: FF_X9_Y2_N4
\inst|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|inst1~q\);

-- Location: FF_X17_Y3_N55
\inst18|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst2|inst1~q\);

-- Location: FF_X18_Y6_N55
\inst20|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst2|inst1~q\);

-- Location: LABCELL_X17_Y3_N54
\inst81|auto_generated|l5_w22_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w22_n0_mux_dataout~8_combout\ = ( \inst18|inst2|inst1~q\ & ( \inst20|inst2|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst|inst2|inst1~q\)) # (\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((!\Read_Reg_Num_1[1]~input_o\) # ((\inst22|inst2|inst1~q\)))) ) ) ) # ( !\inst18|inst2|inst1~q\ & ( \inst20|inst2|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst|inst2|inst1~q\)) # (\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst22|inst2|inst1~q\))) ) ) ) # ( \inst18|inst2|inst1~q\ & ( !\inst20|inst2|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst2|inst1~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((!\Read_Reg_Num_1[1]~input_o\) # ((\inst22|inst2|inst1~q\)))) ) ) ) # ( !\inst18|inst2|inst1~q\ & ( !\inst20|inst2|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst2|inst1~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst22|inst2|inst1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst22|inst2|ALT_INV_inst1~q\,
	datad => \inst|inst2|ALT_INV_inst1~q\,
	datae => \inst18|inst2|ALT_INV_inst1~q\,
	dataf => \inst20|inst2|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w22_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X8_Y3_N6
\inst26|inst2|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst2|inst1~feeder_combout\ = ( \inst|inst2|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst10~combout\,
	combout => \inst26|inst2|inst1~feeder_combout\);

-- Location: FF_X8_Y3_N8
\inst26|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst2|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst2|inst1~q\);

-- Location: LABCELL_X10_Y5_N48
\inst24|inst2|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst2|inst1~feeder_combout\ = ( \inst|inst2|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst10~combout\,
	combout => \inst24|inst2|inst1~feeder_combout\);

-- Location: FF_X10_Y5_N50
\inst24|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst2|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst2|inst1~q\);

-- Location: FF_X18_Y6_N1
\inst30|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst2|inst1~q\);

-- Location: FF_X17_Y3_N13
\inst28|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst2|inst1~q\);

-- Location: LABCELL_X17_Y3_N12
\inst81|auto_generated|l5_w22_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w22_n0_mux_dataout~7_combout\ = ( \inst28|inst2|inst1~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst2|inst1~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst2|inst1~q\))) ) ) ) # ( 
-- !\inst28|inst2|inst1~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst2|inst1~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst2|inst1~q\))) ) ) ) # ( \inst28|inst2|inst1~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\inst24|inst2|inst1~q\) # (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst28|inst2|inst1~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & \inst24|inst2|inst1~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst2|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst24|inst2|ALT_INV_inst1~q\,
	datad => \inst30|inst2|ALT_INV_inst1~q\,
	datae => \inst28|inst2|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w22_n0_mux_dataout~7_combout\);

-- Location: FF_X12_Y2_N20
\inst40|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst2|inst1~q\);

-- Location: FF_X18_Y3_N8
\inst46|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst2|inst1~q\);

-- Location: FF_X18_Y3_N25
\inst44|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst2|inst1~q\);

-- Location: LABCELL_X10_Y4_N30
\inst42|inst2|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst2|inst1~feeder_combout\ = ( \inst|inst2|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst10~combout\,
	combout => \inst42|inst2|inst1~feeder_combout\);

-- Location: FF_X10_Y4_N32
\inst42|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst2|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst2|inst1~q\);

-- Location: LABCELL_X18_Y3_N24
\inst81|auto_generated|l5_w22_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w22_n0_mux_dataout~6_combout\ = ( \inst44|inst2|inst1~q\ & ( \inst42|inst2|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst40|inst2|inst1~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\) # (\inst46|inst2|inst1~q\)))) ) ) ) # ( !\inst44|inst2|inst1~q\ & ( \inst42|inst2|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst2|inst1~q\ & (!\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\) # (\inst46|inst2|inst1~q\)))) ) ) ) # ( \inst44|inst2|inst1~q\ & ( !\inst42|inst2|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst40|inst2|inst1~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((\Read_Reg_Num_1[1]~input_o\ & \inst46|inst2|inst1~q\)))) ) ) ) # ( !\inst44|inst2|inst1~q\ & ( !\inst42|inst2|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst2|inst1~q\ & (!\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((\Read_Reg_Num_1[1]~input_o\ & \inst46|inst2|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst40|inst2|ALT_INV_inst1~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst46|inst2|ALT_INV_inst1~q\,
	datae => \inst44|inst2|ALT_INV_inst1~q\,
	dataf => \inst42|inst2|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w22_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X17_Y3_N24
\inst81|auto_generated|l5_w22_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w22_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_1[3]~input_o\ & ( \inst81|auto_generated|l5_w22_n0_mux_dataout~6_combout\ ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( \inst81|auto_generated|l5_w22_n0_mux_dataout~6_combout\ & ( 
-- (!\Read_Reg_Num_1[2]~input_o\ & (\inst81|auto_generated|l5_w22_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst81|auto_generated|l5_w22_n0_mux_dataout~7_combout\))) ) ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( 
-- !\inst81|auto_generated|l5_w22_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst81|auto_generated|l5_w22_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst81|auto_generated|l5_w22_n0_mux_dataout~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000000001010011010100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~8_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~7_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~6_combout\,
	combout => \inst81|auto_generated|l5_w22_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X11_Y8_N45
\inst32|inst2|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst2|inst1~feeder_combout\ = ( \inst|inst2|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst10~combout\,
	combout => \inst32|inst2|inst1~feeder_combout\);

-- Location: FF_X11_Y8_N47
\inst32|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst2|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst2|inst1~q\);

-- Location: FF_X13_Y10_N59
\inst34|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst2|inst1~q\);

-- Location: FF_X10_Y11_N55
\inst38|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst2|inst1~q\);

-- Location: FF_X10_Y11_N25
\inst36|inst2|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst2|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst2|inst1~q\);

-- Location: LABCELL_X10_Y11_N24
\inst81|auto_generated|l5_w22_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w22_n0_mux_dataout~5_combout\ = ( \inst36|inst2|inst1~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst2|inst1~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst2|inst1~q\))) ) ) ) # ( 
-- !\inst36|inst2|inst1~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst2|inst1~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst2|inst1~q\))) ) ) ) # ( \inst36|inst2|inst1~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\) # (\inst32|inst2|inst1~q\) ) ) ) # ( !\inst36|inst2|inst1~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (\inst32|inst2|inst1~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst32|inst2|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst34|inst2|ALT_INV_inst1~q\,
	datad => \inst38|inst2|ALT_INV_inst1~q\,
	datae => \inst36|inst2|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w22_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X10_Y11_N48
\inst81|auto_generated|l5_w22_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w22_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w22_n0_mux_dataout~9_combout\ & ( \inst81|auto_generated|l5_w22_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\) # 
-- (\inst81|auto_generated|l5_w22_n0_mux_dataout~4_combout\) ) ) ) # ( !\inst81|auto_generated|l5_w22_n0_mux_dataout~9_combout\ & ( \inst81|auto_generated|l5_w22_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & 
-- ((\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w22_n0_mux_dataout~4_combout\)) ) ) ) # ( \inst81|auto_generated|l5_w22_n0_mux_dataout~9_combout\ & ( 
-- !\inst81|auto_generated|l5_w22_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & ((!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w22_n0_mux_dataout~4_combout\)) ) ) ) # 
-- ( !\inst81|auto_generated|l5_w22_n0_mux_dataout~9_combout\ & ( !\inst81|auto_generated|l5_w22_n0_mux_dataout~5_combout\ & ( (\inst81|auto_generated|l5_w22_n0_mux_dataout~4_combout\ & \Read_Reg_Num_1[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101110001011100010100110101001101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~4_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~9_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~5_combout\,
	combout => \inst81|auto_generated|l5_w22_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X54_Y0_N35
\Write_Data[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(21),
	o => \Write_Data[21]~input_o\);

-- Location: LABCELL_X9_Y4_N21
\inst|inst2|inst11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|inst11~combout\ = ( !\Clear~input_o\ & ( \Write_Data[21]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[21]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst2|inst11~combout\);

-- Location: MLABCELL_X8_Y4_N12
\inst22|inst2|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst2|inst2~feeder_combout\ = \inst|inst2|inst11~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst2|ALT_INV_inst11~combout\,
	combout => \inst22|inst2|inst2~feeder_combout\);

-- Location: FF_X8_Y4_N14
\inst22|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst2|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst2|inst2~q\);

-- Location: FF_X6_Y4_N8
\inst20|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst2|inst2~q\);

-- Location: FF_X6_Y4_N38
\inst18|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst2|inst2~q\);

-- Location: FF_X7_Y4_N14
\inst|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|inst2~q\);

-- Location: MLABCELL_X6_Y4_N36
\inst81|auto_generated|l5_w21_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w21_n0_mux_dataout~8_combout\ = ( \inst18|inst2|inst2~q\ & ( \inst|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\) # ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst20|inst2|inst2~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst22|inst2|inst2~q\))) ) ) ) # ( !\inst18|inst2|inst2~q\ & ( \inst|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\) # ((\inst20|inst2|inst2~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst22|inst2|inst2~q\))) ) ) ) # ( \inst18|inst2|inst2~q\ & ( !\inst|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\Read_Reg_Num_1[1]~input_o\ & ((\inst20|inst2|inst2~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\) # 
-- ((\inst22|inst2|inst2~q\)))) ) ) ) # ( !\inst18|inst2|inst2~q\ & ( !\inst|inst2|inst2~q\ & ( (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst20|inst2|inst2~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst22|inst2|inst2~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst22|inst2|ALT_INV_inst2~q\,
	datad => \inst20|inst2|ALT_INV_inst2~q\,
	datae => \inst18|inst2|ALT_INV_inst2~q\,
	dataf => \inst|inst2|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w21_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X8_Y3_N30
\inst26|inst2|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst2|inst2~feeder_combout\ = ( \inst|inst2|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst11~combout\,
	combout => \inst26|inst2|inst2~feeder_combout\);

-- Location: FF_X8_Y3_N32
\inst26|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst2|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst2|inst2~q\);

-- Location: FF_X13_Y4_N43
\inst30|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst2|inst2~q\);

-- Location: FF_X10_Y5_N56
\inst24|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst2|inst2~q\);

-- Location: FF_X13_Y4_N49
\inst28|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst2|inst2~q\);

-- Location: LABCELL_X13_Y4_N48
\inst81|auto_generated|l5_w21_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w21_n0_mux_dataout~7_combout\ = ( \inst28|inst2|inst2~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst30|inst2|inst2~q\) ) ) ) # ( !\inst28|inst2|inst2~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( 
-- (\Read_Reg_Num_1[0]~input_o\ & \inst30|inst2|inst2~q\) ) ) ) # ( \inst28|inst2|inst2~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst24|inst2|inst2~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst26|inst2|inst2~q\)) ) ) ) # ( 
-- !\inst28|inst2|inst2~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst24|inst2|inst2~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst26|inst2|inst2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst2|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \inst30|inst2|ALT_INV_inst2~q\,
	datad => \inst24|inst2|ALT_INV_inst2~q\,
	datae => \inst28|inst2|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w21_n0_mux_dataout~7_combout\);

-- Location: FF_X16_Y4_N50
\inst46|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst2|inst2~q\);

-- Location: LABCELL_X10_Y2_N48
\inst40|inst2|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst2|inst2~feeder_combout\ = ( \inst|inst2|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst11~combout\,
	combout => \inst40|inst2|inst2~feeder_combout\);

-- Location: FF_X10_Y2_N50
\inst40|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst2|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst2|inst2~q\);

-- Location: FF_X16_Y4_N8
\inst44|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst2|inst2~q\);

-- Location: FF_X10_Y4_N56
\inst42|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst2|inst2~q\);

-- Location: LABCELL_X16_Y4_N6
\inst81|auto_generated|l5_w21_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w21_n0_mux_dataout~6_combout\ = ( \inst44|inst2|inst2~q\ & ( \inst42|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # (\inst40|inst2|inst2~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst46|inst2|inst2~q\))) ) ) ) # ( !\inst44|inst2|inst2~q\ & ( \inst42|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # (\inst40|inst2|inst2~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst46|inst2|inst2~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst44|inst2|inst2~q\ & ( !\inst42|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst40|inst2|inst2~q\ & !\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst46|inst2|inst2~q\))) ) ) ) # ( !\inst44|inst2|inst2~q\ & ( !\inst42|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst40|inst2|inst2~q\ & !\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst46|inst2|inst2~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst46|inst2|ALT_INV_inst2~q\,
	datab => \inst40|inst2|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst44|inst2|ALT_INV_inst2~q\,
	dataf => \inst42|inst2|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w21_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X12_Y4_N6
\inst81|auto_generated|l5_w21_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w21_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w21_n0_mux_dataout~6_combout\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst81|auto_generated|l5_w21_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst81|auto_generated|l5_w21_n0_mux_dataout~7_combout\)))) # (\Read_Reg_Num_1[3]~input_o\) ) ) # ( !\inst81|auto_generated|l5_w21_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst81|auto_generated|l5_w21_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst81|auto_generated|l5_w21_n0_mux_dataout~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~8_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~7_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~6_combout\,
	combout => \inst81|auto_generated|l5_w21_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X13_Y8_N21
\inst32|inst2|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst2|inst2~feeder_combout\ = ( \inst|inst2|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst11~combout\,
	combout => \inst32|inst2|inst2~feeder_combout\);

-- Location: FF_X13_Y8_N23
\inst32|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst2|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst2|inst2~q\);

-- Location: LABCELL_X16_Y8_N21
\inst34|inst2|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst2|inst2~feeder_combout\ = ( \inst|inst2|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst11~combout\,
	combout => \inst34|inst2|inst2~feeder_combout\);

-- Location: FF_X16_Y8_N23
\inst34|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst2|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst2|inst2~q\);

-- Location: FF_X12_Y8_N31
\inst36|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst2|inst2~q\);

-- Location: FF_X12_Y8_N20
\inst38|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst2|inst2~q\);

-- Location: LABCELL_X12_Y8_N30
\inst81|auto_generated|l5_w21_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w21_n0_mux_dataout~5_combout\ = ( \inst36|inst2|inst2~q\ & ( \inst38|inst2|inst2~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst2|inst2~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst34|inst2|inst2~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst36|inst2|inst2~q\ & ( \inst38|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst2|inst2~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst34|inst2|inst2~q\))))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst36|inst2|inst2~q\ & ( !\inst38|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst2|inst2~q\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst34|inst2|inst2~q\))))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( !\inst36|inst2|inst2~q\ & ( !\inst38|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst2|inst2~q\)) 
-- # (\Read_Reg_Num_1[0]~input_o\ & ((\inst34|inst2|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst32|inst2|ALT_INV_inst2~q\,
	datac => \inst34|inst2|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst36|inst2|ALT_INV_inst2~q\,
	dataf => \inst38|inst2|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w21_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X8_Y5_N24
\inst50|inst2|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst2|inst2~feeder_combout\ = ( \inst|inst2|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst11~combout\,
	combout => \inst50|inst2|inst2~feeder_combout\);

-- Location: FF_X8_Y5_N26
\inst50|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst2|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst2|inst2~q\);

-- Location: LABCELL_X7_Y3_N36
\inst58|inst2|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst2|inst2~feeder_combout\ = ( \inst|inst2|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst11~combout\,
	combout => \inst58|inst2|inst2~feeder_combout\);

-- Location: FF_X7_Y3_N38
\inst58|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst2|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst2|inst2~q\);

-- Location: FF_X8_Y5_N7
\inst66|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst2|inst2~q\);

-- Location: FF_X9_Y7_N55
\inst74|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst2|inst2~q\);

-- Location: MLABCELL_X8_Y5_N6
\inst81|auto_generated|l5_w21_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w21_n0_mux_dataout~1_combout\ = ( \inst66|inst2|inst2~q\ & ( \inst74|inst2|inst2~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst2|inst2~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst2|inst2~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst66|inst2|inst2~q\ & ( \inst74|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst2|inst2~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst2|inst2~q\))))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst66|inst2|inst2~q\ & ( !\inst74|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst2|inst2~q\)) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst58|inst2|inst2~q\))))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( !\inst66|inst2|inst2~q\ & ( !\inst74|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst2|inst2~q\)) 
-- # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst2|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst50|inst2|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst58|inst2|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst66|inst2|ALT_INV_inst2~q\,
	dataf => \inst74|inst2|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w21_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X19_Y4_N33
\inst60|inst2|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst2|inst2~feeder_combout\ = ( \inst|inst2|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst11~combout\,
	combout => \inst60|inst2|inst2~feeder_combout\);

-- Location: FF_X19_Y4_N35
\inst60|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst2|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst2|inst2~q\);

-- Location: FF_X15_Y4_N14
\inst76|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst2|inst2~q\);

-- Location: FF_X12_Y7_N26
\inst52|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst2|inst2~q\);

-- Location: FF_X15_Y4_N19
\inst68|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst2|inst2~q\);

-- Location: MLABCELL_X15_Y4_N18
\inst81|auto_generated|l5_w21_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w21_n0_mux_dataout~2_combout\ = ( \inst68|inst2|inst2~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst76|inst2|inst2~q\) ) ) ) # ( !\inst68|inst2|inst2~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst76|inst2|inst2~q\ & \Read_Reg_Num_1[2]~input_o\) ) ) ) # ( \inst68|inst2|inst2~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst52|inst2|inst2~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst60|inst2|inst2~q\)) ) ) ) # ( 
-- !\inst68|inst2|inst2~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst52|inst2|inst2~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst60|inst2|inst2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst60|inst2|ALT_INV_inst2~q\,
	datab => \inst76|inst2|ALT_INV_inst2~q\,
	datac => \inst52|inst2|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst68|inst2|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w21_n0_mux_dataout~2_combout\);

-- Location: FF_X6_Y8_N28
\inst72|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst2|inst2~q\);

-- Location: FF_X13_Y6_N56
\inst56|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst2|inst2~q\);

-- Location: FF_X13_Y6_N41
\inst64|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst2|inst2~q\);

-- Location: FF_X8_Y8_N20
\inst48|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst2|inst2~q\);

-- Location: LABCELL_X13_Y6_N39
\inst81|auto_generated|l5_w21_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w21_n0_mux_dataout~0_combout\ = ( \inst64|inst2|inst2~q\ & ( \inst48|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst2|inst2~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst72|inst2|inst2~q\))) ) ) ) # ( !\inst64|inst2|inst2~q\ & ( \inst48|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst2|inst2~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst2|inst2~q\)))) ) ) ) # ( \inst64|inst2|inst2~q\ & ( !\inst48|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ 
-- & ((\inst56|inst2|inst2~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst2|inst2~q\)))) ) ) ) # ( !\inst64|inst2|inst2~q\ & ( !\inst48|inst2|inst2~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst2|inst2~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst2|inst2~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst72|inst2|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst56|inst2|ALT_INV_inst2~q\,
	datae => \inst64|inst2|ALT_INV_inst2~q\,
	dataf => \inst48|inst2|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w21_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X8_Y4_N30
\inst78|inst2|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst78|inst2|inst2~feeder_combout\ = \inst|inst2|inst11~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst2|ALT_INV_inst11~combout\,
	combout => \inst78|inst2|inst2~feeder_combout\);

-- Location: FF_X8_Y4_N32
\inst78|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	d => \inst78|inst2|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst2|inst2~q\);

-- Location: MLABCELL_X15_Y6_N9
\inst62|inst2|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst2|inst2~feeder_combout\ = \inst|inst2|inst11~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst2|ALT_INV_inst11~combout\,
	combout => \inst62|inst2|inst2~feeder_combout\);

-- Location: FF_X15_Y6_N10
\inst62|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst2|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst2|inst2~q\);

-- Location: FF_X11_Y7_N25
\inst70|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst2|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst2|inst2~q\);

-- Location: LABCELL_X11_Y7_N18
\inst54|inst2|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst2|inst2~feeder_combout\ = ( \inst|inst2|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst11~combout\,
	combout => \inst54|inst2|inst2~feeder_combout\);

-- Location: FF_X11_Y7_N20
\inst54|inst2|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst2|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst2|inst2~q\);

-- Location: LABCELL_X11_Y7_N24
\inst81|auto_generated|l5_w21_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w21_n0_mux_dataout~3_combout\ = ( \inst70|inst2|inst2~q\ & ( \inst54|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst62|inst2|inst2~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst78|inst2|inst2~q\))) ) ) ) # ( !\inst70|inst2|inst2~q\ & ( \inst54|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\) # (\inst62|inst2|inst2~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst78|inst2|inst2~q\ & 
-- ((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst70|inst2|inst2~q\ & ( !\inst54|inst2|inst2~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\inst62|inst2|inst2~q\ & \Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\)) # (\inst78|inst2|inst2~q\))) ) ) ) # ( !\inst70|inst2|inst2~q\ & ( !\inst54|inst2|inst2~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst62|inst2|inst2~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst78|inst2|inst2~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst78|inst2|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst62|inst2|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst70|inst2|ALT_INV_inst2~q\,
	dataf => \inst54|inst2|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w21_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X8_Y5_N48
\inst81|auto_generated|l5_w21_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w21_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (\inst81|auto_generated|l5_w21_n0_mux_dataout~1_combout\) # (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & \inst81|auto_generated|l5_w21_n0_mux_dataout~1_combout\) ) ) ) # ( \inst81|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( 
-- !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w21_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w21_n0_mux_dataout~2_combout\)) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w21_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst81|auto_generated|l5_w21_n0_mux_dataout~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~1_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~2_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~0_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~3_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w21_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X8_Y5_N18
\inst81|auto_generated|l5_w21_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w21_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w21_n0_mux_dataout~4_combout\ & ( ((!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w21_n0_mux_dataout~9_combout\)) # 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w21_n0_mux_dataout~5_combout\)))) # (\Read_Reg_Num_1[4]~input_o\) ) ) # ( !\inst81|auto_generated|l5_w21_n0_mux_dataout~4_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & 
-- ((!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w21_n0_mux_dataout~9_combout\)) # (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w21_n0_mux_dataout~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~9_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~5_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~4_combout\,
	combout => \inst81|auto_generated|l5_w21_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X58_Y0_N58
\Write_Data[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(20),
	o => \Write_Data[20]~input_o\);

-- Location: LABCELL_X11_Y5_N48
\inst|inst2|inst12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|inst12~combout\ = ( !\Clear~input_o\ & ( \Write_Data[20]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[20]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst2|inst12~combout\);

-- Location: LABCELL_X7_Y4_N36
\inst22|inst2|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst2|inst3~feeder_combout\ = ( \inst|inst2|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst12~combout\,
	combout => \inst22|inst2|inst3~feeder_combout\);

-- Location: FF_X7_Y4_N38
\inst22|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst2|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst2|inst3~q\);

-- Location: FF_X7_Y4_N44
\inst|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|inst3~q\);

-- Location: FF_X6_Y9_N26
\inst18|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst2|inst3~q\);

-- Location: FF_X6_Y9_N44
\inst20|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst2|inst3~q\);

-- Location: MLABCELL_X6_Y9_N24
\inst81|auto_generated|l5_w20_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w20_n0_mux_dataout~8_combout\ = ( \inst18|inst2|inst3~q\ & ( \inst20|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # (\inst|inst2|inst3~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst22|inst2|inst3~q\))) ) ) ) # ( !\inst18|inst2|inst3~q\ & ( \inst20|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst|inst2|inst3~q\ & !\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst22|inst2|inst3~q\))) ) ) ) # ( \inst18|inst2|inst3~q\ & ( !\inst20|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # (\inst|inst2|inst3~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst22|inst2|inst3~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( !\inst18|inst2|inst3~q\ & ( !\inst20|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst|inst2|inst3~q\ & !\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst22|inst2|inst3~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst22|inst2|ALT_INV_inst3~q\,
	datac => \inst|inst2|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst18|inst2|ALT_INV_inst3~q\,
	dataf => \inst20|inst2|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w20_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X11_Y4_N9
\inst42|inst2|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst2|inst3~feeder_combout\ = \inst|inst2|inst12~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|ALT_INV_inst12~combout\,
	combout => \inst42|inst2|inst3~feeder_combout\);

-- Location: FF_X11_Y4_N11
\inst42|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst2|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst2|inst3~q\);

-- Location: FF_X11_Y4_N38
\inst46|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst2|inst3~q\);

-- Location: FF_X16_Y2_N13
\inst44|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst2|inst3~q\);

-- Location: LABCELL_X16_Y2_N42
\inst40|inst2|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst2|inst3~feeder_combout\ = ( \inst|inst2|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst12~combout\,
	combout => \inst40|inst2|inst3~feeder_combout\);

-- Location: FF_X16_Y2_N44
\inst40|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst2|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst2|inst3~q\);

-- Location: LABCELL_X16_Y2_N12
\inst81|auto_generated|l5_w20_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w20_n0_mux_dataout~6_combout\ = ( \inst44|inst2|inst3~q\ & ( \inst40|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & (\inst42|inst2|inst3~q\)) # (\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst46|inst2|inst3~q\)))) ) ) ) # ( !\inst44|inst2|inst3~q\ & ( \inst40|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst42|inst2|inst3~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (((\inst46|inst2|inst3~q\ & 
-- \Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst44|inst2|inst3~q\ & ( !\inst40|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst42|inst2|inst3~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\) 
-- # (\inst46|inst2|inst3~q\)))) ) ) ) # ( !\inst44|inst2|inst3~q\ & ( !\inst40|inst2|inst3~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst42|inst2|inst3~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst46|inst2|inst3~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst42|inst2|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst46|inst2|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst44|inst2|ALT_INV_inst3~q\,
	dataf => \inst40|inst2|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w20_n0_mux_dataout~6_combout\);

-- Location: FF_X13_Y1_N55
\inst30|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst2|inst3~q\);

-- Location: FF_X16_Y1_N26
\inst24|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst2|inst3~q\);

-- Location: FF_X16_Y1_N55
\inst28|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst2|inst3~q\);

-- Location: LABCELL_X13_Y1_N0
\inst26|inst2|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst2|inst3~feeder_combout\ = ( \inst|inst2|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst12~combout\,
	combout => \inst26|inst2|inst3~feeder_combout\);

-- Location: FF_X13_Y1_N2
\inst26|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst2|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst2|inst3~q\);

-- Location: LABCELL_X16_Y1_N54
\inst81|auto_generated|l5_w20_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w20_n0_mux_dataout~7_combout\ = ( \inst28|inst2|inst3~q\ & ( \inst26|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # (\inst24|inst2|inst3~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst30|inst2|inst3~q\))) ) ) ) # ( !\inst28|inst2|inst3~q\ & ( \inst26|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # (\inst24|inst2|inst3~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst30|inst2|inst3~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst28|inst2|inst3~q\ & ( !\inst26|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst24|inst2|inst3~q\ & !\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst30|inst2|inst3~q\))) ) ) ) # ( !\inst28|inst2|inst3~q\ & ( !\inst26|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst24|inst2|inst3~q\ & !\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst30|inst2|inst3~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|inst2|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst24|inst2|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst28|inst2|ALT_INV_inst3~q\,
	dataf => \inst26|inst2|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w20_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X6_Y5_N12
\inst81|auto_generated|l5_w20_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w20_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_1[2]~input_o\ & ( \inst81|auto_generated|l5_w20_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\) # (\inst81|auto_generated|l5_w20_n0_mux_dataout~6_combout\) ) ) ) # ( 
-- !\Read_Reg_Num_1[2]~input_o\ & ( \inst81|auto_generated|l5_w20_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst81|auto_generated|l5_w20_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst81|auto_generated|l5_w20_n0_mux_dataout~6_combout\))) ) ) ) # ( \Read_Reg_Num_1[2]~input_o\ & ( !\inst81|auto_generated|l5_w20_n0_mux_dataout~7_combout\ & ( (\inst81|auto_generated|l5_w20_n0_mux_dataout~6_combout\ & \Read_Reg_Num_1[3]~input_o\) ) ) 
-- ) # ( !\Read_Reg_Num_1[2]~input_o\ & ( !\inst81|auto_generated|l5_w20_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst81|auto_generated|l5_w20_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst81|auto_generated|l5_w20_n0_mux_dataout~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000000111100110011000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~8_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~6_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~7_combout\,
	combout => \inst81|auto_generated|l5_w20_n0_mux_dataout~9_combout\);

-- Location: FF_X19_Y8_N56
\inst38|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst2|inst3~q\);

-- Location: LABCELL_X13_Y10_N3
\inst34|inst2|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst2|inst3~feeder_combout\ = ( \inst|inst2|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst12~combout\,
	combout => \inst34|inst2|inst3~feeder_combout\);

-- Location: FF_X13_Y10_N4
\inst34|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst2|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst2|inst3~q\);

-- Location: FF_X19_Y8_N26
\inst36|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst2|inst3~q\);

-- Location: LABCELL_X13_Y8_N48
\inst32|inst2|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst2|inst3~feeder_combout\ = ( \inst|inst2|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst12~combout\,
	combout => \inst32|inst2|inst3~feeder_combout\);

-- Location: FF_X13_Y8_N49
\inst32|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst2|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst2|inst3~q\);

-- Location: LABCELL_X19_Y8_N24
\inst81|auto_generated|l5_w20_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w20_n0_mux_dataout~5_combout\ = ( \inst36|inst2|inst3~q\ & ( \inst32|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst34|inst2|inst3~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst38|inst2|inst3~q\))) ) ) ) # ( !\inst36|inst2|inst3~q\ & ( \inst32|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\)) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst34|inst2|inst3~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst38|inst2|inst3~q\)))) ) ) ) # ( \inst36|inst2|inst3~q\ & ( !\inst32|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\Read_Reg_Num_1[1]~input_o\)) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst34|inst2|inst3~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst38|inst2|inst3~q\)))) ) ) ) # ( !\inst36|inst2|inst3~q\ & ( !\inst32|inst2|inst3~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst34|inst2|inst3~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst38|inst2|inst3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst38|inst2|ALT_INV_inst3~q\,
	datad => \inst34|inst2|ALT_INV_inst3~q\,
	datae => \inst36|inst2|ALT_INV_inst3~q\,
	dataf => \inst32|inst2|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w20_n0_mux_dataout~5_combout\);

-- Location: FF_X19_Y4_N58
\inst60|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst2|inst3~q\);

-- Location: FF_X12_Y7_N59
\inst52|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst2|inst3~q\);

-- Location: FF_X15_Y3_N50
\inst68|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst2|inst3~q\);

-- Location: FF_X15_Y3_N11
\inst76|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst2|inst3~q\);

-- Location: MLABCELL_X15_Y3_N48
\inst81|auto_generated|l5_w20_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w20_n0_mux_dataout~2_combout\ = ( \inst68|inst2|inst3~q\ & ( \inst76|inst2|inst3~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst52|inst2|inst3~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst60|inst2|inst3~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst68|inst2|inst3~q\ & ( \inst76|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & ((\inst52|inst2|inst3~q\)))) # (\Read_Reg_Num_1[2]~input_o\ & (((\inst60|inst2|inst3~q\)) # 
-- (\Read_Reg_Num_1[3]~input_o\))) ) ) ) # ( \inst68|inst2|inst3~q\ & ( !\inst76|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst52|inst2|inst3~q\)) # (\Read_Reg_Num_1[3]~input_o\))) # (\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst60|inst2|inst3~q\))) ) ) ) # ( !\inst68|inst2|inst3~q\ & ( !\inst76|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst52|inst2|inst3~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst60|inst2|inst3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst60|inst2|ALT_INV_inst3~q\,
	datad => \inst52|inst2|ALT_INV_inst3~q\,
	datae => \inst68|inst2|ALT_INV_inst3~q\,
	dataf => \inst76|inst2|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w20_n0_mux_dataout~2_combout\);

-- Location: FF_X8_Y8_N41
\inst72|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst2|inst3~q\);

-- Location: MLABCELL_X15_Y8_N15
\inst48|inst2|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst2|inst3~feeder_combout\ = ( \inst|inst2|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst12~combout\,
	combout => \inst48|inst2|inst3~feeder_combout\);

-- Location: FF_X15_Y8_N17
\inst48|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst2|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst2|inst3~q\);

-- Location: FF_X15_Y8_N56
\inst64|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst2|inst3~q\);

-- Location: LABCELL_X13_Y6_N6
\inst56|inst2|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst2|inst3~feeder_combout\ = ( \inst|inst2|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst12~combout\,
	combout => \inst56|inst2|inst3~feeder_combout\);

-- Location: FF_X13_Y6_N7
\inst56|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst2|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst2|inst3~q\);

-- Location: MLABCELL_X15_Y8_N54
\inst81|auto_generated|l5_w20_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w20_n0_mux_dataout~0_combout\ = ( \inst64|inst2|inst3~q\ & ( \inst56|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\inst48|inst2|inst3~q\) # (\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\)) # (\inst72|inst2|inst3~q\))) ) ) ) # ( !\inst64|inst2|inst3~q\ & ( \inst56|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\inst48|inst2|inst3~q\) # (\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst72|inst2|inst3~q\ & (\Read_Reg_Num_1[2]~input_o\))) ) ) ) # ( \inst64|inst2|inst3~q\ & ( !\inst56|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\ & \inst48|inst2|inst3~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\)) # (\inst72|inst2|inst3~q\))) ) ) ) # ( !\inst64|inst2|inst3~q\ & ( !\inst56|inst2|inst3~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\ & \inst48|inst2|inst3~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst72|inst2|inst3~q\ & (\Read_Reg_Num_1[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst72|inst2|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst48|inst2|ALT_INV_inst3~q\,
	datae => \inst64|inst2|ALT_INV_inst3~q\,
	dataf => \inst56|inst2|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w20_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X15_Y6_N42
\inst62|inst2|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst2|inst3~feeder_combout\ = ( \inst|inst2|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst12~combout\,
	combout => \inst62|inst2|inst3~feeder_combout\);

-- Location: FF_X15_Y6_N44
\inst62|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst2|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst2|inst3~q\);

-- Location: FF_X10_Y7_N20
\inst78|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst2|inst3~q\);

-- Location: LABCELL_X17_Y8_N21
\inst54|inst2|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst2|inst3~feeder_combout\ = ( \inst|inst2|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst12~combout\,
	combout => \inst54|inst2|inst3~feeder_combout\);

-- Location: FF_X17_Y8_N23
\inst54|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst2|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst2|inst3~q\);

-- Location: FF_X9_Y7_N13
\inst70|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst2|inst3~q\);

-- Location: LABCELL_X9_Y7_N12
\inst81|auto_generated|l5_w20_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w20_n0_mux_dataout~3_combout\ = ( \inst70|inst2|inst3~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst78|inst2|inst3~q\) ) ) ) # ( !\inst70|inst2|inst3~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\Read_Reg_Num_1[2]~input_o\ & \inst78|inst2|inst3~q\) ) ) ) # ( \inst70|inst2|inst3~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst54|inst2|inst3~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst62|inst2|inst3~q\)) ) ) ) # ( 
-- !\inst70|inst2|inst3~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst54|inst2|inst3~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst62|inst2|inst3~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst62|inst2|ALT_INV_inst3~q\,
	datac => \inst78|inst2|ALT_INV_inst3~q\,
	datad => \inst54|inst2|ALT_INV_inst3~q\,
	datae => \inst70|inst2|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w20_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X6_Y5_N18
\inst50|inst2|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst2|inst3~feeder_combout\ = ( \inst|inst2|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst12~combout\,
	combout => \inst50|inst2|inst3~feeder_combout\);

-- Location: FF_X6_Y5_N20
\inst50|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst2|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst2|inst3~q\);

-- Location: FF_X6_Y7_N59
\inst58|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst2|inst3~q\);

-- Location: FF_X6_Y7_N37
\inst74|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst2|inst3~q\);

-- Location: FF_X6_Y5_N25
\inst66|inst2|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst2|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst2|inst3~q\);

-- Location: MLABCELL_X6_Y5_N24
\inst81|auto_generated|l5_w20_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w20_n0_mux_dataout~1_combout\ = ( \inst66|inst2|inst3~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst2|inst3~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst74|inst2|inst3~q\))) ) ) ) # ( 
-- !\inst66|inst2|inst3~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst2|inst3~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst74|inst2|inst3~q\))) ) ) ) # ( \inst66|inst2|inst3~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst50|inst2|inst3~q\) ) ) ) # ( !\inst66|inst2|inst3~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst50|inst2|inst3~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst50|inst2|ALT_INV_inst3~q\,
	datab => \inst58|inst2|ALT_INV_inst3~q\,
	datac => \inst74|inst2|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst66|inst2|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w20_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X6_Y5_N9
\inst81|auto_generated|l5_w20_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w20_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w20_n0_mux_dataout~3_combout\ & ( \inst81|auto_generated|l5_w20_n0_mux_dataout~1_combout\ & ( ((!\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst81|auto_generated|l5_w20_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w20_n0_mux_dataout~2_combout\))) # (\Read_Reg_Num_1[0]~input_o\) ) ) ) # ( !\inst81|auto_generated|l5_w20_n0_mux_dataout~3_combout\ & 
-- ( \inst81|auto_generated|l5_w20_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # (\inst81|auto_generated|l5_w20_n0_mux_dataout~0_combout\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst81|auto_generated|l5_w20_n0_mux_dataout~2_combout\ & ((!\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst81|auto_generated|l5_w20_n0_mux_dataout~3_combout\ & ( !\inst81|auto_generated|l5_w20_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ 
-- & (((\inst81|auto_generated|l5_w20_n0_mux_dataout~0_combout\ & !\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)) # (\inst81|auto_generated|l5_w20_n0_mux_dataout~2_combout\))) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w20_n0_mux_dataout~3_combout\ & ( !\inst81|auto_generated|l5_w20_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w20_n0_mux_dataout~0_combout\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w20_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~2_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~0_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~3_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~1_combout\,
	combout => \inst81|auto_generated|l5_w20_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X6_Y5_N54
\inst81|auto_generated|l5_w20_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w20_n0_mux_dataout~10_combout\ = ( \Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w20_n0_mux_dataout~4_combout\ ) ) # ( !\Read_Reg_Num_1[4]~input_o\ & ( (!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & 
-- (\inst81|auto_generated|l5_w20_n0_mux_dataout~9_combout\)) # (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w20_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~9_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~5_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~4_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	combout => \inst81|auto_generated|l5_w20_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X60_Y0_N18
\Write_Data[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(19),
	o => \Write_Data[19]~input_o\);

-- Location: LABCELL_X9_Y4_N18
\inst|inst2|inst13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|inst13~combout\ = ( !\Clear~input_o\ & ( \Write_Data[19]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[19]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst2|inst13~combout\);

-- Location: LABCELL_X11_Y7_N21
\inst54|inst2|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst2|inst4~feeder_combout\ = ( \inst|inst2|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst13~combout\,
	combout => \inst54|inst2|inst4~feeder_combout\);

-- Location: FF_X11_Y7_N23
\inst54|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst2|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst2|inst4~q\);

-- Location: LABCELL_X16_Y6_N9
\inst62|inst2|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst2|inst4~feeder_combout\ = ( \inst|inst2|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst13~combout\,
	combout => \inst62|inst2|inst4~feeder_combout\);

-- Location: FF_X16_Y6_N10
\inst62|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst2|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst2|inst4~q\);

-- Location: FF_X10_Y6_N58
\inst78|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst2|inst4~q\);

-- Location: FF_X11_Y7_N13
\inst70|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst2|inst4~q\);

-- Location: LABCELL_X11_Y7_N12
\inst81|auto_generated|l5_w19_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w19_n0_mux_dataout~3_combout\ = ( \inst70|inst2|inst4~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst2|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst2|inst4~q\))) ) ) ) # ( 
-- !\inst70|inst2|inst4~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst2|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst2|inst4~q\))) ) ) ) # ( \inst70|inst2|inst4~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst54|inst2|inst4~q\) ) ) ) # ( !\inst70|inst2|inst4~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst54|inst2|inst4~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst54|inst2|ALT_INV_inst4~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst62|inst2|ALT_INV_inst4~q\,
	datad => \inst78|inst2|ALT_INV_inst4~q\,
	datae => \inst70|inst2|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w19_n0_mux_dataout~3_combout\);

-- Location: FF_X15_Y4_N50
\inst76|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst2|inst4~q\);

-- Location: LABCELL_X18_Y4_N30
\inst60|inst2|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst2|inst4~feeder_combout\ = ( \inst|inst2|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst13~combout\,
	combout => \inst60|inst2|inst4~feeder_combout\);

-- Location: FF_X18_Y4_N32
\inst60|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst2|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst2|inst4~q\);

-- Location: LABCELL_X13_Y7_N30
\inst52|inst2|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst2|inst4~feeder_combout\ = ( \inst|inst2|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst13~combout\,
	combout => \inst52|inst2|inst4~feeder_combout\);

-- Location: FF_X13_Y7_N32
\inst52|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst2|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst2|inst4~q\);

-- Location: FF_X15_Y4_N56
\inst68|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst2|inst4~q\);

-- Location: MLABCELL_X15_Y4_N54
\inst81|auto_generated|l5_w19_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w19_n0_mux_dataout~2_combout\ = ( \inst68|inst2|inst4~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst76|inst2|inst4~q\) ) ) ) # ( !\inst68|inst2|inst4~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst76|inst2|inst4~q\ & \Read_Reg_Num_1[2]~input_o\) ) ) ) # ( \inst68|inst2|inst4~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst52|inst2|inst4~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst60|inst2|inst4~q\)) ) ) ) # ( 
-- !\inst68|inst2|inst4~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst52|inst2|inst4~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst60|inst2|inst4~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst76|inst2|ALT_INV_inst4~q\,
	datab => \inst60|inst2|ALT_INV_inst4~q\,
	datac => \inst52|inst2|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst68|inst2|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w19_n0_mux_dataout~2_combout\);

-- Location: FF_X8_Y8_N58
\inst72|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst2|inst4~q\);

-- Location: LABCELL_X13_Y6_N21
\inst56|inst2|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst2|inst4~feeder_combout\ = ( \inst|inst2|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst13~combout\,
	combout => \inst56|inst2|inst4~feeder_combout\);

-- Location: FF_X13_Y6_N23
\inst56|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst2|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst2|inst4~q\);

-- Location: FF_X11_Y5_N17
\inst48|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst2|inst4~q\);

-- Location: FF_X11_Y5_N1
\inst64|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst2|inst4~q\);

-- Location: LABCELL_X11_Y5_N0
\inst81|auto_generated|l5_w19_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w19_n0_mux_dataout~0_combout\ = ( \inst64|inst2|inst4~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst2|inst4~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst2|inst4~q\)) ) ) ) # ( 
-- !\inst64|inst2|inst4~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst2|inst4~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst2|inst4~q\)) ) ) ) # ( \inst64|inst2|inst4~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\inst48|inst2|inst4~q\) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst64|inst2|inst4~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & \inst48|inst2|inst4~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst72|inst2|ALT_INV_inst4~q\,
	datab => \inst56|inst2|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst48|inst2|ALT_INV_inst4~q\,
	datae => \inst64|inst2|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w19_n0_mux_dataout~0_combout\);

-- Location: FF_X6_Y3_N17
\inst58|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst2|inst4~q\);

-- Location: FF_X9_Y6_N4
\inst74|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst2|inst4~q\);

-- Location: FF_X8_Y5_N55
\inst66|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst2|inst4~q\);

-- Location: MLABCELL_X8_Y5_N15
\inst50|inst2|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst2|inst4~feeder_combout\ = \inst|inst2|inst13~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|ALT_INV_inst13~combout\,
	combout => \inst50|inst2|inst4~feeder_combout\);

-- Location: FF_X8_Y5_N17
\inst50|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst2|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst2|inst4~q\);

-- Location: MLABCELL_X8_Y5_N54
\inst81|auto_generated|l5_w19_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w19_n0_mux_dataout~1_combout\ = ( \inst66|inst2|inst4~q\ & ( \inst50|inst2|inst4~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst2|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst74|inst2|inst4~q\)))) ) ) ) # ( !\inst66|inst2|inst4~q\ & ( \inst50|inst2|inst4~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)) # (\inst58|inst2|inst4~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (((\inst74|inst2|inst4~q\ & 
-- \Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst66|inst2|inst4~q\ & ( !\inst50|inst2|inst4~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst2|inst4~q\ & ((\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\) 
-- # (\inst74|inst2|inst4~q\)))) ) ) ) # ( !\inst66|inst2|inst4~q\ & ( !\inst50|inst2|inst4~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst2|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst74|inst2|inst4~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst58|inst2|ALT_INV_inst4~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst74|inst2|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst66|inst2|ALT_INV_inst4~q\,
	dataf => \inst50|inst2|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w19_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X22_Y4_N48
\inst81|auto_generated|l5_w19_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w19_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w19_n0_mux_dataout~0_combout\ & ( \inst81|auto_generated|l5_w19_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\) # ((!\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst81|auto_generated|l5_w19_n0_mux_dataout~2_combout\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w19_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst81|auto_generated|l5_w19_n0_mux_dataout~0_combout\ & ( 
-- \inst81|auto_generated|l5_w19_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst81|auto_generated|l5_w19_n0_mux_dataout~2_combout\ & \Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)) # 
-- (\inst81|auto_generated|l5_w19_n0_mux_dataout~3_combout\))) ) ) ) # ( \inst81|auto_generated|l5_w19_n0_mux_dataout~0_combout\ & ( !\inst81|auto_generated|l5_w19_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\) 
-- # (\inst81|auto_generated|l5_w19_n0_mux_dataout~2_combout\)))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w19_n0_mux_dataout~3_combout\ & ((\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst81|auto_generated|l5_w19_n0_mux_dataout~0_combout\ 
-- & ( !\inst81|auto_generated|l5_w19_n0_mux_dataout~1_combout\ & ( (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst81|auto_generated|l5_w19_n0_mux_dataout~2_combout\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst81|auto_generated|l5_w19_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~3_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~2_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~0_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~1_combout\,
	combout => \inst81|auto_generated|l5_w19_n0_mux_dataout~4_combout\);

-- Location: FF_X13_Y8_N8
\inst32|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst2|inst4~q\);

-- Location: LABCELL_X16_Y8_N15
\inst34|inst2|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst2|inst4~feeder_combout\ = \inst|inst2|inst13~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|ALT_INV_inst13~combout\,
	combout => \inst34|inst2|inst4~feeder_combout\);

-- Location: FF_X16_Y8_N17
\inst34|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst2|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst2|inst4~q\);

-- Location: FF_X13_Y8_N2
\inst38|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst2|inst4~q\);

-- Location: FF_X12_Y8_N14
\inst36|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst2|inst4~q\);

-- Location: LABCELL_X13_Y8_N57
\inst81|auto_generated|l5_w19_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w19_n0_mux_dataout~5_combout\ = ( \inst38|inst2|inst4~q\ & ( \inst36|inst2|inst4~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst2|inst4~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst34|inst2|inst4~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst38|inst2|inst4~q\ & ( \inst36|inst2|inst4~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst32|inst2|inst4~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\ & 
-- \inst34|inst2|inst4~q\)))) ) ) ) # ( \inst38|inst2|inst4~q\ & ( !\inst36|inst2|inst4~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst2|inst4~q\ & (!\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & (((\inst34|inst2|inst4~q\) # 
-- (\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst38|inst2|inst4~q\ & ( !\inst36|inst2|inst4~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst2|inst4~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst34|inst2|inst4~q\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst32|inst2|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst34|inst2|ALT_INV_inst4~q\,
	datae => \inst38|inst2|ALT_INV_inst4~q\,
	dataf => \inst36|inst2|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w19_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X10_Y2_N30
\inst40|inst2|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst2|inst4~feeder_combout\ = \inst|inst2|inst13~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst2|ALT_INV_inst13~combout\,
	combout => \inst40|inst2|inst4~feeder_combout\);

-- Location: FF_X10_Y2_N32
\inst40|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst2|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst2|inst4~q\);

-- Location: LABCELL_X10_Y4_N18
\inst42|inst2|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst2|inst4~feeder_combout\ = \inst|inst2|inst13~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst2|ALT_INV_inst13~combout\,
	combout => \inst42|inst2|inst4~feeder_combout\);

-- Location: FF_X10_Y4_N20
\inst42|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst2|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst2|inst4~q\);

-- Location: FF_X16_Y4_N55
\inst46|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst2|inst4~q\);

-- Location: FF_X16_Y4_N14
\inst44|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst2|inst4~q\);

-- Location: LABCELL_X16_Y4_N12
\inst81|auto_generated|l5_w19_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w19_n0_mux_dataout~6_combout\ = ( \inst44|inst2|inst4~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst42|inst2|inst4~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst46|inst2|inst4~q\))) ) ) ) # ( 
-- !\inst44|inst2|inst4~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst42|inst2|inst4~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst46|inst2|inst4~q\))) ) ) ) # ( \inst44|inst2|inst4~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\) # (\inst40|inst2|inst4~q\) ) ) ) # ( !\inst44|inst2|inst4~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (\inst40|inst2|inst4~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst40|inst2|ALT_INV_inst4~q\,
	datab => \inst42|inst2|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst46|inst2|ALT_INV_inst4~q\,
	datae => \inst44|inst2|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w19_n0_mux_dataout~6_combout\);

-- Location: FF_X6_Y4_N56
\inst20|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst2|inst4~q\);

-- Location: FF_X7_Y4_N56
\inst22|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst2|inst4~q\);

-- Location: LABCELL_X9_Y2_N27
\inst|inst2|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|inst4~feeder_combout\ = ( \inst|inst2|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst13~combout\,
	combout => \inst|inst2|inst4~feeder_combout\);

-- Location: FF_X9_Y2_N29
\inst|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst2|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|inst4~q\);

-- Location: FF_X6_Y4_N50
\inst18|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst2|inst4~q\);

-- Location: MLABCELL_X6_Y4_N48
\inst81|auto_generated|l5_w19_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w19_n0_mux_dataout~8_combout\ = ( \inst18|inst2|inst4~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst2|inst4~q\) ) ) ) # ( !\inst18|inst2|inst4~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( 
-- (\inst22|inst2|inst4~q\ & \Read_Reg_Num_1[1]~input_o\) ) ) ) # ( \inst18|inst2|inst4~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst2|inst4~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst20|inst2|inst4~q\)) ) ) ) # ( 
-- !\inst18|inst2|inst4~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst2|inst4~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst20|inst2|inst4~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|inst2|ALT_INV_inst4~q\,
	datab => \inst22|inst2|ALT_INV_inst4~q\,
	datac => \inst|inst2|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst18|inst2|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w19_n0_mux_dataout~8_combout\);

-- Location: FF_X13_Y4_N8
\inst30|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst2|inst4~q\);

-- Location: FF_X8_Y3_N56
\inst26|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst2|inst4~q\);

-- Location: LABCELL_X10_Y5_N6
\inst24|inst2|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst2|inst4~feeder_combout\ = \inst|inst2|inst13~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst2|ALT_INV_inst13~combout\,
	combout => \inst24|inst2|inst4~feeder_combout\);

-- Location: FF_X10_Y5_N8
\inst24|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst2|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst2|inst4~q\);

-- Location: FF_X13_Y4_N26
\inst28|inst2|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst2|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst2|inst4~q\);

-- Location: LABCELL_X13_Y4_N24
\inst81|auto_generated|l5_w19_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w19_n0_mux_dataout~7_combout\ = ( \inst28|inst2|inst4~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst30|inst2|inst4~q\) ) ) ) # ( !\inst28|inst2|inst4~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( 
-- (\Read_Reg_Num_1[0]~input_o\ & \inst30|inst2|inst4~q\) ) ) ) # ( \inst28|inst2|inst4~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst24|inst2|inst4~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst26|inst2|inst4~q\)) ) ) ) # ( 
-- !\inst28|inst2|inst4~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst24|inst2|inst4~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst26|inst2|inst4~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst30|inst2|ALT_INV_inst4~q\,
	datac => \inst26|inst2|ALT_INV_inst4~q\,
	datad => \inst24|inst2|ALT_INV_inst4~q\,
	datae => \inst28|inst2|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w19_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X13_Y4_N15
\inst81|auto_generated|l5_w19_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w19_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w19_n0_mux_dataout~8_combout\ & ( \inst81|auto_generated|l5_w19_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\) # 
-- (\inst81|auto_generated|l5_w19_n0_mux_dataout~6_combout\) ) ) ) # ( !\inst81|auto_generated|l5_w19_n0_mux_dataout~8_combout\ & ( \inst81|auto_generated|l5_w19_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\Read_Reg_Num_1[2]~input_o\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst81|auto_generated|l5_w19_n0_mux_dataout~6_combout\)) ) ) ) # ( \inst81|auto_generated|l5_w19_n0_mux_dataout~8_combout\ & ( !\inst81|auto_generated|l5_w19_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & 
-- ((!\Read_Reg_Num_1[2]~input_o\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst81|auto_generated|l5_w19_n0_mux_dataout~6_combout\)) ) ) ) # ( !\inst81|auto_generated|l5_w19_n0_mux_dataout~8_combout\ & ( !\inst81|auto_generated|l5_w19_n0_mux_dataout~7_combout\ & 
-- ( (\inst81|auto_generated|l5_w19_n0_mux_dataout~6_combout\ & \Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101110001011100010100110101001101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~6_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~8_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~7_combout\,
	combout => \inst81|auto_generated|l5_w19_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X21_Y5_N39
\inst81|auto_generated|l5_w19_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w19_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst81|auto_generated|l5_w19_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & 
-- ((\inst81|auto_generated|l5_w19_n0_mux_dataout~5_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w19_n0_mux_dataout~4_combout\)) ) ) ) # ( !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( 
-- \inst81|auto_generated|l5_w19_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\) # (\inst81|auto_generated|l5_w19_n0_mux_dataout~4_combout\) ) ) ) # ( \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( 
-- !\inst81|auto_generated|l5_w19_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & ((\inst81|auto_generated|l5_w19_n0_mux_dataout~5_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w19_n0_mux_dataout~4_combout\)) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\inst81|auto_generated|l5_w19_n0_mux_dataout~9_combout\ & ( (\Read_Reg_Num_1[4]~input_o\ & \inst81|auto_generated|l5_w19_n0_mux_dataout~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000110110001101110111011101110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~4_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~5_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~9_combout\,
	combout => \inst81|auto_generated|l5_w19_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X50_Y0_N92
\Write_Data[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(18),
	o => \Write_Data[18]~input_o\);

-- Location: LABCELL_X9_Y4_N51
\inst|inst2|inst14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|inst14~combout\ = ( !\Clear~input_o\ & ( \Write_Data[18]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[18]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst2|inst14~combout\);

-- Location: MLABCELL_X8_Y5_N0
\inst66|inst2|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst66|inst2|inst5~feeder_combout\ = \inst|inst2|inst14~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst2|ALT_INV_inst14~combout\,
	combout => \inst66|inst2|inst5~feeder_combout\);

-- Location: FF_X8_Y5_N2
\inst66|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	d => \inst66|inst2|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst2|inst5~q\);

-- Location: FF_X7_Y5_N29
\inst50|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst2|inst5~q\);

-- Location: FF_X9_Y6_N40
\inst74|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst2|inst5~q\);

-- Location: LABCELL_X7_Y3_N51
\inst58|inst2|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst2|inst5~feeder_combout\ = ( \inst|inst2|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst14~combout\,
	combout => \inst58|inst2|inst5~feeder_combout\);

-- Location: FF_X7_Y3_N53
\inst58|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst2|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst2|inst5~q\);

-- Location: LABCELL_X7_Y5_N45
\inst81|auto_generated|l5_w18_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w18_n0_mux_dataout~1_combout\ = ( \inst74|inst2|inst5~q\ & ( \inst58|inst2|inst5~q\ & ( ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst50|inst2|inst5~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst66|inst2|inst5~q\))) # 
-- (\Read_Reg_Num_1[2]~input_o\) ) ) ) # ( !\inst74|inst2|inst5~q\ & ( \inst58|inst2|inst5~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\) # (\inst50|inst2|inst5~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst66|inst2|inst5~q\ & 
-- ((!\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst74|inst2|inst5~q\ & ( !\inst58|inst2|inst5~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\inst50|inst2|inst5~q\ & !\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((\Read_Reg_Num_1[2]~input_o\)) # (\inst66|inst2|inst5~q\))) ) ) ) # ( !\inst74|inst2|inst5~q\ & ( !\inst58|inst2|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst50|inst2|inst5~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst66|inst2|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst66|inst2|ALT_INV_inst5~q\,
	datab => \inst50|inst2|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst74|inst2|ALT_INV_inst5~q\,
	dataf => \inst58|inst2|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w18_n0_mux_dataout~1_combout\);

-- Location: FF_X9_Y6_N56
\inst72|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst2|inst5~q\);

-- Location: LABCELL_X13_Y6_N9
\inst56|inst2|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst2|inst5~feeder_combout\ = ( \inst|inst2|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst14~combout\,
	combout => \inst56|inst2|inst5~feeder_combout\);

-- Location: FF_X13_Y6_N11
\inst56|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst2|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst2|inst5~q\);

-- Location: LABCELL_X11_Y5_N18
\inst48|inst2|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst2|inst5~feeder_combout\ = \inst|inst2|inst14~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst2|ALT_INV_inst14~combout\,
	combout => \inst48|inst2|inst5~feeder_combout\);

-- Location: FF_X11_Y5_N20
\inst48|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst2|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst2|inst5~q\);

-- Location: FF_X8_Y6_N43
\inst64|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst2|inst5~q\);

-- Location: MLABCELL_X8_Y6_N42
\inst81|auto_generated|l5_w18_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w18_n0_mux_dataout~0_combout\ = ( \inst64|inst2|inst5~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst2|inst5~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst2|inst5~q\)) ) ) ) # ( 
-- !\inst64|inst2|inst5~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst2|inst5~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst2|inst5~q\)) ) ) ) # ( \inst64|inst2|inst5~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\inst48|inst2|inst5~q\) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst64|inst2|inst5~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & \inst48|inst2|inst5~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst72|inst2|ALT_INV_inst5~q\,
	datac => \inst56|inst2|ALT_INV_inst5~q\,
	datad => \inst48|inst2|ALT_INV_inst5~q\,
	datae => \inst64|inst2|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w18_n0_mux_dataout~0_combout\);

-- Location: FF_X15_Y6_N4
\inst62|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst2|inst5~q\);

-- Location: FF_X10_Y6_N8
\inst78|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst2|inst5~q\);

-- Location: FF_X10_Y6_N49
\inst70|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst2|inst5~q\);

-- Location: FF_X11_Y7_N50
\inst54|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst2|inst5~q\);

-- Location: LABCELL_X10_Y6_N48
\inst81|auto_generated|l5_w18_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w18_n0_mux_dataout~3_combout\ = ( \inst70|inst2|inst5~q\ & ( \inst54|inst2|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst2|inst5~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst78|inst2|inst5~q\)))) ) ) ) # ( !\inst70|inst2|inst5~q\ & ( \inst54|inst2|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst2|inst5~q\)) # 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst2|inst5~q\))))) ) ) ) # ( \inst70|inst2|inst5~q\ & ( !\inst54|inst2|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst2|inst5~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst2|inst5~q\))))) ) ) ) # ( !\inst70|inst2|inst5~q\ & ( !\inst54|inst2|inst5~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst62|inst2|inst5~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst2|inst5~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst62|inst2|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst78|inst2|ALT_INV_inst5~q\,
	datae => \inst70|inst2|ALT_INV_inst5~q\,
	dataf => \inst54|inst2|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w18_n0_mux_dataout~3_combout\);

-- Location: FF_X18_Y4_N2
\inst76|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst2|inst5~q\);

-- Location: FF_X19_Y4_N50
\inst60|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst2|inst5~q\);

-- Location: FF_X11_Y6_N14
\inst52|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst2|inst5~q\);

-- Location: FF_X11_Y6_N43
\inst68|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst2|inst5~q\);

-- Location: LABCELL_X11_Y6_N42
\inst81|auto_generated|l5_w18_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w18_n0_mux_dataout~2_combout\ = ( \inst68|inst2|inst5~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst60|inst2|inst5~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst76|inst2|inst5~q\)) ) ) ) # ( 
-- !\inst68|inst2|inst5~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst60|inst2|inst5~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst76|inst2|inst5~q\)) ) ) ) # ( \inst68|inst2|inst5~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\inst52|inst2|inst5~q\) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst68|inst2|inst5~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & \inst52|inst2|inst5~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst76|inst2|ALT_INV_inst5~q\,
	datab => \inst60|inst2|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst52|inst2|ALT_INV_inst5~q\,
	datae => \inst68|inst2|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w18_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X8_Y5_N30
\inst81|auto_generated|l5_w18_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w18_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w18_n0_mux_dataout~2_combout\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst81|auto_generated|l5_w18_n0_mux_dataout~3_combout\) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w18_n0_mux_dataout~2_combout\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (\inst81|auto_generated|l5_w18_n0_mux_dataout~3_combout\ & \Read_Reg_Num_1[0]~input_o\) ) ) ) # ( \inst81|auto_generated|l5_w18_n0_mux_dataout~2_combout\ & ( 
-- !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst81|auto_generated|l5_w18_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w18_n0_mux_dataout~1_combout\)) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w18_n0_mux_dataout~2_combout\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst81|auto_generated|l5_w18_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst81|auto_generated|l5_w18_n0_mux_dataout~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~1_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~0_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~3_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~2_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w18_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X10_Y5_N9
\inst24|inst2|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst2|inst5~feeder_combout\ = ( \inst|inst2|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst14~combout\,
	combout => \inst24|inst2|inst5~feeder_combout\);

-- Location: FF_X10_Y5_N11
\inst24|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst2|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst2|inst5~q\);

-- Location: FF_X16_Y5_N7
\inst30|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst2|inst5~q\);

-- Location: FF_X8_Y3_N59
\inst26|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst2|inst5~q\);

-- Location: FF_X16_Y5_N26
\inst28|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst2|inst5~q\);

-- Location: LABCELL_X16_Y5_N24
\inst81|auto_generated|l5_w18_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w18_n0_mux_dataout~7_combout\ = ( \inst28|inst2|inst5~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst2|inst5~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst2|inst5~q\)) ) ) ) # ( 
-- !\inst28|inst2|inst5~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst2|inst5~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst2|inst5~q\)) ) ) ) # ( \inst28|inst2|inst5~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\) # (\inst24|inst2|inst5~q\) ) ) ) # ( !\inst28|inst2|inst5~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (\inst24|inst2|inst5~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|inst2|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst30|inst2|ALT_INV_inst5~q\,
	datad => \inst26|inst2|ALT_INV_inst5~q\,
	datae => \inst28|inst2|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w18_n0_mux_dataout~7_combout\);

-- Location: FF_X10_Y2_N35
\inst40|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst2|inst5~q\);

-- Location: FF_X15_Y2_N8
\inst46|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst2|inst5~q\);

-- Location: LABCELL_X10_Y4_N21
\inst42|inst2|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst2|inst5~feeder_combout\ = ( \inst|inst2|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst14~combout\,
	combout => \inst42|inst2|inst5~feeder_combout\);

-- Location: FF_X10_Y4_N23
\inst42|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst2|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst2|inst5~q\);

-- Location: FF_X15_Y2_N2
\inst44|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst2|inst5~q\);

-- Location: MLABCELL_X15_Y2_N0
\inst81|auto_generated|l5_w18_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w18_n0_mux_dataout~6_combout\ = ( \inst44|inst2|inst5~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst42|inst2|inst5~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst46|inst2|inst5~q\)) ) ) ) # ( 
-- !\inst44|inst2|inst5~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst42|inst2|inst5~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst46|inst2|inst5~q\)) ) ) ) # ( \inst44|inst2|inst5~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\) # (\inst40|inst2|inst5~q\) ) ) ) # ( !\inst44|inst2|inst5~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (\inst40|inst2|inst5~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst40|inst2|ALT_INV_inst5~q\,
	datab => \inst46|inst2|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst42|inst2|ALT_INV_inst5~q\,
	datae => \inst44|inst2|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w18_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X11_Y2_N48
\inst|inst2|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|inst5~feeder_combout\ = ( \inst|inst2|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst14~combout\,
	combout => \inst|inst2|inst5~feeder_combout\);

-- Location: FF_X11_Y2_N50
\inst|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst2|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|inst5~q\);

-- Location: FF_X8_Y2_N29
\inst22|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst2|inst5~q\);

-- Location: FF_X8_Y2_N43
\inst18|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst2|inst5~q\);

-- Location: FF_X11_Y2_N56
\inst20|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst2|inst5~q\);

-- Location: MLABCELL_X8_Y2_N42
\inst81|auto_generated|l5_w18_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w18_n0_mux_dataout~8_combout\ = ( \inst18|inst2|inst5~q\ & ( \inst20|inst2|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst|inst2|inst5~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst2|inst5~q\)))) ) ) ) # ( !\inst18|inst2|inst5~q\ & ( \inst20|inst2|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst|inst2|inst5~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((\inst22|inst2|inst5~q\ & \Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( \inst18|inst2|inst5~q\ & ( !\inst20|inst2|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst|inst2|inst5~q\ & ((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst2|inst5~q\)))) ) ) ) # ( !\inst18|inst2|inst5~q\ & ( !\inst20|inst2|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst|inst2|inst5~q\ & ((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((\inst22|inst2|inst5~q\ & \Read_Reg_Num_1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst|inst2|ALT_INV_inst5~q\,
	datac => \inst22|inst2|ALT_INV_inst5~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst18|inst2|ALT_INV_inst5~q\,
	dataf => \inst20|inst2|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w18_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X15_Y1_N36
\inst81|auto_generated|l5_w18_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w18_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst81|auto_generated|l5_w18_n0_mux_dataout~7_combout\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst81|auto_generated|l5_w18_n0_mux_dataout~6_combout\))) ) ) # ( !\Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst81|auto_generated|l5_w18_n0_mux_dataout~8_combout\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst81|auto_generated|l5_w18_n0_mux_dataout~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~7_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~6_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~8_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w18_n0_mux_dataout~9_combout\);

-- Location: FF_X16_Y8_N14
\inst34|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst2|inst5~q\);

-- Location: FF_X7_Y8_N56
\inst38|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst2|inst5~q\);

-- Location: FF_X7_Y8_N53
\inst36|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst2|inst5~q\);

-- Location: FF_X11_Y8_N29
\inst32|inst2|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	asdata => \inst|inst2|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst2|inst5~q\);

-- Location: LABCELL_X7_Y8_N51
\inst81|auto_generated|l5_w18_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w18_n0_mux_dataout~5_combout\ = ( \inst36|inst2|inst5~q\ & ( \inst32|inst2|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst2|inst5~q\)) # (\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst38|inst2|inst5~q\)))) ) ) ) # ( !\inst36|inst2|inst5~q\ & ( \inst32|inst2|inst5~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst34|inst2|inst5~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\ & 
-- \inst38|inst2|inst5~q\)))) ) ) ) # ( \inst36|inst2|inst5~q\ & ( !\inst32|inst2|inst5~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst2|inst5~q\ & (\Read_Reg_Num_1[0]~input_o\))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\) # 
-- (\inst38|inst2|inst5~q\)))) ) ) ) # ( !\inst36|inst2|inst5~q\ & ( !\inst32|inst2|inst5~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst2|inst5~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst2|inst5~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst34|inst2|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst38|inst2|ALT_INV_inst5~q\,
	datae => \inst36|inst2|ALT_INV_inst5~q\,
	dataf => \inst32|inst2|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w18_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X7_Y5_N33
\inst81|auto_generated|l5_w18_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w18_n0_mux_dataout~10_combout\ = ( \Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w18_n0_mux_dataout~5_combout\ & ( \inst81|auto_generated|l5_w18_n0_mux_dataout~4_combout\ ) ) ) # ( !\Read_Reg_Num_1[4]~input_o\ & ( 
-- \inst81|auto_generated|l5_w18_n0_mux_dataout~5_combout\ & ( (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\) # (\inst81|auto_generated|l5_w18_n0_mux_dataout~9_combout\) ) ) ) # ( \Read_Reg_Num_1[4]~input_o\ & ( 
-- !\inst81|auto_generated|l5_w18_n0_mux_dataout~5_combout\ & ( \inst81|auto_generated|l5_w18_n0_mux_dataout~4_combout\ ) ) ) # ( !\Read_Reg_Num_1[4]~input_o\ & ( !\inst81|auto_generated|l5_w18_n0_mux_dataout~5_combout\ & ( 
-- (\inst81|auto_generated|l5_w18_n0_mux_dataout~9_combout\ & !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010101010100001111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~4_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~9_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~5_combout\,
	combout => \inst81|auto_generated|l5_w18_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X2_Y0_N75
\Write_Data[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(17),
	o => \Write_Data[17]~input_o\);

-- Location: MLABCELL_X8_Y6_N27
\inst|inst2|inst15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|inst15~combout\ = ( !\Clear~input_o\ & ( \Write_Data[17]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[17]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst2|inst15~combout\);

-- Location: LABCELL_X7_Y4_N18
\inst22|inst2|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst2|inst6~feeder_combout\ = \inst|inst2|inst15~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|ALT_INV_inst15~combout\,
	combout => \inst22|inst2|inst6~feeder_combout\);

-- Location: FF_X7_Y4_N20
\inst22|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst2|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst2|inst6~q\);

-- Location: LABCELL_X7_Y4_N0
\inst|inst2|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|inst6~feeder_combout\ = \inst|inst2|inst15~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst2|ALT_INV_inst15~combout\,
	combout => \inst|inst2|inst6~feeder_combout\);

-- Location: FF_X7_Y4_N2
\inst|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst2|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|inst6~q\);

-- Location: FF_X6_Y6_N26
\inst18|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst2|inst6~q\);

-- Location: FF_X6_Y6_N44
\inst20|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst2|inst6~q\);

-- Location: MLABCELL_X6_Y6_N24
\inst81|auto_generated|l5_w17_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w17_n0_mux_dataout~8_combout\ = ( \inst18|inst2|inst6~q\ & ( \inst20|inst2|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst|inst2|inst6~q\)) # (\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((!\Read_Reg_Num_1[1]~input_o\) # ((\inst22|inst2|inst6~q\)))) ) ) ) # ( !\inst18|inst2|inst6~q\ & ( \inst20|inst2|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst|inst2|inst6~q\)) # (\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst22|inst2|inst6~q\))) ) ) ) # ( \inst18|inst2|inst6~q\ & ( !\inst20|inst2|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst2|inst6~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((!\Read_Reg_Num_1[1]~input_o\) # ((\inst22|inst2|inst6~q\)))) ) ) ) # ( !\inst18|inst2|inst6~q\ & ( !\inst20|inst2|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst2|inst6~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst22|inst2|inst6~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst22|inst2|ALT_INV_inst6~q\,
	datad => \inst|inst2|ALT_INV_inst6~q\,
	datae => \inst18|inst2|ALT_INV_inst6~q\,
	dataf => \inst20|inst2|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w17_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X18_Y2_N21
\inst40|inst2|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst2|inst6~feeder_combout\ = ( \inst|inst2|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst15~combout\,
	combout => \inst40|inst2|inst6~feeder_combout\);

-- Location: FF_X18_Y2_N23
\inst40|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst2|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst2|inst6~q\);

-- Location: FF_X22_Y4_N14
\inst46|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst2|inst6~q\);

-- Location: FF_X22_Y4_N44
\inst44|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst2|inst6~q\);

-- Location: FF_X11_Y4_N26
\inst42|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst2|inst6~q\);

-- Location: LABCELL_X22_Y4_N42
\inst81|auto_generated|l5_w17_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w17_n0_mux_dataout~6_combout\ = ( \inst44|inst2|inst6~q\ & ( \inst42|inst2|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)) # (\inst40|inst2|inst6~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\) # (\inst46|inst2|inst6~q\)))) ) ) ) # ( !\inst44|inst2|inst6~q\ & ( \inst42|inst2|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)) # (\inst40|inst2|inst6~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((\Read_Reg_Num_1[0]~input_o\ & \inst46|inst2|inst6~q\)))) ) ) ) # ( \inst44|inst2|inst6~q\ & ( !\inst42|inst2|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst40|inst2|inst6~q\ & (!\Read_Reg_Num_1[0]~input_o\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\) # (\inst46|inst2|inst6~q\)))) ) ) ) # ( !\inst44|inst2|inst6~q\ & ( !\inst42|inst2|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst40|inst2|inst6~q\ & (!\Read_Reg_Num_1[0]~input_o\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((\Read_Reg_Num_1[0]~input_o\ & \inst46|inst2|inst6~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst40|inst2|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst46|inst2|ALT_INV_inst6~q\,
	datae => \inst44|inst2|ALT_INV_inst6~q\,
	dataf => \inst42|inst2|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w17_n0_mux_dataout~6_combout\);

-- Location: FF_X11_Y1_N14
\inst26|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst2|inst6~q\);

-- Location: LABCELL_X16_Y3_N15
\inst24|inst2|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst2|inst6~feeder_combout\ = ( \inst|inst2|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst15~combout\,
	combout => \inst24|inst2|inst6~feeder_combout\);

-- Location: FF_X16_Y3_N17
\inst24|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst2|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst2|inst6~q\);

-- Location: FF_X16_Y5_N44
\inst30|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst2|inst6~q\);

-- Location: FF_X16_Y5_N49
\inst28|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst2|inst6~q\);

-- Location: LABCELL_X16_Y5_N48
\inst81|auto_generated|l5_w17_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w17_n0_mux_dataout~7_combout\ = ( \inst28|inst2|inst6~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst2|inst6~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst2|inst6~q\))) ) ) ) # ( 
-- !\inst28|inst2|inst6~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst2|inst6~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst2|inst6~q\))) ) ) ) # ( \inst28|inst2|inst6~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\inst24|inst2|inst6~q\) # (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst28|inst2|inst6~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & \inst24|inst2|inst6~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst2|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst24|inst2|ALT_INV_inst6~q\,
	datad => \inst30|inst2|ALT_INV_inst6~q\,
	datae => \inst28|inst2|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w17_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X17_Y8_N3
\inst81|auto_generated|l5_w17_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w17_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_1[3]~input_o\ & ( \inst81|auto_generated|l5_w17_n0_mux_dataout~6_combout\ ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst81|auto_generated|l5_w17_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst81|auto_generated|l5_w17_n0_mux_dataout~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~8_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~6_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~7_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w17_n0_mux_dataout~9_combout\);

-- Location: FF_X7_Y6_N14
\inst74|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst2|inst6~q\);

-- Location: LABCELL_X7_Y5_N18
\inst50|inst2|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst2|inst6~feeder_combout\ = ( \inst|inst2|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst15~combout\,
	combout => \inst50|inst2|inst6~feeder_combout\);

-- Location: FF_X7_Y5_N19
\inst50|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst2|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst2|inst6~q\);

-- Location: FF_X6_Y7_N44
\inst58|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst2|inst6~q\);

-- Location: FF_X8_Y6_N55
\inst66|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst2|inst6~q\);

-- Location: MLABCELL_X8_Y6_N54
\inst81|auto_generated|l5_w17_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w17_n0_mux_dataout~1_combout\ = ( \inst66|inst2|inst6~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst58|inst2|inst6~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst74|inst2|inst6~q\)) ) ) ) # ( 
-- !\inst66|inst2|inst6~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst58|inst2|inst6~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst74|inst2|inst6~q\)) ) ) ) # ( \inst66|inst2|inst6~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst50|inst2|inst6~q\) ) ) ) # ( !\inst66|inst2|inst6~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst50|inst2|inst6~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst74|inst2|ALT_INV_inst6~q\,
	datab => \inst50|inst2|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst58|inst2|ALT_INV_inst6~q\,
	datae => \inst66|inst2|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w17_n0_mux_dataout~1_combout\);

-- Location: FF_X11_Y7_N46
\inst54|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst2|inst6~q\);

-- Location: FF_X16_Y6_N14
\inst62|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst2|inst6~q\);

-- Location: FF_X11_Y9_N44
\inst78|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst2|inst6~q\);

-- Location: FF_X17_Y6_N41
\inst70|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst2|inst6~q\);

-- Location: LABCELL_X17_Y6_N39
\inst81|auto_generated|l5_w17_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w17_n0_mux_dataout~3_combout\ = ( \inst70|inst2|inst6~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst78|inst2|inst6~q\) ) ) ) # ( !\inst70|inst2|inst6~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst78|inst2|inst6~q\ & \Read_Reg_Num_1[2]~input_o\) ) ) ) # ( \inst70|inst2|inst6~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst2|inst6~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst62|inst2|inst6~q\))) ) ) ) # ( 
-- !\inst70|inst2|inst6~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst2|inst6~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst62|inst2|inst6~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst54|inst2|ALT_INV_inst6~q\,
	datab => \inst62|inst2|ALT_INV_inst6~q\,
	datac => \inst78|inst2|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst70|inst2|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w17_n0_mux_dataout~3_combout\);

-- Location: FF_X18_Y4_N11
\inst60|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst2|inst6~q\);

-- Location: FF_X19_Y6_N49
\inst76|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst2|inst6~q\);

-- Location: FF_X19_Y6_N55
\inst68|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst2|inst6~q\);

-- Location: LABCELL_X13_Y7_N0
\inst52|inst2|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst2|inst6~feeder_combout\ = \inst|inst2|inst15~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst2|ALT_INV_inst15~combout\,
	combout => \inst52|inst2|inst6~feeder_combout\);

-- Location: FF_X13_Y7_N2
\inst52|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst2|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst2|inst6~q\);

-- Location: LABCELL_X19_Y6_N54
\inst81|auto_generated|l5_w17_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w17_n0_mux_dataout~2_combout\ = ( \inst68|inst2|inst6~q\ & ( \inst52|inst2|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst2|inst6~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst76|inst2|inst6~q\)))) ) ) ) # ( !\inst68|inst2|inst6~q\ & ( \inst52|inst2|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)) # (\inst60|inst2|inst6~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\ & 
-- \inst76|inst2|inst6~q\)))) ) ) ) # ( \inst68|inst2|inst6~q\ & ( !\inst52|inst2|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst2|inst6~q\ & (\Read_Reg_Num_1[2]~input_o\))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\) # 
-- (\inst76|inst2|inst6~q\)))) ) ) ) # ( !\inst68|inst2|inst6~q\ & ( !\inst52|inst2|inst6~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst2|inst6~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst2|inst6~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst60|inst2|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst76|inst2|ALT_INV_inst6~q\,
	datae => \inst68|inst2|ALT_INV_inst6~q\,
	dataf => \inst52|inst2|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w17_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X11_Y5_N54
\inst48|inst2|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst2|inst6~feeder_combout\ = \inst|inst2|inst15~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst2|ALT_INV_inst15~combout\,
	combout => \inst48|inst2|inst6~feeder_combout\);

-- Location: FF_X11_Y5_N55
\inst48|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst2|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst2|inst6~q\);

-- Location: MLABCELL_X8_Y8_N48
\inst72|inst2|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst72|inst2|inst6~feeder_combout\ = \inst|inst2|inst15~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|ALT_INV_inst15~combout\,
	combout => \inst72|inst2|inst6~feeder_combout\);

-- Location: FF_X8_Y8_N50
\inst72|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	d => \inst72|inst2|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst2|inst6~q\);

-- Location: FF_X13_Y6_N35
\inst56|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst2|inst6~q\);

-- Location: FF_X13_Y6_N53
\inst64|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst2|inst6~q\);

-- Location: LABCELL_X13_Y6_N51
\inst81|auto_generated|l5_w17_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w17_n0_mux_dataout~0_combout\ = ( \inst64|inst2|inst6~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst2|inst6~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst2|inst6~q\)) ) ) ) # ( 
-- !\inst64|inst2|inst6~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst2|inst6~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst2|inst6~q\)) ) ) ) # ( \inst64|inst2|inst6~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst48|inst2|inst6~q\) ) ) ) # ( !\inst64|inst2|inst6~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst48|inst2|inst6~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst48|inst2|ALT_INV_inst6~q\,
	datab => \inst72|inst2|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst56|inst2|ALT_INV_inst6~q\,
	datae => \inst64|inst2|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w17_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X19_Y6_N45
\inst81|auto_generated|l5_w17_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w17_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_1[1]~input_o\ & ( \inst81|auto_generated|l5_w17_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst81|auto_generated|l5_w17_n0_mux_dataout~2_combout\))) # 
-- (\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w17_n0_mux_dataout~3_combout\)) ) ) ) # ( !\Read_Reg_Num_1[1]~input_o\ & ( \inst81|auto_generated|l5_w17_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\) # 
-- (\inst81|auto_generated|l5_w17_n0_mux_dataout~1_combout\) ) ) ) # ( \Read_Reg_Num_1[1]~input_o\ & ( !\inst81|auto_generated|l5_w17_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst81|auto_generated|l5_w17_n0_mux_dataout~2_combout\))) # 
-- (\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w17_n0_mux_dataout~3_combout\)) ) ) ) # ( !\Read_Reg_Num_1[1]~input_o\ & ( !\inst81|auto_generated|l5_w17_n0_mux_dataout~0_combout\ & ( (\Read_Reg_Num_1[0]~input_o\ & 
-- \inst81|auto_generated|l5_w17_n0_mux_dataout~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~1_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~3_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~2_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~0_combout\,
	combout => \inst81|auto_generated|l5_w17_n0_mux_dataout~4_combout\);

-- Location: FF_X9_Y8_N25
\inst38|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst2|inst6~q\);

-- Location: LABCELL_X13_Y10_N30
\inst34|inst2|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst2|inst6~feeder_combout\ = \inst|inst2|inst15~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst2|ALT_INV_inst15~combout\,
	combout => \inst34|inst2|inst6~feeder_combout\);

-- Location: FF_X13_Y10_N31
\inst34|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst2|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst2|inst6~q\);

-- Location: FF_X11_Y8_N13
\inst36|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst2|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst2|inst6~q\);

-- Location: LABCELL_X11_Y8_N39
\inst32|inst2|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst2|inst6~feeder_combout\ = ( \inst|inst2|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst15~combout\,
	combout => \inst32|inst2|inst6~feeder_combout\);

-- Location: FF_X11_Y8_N41
\inst32|inst2|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst2|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst2|inst6~q\);

-- Location: LABCELL_X11_Y8_N12
\inst81|auto_generated|l5_w17_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w17_n0_mux_dataout~5_combout\ = ( \inst36|inst2|inst6~q\ & ( \inst32|inst2|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst34|inst2|inst6~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst38|inst2|inst6~q\))) ) ) ) # ( !\inst36|inst2|inst6~q\ & ( \inst32|inst2|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\) # ((\inst34|inst2|inst6~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst38|inst2|inst6~q\))) ) ) ) # ( \inst36|inst2|inst6~q\ & ( !\inst32|inst2|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\Read_Reg_Num_1[0]~input_o\ & ((\inst34|inst2|inst6~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\) # 
-- ((\inst38|inst2|inst6~q\)))) ) ) ) # ( !\inst36|inst2|inst6~q\ & ( !\inst32|inst2|inst6~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst34|inst2|inst6~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst38|inst2|inst6~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \inst38|inst2|ALT_INV_inst6~q\,
	datad => \inst34|inst2|ALT_INV_inst6~q\,
	datae => \inst36|inst2|ALT_INV_inst6~q\,
	dataf => \inst32|inst2|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w17_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X18_Y8_N36
\inst81|auto_generated|l5_w17_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w17_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w17_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & (((\inst81|auto_generated|l5_w17_n0_mux_dataout~9_combout\)) # 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (((\inst81|auto_generated|l5_w17_n0_mux_dataout~4_combout\)))) ) ) # ( !\inst81|auto_generated|l5_w17_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ 
-- & (!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w17_n0_mux_dataout~9_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (((\inst81|auto_generated|l5_w17_n0_mux_dataout~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001111011101110000111100100010000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~9_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~4_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~5_combout\,
	combout => \inst81|auto_generated|l5_w17_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X32_Y0_N18
\Write_Data[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(16),
	o => \Write_Data[16]~input_o\);

-- Location: LABCELL_X10_Y4_N24
\inst|inst2|inst16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|inst16~combout\ = ( !\Clear~input_o\ & ( \Write_Data[16]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[16]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst2|inst16~combout\);

-- Location: FF_X7_Y5_N22
\inst50|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst2|inst7~q\);

-- Location: FF_X7_Y3_N32
\inst58|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst2|inst7~q\);

-- Location: FF_X9_Y5_N2
\inst66|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst2|inst7~q\);

-- Location: FF_X9_Y5_N44
\inst74|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst2|inst7~q\);

-- Location: LABCELL_X9_Y5_N0
\inst81|auto_generated|l5_w16_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w16_n0_mux_dataout~1_combout\ = ( \inst66|inst2|inst7~q\ & ( \inst74|inst2|inst7~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst2|inst7~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst2|inst7~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst66|inst2|inst7~q\ & ( \inst74|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst2|inst7~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst2|inst7~q\))))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\Read_Reg_Num_1[2]~input_o\)) ) ) ) # ( \inst66|inst2|inst7~q\ & ( !\inst74|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst2|inst7~q\)) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst58|inst2|inst7~q\))))) # (\Read_Reg_Num_1[3]~input_o\ & (!\Read_Reg_Num_1[2]~input_o\)) ) ) ) # ( !\inst66|inst2|inst7~q\ & ( !\inst74|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst2|inst7~q\)) # 
-- (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst2|inst7~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst50|inst2|ALT_INV_inst7~q\,
	datad => \inst58|inst2|ALT_INV_inst7~q\,
	datae => \inst66|inst2|ALT_INV_inst7~q\,
	dataf => \inst74|inst2|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w16_n0_mux_dataout~1_combout\);

-- Location: FF_X15_Y4_N26
\inst76|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst2|inst7~q\);

-- Location: LABCELL_X19_Y4_N42
\inst60|inst2|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst2|inst7~feeder_combout\ = ( \inst|inst2|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst16~combout\,
	combout => \inst60|inst2|inst7~feeder_combout\);

-- Location: FF_X19_Y4_N44
\inst60|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst2|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst2|inst7~q\);

-- Location: LABCELL_X10_Y8_N48
\inst52|inst2|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst2|inst7~feeder_combout\ = ( \inst|inst2|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst16~combout\,
	combout => \inst52|inst2|inst7~feeder_combout\);

-- Location: FF_X10_Y8_N50
\inst52|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst2|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst2|inst7~q\);

-- Location: FF_X15_Y4_N43
\inst68|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst2|inst7~q\);

-- Location: MLABCELL_X15_Y4_N42
\inst81|auto_generated|l5_w16_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w16_n0_mux_dataout~2_combout\ = ( \inst68|inst2|inst7~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst60|inst2|inst7~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst76|inst2|inst7~q\)) ) ) ) # ( 
-- !\inst68|inst2|inst7~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst60|inst2|inst7~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst76|inst2|inst7~q\)) ) ) ) # ( \inst68|inst2|inst7~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\inst52|inst2|inst7~q\) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst68|inst2|inst7~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & \inst52|inst2|inst7~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst76|inst2|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst60|inst2|ALT_INV_inst7~q\,
	datad => \inst52|inst2|ALT_INV_inst7~q\,
	datae => \inst68|inst2|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w16_n0_mux_dataout~2_combout\);

-- Location: FF_X11_Y7_N1
\inst54|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst2|inst7~q\);

-- Location: FF_X15_Y6_N49
\inst62|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst2|inst7~q\);

-- Location: FF_X12_Y6_N2
\inst78|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst2|inst7~q\);

-- Location: FF_X12_Y6_N20
\inst70|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst2|inst7~q\);

-- Location: LABCELL_X12_Y6_N18
\inst81|auto_generated|l5_w16_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w16_n0_mux_dataout~3_combout\ = ( \inst70|inst2|inst7~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst2|inst7~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst2|inst7~q\))) ) ) ) # ( 
-- !\inst70|inst2|inst7~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst2|inst7~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst2|inst7~q\))) ) ) ) # ( \inst70|inst2|inst7~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst54|inst2|inst7~q\) ) ) ) # ( !\inst70|inst2|inst7~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst54|inst2|inst7~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst54|inst2|ALT_INV_inst7~q\,
	datab => \inst62|inst2|ALT_INV_inst7~q\,
	datac => \inst78|inst2|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst70|inst2|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w16_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X13_Y6_N18
\inst56|inst2|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst2|inst7~feeder_combout\ = \inst|inst2|inst16~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|ALT_INV_inst16~combout\,
	combout => \inst56|inst2|inst7~feeder_combout\);

-- Location: FF_X13_Y6_N20
\inst56|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst2|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst2|inst7~q\);

-- Location: LABCELL_X11_Y5_N30
\inst48|inst2|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst2|inst7~feeder_combout\ = ( \inst|inst2|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst16~combout\,
	combout => \inst48|inst2|inst7~feeder_combout\);

-- Location: FF_X11_Y5_N32
\inst48|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst2|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst2|inst7~q\);

-- Location: FF_X11_Y5_N44
\inst64|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst2|inst7~q\);

-- Location: FF_X9_Y4_N2
\inst72|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst2|inst7~q\);

-- Location: LABCELL_X11_Y5_N42
\inst81|auto_generated|l5_w16_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w16_n0_mux_dataout~0_combout\ = ( \inst64|inst2|inst7~q\ & ( \inst72|inst2|inst7~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst48|inst2|inst7~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst56|inst2|inst7~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst64|inst2|inst7~q\ & ( \inst72|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst48|inst2|inst7~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst56|inst2|inst7~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst64|inst2|inst7~q\ & ( !\inst72|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst48|inst2|inst7~q\))) # (\Read_Reg_Num_1[2]~input_o\ 
-- & (\inst56|inst2|inst7~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( !\inst64|inst2|inst7~q\ & ( !\inst72|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst48|inst2|inst7~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst56|inst2|inst7~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst56|inst2|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst48|inst2|ALT_INV_inst7~q\,
	datae => \inst64|inst2|ALT_INV_inst7~q\,
	dataf => \inst72|inst2|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w16_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X9_Y6_N9
\inst81|auto_generated|l5_w16_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w16_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w16_n0_mux_dataout~3_combout\ & ( \inst81|auto_generated|l5_w16_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\) # 
-- ((\inst81|auto_generated|l5_w16_n0_mux_dataout~2_combout\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((\inst81|auto_generated|l5_w16_n0_mux_dataout~1_combout\)) # (\Read_Reg_Num_1[1]~input_o\))) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w16_n0_mux_dataout~3_combout\ & ( \inst81|auto_generated|l5_w16_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\) # ((\inst81|auto_generated|l5_w16_n0_mux_dataout~2_combout\)))) # 
-- (\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w16_n0_mux_dataout~1_combout\))) ) ) ) # ( \inst81|auto_generated|l5_w16_n0_mux_dataout~3_combout\ & ( !\inst81|auto_generated|l5_w16_n0_mux_dataout~0_combout\ & ( 
-- (!\Read_Reg_Num_1[0]~input_o\ & (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w16_n0_mux_dataout~2_combout\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((\inst81|auto_generated|l5_w16_n0_mux_dataout~1_combout\)) # (\Read_Reg_Num_1[1]~input_o\))) ) 
-- ) ) # ( !\inst81|auto_generated|l5_w16_n0_mux_dataout~3_combout\ & ( !\inst81|auto_generated|l5_w16_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w16_n0_mux_dataout~2_combout\)))) 
-- # (\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w16_n0_mux_dataout~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~1_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~2_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~3_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~0_combout\,
	combout => \inst81|auto_generated|l5_w16_n0_mux_dataout~4_combout\);

-- Location: FF_X10_Y4_N2
\inst42|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst2|inst7~q\);

-- Location: FF_X10_Y2_N2
\inst40|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst2|inst7~q\);

-- Location: FF_X16_Y4_N20
\inst44|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst2|inst7~q\);

-- Location: FF_X16_Y4_N1
\inst46|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst2|inst7~q\);

-- Location: LABCELL_X16_Y4_N18
\inst81|auto_generated|l5_w16_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w16_n0_mux_dataout~6_combout\ = ( \inst44|inst2|inst7~q\ & ( \inst46|inst2|inst7~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst40|inst2|inst7~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst42|inst2|inst7~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst44|inst2|inst7~q\ & ( \inst46|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst40|inst2|inst7~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst42|inst2|inst7~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst44|inst2|inst7~q\ & ( !\inst46|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst40|inst2|inst7~q\))) # (\Read_Reg_Num_1[0]~input_o\ 
-- & (\inst42|inst2|inst7~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( !\inst44|inst2|inst7~q\ & ( !\inst46|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst40|inst2|inst7~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst42|inst2|inst7~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst42|inst2|ALT_INV_inst7~q\,
	datab => \inst40|inst2|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst44|inst2|ALT_INV_inst7~q\,
	dataf => \inst46|inst2|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w16_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X9_Y3_N24
\inst22|inst2|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst2|inst7~feeder_combout\ = ( \inst|inst2|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_inst16~combout\,
	combout => \inst22|inst2|inst7~feeder_combout\);

-- Location: FF_X9_Y3_N26
\inst22|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst2|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst2|inst7~q\);

-- Location: FF_X6_Y4_N32
\inst20|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst2|inst7~q\);

-- Location: FF_X6_Y4_N14
\inst18|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst2|inst7~q\);

-- Location: FF_X7_Y4_N26
\inst|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|inst7~q\);

-- Location: MLABCELL_X6_Y4_N12
\inst81|auto_generated|l5_w16_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w16_n0_mux_dataout~8_combout\ = ( \inst18|inst2|inst7~q\ & ( \inst|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\) # ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst20|inst2|inst7~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst22|inst2|inst7~q\))) ) ) ) # ( !\inst18|inst2|inst7~q\ & ( \inst|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst20|inst2|inst7~q\))) # 
-- (\Read_Reg_Num_1[0]~input_o\ & (\inst22|inst2|inst7~q\)))) ) ) ) # ( \inst18|inst2|inst7~q\ & ( !\inst|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst20|inst2|inst7~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst22|inst2|inst7~q\)))) ) ) ) # ( !\inst18|inst2|inst7~q\ & ( !\inst|inst2|inst7~q\ & ( (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst20|inst2|inst7~q\))) # 
-- (\Read_Reg_Num_1[0]~input_o\ & (\inst22|inst2|inst7~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|inst2|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst20|inst2|ALT_INV_inst7~q\,
	datae => \inst18|inst2|ALT_INV_inst7~q\,
	dataf => \inst|inst2|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w16_n0_mux_dataout~8_combout\);

-- Location: FF_X13_Y4_N38
\inst30|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst2|inst7~q\);

-- Location: FF_X8_Y3_N14
\inst26|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst2|inst7~q\);

-- Location: FF_X13_Y4_N32
\inst28|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst2|inst7~q\);

-- Location: FF_X10_Y5_N2
\inst24|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst2|inst7~q\);

-- Location: LABCELL_X13_Y4_N30
\inst81|auto_generated|l5_w16_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w16_n0_mux_dataout~7_combout\ = ( \inst28|inst2|inst7~q\ & ( \inst24|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst2|inst7~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst30|inst2|inst7~q\))) ) ) ) # ( !\inst28|inst2|inst7~q\ & ( \inst24|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\) # (\inst26|inst2|inst7~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst2|inst7~q\ & 
-- ((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst28|inst2|inst7~q\ & ( !\inst24|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst26|inst2|inst7~q\ & \Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst30|inst2|inst7~q\))) ) ) ) # ( !\inst28|inst2|inst7~q\ & ( !\inst24|inst2|inst7~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst2|inst7~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst30|inst2|inst7~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|inst2|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst26|inst2|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst28|inst2|ALT_INV_inst7~q\,
	dataf => \inst24|inst2|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w16_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X10_Y4_N57
\inst81|auto_generated|l5_w16_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w16_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_1[3]~input_o\ & ( \inst81|auto_generated|l5_w16_n0_mux_dataout~6_combout\ ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst81|auto_generated|l5_w16_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst81|auto_generated|l5_w16_n0_mux_dataout~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~6_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~8_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~7_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w16_n0_mux_dataout~9_combout\);

-- Location: FF_X13_Y8_N56
\inst32|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst2|inst7~q\);

-- Location: FF_X12_Y8_N49
\inst38|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst2|inst7~q\);

-- Location: FF_X12_Y8_N56
\inst36|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst2|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst2|inst7~q\);

-- Location: LABCELL_X16_Y8_N18
\inst34|inst2|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst2|inst7~feeder_combout\ = \inst|inst2|inst16~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst2|ALT_INV_inst16~combout\,
	combout => \inst34|inst2|inst7~feeder_combout\);

-- Location: FF_X16_Y8_N20
\inst34|inst2|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst2|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst2|inst7~q\);

-- Location: LABCELL_X12_Y8_N54
\inst81|auto_generated|l5_w16_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w16_n0_mux_dataout~5_combout\ = ( \inst36|inst2|inst7~q\ & ( \inst34|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst32|inst2|inst7~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\) # (\inst38|inst2|inst7~q\)))) ) ) ) # ( !\inst36|inst2|inst7~q\ & ( \inst34|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst2|inst7~q\ & (!\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\) # (\inst38|inst2|inst7~q\)))) ) ) ) # ( \inst36|inst2|inst7~q\ & ( !\inst34|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst32|inst2|inst7~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((\Read_Reg_Num_1[1]~input_o\ & \inst38|inst2|inst7~q\)))) ) ) ) # ( !\inst36|inst2|inst7~q\ & ( !\inst34|inst2|inst7~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst2|inst7~q\ & (!\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((\Read_Reg_Num_1[1]~input_o\ & \inst38|inst2|inst7~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst32|inst2|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst38|inst2|ALT_INV_inst7~q\,
	datae => \inst36|inst2|ALT_INV_inst7~q\,
	dataf => \inst34|inst2|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w16_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X9_Y4_N33
\inst81|auto_generated|l5_w16_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w16_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w16_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & (((\inst81|auto_generated|l5_w16_n0_mux_dataout~9_combout\) # 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\)))) # (\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w16_n0_mux_dataout~4_combout\)) ) ) # ( !\inst81|auto_generated|l5_w16_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & 
-- (((!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & \inst81|auto_generated|l5_w16_n0_mux_dataout~9_combout\)))) # (\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w16_n0_mux_dataout~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111000101000001011100010100110101111101010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~4_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datad => \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~9_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~5_combout\,
	combout => \inst81|auto_generated|l5_w16_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X8_Y0_N52
\Write_Data[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(15),
	o => \Write_Data[15]~input_o\);

-- Location: LABCELL_X11_Y3_N39
\inst|inst1|inst9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|inst9~combout\ = ( !\Clear~input_o\ & ( \Write_Data[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[15]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst1|inst9~combout\);

-- Location: LABCELL_X9_Y2_N39
\inst|inst1|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|inst~feeder_combout\ = \inst|inst1|inst9~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst1|ALT_INV_inst9~combout\,
	combout => \inst|inst1|inst~feeder_combout\);

-- Location: FF_X9_Y2_N40
\inst|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst1|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst1|inst~q\);

-- Location: LABCELL_X9_Y3_N42
\inst22|inst1|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst1|inst~feeder_combout\ = ( \inst|inst1|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst9~combout\,
	combout => \inst22|inst1|inst~feeder_combout\);

-- Location: FF_X9_Y3_N44
\inst22|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst1|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst1|inst~q\);

-- Location: FF_X8_Y7_N44
\inst20|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst1|inst~q\);

-- Location: FF_X8_Y7_N26
\inst18|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst1|inst~q\);

-- Location: MLABCELL_X8_Y7_N24
\inst81|auto_generated|l5_w15_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w15_n0_mux_dataout~8_combout\ = ( \inst18|inst1|inst~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst1|inst~q\) ) ) ) # ( !\inst18|inst1|inst~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\ & \inst22|inst1|inst~q\) ) ) ) # ( \inst18|inst1|inst~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst|inst1|inst~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst20|inst1|inst~q\))) ) ) ) # ( 
-- !\inst18|inst1|inst~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst|inst1|inst~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst20|inst1|inst~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst|inst1|ALT_INV_inst~q\,
	datac => \inst22|inst1|ALT_INV_inst~q\,
	datad => \inst20|inst1|ALT_INV_inst~q\,
	datae => \inst18|inst1|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w15_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X8_Y3_N42
\inst26|inst1|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst1|inst~feeder_combout\ = ( \inst|inst1|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst9~combout\,
	combout => \inst26|inst1|inst~feeder_combout\);

-- Location: FF_X8_Y3_N44
\inst26|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst1|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst1|inst~q\);

-- Location: FF_X19_Y3_N55
\inst30|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst1|inst~q\);

-- Location: FF_X10_Y5_N32
\inst24|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst1|inst~q\);

-- Location: FF_X19_Y3_N14
\inst28|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst1|inst~q\);

-- Location: LABCELL_X19_Y3_N12
\inst81|auto_generated|l5_w15_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w15_n0_mux_dataout~7_combout\ = ( \inst28|inst1|inst~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst30|inst1|inst~q\) ) ) ) # ( !\inst28|inst1|inst~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( 
-- (\inst30|inst1|inst~q\ & \Read_Reg_Num_1[0]~input_o\) ) ) ) # ( \inst28|inst1|inst~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst24|inst1|inst~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst26|inst1|inst~q\)) ) ) ) # ( 
-- !\inst28|inst1|inst~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst24|inst1|inst~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst26|inst1|inst~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst1|ALT_INV_inst~q\,
	datab => \inst30|inst1|ALT_INV_inst~q\,
	datac => \inst24|inst1|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst28|inst1|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w15_n0_mux_dataout~7_combout\);

-- Location: FF_X19_Y5_N7
\inst46|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst1|inst~q\);

-- Location: LABCELL_X10_Y4_N51
\inst42|inst1|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst1|inst~feeder_combout\ = ( \inst|inst1|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst9~combout\,
	combout => \inst42|inst1|inst~feeder_combout\);

-- Location: FF_X10_Y4_N53
\inst42|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst1|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst1|inst~q\);

-- Location: LABCELL_X10_Y2_N9
\inst40|inst1|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst1|inst~feeder_combout\ = \inst|inst1|inst9~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst1|ALT_INV_inst9~combout\,
	combout => \inst40|inst1|inst~feeder_combout\);

-- Location: FF_X10_Y2_N11
\inst40|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst1|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst1|inst~q\);

-- Location: FF_X19_Y5_N13
\inst44|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst1|inst~q\);

-- Location: LABCELL_X19_Y5_N12
\inst81|auto_generated|l5_w15_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w15_n0_mux_dataout~6_combout\ = ( \inst44|inst1|inst~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst46|inst1|inst~q\) ) ) ) # ( !\inst44|inst1|inst~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( 
-- (\inst46|inst1|inst~q\ & \Read_Reg_Num_1[0]~input_o\) ) ) ) # ( \inst44|inst1|inst~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst40|inst1|inst~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst42|inst1|inst~q\)) ) ) ) # ( 
-- !\inst44|inst1|inst~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst40|inst1|inst~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst42|inst1|inst~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst46|inst1|ALT_INV_inst~q\,
	datab => \inst42|inst1|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst40|inst1|ALT_INV_inst~q\,
	datae => \inst44|inst1|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w15_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X13_Y9_N6
\inst81|auto_generated|l5_w15_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w15_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w15_n0_mux_dataout~6_combout\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst81|auto_generated|l5_w15_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst81|auto_generated|l5_w15_n0_mux_dataout~7_combout\)))) # (\Read_Reg_Num_1[3]~input_o\) ) ) # ( !\inst81|auto_generated|l5_w15_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst81|auto_generated|l5_w15_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst81|auto_generated|l5_w15_n0_mux_dataout~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~8_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~7_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~6_combout\,
	combout => \inst81|auto_generated|l5_w15_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X12_Y7_N51
\inst56|inst1|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst1|inst~feeder_combout\ = \inst|inst1|inst9~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst1|ALT_INV_inst9~combout\,
	combout => \inst56|inst1|inst~feeder_combout\);

-- Location: FF_X12_Y7_N53
\inst56|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst1|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst1|inst~q\);

-- Location: FF_X12_Y9_N49
\inst72|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst1|inst~q\);

-- Location: FF_X13_Y9_N44
\inst64|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst1|inst~q\);

-- Location: FF_X13_Y9_N35
\inst48|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst1|inst~q\);

-- Location: LABCELL_X13_Y9_N42
\inst81|auto_generated|l5_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w15_n0_mux_dataout~0_combout\ = ( \inst64|inst1|inst~q\ & ( \inst48|inst1|inst~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst1|inst~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst72|inst1|inst~q\)))) ) ) ) # ( !\inst64|inst1|inst~q\ & ( \inst48|inst1|inst~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst1|inst~q\)) # 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst1|inst~q\))))) ) ) ) # ( \inst64|inst1|inst~q\ & ( !\inst48|inst1|inst~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst56|inst1|inst~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst1|inst~q\))))) ) ) ) # ( !\inst64|inst1|inst~q\ & ( !\inst48|inst1|inst~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst1|inst~q\)) # 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst1|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst56|inst1|ALT_INV_inst~q\,
	datab => \inst72|inst1|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst64|inst1|ALT_INV_inst~q\,
	dataf => \inst48|inst1|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w15_n0_mux_dataout~0_combout\);

-- Location: FF_X7_Y3_N47
\inst58|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst1|inst~q\);

-- Location: FF_X12_Y1_N44
\inst74|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst1|inst~q\);

-- Location: FF_X8_Y1_N31
\inst66|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst1|inst~q\);

-- Location: MLABCELL_X8_Y1_N51
\inst50|inst1|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst1|inst~feeder_combout\ = ( \inst|inst1|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst9~combout\,
	combout => \inst50|inst1|inst~feeder_combout\);

-- Location: FF_X8_Y1_N53
\inst50|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst1|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst1|inst~q\);

-- Location: MLABCELL_X8_Y1_N30
\inst81|auto_generated|l5_w15_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w15_n0_mux_dataout~1_combout\ = ( \inst66|inst1|inst~q\ & ( \inst50|inst1|inst~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst1|inst~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst74|inst1|inst~q\)))) ) ) ) # ( !\inst66|inst1|inst~q\ & ( \inst50|inst1|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)) # (\inst58|inst1|inst~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (((\inst74|inst1|inst~q\ & 
-- \Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst66|inst1|inst~q\ & ( !\inst50|inst1|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst1|inst~q\ & ((\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\) # 
-- (\inst74|inst1|inst~q\)))) ) ) ) # ( !\inst66|inst1|inst~q\ & ( !\inst50|inst1|inst~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst1|inst~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst74|inst1|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst58|inst1|ALT_INV_inst~q\,
	datab => \inst74|inst1|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst66|inst1|ALT_INV_inst~q\,
	dataf => \inst50|inst1|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w15_n0_mux_dataout~1_combout\);

-- Location: FF_X12_Y11_N13
\inst54|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst1|inst~q\);

-- Location: MLABCELL_X15_Y6_N0
\inst62|inst1|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst1|inst~feeder_combout\ = ( \inst|inst1|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst9~combout\,
	combout => \inst62|inst1|inst~feeder_combout\);

-- Location: FF_X15_Y6_N2
\inst62|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst1|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst1|inst~q\);

-- Location: FF_X13_Y2_N32
\inst70|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst1|inst~q\);

-- Location: LABCELL_X11_Y9_N48
\inst78|inst1|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst78|inst1|inst~feeder_combout\ = ( \inst|inst1|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst9~combout\,
	combout => \inst78|inst1|inst~feeder_combout\);

-- Location: FF_X11_Y9_N50
\inst78|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	d => \inst78|inst1|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst1|inst~q\);

-- Location: LABCELL_X13_Y2_N30
\inst81|auto_generated|l5_w15_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w15_n0_mux_dataout~3_combout\ = ( \inst70|inst1|inst~q\ & ( \inst78|inst1|inst~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst1|inst~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst62|inst1|inst~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst70|inst1|inst~q\ & ( \inst78|inst1|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst1|inst~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst62|inst1|inst~q\))))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst70|inst1|inst~q\ & ( !\inst78|inst1|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst1|inst~q\)) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst62|inst1|inst~q\))))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( !\inst70|inst1|inst~q\ & ( !\inst78|inst1|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst1|inst~q\)) # 
-- (\Read_Reg_Num_1[2]~input_o\ & ((\inst62|inst1|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst54|inst1|ALT_INV_inst~q\,
	datac => \inst62|inst1|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst70|inst1|ALT_INV_inst~q\,
	dataf => \inst78|inst1|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w15_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X19_Y4_N30
\inst60|inst1|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst1|inst~feeder_combout\ = \inst|inst1|inst9~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst1|ALT_INV_inst9~combout\,
	combout => \inst60|inst1|inst~feeder_combout\);

-- Location: FF_X19_Y4_N31
\inst60|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst1|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst1|inst~q\);

-- Location: FF_X17_Y4_N10
\inst76|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst1|inst~q\);

-- Location: FF_X13_Y2_N25
\inst68|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst1|inst~q\);

-- Location: LABCELL_X13_Y7_N45
\inst52|inst1|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst1|inst~feeder_combout\ = ( \inst|inst1|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst9~combout\,
	combout => \inst52|inst1|inst~feeder_combout\);

-- Location: FF_X13_Y7_N46
\inst52|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst1|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst1|inst~q\);

-- Location: LABCELL_X13_Y2_N24
\inst81|auto_generated|l5_w15_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w15_n0_mux_dataout~2_combout\ = ( \inst68|inst1|inst~q\ & ( \inst52|inst1|inst~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst1|inst~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst76|inst1|inst~q\)))) ) ) ) # ( !\inst68|inst1|inst~q\ & ( \inst52|inst1|inst~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst1|inst~q\)) # 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst1|inst~q\))))) ) ) ) # ( \inst68|inst1|inst~q\ & ( !\inst52|inst1|inst~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst60|inst1|inst~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst1|inst~q\))))) ) ) ) # ( !\inst68|inst1|inst~q\ & ( !\inst52|inst1|inst~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst1|inst~q\)) # 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst1|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst60|inst1|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst76|inst1|ALT_INV_inst~q\,
	datae => \inst68|inst1|ALT_INV_inst~q\,
	dataf => \inst52|inst1|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w15_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X13_Y2_N36
\inst81|auto_generated|l5_w15_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w15_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_1[1]~input_o\ & ( \inst81|auto_generated|l5_w15_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst81|auto_generated|l5_w15_n0_mux_dataout~3_combout\) ) ) ) # ( 
-- !\Read_Reg_Num_1[1]~input_o\ & ( \inst81|auto_generated|l5_w15_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w15_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst81|auto_generated|l5_w15_n0_mux_dataout~1_combout\))) ) ) ) # ( \Read_Reg_Num_1[1]~input_o\ & ( !\inst81|auto_generated|l5_w15_n0_mux_dataout~2_combout\ & ( (\inst81|auto_generated|l5_w15_n0_mux_dataout~3_combout\ & \Read_Reg_Num_1[0]~input_o\) ) ) 
-- ) # ( !\Read_Reg_Num_1[1]~input_o\ & ( !\inst81|auto_generated|l5_w15_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w15_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst81|auto_generated|l5_w15_n0_mux_dataout~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~0_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~1_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~3_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~2_combout\,
	combout => \inst81|auto_generated|l5_w15_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X10_Y9_N51
\inst34|inst1|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst1|inst~feeder_combout\ = ( \inst|inst1|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst9~combout\,
	combout => \inst34|inst1|inst~feeder_combout\);

-- Location: FF_X10_Y9_N52
\inst34|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst1|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst1|inst~q\);

-- Location: FF_X9_Y9_N37
\inst38|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst1|inst~q\);

-- Location: FF_X10_Y9_N7
\inst36|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst1|inst~q\);

-- Location: FF_X11_Y8_N31
\inst32|inst1|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	asdata => \inst|inst1|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst1|inst~q\);

-- Location: LABCELL_X10_Y9_N6
\inst81|auto_generated|l5_w15_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w15_n0_mux_dataout~5_combout\ = ( \inst36|inst1|inst~q\ & ( \inst32|inst1|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst1|inst~q\)) # (\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst38|inst1|inst~q\)))) ) ) ) # ( !\inst36|inst1|inst~q\ & ( \inst32|inst1|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst1|inst~q\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst1|inst~q\))))) ) ) ) # ( \inst36|inst1|inst~q\ & ( !\inst32|inst1|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst34|inst1|inst~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst1|inst~q\))))) ) ) ) # ( !\inst36|inst1|inst~q\ & ( !\inst32|inst1|inst~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst1|inst~q\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst1|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst34|inst1|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst38|inst1|ALT_INV_inst~q\,
	datae => \inst36|inst1|ALT_INV_inst~q\,
	dataf => \inst32|inst1|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w15_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X13_Y9_N15
\inst81|auto_generated|l5_w15_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w15_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w15_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & (((\inst81|auto_generated|l5_w15_n0_mux_dataout~9_combout\)) # 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (((\inst81|auto_generated|l5_w15_n0_mux_dataout~4_combout\)))) ) ) # ( !\inst81|auto_generated|l5_w15_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ 
-- & (!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w15_n0_mux_dataout~9_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (((\inst81|auto_generated|l5_w15_n0_mux_dataout~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~9_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~4_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~5_combout\,
	combout => \inst81|auto_generated|l5_w15_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X56_Y0_N35
\Write_Data[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(14),
	o => \Write_Data[14]~input_o\);

-- Location: LABCELL_X10_Y2_N24
\inst|inst1|inst10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|inst10~combout\ = ( \Write_Data[14]~input_o\ & ( !\Clear~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Write_Data[14]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst1|inst10~combout\);

-- Location: MLABCELL_X15_Y6_N6
\inst62|inst1|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst1|inst1~feeder_combout\ = \inst|inst1|inst10~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst1|ALT_INV_inst10~combout\,
	combout => \inst62|inst1|inst1~feeder_combout\);

-- Location: FF_X15_Y6_N7
\inst62|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst1|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst1|inst1~q\);

-- Location: FF_X16_Y9_N13
\inst78|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst1|inst1~q\);

-- Location: FF_X15_Y10_N38
\inst54|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst1|inst1~q\);

-- Location: FF_X15_Y10_N43
\inst70|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst1|inst1~q\);

-- Location: MLABCELL_X15_Y10_N42
\inst81|auto_generated|l5_w14_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w14_n0_mux_dataout~3_combout\ = ( \inst70|inst1|inst1~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst1|inst1~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst1|inst1~q\))) ) ) ) # ( 
-- !\inst70|inst1|inst1~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst1|inst1~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst1|inst1~q\))) ) ) ) # ( \inst70|inst1|inst1~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst54|inst1|inst1~q\) ) ) ) # ( !\inst70|inst1|inst1~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst54|inst1|inst1~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst1|ALT_INV_inst1~q\,
	datab => \inst78|inst1|ALT_INV_inst1~q\,
	datac => \inst54|inst1|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst70|inst1|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w14_n0_mux_dataout~3_combout\);

-- Location: FF_X13_Y6_N17
\inst56|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst1|inst1~q\);

-- Location: FF_X12_Y10_N59
\inst72|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst1|inst1~q\);

-- Location: FF_X10_Y10_N49
\inst64|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst1|inst1~q\);

-- Location: FF_X10_Y10_N11
\inst48|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst1|inst1~q\);

-- Location: LABCELL_X10_Y10_N48
\inst81|auto_generated|l5_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w14_n0_mux_dataout~0_combout\ = ( \inst64|inst1|inst1~q\ & ( \inst48|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst1|inst1~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst72|inst1|inst1~q\)))) ) ) ) # ( !\inst64|inst1|inst1~q\ & ( \inst48|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)) # (\inst56|inst1|inst1~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (((\inst72|inst1|inst1~q\ & 
-- \Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst64|inst1|inst1~q\ & ( !\inst48|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst1|inst1~q\ & ((\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\) 
-- # (\inst72|inst1|inst1~q\)))) ) ) ) # ( !\inst64|inst1|inst1~q\ & ( !\inst48|inst1|inst1~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst1|inst1~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst1|inst1~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst56|inst1|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst72|inst1|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst64|inst1|ALT_INV_inst1~q\,
	dataf => \inst48|inst1|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w14_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X12_Y4_N36
\inst68|inst1|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst68|inst1|inst1~feeder_combout\ = ( \inst|inst1|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst10~combout\,
	combout => \inst68|inst1|inst1~feeder_combout\);

-- Location: FF_X12_Y4_N38
\inst68|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	d => \inst68|inst1|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst1|inst1~q\);

-- Location: FF_X17_Y4_N2
\inst76|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst1|inst1~q\);

-- Location: FF_X13_Y3_N26
\inst52|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst1|inst1~q\);

-- Location: FF_X19_Y4_N32
\inst60|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst1|inst1~q\);

-- Location: MLABCELL_X15_Y5_N12
\inst81|auto_generated|l5_w14_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w14_n0_mux_dataout~2_combout\ = ( \inst52|inst1|inst1~q\ & ( \inst60|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\) # ((!\Read_Reg_Num_1[2]~input_o\ & (\inst68|inst1|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst76|inst1|inst1~q\)))) ) ) ) # ( !\inst52|inst1|inst1~q\ & ( \inst60|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\Read_Reg_Num_1[2]~input_o\)) # (\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst68|inst1|inst1~q\)) # 
-- (\Read_Reg_Num_1[2]~input_o\ & ((\inst76|inst1|inst1~q\))))) ) ) ) # ( \inst52|inst1|inst1~q\ & ( !\inst60|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (!\Read_Reg_Num_1[2]~input_o\)) # (\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst68|inst1|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst76|inst1|inst1~q\))))) ) ) ) # ( !\inst52|inst1|inst1~q\ & ( !\inst60|inst1|inst1~q\ & ( (\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst68|inst1|inst1~q\)) # 
-- (\Read_Reg_Num_1[2]~input_o\ & ((\inst76|inst1|inst1~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst68|inst1|ALT_INV_inst1~q\,
	datad => \inst76|inst1|ALT_INV_inst1~q\,
	datae => \inst52|inst1|ALT_INV_inst1~q\,
	dataf => \inst60|inst1|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w14_n0_mux_dataout~2_combout\);

-- Location: FF_X6_Y2_N50
\inst50|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst1|inst1~q\);

-- Location: MLABCELL_X6_Y3_N6
\inst58|inst1|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst1|inst1~feeder_combout\ = ( \inst|inst1|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst10~combout\,
	combout => \inst58|inst1|inst1~feeder_combout\);

-- Location: FF_X6_Y3_N8
\inst58|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst1|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst1|inst1~q\);

-- Location: FF_X6_Y2_N32
\inst66|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst1|inst1~q\);

-- Location: FF_X9_Y5_N29
\inst74|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst1|inst1~q\);

-- Location: MLABCELL_X6_Y2_N30
\inst81|auto_generated|l5_w14_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w14_n0_mux_dataout~1_combout\ = ( \inst66|inst1|inst1~q\ & ( \inst74|inst1|inst1~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst1|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst1|inst1~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst66|inst1|inst1~q\ & ( \inst74|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst1|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst1|inst1~q\))))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst66|inst1|inst1~q\ & ( !\inst74|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst1|inst1~q\)) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst58|inst1|inst1~q\))))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( !\inst66|inst1|inst1~q\ & ( !\inst74|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst1|inst1~q\)) 
-- # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst1|inst1~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst50|inst1|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst58|inst1|ALT_INV_inst1~q\,
	datae => \inst66|inst1|ALT_INV_inst1~q\,
	dataf => \inst74|inst1|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w14_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X15_Y10_N51
\inst81|auto_generated|l5_w14_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w14_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w14_n0_mux_dataout~2_combout\ & ( \inst81|auto_generated|l5_w14_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # 
-- (\inst81|auto_generated|l5_w14_n0_mux_dataout~0_combout\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst81|auto_generated|l5_w14_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w14_n0_mux_dataout~2_combout\ & ( \inst81|auto_generated|l5_w14_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # (\inst81|auto_generated|l5_w14_n0_mux_dataout~0_combout\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w14_n0_mux_dataout~3_combout\ & ((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst81|auto_generated|l5_w14_n0_mux_dataout~2_combout\ & ( !\inst81|auto_generated|l5_w14_n0_mux_dataout~1_combout\ & ( 
-- (!\Read_Reg_Num_1[1]~input_o\ & (((\inst81|auto_generated|l5_w14_n0_mux_dataout~0_combout\ & !\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst81|auto_generated|l5_w14_n0_mux_dataout~3_combout\))) 
-- ) ) ) # ( !\inst81|auto_generated|l5_w14_n0_mux_dataout~2_combout\ & ( !\inst81|auto_generated|l5_w14_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst81|auto_generated|l5_w14_n0_mux_dataout~0_combout\ & 
-- !\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w14_n0_mux_dataout~3_combout\ & ((\Read_Reg_Num_1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~3_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~0_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~2_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~1_combout\,
	combout => \inst81|auto_generated|l5_w14_n0_mux_dataout~4_combout\);

-- Location: FF_X12_Y1_N49
\inst46|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst1|inst1~q\);

-- Location: FF_X18_Y2_N38
\inst40|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst1|inst1~q\);

-- Location: FF_X7_Y2_N38
\inst42|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst1|inst1~q\);

-- Location: FF_X15_Y1_N46
\inst44|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst1|inst1~q\);

-- Location: MLABCELL_X15_Y1_N45
\inst81|auto_generated|l5_w14_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w14_n0_mux_dataout~6_combout\ = ( \inst44|inst1|inst1~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst46|inst1|inst1~q\) ) ) ) # ( !\inst44|inst1|inst1~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( 
-- (\inst46|inst1|inst1~q\ & \Read_Reg_Num_1[0]~input_o\) ) ) ) # ( \inst44|inst1|inst1~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst1|inst1~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst1|inst1~q\))) ) ) ) # ( 
-- !\inst44|inst1|inst1~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst1|inst1~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst1|inst1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst46|inst1|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \inst40|inst1|ALT_INV_inst1~q\,
	datad => \inst42|inst1|ALT_INV_inst1~q\,
	datae => \inst44|inst1|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w14_n0_mux_dataout~6_combout\);

-- Location: FF_X18_Y1_N1
\inst30|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst1|inst1~q\);

-- Location: LABCELL_X12_Y3_N30
\inst26|inst1|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst1|inst1~feeder_combout\ = \inst|inst1|inst10~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst1|ALT_INV_inst10~combout\,
	combout => \inst26|inst1|inst1~feeder_combout\);

-- Location: FF_X12_Y3_N32
\inst26|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst1|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst1|inst1~q\);

-- Location: LABCELL_X16_Y3_N12
\inst24|inst1|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst1|inst1~feeder_combout\ = \inst|inst1|inst10~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_inst10~combout\,
	combout => \inst24|inst1|inst1~feeder_combout\);

-- Location: FF_X16_Y3_N14
\inst24|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst1|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst1|inst1~q\);

-- Location: FF_X16_Y3_N5
\inst28|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst1|inst1~q\);

-- Location: LABCELL_X18_Y1_N42
\inst81|auto_generated|l5_w14_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w14_n0_mux_dataout~7_combout\ = ( \Read_Reg_Num_1[0]~input_o\ & ( \inst28|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst1|inst1~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst1|inst1~q\)) ) ) ) # ( 
-- !\Read_Reg_Num_1[0]~input_o\ & ( \inst28|inst1|inst1~q\ & ( (\Read_Reg_Num_1[1]~input_o\) # (\inst24|inst1|inst1~q\) ) ) ) # ( \Read_Reg_Num_1[0]~input_o\ & ( !\inst28|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst1|inst1~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst1|inst1~q\)) ) ) ) # ( !\Read_Reg_Num_1[0]~input_o\ & ( !\inst28|inst1|inst1~q\ & ( (\inst24|inst1|inst1~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|inst1|ALT_INV_inst1~q\,
	datab => \inst26|inst1|ALT_INV_inst1~q\,
	datac => \inst24|inst1|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	dataf => \inst28|inst1|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w14_n0_mux_dataout~7_combout\);

-- Location: FF_X12_Y5_N56
\inst20|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst1|inst1~q\);

-- Location: MLABCELL_X8_Y4_N54
\inst22|inst1|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst1|inst1~feeder_combout\ = \inst|inst1|inst10~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst1|ALT_INV_inst10~combout\,
	combout => \inst22|inst1|inst1~feeder_combout\);

-- Location: FF_X8_Y4_N56
\inst22|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst1|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst1|inst1~q\);

-- Location: FF_X12_Y5_N38
\inst18|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst1|inst1~q\);

-- Location: LABCELL_X9_Y2_N33
\inst|inst1|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|inst1~feeder_combout\ = ( \inst|inst1|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst10~combout\,
	combout => \inst|inst1|inst1~feeder_combout\);

-- Location: FF_X9_Y2_N35
\inst|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst1|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst1|inst1~q\);

-- Location: LABCELL_X12_Y5_N36
\inst81|auto_generated|l5_w14_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w14_n0_mux_dataout~8_combout\ = ( \inst18|inst1|inst1~q\ & ( \inst|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[1]~input_o\) # ((!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst1|inst1~q\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst22|inst1|inst1~q\)))) ) ) ) # ( !\inst18|inst1|inst1~q\ & ( \inst|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)) # (\inst20|inst1|inst1~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (((\inst22|inst1|inst1~q\ & 
-- \Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( \inst18|inst1|inst1~q\ & ( !\inst|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst1|inst1~q\ & ((\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\) # 
-- (\inst22|inst1|inst1~q\)))) ) ) ) # ( !\inst18|inst1|inst1~q\ & ( !\inst|inst1|inst1~q\ & ( (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst1|inst1~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst22|inst1|inst1~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|inst1|ALT_INV_inst1~q\,
	datab => \inst22|inst1|ALT_INV_inst1~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst18|inst1|ALT_INV_inst1~q\,
	dataf => \inst|inst1|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w14_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X17_Y9_N6
\inst81|auto_generated|l5_w14_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w14_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w14_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\) # (\inst81|auto_generated|l5_w14_n0_mux_dataout~7_combout\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst81|auto_generated|l5_w14_n0_mux_dataout~6_combout\)) ) ) # ( !\inst81|auto_generated|l5_w14_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\ & 
-- \inst81|auto_generated|l5_w14_n0_mux_dataout~7_combout\)))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst81|auto_generated|l5_w14_n0_mux_dataout~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011101100011011101100010001000110111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~6_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~7_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~8_combout\,
	combout => \inst81|auto_generated|l5_w14_n0_mux_dataout~9_combout\);

-- Location: FF_X10_Y9_N11
\inst36|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst1|inst1~q\);

-- Location: FF_X11_Y10_N28
\inst32|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst1|inst1~q\);

-- Location: FF_X11_Y10_N22
\inst38|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst1|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst1|inst1~q\);

-- Location: LABCELL_X13_Y10_N39
\inst34|inst1|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst1|inst1~feeder_combout\ = ( \inst|inst1|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst10~combout\,
	combout => \inst34|inst1|inst1~feeder_combout\);

-- Location: FF_X13_Y10_N40
\inst34|inst1|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst1|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst1|inst1~q\);

-- Location: MLABCELL_X8_Y10_N12
\inst81|auto_generated|l5_w14_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w14_n0_mux_dataout~5_combout\ = ( \inst38|inst1|inst1~q\ & ( \inst34|inst1|inst1~q\ & ( ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst32|inst1|inst1~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst36|inst1|inst1~q\))) # 
-- (\Read_Reg_Num_1[0]~input_o\) ) ) ) # ( !\inst38|inst1|inst1~q\ & ( \inst34|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst32|inst1|inst1~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst36|inst1|inst1~q\)))) # 
-- (\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( \inst38|inst1|inst1~q\ & ( !\inst34|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst32|inst1|inst1~q\))) # (\Read_Reg_Num_1[1]~input_o\ 
-- & (\inst36|inst1|inst1~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst38|inst1|inst1~q\ & ( !\inst34|inst1|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst32|inst1|inst1~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst36|inst1|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst36|inst1|ALT_INV_inst1~q\,
	datab => \inst32|inst1|ALT_INV_inst1~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst38|inst1|ALT_INV_inst1~q\,
	dataf => \inst34|inst1|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w14_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X15_Y10_N6
\inst81|auto_generated|l5_w14_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w14_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w14_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & (((\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\) # 
-- (\inst81|auto_generated|l5_w14_n0_mux_dataout~9_combout\)))) # (\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w14_n0_mux_dataout~4_combout\)) ) ) # ( !\inst81|auto_generated|l5_w14_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & 
-- (((\inst81|auto_generated|l5_w14_n0_mux_dataout~9_combout\ & !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\)))) # (\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w14_n0_mux_dataout~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100010001000111011101110100011101000100010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~4_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~9_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~5_combout\,
	combout => \inst81|auto_generated|l5_w14_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X38_Y0_N35
\Write_Data[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(13),
	o => \Write_Data[13]~input_o\);

-- Location: LABCELL_X11_Y3_N51
\inst|inst1|inst11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|inst11~combout\ = ( !\Clear~input_o\ & ( \Write_Data[13]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Data[13]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst1|inst11~combout\);

-- Location: LABCELL_X10_Y9_N39
\inst34|inst1|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst1|inst2~feeder_combout\ = ( \inst|inst1|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst11~combout\,
	combout => \inst34|inst1|inst2~feeder_combout\);

-- Location: FF_X10_Y9_N41
\inst34|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst1|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst1|inst2~q\);

-- Location: FF_X11_Y10_N55
\inst38|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst1|inst2~q\);

-- Location: FF_X10_Y9_N25
\inst36|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst1|inst2~q\);

-- Location: FF_X11_Y10_N38
\inst32|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst1|inst2~q\);

-- Location: LABCELL_X10_Y9_N24
\inst81|auto_generated|l5_w13_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w13_n0_mux_dataout~5_combout\ = ( \inst36|inst1|inst2~q\ & ( \inst32|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst1|inst2~q\)) # (\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst38|inst1|inst2~q\)))) ) ) ) # ( !\inst36|inst1|inst2~q\ & ( \inst32|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst34|inst1|inst2~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\ & 
-- \inst38|inst1|inst2~q\)))) ) ) ) # ( \inst36|inst1|inst2~q\ & ( !\inst32|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst1|inst2~q\ & (\Read_Reg_Num_1[0]~input_o\))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\) # 
-- (\inst38|inst1|inst2~q\)))) ) ) ) # ( !\inst36|inst1|inst2~q\ & ( !\inst32|inst1|inst2~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst1|inst2~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst1|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst34|inst1|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst38|inst1|ALT_INV_inst2~q\,
	datae => \inst36|inst1|ALT_INV_inst2~q\,
	dataf => \inst32|inst1|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w13_n0_mux_dataout~5_combout\);

-- Location: FF_X19_Y4_N22
\inst60|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst1|inst2~q\);

-- Location: FF_X15_Y1_N49
\inst76|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst1|inst2~q\);

-- Location: FF_X13_Y2_N55
\inst68|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst1|inst2~q\);

-- Location: LABCELL_X10_Y8_N30
\inst52|inst1|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst1|inst2~feeder_combout\ = \inst|inst1|inst11~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst1|ALT_INV_inst11~combout\,
	combout => \inst52|inst1|inst2~feeder_combout\);

-- Location: FF_X10_Y8_N31
\inst52|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst1|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst1|inst2~q\);

-- Location: LABCELL_X13_Y2_N54
\inst81|auto_generated|l5_w13_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w13_n0_mux_dataout~2_combout\ = ( \inst68|inst1|inst2~q\ & ( \inst52|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst1|inst2~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst76|inst1|inst2~q\)))) ) ) ) # ( !\inst68|inst1|inst2~q\ & ( \inst52|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)) # (\inst60|inst1|inst2~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (((\inst76|inst1|inst2~q\ & 
-- \Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst68|inst1|inst2~q\ & ( !\inst52|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst1|inst2~q\ & ((\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\) 
-- # (\inst76|inst1|inst2~q\)))) ) ) ) # ( !\inst68|inst1|inst2~q\ & ( !\inst52|inst1|inst2~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst1|inst2~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst1|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst60|inst1|ALT_INV_inst2~q\,
	datab => \inst76|inst1|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst68|inst1|ALT_INV_inst2~q\,
	dataf => \inst52|inst1|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w13_n0_mux_dataout~2_combout\);

-- Location: FF_X11_Y7_N58
\inst54|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst1|inst2~q\);

-- Location: FF_X12_Y6_N49
\inst78|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst1|inst2~q\);

-- Location: FF_X12_Y4_N5
\inst70|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst1|inst2~q\);

-- Location: MLABCELL_X15_Y6_N21
\inst62|inst1|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst1|inst2~feeder_combout\ = ( \inst|inst1|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst11~combout\,
	combout => \inst62|inst1|inst2~feeder_combout\);

-- Location: FF_X15_Y6_N22
\inst62|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst1|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst1|inst2~q\);

-- Location: LABCELL_X12_Y4_N3
\inst81|auto_generated|l5_w13_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w13_n0_mux_dataout~3_combout\ = ( \inst70|inst1|inst2~q\ & ( \inst62|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst54|inst1|inst2~q\)) # (\Read_Reg_Num_1[3]~input_o\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((!\Read_Reg_Num_1[3]~input_o\) # ((\inst78|inst1|inst2~q\)))) ) ) ) # ( !\inst70|inst1|inst2~q\ & ( \inst62|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & (\inst54|inst1|inst2~q\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((!\Read_Reg_Num_1[3]~input_o\) # ((\inst78|inst1|inst2~q\)))) ) ) ) # ( \inst70|inst1|inst2~q\ & ( !\inst62|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst54|inst1|inst2~q\)) # (\Read_Reg_Num_1[3]~input_o\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst1|inst2~q\)))) ) ) ) # ( !\inst70|inst1|inst2~q\ & ( !\inst62|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & (\inst54|inst1|inst2~q\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst1|inst2~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst54|inst1|ALT_INV_inst2~q\,
	datad => \inst78|inst1|ALT_INV_inst2~q\,
	datae => \inst70|inst1|ALT_INV_inst2~q\,
	dataf => \inst62|inst1|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w13_n0_mux_dataout~3_combout\);

-- Location: FF_X13_Y9_N59
\inst48|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst1|inst2~q\);

-- Location: FF_X12_Y9_N25
\inst72|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst1|inst2~q\);

-- Location: FF_X13_Y9_N23
\inst64|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst1|inst2~q\);

-- Location: LABCELL_X12_Y9_N57
\inst56|inst1|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst1|inst2~feeder_combout\ = \inst|inst1|inst11~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst1|ALT_INV_inst11~combout\,
	combout => \inst56|inst1|inst2~feeder_combout\);

-- Location: FF_X12_Y9_N59
\inst56|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst1|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst1|inst2~q\);

-- Location: LABCELL_X13_Y9_N21
\inst81|auto_generated|l5_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w13_n0_mux_dataout~0_combout\ = ( \inst64|inst1|inst2~q\ & ( \inst56|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst48|inst1|inst2~q\)) # (\Read_Reg_Num_1[3]~input_o\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((!\Read_Reg_Num_1[3]~input_o\) # ((\inst72|inst1|inst2~q\)))) ) ) ) # ( !\inst64|inst1|inst2~q\ & ( \inst56|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & (\inst48|inst1|inst2~q\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((!\Read_Reg_Num_1[3]~input_o\) # ((\inst72|inst1|inst2~q\)))) ) ) ) # ( \inst64|inst1|inst2~q\ & ( !\inst56|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst48|inst1|inst2~q\)) # (\Read_Reg_Num_1[3]~input_o\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst1|inst2~q\)))) ) ) ) # ( !\inst64|inst1|inst2~q\ & ( !\inst56|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & (\inst48|inst1|inst2~q\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst1|inst2~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst48|inst1|ALT_INV_inst2~q\,
	datad => \inst72|inst1|ALT_INV_inst2~q\,
	datae => \inst64|inst1|ALT_INV_inst2~q\,
	dataf => \inst56|inst1|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w13_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X8_Y1_N36
\inst50|inst1|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst1|inst2~feeder_combout\ = \inst|inst1|inst11~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst1|ALT_INV_inst11~combout\,
	combout => \inst50|inst1|inst2~feeder_combout\);

-- Location: FF_X8_Y1_N38
\inst50|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst1|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst1|inst2~q\);

-- Location: FF_X10_Y1_N44
\inst74|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst1|inst2~q\);

-- Location: FF_X7_Y3_N26
\inst58|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst1|inst2~q\);

-- Location: FF_X10_Y1_N26
\inst66|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst1|inst2~q\);

-- Location: LABCELL_X10_Y1_N24
\inst81|auto_generated|l5_w13_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w13_n0_mux_dataout~1_combout\ = ( \inst66|inst1|inst2~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst74|inst1|inst2~q\) ) ) ) # ( !\inst66|inst1|inst2~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst74|inst1|inst2~q\ & \Read_Reg_Num_1[2]~input_o\) ) ) ) # ( \inst66|inst1|inst2~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst1|inst2~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst1|inst2~q\))) ) ) ) # ( 
-- !\inst66|inst1|inst2~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst1|inst2~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst1|inst2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst50|inst1|ALT_INV_inst2~q\,
	datab => \inst74|inst1|ALT_INV_inst2~q\,
	datac => \inst58|inst1|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst66|inst1|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w13_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X13_Y2_N12
\inst81|auto_generated|l5_w13_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w13_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_1[1]~input_o\ & ( \inst81|auto_generated|l5_w13_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w13_n0_mux_dataout~2_combout\)) # 
-- (\Read_Reg_Num_1[0]~input_o\ & ((\inst81|auto_generated|l5_w13_n0_mux_dataout~3_combout\))) ) ) ) # ( !\Read_Reg_Num_1[1]~input_o\ & ( \inst81|auto_generated|l5_w13_n0_mux_dataout~1_combout\ & ( (\Read_Reg_Num_1[0]~input_o\) # 
-- (\inst81|auto_generated|l5_w13_n0_mux_dataout~0_combout\) ) ) ) # ( \Read_Reg_Num_1[1]~input_o\ & ( !\inst81|auto_generated|l5_w13_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w13_n0_mux_dataout~2_combout\)) # 
-- (\Read_Reg_Num_1[0]~input_o\ & ((\inst81|auto_generated|l5_w13_n0_mux_dataout~3_combout\))) ) ) ) # ( !\Read_Reg_Num_1[1]~input_o\ & ( !\inst81|auto_generated|l5_w13_n0_mux_dataout~1_combout\ & ( (\inst81|auto_generated|l5_w13_n0_mux_dataout~0_combout\ & 
-- !\Read_Reg_Num_1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~2_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~3_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~0_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~1_combout\,
	combout => \inst81|auto_generated|l5_w13_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X8_Y3_N18
\inst26|inst1|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst1|inst2~feeder_combout\ = \inst|inst1|inst11~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_inst11~combout\,
	combout => \inst26|inst1|inst2~feeder_combout\);

-- Location: FF_X8_Y3_N20
\inst26|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst1|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst1|inst2~q\);

-- Location: LABCELL_X10_Y5_N45
\inst24|inst1|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst1|inst2~feeder_combout\ = \inst|inst1|inst11~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst1|ALT_INV_inst11~combout\,
	combout => \inst24|inst1|inst2~feeder_combout\);

-- Location: FF_X10_Y5_N47
\inst24|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst1|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst1|inst2~q\);

-- Location: FF_X19_Y3_N38
\inst28|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst1|inst2~q\);

-- Location: FF_X19_Y3_N32
\inst30|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst1|inst2~q\);

-- Location: LABCELL_X19_Y3_N36
\inst81|auto_generated|l5_w13_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w13_n0_mux_dataout~7_combout\ = ( \inst28|inst1|inst2~q\ & ( \inst30|inst1|inst2~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst24|inst1|inst2~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst26|inst1|inst2~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst28|inst1|inst2~q\ & ( \inst30|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst24|inst1|inst2~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst26|inst1|inst2~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst28|inst1|inst2~q\ & ( !\inst30|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst24|inst1|inst2~q\))) # (\Read_Reg_Num_1[0]~input_o\ 
-- & (\inst26|inst1|inst2~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( !\inst28|inst1|inst2~q\ & ( !\inst30|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst24|inst1|inst2~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst26|inst1|inst2~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst26|inst1|ALT_INV_inst2~q\,
	datac => \inst24|inst1|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst28|inst1|ALT_INV_inst2~q\,
	dataf => \inst30|inst1|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w13_n0_mux_dataout~7_combout\);

-- Location: FF_X8_Y7_N56
\inst20|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst1|inst2~q\);

-- Location: LABCELL_X9_Y3_N45
\inst22|inst1|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst1|inst2~feeder_combout\ = ( \inst|inst1|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst11~combout\,
	combout => \inst22|inst1|inst2~feeder_combout\);

-- Location: FF_X9_Y3_N47
\inst22|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst1|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst1|inst2~q\);

-- Location: FF_X8_Y7_N50
\inst18|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst1|inst2~q\);

-- Location: LABCELL_X9_Y3_N39
\inst|inst1|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|inst2~feeder_combout\ = \inst|inst1|inst11~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_inst11~combout\,
	combout => \inst|inst1|inst2~feeder_combout\);

-- Location: FF_X9_Y3_N40
\inst|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst1|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst1|inst2~q\);

-- Location: MLABCELL_X8_Y7_N48
\inst81|auto_generated|l5_w13_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w13_n0_mux_dataout~8_combout\ = ( \inst18|inst1|inst2~q\ & ( \inst|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\) # ((!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst1|inst2~q\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst22|inst1|inst2~q\)))) ) ) ) # ( !\inst18|inst1|inst2~q\ & ( \inst|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst1|inst2~q\)) # 
-- (\Read_Reg_Num_1[0]~input_o\ & ((\inst22|inst1|inst2~q\))))) ) ) ) # ( \inst18|inst1|inst2~q\ & ( !\inst|inst1|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ 
-- & (\inst20|inst1|inst2~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst22|inst1|inst2~q\))))) ) ) ) # ( !\inst18|inst1|inst2~q\ & ( !\inst|inst1|inst2~q\ & ( (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst1|inst2~q\)) # 
-- (\Read_Reg_Num_1[0]~input_o\ & ((\inst22|inst1|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|inst1|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst22|inst1|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst18|inst1|ALT_INV_inst2~q\,
	dataf => \inst|inst1|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w13_n0_mux_dataout~8_combout\);

-- Location: FF_X17_Y5_N44
\inst46|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst1|inst2~q\);

-- Location: LABCELL_X10_Y2_N12
\inst40|inst1|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst1|inst2~feeder_combout\ = ( \inst|inst1|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst11~combout\,
	combout => \inst40|inst1|inst2~feeder_combout\);

-- Location: FF_X10_Y2_N14
\inst40|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst1|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst1|inst2~q\);

-- Location: FF_X10_Y4_N5
\inst42|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst1|inst2~q\);

-- Location: FF_X17_Y5_N17
\inst44|inst1|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst1|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst1|inst2~q\);

-- Location: LABCELL_X17_Y5_N15
\inst81|auto_generated|l5_w13_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w13_n0_mux_dataout~6_combout\ = ( \inst44|inst1|inst2~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst46|inst1|inst2~q\) ) ) ) # ( !\inst44|inst1|inst2~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( 
-- (\Read_Reg_Num_1[0]~input_o\ & \inst46|inst1|inst2~q\) ) ) ) # ( \inst44|inst1|inst2~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst1|inst2~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst1|inst2~q\))) ) ) ) # ( 
-- !\inst44|inst1|inst2~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst1|inst2~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst1|inst2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst46|inst1|ALT_INV_inst2~q\,
	datac => \inst40|inst1|ALT_INV_inst2~q\,
	datad => \inst42|inst1|ALT_INV_inst2~q\,
	datae => \inst44|inst1|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w13_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X13_Y9_N9
\inst81|auto_generated|l5_w13_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w13_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w13_n0_mux_dataout~6_combout\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst81|auto_generated|l5_w13_n0_mux_dataout~8_combout\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst81|auto_generated|l5_w13_n0_mux_dataout~7_combout\))) # (\Read_Reg_Num_1[3]~input_o\) ) ) # ( !\inst81|auto_generated|l5_w13_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst81|auto_generated|l5_w13_n0_mux_dataout~8_combout\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst81|auto_generated|l5_w13_n0_mux_dataout~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~7_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~8_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~6_combout\,
	combout => \inst81|auto_generated|l5_w13_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X13_Y9_N51
\inst81|auto_generated|l5_w13_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w13_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w13_n0_mux_dataout~4_combout\ ) ) ) # ( 
-- !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w13_n0_mux_dataout~4_combout\ ) ) ) # ( \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( 
-- \inst81|auto_generated|l5_w13_n0_mux_dataout~5_combout\ ) ) ) # ( !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w13_n0_mux_dataout~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~5_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~4_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~9_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	combout => \inst81|auto_generated|l5_w13_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X56_Y0_N52
\Write_Data[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(12),
	o => \Write_Data[12]~input_o\);

-- Location: LABCELL_X9_Y3_N51
\inst|inst1|inst12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|inst12~combout\ = ( \Write_Data[12]~input_o\ & ( !\Clear~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Write_Data[12]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst1|inst12~combout\);

-- Location: LABCELL_X9_Y2_N6
\inst|inst1|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|inst3~feeder_combout\ = ( \inst|inst1|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst12~combout\,
	combout => \inst|inst1|inst3~feeder_combout\);

-- Location: FF_X9_Y2_N8
\inst|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst1|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst1|inst3~q\);

-- Location: FF_X9_Y2_N17
\inst22|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst1|inst3~q\);

-- Location: FF_X12_Y5_N14
\inst18|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst1|inst3~q\);

-- Location: FF_X12_Y5_N20
\inst20|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst1|inst3~q\);

-- Location: LABCELL_X12_Y5_N12
\inst81|auto_generated|l5_w12_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w12_n0_mux_dataout~8_combout\ = ( \inst18|inst1|inst3~q\ & ( \inst20|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst|inst1|inst3~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst1|inst3~q\)))) ) ) ) # ( !\inst18|inst1|inst3~q\ & ( \inst20|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst|inst1|inst3~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((\inst22|inst1|inst3~q\ & \Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( \inst18|inst1|inst3~q\ & ( !\inst20|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst|inst1|inst3~q\ & ((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst1|inst3~q\)))) ) ) ) # ( !\inst18|inst1|inst3~q\ & ( !\inst20|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst|inst1|inst3~q\ & ((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((\inst22|inst1|inst3~q\ & \Read_Reg_Num_1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst|inst1|ALT_INV_inst3~q\,
	datac => \inst22|inst1|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst18|inst1|ALT_INV_inst3~q\,
	dataf => \inst20|inst1|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w12_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X18_Y2_N9
\inst40|inst1|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst1|inst3~feeder_combout\ = \inst|inst1|inst12~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_inst12~combout\,
	combout => \inst40|inst1|inst3~feeder_combout\);

-- Location: FF_X18_Y2_N11
\inst40|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst1|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst1|inst3~q\);

-- Location: FF_X7_Y2_N2
\inst46|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst1|inst3~q\);

-- Location: FF_X18_Y2_N2
\inst44|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst1|inst3~q\);

-- Location: LABCELL_X7_Y2_N30
\inst42|inst1|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst1|inst3~feeder_combout\ = \inst|inst1|inst12~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_inst12~combout\,
	combout => \inst42|inst1|inst3~feeder_combout\);

-- Location: FF_X7_Y2_N32
\inst42|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst1|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst1|inst3~q\);

-- Location: LABCELL_X18_Y2_N0
\inst81|auto_generated|l5_w12_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w12_n0_mux_dataout~6_combout\ = ( \inst44|inst1|inst3~q\ & ( \inst42|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)) # (\inst40|inst1|inst3~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\) # (\inst46|inst1|inst3~q\)))) ) ) ) # ( !\inst44|inst1|inst3~q\ & ( \inst42|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)) # (\inst40|inst1|inst3~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((\inst46|inst1|inst3~q\ & \Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst44|inst1|inst3~q\ & ( !\inst42|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst40|inst1|inst3~q\ & ((!\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\) # (\inst46|inst1|inst3~q\)))) ) ) ) # ( !\inst44|inst1|inst3~q\ & ( !\inst42|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst40|inst1|inst3~q\ & ((!\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((\inst46|inst1|inst3~q\ & \Read_Reg_Num_1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst40|inst1|ALT_INV_inst3~q\,
	datab => \inst46|inst1|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst44|inst1|ALT_INV_inst3~q\,
	dataf => \inst42|inst1|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w12_n0_mux_dataout~6_combout\);

-- Location: FF_X12_Y3_N25
\inst30|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst1|inst3~q\);

-- Location: LABCELL_X12_Y3_N33
\inst26|inst1|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst1|inst3~feeder_combout\ = ( \inst|inst1|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst12~combout\,
	combout => \inst26|inst1|inst3~feeder_combout\);

-- Location: FF_X12_Y3_N35
\inst26|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst1|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst1|inst3~q\);

-- Location: FF_X16_Y3_N37
\inst28|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst1|inst3~q\);

-- Location: FF_X16_Y3_N11
\inst24|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst1|inst3~q\);

-- Location: LABCELL_X16_Y3_N36
\inst81|auto_generated|l5_w12_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w12_n0_mux_dataout~7_combout\ = ( \inst28|inst1|inst3~q\ & ( \inst24|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst1|inst3~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst30|inst1|inst3~q\))) ) ) ) # ( !\inst28|inst1|inst3~q\ & ( \inst24|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\) # (\inst26|inst1|inst3~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst1|inst3~q\ & 
-- (\Read_Reg_Num_1[0]~input_o\))) ) ) ) # ( \inst28|inst1|inst3~q\ & ( !\inst24|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\ & \inst26|inst1|inst3~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)) 
-- # (\inst30|inst1|inst3~q\))) ) ) ) # ( !\inst28|inst1|inst3~q\ & ( !\inst24|inst1|inst3~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst1|inst3~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst1|inst3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|inst1|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst26|inst1|ALT_INV_inst3~q\,
	datae => \inst28|inst1|ALT_INV_inst3~q\,
	dataf => \inst24|inst1|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w12_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X19_Y3_N48
\inst81|auto_generated|l5_w12_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w12_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_1[2]~input_o\ & ( \Read_Reg_Num_1[3]~input_o\ & ( \inst81|auto_generated|l5_w12_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_1[2]~input_o\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- \inst81|auto_generated|l5_w12_n0_mux_dataout~6_combout\ ) ) ) # ( \Read_Reg_Num_1[2]~input_o\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( \inst81|auto_generated|l5_w12_n0_mux_dataout~7_combout\ ) ) ) # ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- !\Read_Reg_Num_1[3]~input_o\ & ( \inst81|auto_generated|l5_w12_n0_mux_dataout~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~8_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~6_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~7_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w12_n0_mux_dataout~9_combout\);

-- Location: FF_X8_Y10_N26
\inst38|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst1|inst3~q\);

-- Location: FF_X11_Y8_N44
\inst32|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst1|inst3~q\);

-- Location: FF_X8_Y10_N20
\inst36|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst1|inst3~q\);

-- Location: FF_X10_Y9_N53
\inst34|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst1|inst3~q\);

-- Location: MLABCELL_X8_Y10_N18
\inst81|auto_generated|l5_w12_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w12_n0_mux_dataout~5_combout\ = ( \inst36|inst1|inst3~q\ & ( \inst34|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst32|inst1|inst3~q\) # (\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst38|inst1|inst3~q\))) ) ) ) # ( !\inst36|inst1|inst3~q\ & ( \inst34|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst32|inst1|inst3~q\) # (\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst38|inst1|inst3~q\ & (\Read_Reg_Num_1[0]~input_o\))) ) ) ) # ( \inst36|inst1|inst3~q\ & ( !\inst34|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\ & \inst32|inst1|inst3~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst38|inst1|inst3~q\))) ) ) ) # ( !\inst36|inst1|inst3~q\ & ( !\inst34|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\ & \inst32|inst1|inst3~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst38|inst1|inst3~q\ & (\Read_Reg_Num_1[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst38|inst1|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst32|inst1|ALT_INV_inst3~q\,
	datae => \inst36|inst1|ALT_INV_inst3~q\,
	dataf => \inst34|inst1|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w12_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X6_Y5_N48
\inst50|inst1|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst1|inst3~feeder_combout\ = ( \inst|inst1|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst12~combout\,
	combout => \inst50|inst1|inst3~feeder_combout\);

-- Location: FF_X6_Y5_N50
\inst50|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst1|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst1|inst3~q\);

-- Location: FF_X6_Y3_N25
\inst74|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst1|inst3~q\);

-- Location: FF_X6_Y2_N1
\inst66|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst1|inst3~q\);

-- Location: MLABCELL_X6_Y3_N9
\inst58|inst1|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst1|inst3~feeder_combout\ = \inst|inst1|inst12~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst1|ALT_INV_inst12~combout\,
	combout => \inst58|inst1|inst3~feeder_combout\);

-- Location: FF_X6_Y3_N11
\inst58|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst1|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst1|inst3~q\);

-- Location: MLABCELL_X6_Y2_N0
\inst81|auto_generated|l5_w12_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w12_n0_mux_dataout~1_combout\ = ( \inst66|inst1|inst3~q\ & ( \inst58|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)) # (\inst50|inst1|inst3~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\) # (\inst74|inst1|inst3~q\)))) ) ) ) # ( !\inst66|inst1|inst3~q\ & ( \inst58|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)) # (\inst50|inst1|inst3~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((\Read_Reg_Num_1[2]~input_o\ & \inst74|inst1|inst3~q\)))) ) ) ) # ( \inst66|inst1|inst3~q\ & ( !\inst58|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst50|inst1|inst3~q\ & (!\Read_Reg_Num_1[2]~input_o\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\) # (\inst74|inst1|inst3~q\)))) ) ) ) # ( !\inst66|inst1|inst3~q\ & ( !\inst58|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst50|inst1|inst3~q\ & (!\Read_Reg_Num_1[2]~input_o\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((\Read_Reg_Num_1[2]~input_o\ & \inst74|inst1|inst3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst50|inst1|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst74|inst1|ALT_INV_inst3~q\,
	datae => \inst66|inst1|ALT_INV_inst3~q\,
	dataf => \inst58|inst1|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w12_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X18_Y4_N51
\inst60|inst1|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst1|inst3~feeder_combout\ = ( \inst|inst1|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst12~combout\,
	combout => \inst60|inst1|inst3~feeder_combout\);

-- Location: FF_X18_Y4_N53
\inst60|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst1|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst1|inst3~q\);

-- Location: FF_X15_Y3_N25
\inst76|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst1|inst3~q\);

-- Location: LABCELL_X13_Y3_N27
\inst52|inst1|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst1|inst3~feeder_combout\ = ( \inst|inst1|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst12~combout\,
	combout => \inst52|inst1|inst3~feeder_combout\);

-- Location: FF_X13_Y3_N29
\inst52|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst1|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst1|inst3~q\);

-- Location: FF_X13_Y3_N49
\inst68|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst1|inst3~q\);

-- Location: LABCELL_X13_Y3_N48
\inst81|auto_generated|l5_w12_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w12_n0_mux_dataout~2_combout\ = ( \inst68|inst1|inst3~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst76|inst1|inst3~q\) ) ) ) # ( !\inst68|inst1|inst3~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\Read_Reg_Num_1[2]~input_o\ & \inst76|inst1|inst3~q\) ) ) ) # ( \inst68|inst1|inst3~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst52|inst1|inst3~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst60|inst1|inst3~q\)) ) ) ) # ( 
-- !\inst68|inst1|inst3~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst52|inst1|inst3~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst60|inst1|inst3~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst60|inst1|ALT_INV_inst3~q\,
	datac => \inst76|inst1|ALT_INV_inst3~q\,
	datad => \inst52|inst1|ALT_INV_inst3~q\,
	datae => \inst68|inst1|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w12_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X16_Y6_N21
\inst62|inst1|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst1|inst3~feeder_combout\ = ( \inst|inst1|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst12~combout\,
	combout => \inst62|inst1|inst3~feeder_combout\);

-- Location: FF_X16_Y6_N22
\inst62|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst1|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst1|inst3~q\);

-- Location: LABCELL_X12_Y11_N57
\inst54|inst1|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst1|inst3~feeder_combout\ = ( \inst|inst1|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst12~combout\,
	combout => \inst54|inst1|inst3~feeder_combout\);

-- Location: FF_X12_Y11_N59
\inst54|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst1|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst1|inst3~q\);

-- Location: LABCELL_X17_Y6_N54
\inst70|inst1|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst70|inst1|inst3~feeder_combout\ = ( \inst|inst1|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst12~combout\,
	combout => \inst70|inst1|inst3~feeder_combout\);

-- Location: FF_X17_Y6_N56
\inst70|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	d => \inst70|inst1|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst1|inst3~q\);

-- Location: FF_X17_Y8_N47
\inst78|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst1|inst3~q\);

-- Location: LABCELL_X17_Y8_N24
\inst81|auto_generated|l5_w12_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w12_n0_mux_dataout~3_combout\ = ( \Read_Reg_Num_1[2]~input_o\ & ( \Read_Reg_Num_1[3]~input_o\ & ( \inst78|inst1|inst3~q\ ) ) ) # ( !\Read_Reg_Num_1[2]~input_o\ & ( \Read_Reg_Num_1[3]~input_o\ & ( \inst70|inst1|inst3~q\ ) ) ) # ( 
-- \Read_Reg_Num_1[2]~input_o\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( \inst62|inst1|inst3~q\ ) ) ) # ( !\Read_Reg_Num_1[2]~input_o\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( \inst54|inst1|inst3~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst1|ALT_INV_inst3~q\,
	datab => \inst54|inst1|ALT_INV_inst3~q\,
	datac => \inst70|inst1|ALT_INV_inst3~q\,
	datad => \inst78|inst1|ALT_INV_inst3~q\,
	datae => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w12_n0_mux_dataout~3_combout\);

-- Location: FF_X9_Y10_N29
\inst56|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst1|inst3~q\);

-- Location: FF_X9_Y10_N7
\inst72|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst1|inst3~q\);

-- Location: FF_X10_Y10_N25
\inst64|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst1|inst3~q\);

-- Location: FF_X10_Y10_N32
\inst48|inst1|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	asdata => \inst|inst1|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst1|inst3~q\);

-- Location: LABCELL_X10_Y10_N24
\inst81|auto_generated|l5_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w12_n0_mux_dataout~0_combout\ = ( \inst64|inst1|inst3~q\ & ( \inst48|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst1|inst3~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst72|inst1|inst3~q\)))) ) ) ) # ( !\inst64|inst1|inst3~q\ & ( \inst48|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)) # (\inst56|inst1|inst3~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\ & 
-- \inst72|inst1|inst3~q\)))) ) ) ) # ( \inst64|inst1|inst3~q\ & ( !\inst48|inst1|inst3~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst1|inst3~q\ & (\Read_Reg_Num_1[2]~input_o\))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\) # 
-- (\inst72|inst1|inst3~q\)))) ) ) ) # ( !\inst64|inst1|inst3~q\ & ( !\inst48|inst1|inst3~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst1|inst3~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst1|inst3~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst56|inst1|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst72|inst1|ALT_INV_inst3~q\,
	datae => \inst64|inst1|ALT_INV_inst3~q\,
	dataf => \inst48|inst1|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w12_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X6_Y2_N9
\inst81|auto_generated|l5_w12_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w12_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w12_n0_mux_dataout~3_combout\ & ( \inst81|auto_generated|l5_w12_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\) # 
-- (\inst81|auto_generated|l5_w12_n0_mux_dataout~2_combout\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst81|auto_generated|l5_w12_n0_mux_dataout~1_combout\))) ) ) ) # ( !\inst81|auto_generated|l5_w12_n0_mux_dataout~3_combout\ 
-- & ( \inst81|auto_generated|l5_w12_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\) # (\inst81|auto_generated|l5_w12_n0_mux_dataout~2_combout\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst81|auto_generated|l5_w12_n0_mux_dataout~1_combout\ & (!\Read_Reg_Num_1[1]~input_o\))) ) ) ) # ( \inst81|auto_generated|l5_w12_n0_mux_dataout~3_combout\ & ( !\inst81|auto_generated|l5_w12_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & 
-- (((\Read_Reg_Num_1[1]~input_o\ & \inst81|auto_generated|l5_w12_n0_mux_dataout~2_combout\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst81|auto_generated|l5_w12_n0_mux_dataout~1_combout\))) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w12_n0_mux_dataout~3_combout\ & ( !\inst81|auto_generated|l5_w12_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\ & \inst81|auto_generated|l5_w12_n0_mux_dataout~2_combout\)))) # 
-- (\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w12_n0_mux_dataout~1_combout\ & (!\Read_Reg_Num_1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~1_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~2_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~3_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~0_combout\,
	combout => \inst81|auto_generated|l5_w12_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X6_Y2_N36
\inst81|auto_generated|l5_w12_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w12_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w12_n0_mux_dataout~4_combout\ & ( ((!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w12_n0_mux_dataout~9_combout\)) # 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w12_n0_mux_dataout~5_combout\)))) # (\Read_Reg_Num_1[4]~input_o\) ) ) # ( !\inst81|auto_generated|l5_w12_n0_mux_dataout~4_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & 
-- ((!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w12_n0_mux_dataout~9_combout\)) # (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w12_n0_mux_dataout~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~9_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~5_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~4_combout\,
	combout => \inst81|auto_generated|l5_w12_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X34_Y0_N58
\Write_Data[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(11),
	o => \Write_Data[11]~input_o\);

-- Location: LABCELL_X9_Y4_N30
\inst|inst1|inst13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|inst13~combout\ = ( !\Clear~input_o\ & ( \Write_Data[11]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[11]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst1|inst13~combout\);

-- Location: FF_X11_Y10_N32
\inst32|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst1|inst4~q\);

-- Location: FF_X15_Y9_N44
\inst38|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst1|inst4~q\);

-- Location: FF_X13_Y10_N50
\inst34|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst1|inst4~q\);

-- Location: FF_X15_Y9_N26
\inst36|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst1|inst4~q\);

-- Location: MLABCELL_X15_Y9_N24
\inst81|auto_generated|l5_w11_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w11_n0_mux_dataout~5_combout\ = ( \inst36|inst1|inst4~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst34|inst1|inst4~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst38|inst1|inst4~q\)) ) ) ) # ( 
-- !\inst36|inst1|inst4~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst34|inst1|inst4~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst38|inst1|inst4~q\)) ) ) ) # ( \inst36|inst1|inst4~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\) # (\inst32|inst1|inst4~q\) ) ) ) # ( !\inst36|inst1|inst4~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (\inst32|inst1|inst4~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst32|inst1|ALT_INV_inst4~q\,
	datab => \inst38|inst1|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst34|inst1|ALT_INV_inst4~q\,
	datae => \inst36|inst1|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w11_n0_mux_dataout~5_combout\);

-- Location: FF_X10_Y2_N47
\inst40|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst1|inst4~q\);

-- Location: FF_X10_Y4_N29
\inst42|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst1|inst4~q\);

-- Location: FF_X17_Y5_N53
\inst44|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst1|inst4~q\);

-- Location: FF_X17_Y5_N8
\inst46|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst1|inst4~q\);

-- Location: LABCELL_X17_Y5_N51
\inst81|auto_generated|l5_w11_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w11_n0_mux_dataout~6_combout\ = ( \inst44|inst1|inst4~q\ & ( \inst46|inst1|inst4~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst1|inst4~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst1|inst4~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst44|inst1|inst4~q\ & ( \inst46|inst1|inst4~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst1|inst4~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst1|inst4~q\))))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst44|inst1|inst4~q\ & ( !\inst46|inst1|inst4~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst1|inst4~q\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst42|inst1|inst4~q\))))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( !\inst44|inst1|inst4~q\ & ( !\inst46|inst1|inst4~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst1|inst4~q\)) 
-- # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst1|inst4~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst40|inst1|ALT_INV_inst4~q\,
	datac => \inst42|inst1|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst44|inst1|ALT_INV_inst4~q\,
	dataf => \inst46|inst1|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w11_n0_mux_dataout~6_combout\);

-- Location: FF_X8_Y3_N29
\inst26|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst1|inst4~q\);

-- Location: FF_X18_Y1_N56
\inst30|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst1|inst4~q\);

-- Location: FF_X18_Y1_N38
\inst28|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst1|inst4~q\);

-- Location: FF_X10_Y5_N29
\inst24|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst1|inst4~q\);

-- Location: LABCELL_X18_Y1_N36
\inst81|auto_generated|l5_w11_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w11_n0_mux_dataout~7_combout\ = ( \inst28|inst1|inst4~q\ & ( \inst24|inst1|inst4~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst1|inst4~q\)) # (\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst30|inst1|inst4~q\)))) ) ) ) # ( !\inst28|inst1|inst4~q\ & ( \inst24|inst1|inst4~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst26|inst1|inst4~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (((\inst30|inst1|inst4~q\ & 
-- \Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst28|inst1|inst4~q\ & ( !\inst24|inst1|inst4~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst1|inst4~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\) 
-- # (\inst30|inst1|inst4~q\)))) ) ) ) # ( !\inst28|inst1|inst4~q\ & ( !\inst24|inst1|inst4~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst1|inst4~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst1|inst4~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst26|inst1|ALT_INV_inst4~q\,
	datac => \inst30|inst1|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst28|inst1|ALT_INV_inst4~q\,
	dataf => \inst24|inst1|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w11_n0_mux_dataout~7_combout\);

-- Location: FF_X9_Y2_N32
\inst|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst1|inst4~q\);

-- Location: FF_X9_Y3_N59
\inst22|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst1|inst4~q\);

-- Location: FF_X8_Y7_N19
\inst20|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst1|inst4~q\);

-- Location: FF_X8_Y7_N38
\inst18|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst1|inst4~q\);

-- Location: MLABCELL_X8_Y7_N36
\inst81|auto_generated|l5_w11_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w11_n0_mux_dataout~8_combout\ = ( \inst18|inst1|inst4~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst1|inst4~q\) ) ) ) # ( !\inst18|inst1|inst4~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\ & \inst22|inst1|inst4~q\) ) ) ) # ( \inst18|inst1|inst4~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst|inst1|inst4~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst20|inst1|inst4~q\))) ) ) ) # ( 
-- !\inst18|inst1|inst4~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst|inst1|inst4~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst20|inst1|inst4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_inst4~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst22|inst1|ALT_INV_inst4~q\,
	datad => \inst20|inst1|ALT_INV_inst4~q\,
	datae => \inst18|inst1|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w11_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X15_Y3_N30
\inst81|auto_generated|l5_w11_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w11_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w11_n0_mux_dataout~8_combout\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst81|auto_generated|l5_w11_n0_mux_dataout~7_combout\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst81|auto_generated|l5_w11_n0_mux_dataout~6_combout\)) ) ) ) # ( !\inst81|auto_generated|l5_w11_n0_mux_dataout~8_combout\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst81|auto_generated|l5_w11_n0_mux_dataout~7_combout\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst81|auto_generated|l5_w11_n0_mux_dataout~6_combout\)) ) ) ) # ( \inst81|auto_generated|l5_w11_n0_mux_dataout~8_combout\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (!\Read_Reg_Num_1[3]~input_o\) # (\inst81|auto_generated|l5_w11_n0_mux_dataout~6_combout\) ) ) ) # ( !\inst81|auto_generated|l5_w11_n0_mux_dataout~8_combout\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst81|auto_generated|l5_w11_n0_mux_dataout~6_combout\ & 
-- \Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~6_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~7_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~8_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w11_n0_mux_dataout~9_combout\);

-- Location: FF_X13_Y10_N8
\inst48|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst1|inst4~q\);

-- Location: FF_X12_Y7_N41
\inst56|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst1|inst4~q\);

-- Location: FF_X12_Y10_N2
\inst64|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst1|inst4~q\);

-- Location: FF_X12_Y10_N19
\inst72|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst1|inst4~q\);

-- Location: LABCELL_X12_Y10_N0
\inst81|auto_generated|l5_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w11_n0_mux_dataout~0_combout\ = ( \inst64|inst1|inst4~q\ & ( \inst72|inst1|inst4~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst48|inst1|inst4~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst56|inst1|inst4~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst64|inst1|inst4~q\ & ( \inst72|inst1|inst4~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst48|inst1|inst4~q\ & (!\Read_Reg_Num_1[3]~input_o\))) # (\Read_Reg_Num_1[2]~input_o\ & (((\inst56|inst1|inst4~q\) # 
-- (\Read_Reg_Num_1[3]~input_o\)))) ) ) ) # ( \inst64|inst1|inst4~q\ & ( !\inst72|inst1|inst4~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)) # (\inst48|inst1|inst4~q\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((!\Read_Reg_Num_1[3]~input_o\ & \inst56|inst1|inst4~q\)))) ) ) ) # ( !\inst64|inst1|inst4~q\ & ( !\inst72|inst1|inst4~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst48|inst1|inst4~q\)) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst56|inst1|inst4~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst48|inst1|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst56|inst1|ALT_INV_inst4~q\,
	datae => \inst64|inst1|ALT_INV_inst4~q\,
	dataf => \inst72|inst1|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w11_n0_mux_dataout~0_combout\);

-- Location: FF_X11_Y6_N53
\inst52|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst1|inst4~q\);

-- Location: FF_X18_Y4_N20
\inst76|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst1|inst4~q\);

-- Location: FF_X18_Y4_N17
\inst60|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst1|inst4~q\);

-- Location: FF_X12_Y4_N56
\inst68|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst1|inst4~q\);

-- Location: LABCELL_X18_Y4_N6
\inst81|auto_generated|l5_w11_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w11_n0_mux_dataout~2_combout\ = ( \Read_Reg_Num_1[3]~input_o\ & ( \inst68|inst1|inst4~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst76|inst1|inst4~q\) ) ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( \inst68|inst1|inst4~q\ & ( 
-- (!\Read_Reg_Num_1[2]~input_o\ & (\inst52|inst1|inst4~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst60|inst1|inst4~q\))) ) ) ) # ( \Read_Reg_Num_1[3]~input_o\ & ( !\inst68|inst1|inst4~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & \inst76|inst1|inst4~q\) ) ) ) # ( 
-- !\Read_Reg_Num_1[3]~input_o\ & ( !\inst68|inst1|inst4~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst52|inst1|inst4~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst60|inst1|inst4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst52|inst1|ALT_INV_inst4~q\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst76|inst1|ALT_INV_inst4~q\,
	datad => \inst60|inst1|ALT_INV_inst4~q\,
	datae => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	dataf => \inst68|inst1|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w11_n0_mux_dataout~2_combout\);

-- Location: FF_X12_Y6_N38
\inst70|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst1|inst4~q\);

-- Location: LABCELL_X12_Y11_N48
\inst54|inst1|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst1|inst4~feeder_combout\ = ( \inst|inst1|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst13~combout\,
	combout => \inst54|inst1|inst4~feeder_combout\);

-- Location: FF_X12_Y11_N50
\inst54|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst1|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst1|inst4~q\);

-- Location: MLABCELL_X15_Y6_N45
\inst62|inst1|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst1|inst4~feeder_combout\ = \inst|inst1|inst13~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst1|ALT_INV_inst13~combout\,
	combout => \inst62|inst1|inst4~feeder_combout\);

-- Location: FF_X15_Y6_N47
\inst62|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst1|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst1|inst4~q\);

-- Location: FF_X11_Y9_N31
\inst78|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst1|inst4~q\);

-- Location: LABCELL_X11_Y10_N51
\inst81|auto_generated|l5_w11_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w11_n0_mux_dataout~3_combout\ = ( \inst62|inst1|inst4~q\ & ( \inst78|inst1|inst4~q\ & ( ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst54|inst1|inst4~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst70|inst1|inst4~q\))) # 
-- (\Read_Reg_Num_1[2]~input_o\) ) ) ) # ( !\inst62|inst1|inst4~q\ & ( \inst78|inst1|inst4~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (!\Read_Reg_Num_1[2]~input_o\ & ((\inst54|inst1|inst4~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((\inst70|inst1|inst4~q\)) # 
-- (\Read_Reg_Num_1[2]~input_o\))) ) ) ) # ( \inst62|inst1|inst4~q\ & ( !\inst78|inst1|inst4~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\inst54|inst1|inst4~q\)) # (\Read_Reg_Num_1[2]~input_o\))) # (\Read_Reg_Num_1[3]~input_o\ & (!\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst70|inst1|inst4~q\))) ) ) ) # ( !\inst62|inst1|inst4~q\ & ( !\inst78|inst1|inst4~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst54|inst1|inst4~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst70|inst1|inst4~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst70|inst1|ALT_INV_inst4~q\,
	datad => \inst54|inst1|ALT_INV_inst4~q\,
	datae => \inst62|inst1|ALT_INV_inst4~q\,
	dataf => \inst78|inst1|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w11_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X7_Y3_N57
\inst58|inst1|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst1|inst4~feeder_combout\ = \inst|inst1|inst13~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst1|ALT_INV_inst13~combout\,
	combout => \inst58|inst1|inst4~feeder_combout\);

-- Location: FF_X7_Y3_N59
\inst58|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst1|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst1|inst4~q\);

-- Location: FF_X10_Y3_N32
\inst74|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst1|inst4~q\);

-- Location: FF_X8_Y5_N34
\inst50|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst1|inst4~q\);

-- Location: FF_X10_Y3_N25
\inst66|inst1|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst1|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst1|inst4~q\);

-- Location: LABCELL_X10_Y3_N24
\inst81|auto_generated|l5_w11_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w11_n0_mux_dataout~1_combout\ = ( \inst66|inst1|inst4~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst1|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst74|inst1|inst4~q\))) ) ) ) # ( 
-- !\inst66|inst1|inst4~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst1|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst74|inst1|inst4~q\))) ) ) ) # ( \inst66|inst1|inst4~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\inst50|inst1|inst4~q\) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst66|inst1|inst4~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & \inst50|inst1|inst4~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst58|inst1|ALT_INV_inst4~q\,
	datab => \inst74|inst1|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst50|inst1|ALT_INV_inst4~q\,
	datae => \inst66|inst1|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w11_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X10_Y3_N36
\inst81|auto_generated|l5_w11_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w11_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w11_n0_mux_dataout~3_combout\ & ( \inst81|auto_generated|l5_w11_n0_mux_dataout~1_combout\ & ( ((!\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst81|auto_generated|l5_w11_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w11_n0_mux_dataout~2_combout\)))) # (\Read_Reg_Num_1[0]~input_o\) ) ) ) # ( !\inst81|auto_generated|l5_w11_n0_mux_dataout~3_combout\ & 
-- ( \inst81|auto_generated|l5_w11_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w11_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst81|auto_generated|l5_w11_n0_mux_dataout~2_combout\))))) # (\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( \inst81|auto_generated|l5_w11_n0_mux_dataout~3_combout\ & ( 
-- !\inst81|auto_generated|l5_w11_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w11_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst81|auto_generated|l5_w11_n0_mux_dataout~2_combout\))))) # (\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst81|auto_generated|l5_w11_n0_mux_dataout~3_combout\ & ( 
-- !\inst81|auto_generated|l5_w11_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w11_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst81|auto_generated|l5_w11_n0_mux_dataout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~0_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~2_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~3_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~1_combout\,
	combout => \inst81|auto_generated|l5_w11_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X10_Y3_N6
\inst81|auto_generated|l5_w11_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w11_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w11_n0_mux_dataout~4_combout\ & ( \Read_Reg_Num_1[4]~input_o\ ) ) # ( \inst81|auto_generated|l5_w11_n0_mux_dataout~4_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( 
-- (!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w11_n0_mux_dataout~9_combout\))) # (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w11_n0_mux_dataout~5_combout\)) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w11_n0_mux_dataout~4_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( (!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w11_n0_mux_dataout~9_combout\))) # 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w11_n0_mux_dataout~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~5_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~9_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~4_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	combout => \inst81|auto_generated|l5_w11_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X54_Y0_N18
\Write_Data[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(10),
	o => \Write_Data[10]~input_o\);

-- Location: LABCELL_X9_Y3_N54
\inst|inst1|inst14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|inst14~combout\ = ( !\Clear~input_o\ & ( \Write_Data[10]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Write_Data[10]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst1|inst14~combout\);

-- Location: FF_X18_Y8_N47
\inst56|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst1|inst5~q\);

-- Location: LABCELL_X13_Y9_N3
\inst48|inst1|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst1|inst5~feeder_combout\ = ( \inst|inst1|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst14~combout\,
	combout => \inst48|inst1|inst5~feeder_combout\);

-- Location: FF_X13_Y9_N5
\inst48|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst1|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst1|inst5~q\);

-- Location: FF_X18_Y5_N44
\inst64|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst1|inst5~q\);

-- Location: FF_X18_Y9_N43
\inst72|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst1|inst5~q\);

-- Location: LABCELL_X18_Y5_N42
\inst81|auto_generated|l5_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w10_n0_mux_dataout~0_combout\ = ( \inst64|inst1|inst5~q\ & ( \inst72|inst1|inst5~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst48|inst1|inst5~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst56|inst1|inst5~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst64|inst1|inst5~q\ & ( \inst72|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst48|inst1|inst5~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst56|inst1|inst5~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst64|inst1|inst5~q\ & ( !\inst72|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst48|inst1|inst5~q\))) # (\Read_Reg_Num_1[2]~input_o\ 
-- & (\inst56|inst1|inst5~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( !\inst64|inst1|inst5~q\ & ( !\inst72|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst48|inst1|inst5~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst56|inst1|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst56|inst1|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst48|inst1|ALT_INV_inst5~q\,
	datae => \inst64|inst1|ALT_INV_inst5~q\,
	dataf => \inst72|inst1|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w10_n0_mux_dataout~0_combout\);

-- Location: FF_X10_Y1_N7
\inst74|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst1|inst5~q\);

-- Location: LABCELL_X7_Y3_N27
\inst58|inst1|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst1|inst5~feeder_combout\ = \inst|inst1|inst14~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst1|ALT_INV_inst14~combout\,
	combout => \inst58|inst1|inst5~feeder_combout\);

-- Location: FF_X7_Y3_N29
\inst58|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst1|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst1|inst5~q\);

-- Location: FF_X10_Y1_N50
\inst66|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst1|inst5~q\);

-- Location: MLABCELL_X8_Y1_N57
\inst50|inst1|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst1|inst5~feeder_combout\ = ( \inst|inst1|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst14~combout\,
	combout => \inst50|inst1|inst5~feeder_combout\);

-- Location: FF_X8_Y1_N59
\inst50|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst1|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst1|inst5~q\);

-- Location: LABCELL_X10_Y1_N48
\inst81|auto_generated|l5_w10_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w10_n0_mux_dataout~1_combout\ = ( \inst66|inst1|inst5~q\ & ( \inst50|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst58|inst1|inst5~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst74|inst1|inst5~q\))) ) ) ) # ( !\inst66|inst1|inst5~q\ & ( \inst50|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst58|inst1|inst5~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst74|inst1|inst5~q\)))) ) ) ) # ( \inst66|inst1|inst5~q\ & ( !\inst50|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ 
-- & ((\inst58|inst1|inst5~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst74|inst1|inst5~q\)))) ) ) ) # ( !\inst66|inst1|inst5~q\ & ( !\inst50|inst1|inst5~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst58|inst1|inst5~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst74|inst1|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst74|inst1|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst58|inst1|ALT_INV_inst5~q\,
	datae => \inst66|inst1|ALT_INV_inst5~q\,
	dataf => \inst50|inst1|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w10_n0_mux_dataout~1_combout\);

-- Location: FF_X17_Y4_N58
\inst76|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst1|inst5~q\);

-- Location: FF_X11_Y6_N7
\inst52|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst1|inst5~q\);

-- Location: FF_X18_Y5_N37
\inst68|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst1|inst5~q\);

-- Location: LABCELL_X19_Y4_N18
\inst60|inst1|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst1|inst5~feeder_combout\ = \inst|inst1|inst14~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst1|ALT_INV_inst14~combout\,
	combout => \inst60|inst1|inst5~feeder_combout\);

-- Location: FF_X19_Y4_N20
\inst60|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst1|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst1|inst5~q\);

-- Location: LABCELL_X18_Y5_N36
\inst81|auto_generated|l5_w10_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w10_n0_mux_dataout~2_combout\ = ( \inst68|inst1|inst5~q\ & ( \inst60|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\) # (\inst52|inst1|inst5~q\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((!\Read_Reg_Num_1[3]~input_o\)) # (\inst76|inst1|inst5~q\))) ) ) ) # ( !\inst68|inst1|inst5~q\ & ( \inst60|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst52|inst1|inst5~q\ & !\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((!\Read_Reg_Num_1[3]~input_o\)) # (\inst76|inst1|inst5~q\))) ) ) ) # ( \inst68|inst1|inst5~q\ & ( !\inst60|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\) # (\inst52|inst1|inst5~q\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst76|inst1|inst5~q\ & ((\Read_Reg_Num_1[3]~input_o\)))) ) ) ) # ( !\inst68|inst1|inst5~q\ & ( !\inst60|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst52|inst1|inst5~q\ & !\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst76|inst1|inst5~q\ & ((\Read_Reg_Num_1[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst76|inst1|ALT_INV_inst5~q\,
	datab => \inst52|inst1|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst68|inst1|ALT_INV_inst5~q\,
	dataf => \inst60|inst1|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w10_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X12_Y11_N54
\inst54|inst1|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst1|inst5~feeder_combout\ = ( \inst|inst1|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst14~combout\,
	combout => \inst54|inst1|inst5~feeder_combout\);

-- Location: FF_X12_Y11_N56
\inst54|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst1|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst1|inst5~q\);

-- Location: FF_X15_Y6_N25
\inst78|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst1|inst5~q\);

-- Location: FF_X15_Y6_N8
\inst62|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst1|inst5~q\);

-- Location: FF_X15_Y7_N37
\inst70|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst1|inst5~q\);

-- Location: MLABCELL_X15_Y7_N36
\inst81|auto_generated|l5_w10_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w10_n0_mux_dataout~3_combout\ = ( \inst70|inst1|inst5~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst78|inst1|inst5~q\) ) ) ) # ( !\inst70|inst1|inst5~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\Read_Reg_Num_1[2]~input_o\ & \inst78|inst1|inst5~q\) ) ) ) # ( \inst70|inst1|inst5~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst1|inst5~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst62|inst1|inst5~q\))) ) ) ) # ( 
-- !\inst70|inst1|inst5~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst1|inst5~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst62|inst1|inst5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst54|inst1|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst78|inst1|ALT_INV_inst5~q\,
	datad => \inst62|inst1|ALT_INV_inst5~q\,
	datae => \inst70|inst1|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w10_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X18_Y5_N33
\inst81|auto_generated|l5_w10_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w10_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & ( \inst81|auto_generated|l5_w10_n0_mux_dataout~3_combout\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst81|auto_generated|l5_w10_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst81|auto_generated|l5_w10_n0_mux_dataout~1_combout\)))) # (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst81|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & 
-- ( \inst81|auto_generated|l5_w10_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w10_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst81|auto_generated|l5_w10_n0_mux_dataout~1_combout\))))) # (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst81|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & ( 
-- !\inst81|auto_generated|l5_w10_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w10_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst81|auto_generated|l5_w10_n0_mux_dataout~1_combout\))))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( !\inst81|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & ( 
-- !\inst81|auto_generated|l5_w10_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w10_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst81|auto_generated|l5_w10_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~0_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~1_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~2_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~3_combout\,
	combout => \inst81|auto_generated|l5_w10_n0_mux_dataout~4_combout\);

-- Location: FF_X18_Y6_N31
\inst20|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst1|inst5~q\);

-- Location: LABCELL_X9_Y2_N36
\inst|inst1|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|inst5~feeder_combout\ = ( \inst|inst1|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst14~combout\,
	combout => \inst|inst1|inst5~feeder_combout\);

-- Location: FF_X9_Y2_N37
\inst|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst1|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst1|inst5~q\);

-- Location: FF_X9_Y3_N2
\inst22|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst1|inst5~q\);

-- Location: FF_X17_Y3_N31
\inst18|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst1|inst5~q\);

-- Location: LABCELL_X17_Y3_N30
\inst81|auto_generated|l5_w10_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w10_n0_mux_dataout~8_combout\ = ( \inst18|inst1|inst5~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst1|inst5~q\) ) ) ) # ( !\inst18|inst1|inst5~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\ & \inst22|inst1|inst5~q\) ) ) ) # ( \inst18|inst1|inst5~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst1|inst5~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst20|inst1|inst5~q\)) ) ) ) # ( 
-- !\inst18|inst1|inst5~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst1|inst5~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst20|inst1|inst5~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|inst1|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst|inst1|ALT_INV_inst5~q\,
	datad => \inst22|inst1|ALT_INV_inst5~q\,
	datae => \inst18|inst1|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w10_n0_mux_dataout~8_combout\);

-- Location: FF_X18_Y3_N56
\inst46|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst1|inst5~q\);

-- Location: LABCELL_X10_Y2_N6
\inst40|inst1|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst1|inst5~feeder_combout\ = \inst|inst1|inst14~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst1|ALT_INV_inst14~combout\,
	combout => \inst40|inst1|inst5~feeder_combout\);

-- Location: FF_X10_Y2_N8
\inst40|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst1|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst1|inst5~q\);

-- Location: LABCELL_X10_Y4_N48
\inst42|inst1|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst1|inst5~feeder_combout\ = ( \inst|inst1|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst14~combout\,
	combout => \inst42|inst1|inst5~feeder_combout\);

-- Location: FF_X10_Y4_N50
\inst42|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst1|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst1|inst5~q\);

-- Location: FF_X18_Y3_N14
\inst44|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst1|inst5~q\);

-- Location: LABCELL_X18_Y3_N12
\inst81|auto_generated|l5_w10_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w10_n0_mux_dataout~6_combout\ = ( \inst44|inst1|inst5~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst42|inst1|inst5~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst46|inst1|inst5~q\)) ) ) ) # ( 
-- !\inst44|inst1|inst5~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst42|inst1|inst5~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst46|inst1|inst5~q\)) ) ) ) # ( \inst44|inst1|inst5~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\) # (\inst40|inst1|inst5~q\) ) ) ) # ( !\inst44|inst1|inst5~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (\inst40|inst1|inst5~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst46|inst1|ALT_INV_inst5~q\,
	datab => \inst40|inst1|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst42|inst1|ALT_INV_inst5~q\,
	datae => \inst44|inst1|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w10_n0_mux_dataout~6_combout\);

-- Location: FF_X18_Y6_N25
\inst30|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst1|inst5~q\);

-- Location: FF_X8_Y3_N47
\inst26|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst1|inst5~q\);

-- Location: FF_X16_Y3_N32
\inst28|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst1|inst5~q\);

-- Location: FF_X10_Y5_N35
\inst24|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst1|inst5~q\);

-- Location: LABCELL_X16_Y3_N30
\inst81|auto_generated|l5_w10_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w10_n0_mux_dataout~7_combout\ = ( \inst28|inst1|inst5~q\ & ( \inst24|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst1|inst5~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst30|inst1|inst5~q\))) ) ) ) # ( !\inst28|inst1|inst5~q\ & ( \inst24|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst1|inst5~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst1|inst5~q\)))) ) ) ) # ( \inst28|inst1|inst5~q\ & ( !\inst24|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ 
-- & ((\inst26|inst1|inst5~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst1|inst5~q\)))) ) ) ) # ( !\inst28|inst1|inst5~q\ & ( !\inst24|inst1|inst5~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst1|inst5~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst1|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|inst1|ALT_INV_inst5~q\,
	datab => \inst26|inst1|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst28|inst1|ALT_INV_inst5~q\,
	dataf => \inst24|inst1|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w10_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X17_Y3_N48
\inst81|auto_generated|l5_w10_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w10_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_1[3]~input_o\ & ( \inst81|auto_generated|l5_w10_n0_mux_dataout~7_combout\ & ( \inst81|auto_generated|l5_w10_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( 
-- \inst81|auto_generated|l5_w10_n0_mux_dataout~7_combout\ & ( (\inst81|auto_generated|l5_w10_n0_mux_dataout~8_combout\) # (\Read_Reg_Num_1[2]~input_o\) ) ) ) # ( \Read_Reg_Num_1[3]~input_o\ & ( !\inst81|auto_generated|l5_w10_n0_mux_dataout~7_combout\ & ( 
-- \inst81|auto_generated|l5_w10_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( !\inst81|auto_generated|l5_w10_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[2]~input_o\ & \inst81|auto_generated|l5_w10_n0_mux_dataout~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000011110000111101110111011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~8_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~6_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~7_combout\,
	combout => \inst81|auto_generated|l5_w10_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X11_Y10_N3
\inst32|inst1|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst1|inst5~feeder_combout\ = ( \inst|inst1|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst14~combout\,
	combout => \inst32|inst1|inst5~feeder_combout\);

-- Location: FF_X11_Y10_N5
\inst32|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst1|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst1|inst5~q\);

-- Location: FF_X15_Y9_N40
\inst38|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst1|inst5~q\);

-- Location: FF_X10_Y9_N31
\inst36|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst1|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst1|inst5~q\);

-- Location: LABCELL_X10_Y9_N48
\inst34|inst1|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst1|inst5~feeder_combout\ = ( \inst|inst1|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst14~combout\,
	combout => \inst34|inst1|inst5~feeder_combout\);

-- Location: FF_X10_Y9_N50
\inst34|inst1|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst1|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst1|inst5~q\);

-- Location: LABCELL_X10_Y9_N30
\inst81|auto_generated|l5_w10_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w10_n0_mux_dataout~5_combout\ = ( \inst36|inst1|inst5~q\ & ( \inst34|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst32|inst1|inst5~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\) # (\inst38|inst1|inst5~q\)))) ) ) ) # ( !\inst36|inst1|inst5~q\ & ( \inst34|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst1|inst5~q\ & (!\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\) # (\inst38|inst1|inst5~q\)))) ) ) ) # ( \inst36|inst1|inst5~q\ & ( !\inst34|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst32|inst1|inst5~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((\Read_Reg_Num_1[1]~input_o\ & \inst38|inst1|inst5~q\)))) ) ) ) # ( !\inst36|inst1|inst5~q\ & ( !\inst34|inst1|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst1|inst5~q\ & (!\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((\Read_Reg_Num_1[1]~input_o\ & \inst38|inst1|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst32|inst1|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst38|inst1|ALT_INV_inst5~q\,
	datae => \inst36|inst1|ALT_INV_inst5~q\,
	dataf => \inst34|inst1|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w10_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X17_Y5_N3
\inst81|auto_generated|l5_w10_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w10_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w10_n0_mux_dataout~5_combout\ & ( \Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w10_n0_mux_dataout~4_combout\ ) ) ) # ( 
-- !\inst81|auto_generated|l5_w10_n0_mux_dataout~5_combout\ & ( \Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w10_n0_mux_dataout~4_combout\ ) ) ) # ( \inst81|auto_generated|l5_w10_n0_mux_dataout~5_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( 
-- (\inst81|auto_generated|l5_w10_n0_mux_dataout~9_combout\) # (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\) ) ) ) # ( !\inst81|auto_generated|l5_w10_n0_mux_dataout~5_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( 
-- (!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & \inst81|auto_generated|l5_w10_n0_mux_dataout~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~4_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~9_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~5_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	combout => \inst81|auto_generated|l5_w10_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X89_Y6_N38
\Write_Data[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(9),
	o => \Write_Data[9]~input_o\);

-- Location: LABCELL_X9_Y4_N39
\inst|inst1|inst15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|inst15~combout\ = ( !\Clear~input_o\ & ( \Write_Data[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[9]~input_o\,
	datae => \ALT_INV_Clear~input_o\,
	combout => \inst|inst1|inst15~combout\);

-- Location: FF_X10_Y4_N59
\inst42|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst1|inst6~q\);

-- Location: FF_X10_Y2_N53
\inst40|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst1|inst6~q\);

-- Location: FF_X16_Y4_N25
\inst44|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst1|inst6~q\);

-- Location: FF_X16_Y4_N32
\inst46|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst1|inst6~q\);

-- Location: LABCELL_X16_Y4_N24
\inst81|auto_generated|l5_w9_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w9_n0_mux_dataout~6_combout\ = ( \inst44|inst1|inst6~q\ & ( \inst46|inst1|inst6~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst40|inst1|inst6~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst42|inst1|inst6~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst44|inst1|inst6~q\ & ( \inst46|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\ & \inst40|inst1|inst6~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # 
-- (\inst42|inst1|inst6~q\))) ) ) ) # ( \inst44|inst1|inst6~q\ & ( !\inst46|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst40|inst1|inst6~q\) # (\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst42|inst1|inst6~q\ & 
-- (!\Read_Reg_Num_1[1]~input_o\))) ) ) ) # ( !\inst44|inst1|inst6~q\ & ( !\inst46|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst40|inst1|inst6~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst42|inst1|inst6~q\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst42|inst1|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst40|inst1|ALT_INV_inst6~q\,
	datae => \inst44|inst1|ALT_INV_inst6~q\,
	dataf => \inst46|inst1|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w9_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X9_Y2_N48
\inst|inst1|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|inst6~feeder_combout\ = ( \inst|inst1|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst15~combout\,
	combout => \inst|inst1|inst6~feeder_combout\);

-- Location: FF_X9_Y2_N50
\inst|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst1|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst1|inst6~q\);

-- Location: FF_X9_Y4_N32
\inst22|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst1|inst6~q\);

-- Location: FF_X6_Y4_N44
\inst20|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst1|inst6~q\);

-- Location: FF_X6_Y4_N26
\inst18|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst1|inst6~q\);

-- Location: MLABCELL_X6_Y4_N24
\inst81|auto_generated|l5_w9_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w9_n0_mux_dataout~8_combout\ = ( \inst18|inst1|inst6~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst20|inst1|inst6~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst22|inst1|inst6~q\)) ) ) ) # ( 
-- !\inst18|inst1|inst6~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst20|inst1|inst6~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst22|inst1|inst6~q\)) ) ) ) # ( \inst18|inst1|inst6~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( 
-- (\inst|inst1|inst6~q\) # (\Read_Reg_Num_1[0]~input_o\) ) ) ) # ( !\inst18|inst1|inst6~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & \inst|inst1|inst6~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst|inst1|ALT_INV_inst6~q\,
	datac => \inst22|inst1|ALT_INV_inst6~q\,
	datad => \inst20|inst1|ALT_INV_inst6~q\,
	datae => \inst18|inst1|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w9_n0_mux_dataout~8_combout\);

-- Location: FF_X13_Y4_N2
\inst30|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst1|inst6~q\);

-- Location: MLABCELL_X8_Y3_N33
\inst26|inst1|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst1|inst6~feeder_combout\ = ( \inst|inst1|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst15~combout\,
	combout => \inst26|inst1|inst6~feeder_combout\);

-- Location: FF_X8_Y3_N35
\inst26|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst1|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst1|inst6~q\);

-- Location: FF_X10_Y5_N59
\inst24|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst1|inst6~q\);

-- Location: FF_X13_Y4_N55
\inst28|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst1|inst6~q\);

-- Location: LABCELL_X13_Y4_N54
\inst81|auto_generated|l5_w9_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w9_n0_mux_dataout~7_combout\ = ( \inst28|inst1|inst6~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst30|inst1|inst6~q\) ) ) ) # ( !\inst28|inst1|inst6~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( 
-- (\inst30|inst1|inst6~q\ & \Read_Reg_Num_1[0]~input_o\) ) ) ) # ( \inst28|inst1|inst6~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst24|inst1|inst6~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst26|inst1|inst6~q\)) ) ) ) # ( 
-- !\inst28|inst1|inst6~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst24|inst1|inst6~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst26|inst1|inst6~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|inst1|ALT_INV_inst6~q\,
	datab => \inst26|inst1|ALT_INV_inst6~q\,
	datac => \inst24|inst1|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst28|inst1|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w9_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X13_Y4_N18
\inst81|auto_generated|l5_w9_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w9_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w9_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\inst81|auto_generated|l5_w9_n0_mux_dataout~8_combout\) # (\Read_Reg_Num_1[2]~input_o\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst81|auto_generated|l5_w9_n0_mux_dataout~6_combout\)) ) ) # ( !\inst81|auto_generated|l5_w9_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\ & 
-- \inst81|auto_generated|l5_w9_n0_mux_dataout~8_combout\)))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst81|auto_generated|l5_w9_n0_mux_dataout~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001010101001111110101010100001100010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~6_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~8_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~7_combout\,
	combout => \inst81|auto_generated|l5_w9_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X16_Y8_N54
\inst34|inst1|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst1|inst6~feeder_combout\ = ( \inst|inst1|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst15~combout\,
	combout => \inst34|inst1|inst6~feeder_combout\);

-- Location: FF_X16_Y8_N56
\inst34|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst1|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst1|inst6~q\);

-- Location: LABCELL_X11_Y8_N54
\inst32|inst1|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst1|inst6~feeder_combout\ = ( \inst|inst1|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst15~combout\,
	combout => \inst32|inst1|inst6~feeder_combout\);

-- Location: FF_X11_Y8_N55
\inst32|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst1|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst1|inst6~q\);

-- Location: FF_X7_Y8_N26
\inst36|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst1|inst6~q\);

-- Location: FF_X7_Y8_N35
\inst38|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst1|inst6~q\);

-- Location: LABCELL_X7_Y8_N24
\inst81|auto_generated|l5_w9_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w9_n0_mux_dataout~5_combout\ = ( \inst36|inst1|inst6~q\ & ( \inst38|inst1|inst6~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst32|inst1|inst6~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst34|inst1|inst6~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst36|inst1|inst6~q\ & ( \inst38|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst32|inst1|inst6~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst34|inst1|inst6~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst36|inst1|inst6~q\ & ( !\inst38|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst32|inst1|inst6~q\))) # (\Read_Reg_Num_1[0]~input_o\ 
-- & (\inst34|inst1|inst6~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( !\inst36|inst1|inst6~q\ & ( !\inst38|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst32|inst1|inst6~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst34|inst1|inst6~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst1|ALT_INV_inst6~q\,
	datab => \inst32|inst1|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst36|inst1|ALT_INV_inst6~q\,
	dataf => \inst38|inst1|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w9_n0_mux_dataout~5_combout\);

-- Location: FF_X7_Y5_N14
\inst50|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst1|inst6~q\);

-- Location: LABCELL_X7_Y3_N39
\inst58|inst1|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst1|inst6~feeder_combout\ = ( \inst|inst1|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst15~combout\,
	combout => \inst58|inst1|inst6~feeder_combout\);

-- Location: FF_X7_Y3_N41
\inst58|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst1|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst1|inst6~q\);

-- Location: FF_X8_Y5_N38
\inst66|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst1|inst6~q\);

-- Location: FF_X9_Y7_N7
\inst74|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst1|inst6~q\);

-- Location: MLABCELL_X8_Y5_N36
\inst81|auto_generated|l5_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w9_n0_mux_dataout~1_combout\ = ( \inst66|inst1|inst6~q\ & ( \inst74|inst1|inst6~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst1|inst6~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst1|inst6~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst66|inst1|inst6~q\ & ( \inst74|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst1|inst6~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst1|inst6~q\))))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst66|inst1|inst6~q\ & ( !\inst74|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst1|inst6~q\)) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst58|inst1|inst6~q\))))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( !\inst66|inst1|inst6~q\ & ( !\inst74|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst1|inst6~q\)) 
-- # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst1|inst6~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst50|inst1|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst58|inst1|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst66|inst1|ALT_INV_inst6~q\,
	dataf => \inst74|inst1|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w9_n0_mux_dataout~1_combout\);

-- Location: FF_X11_Y7_N5
\inst54|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst1|inst6~q\);

-- Location: FF_X10_Y7_N49
\inst78|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst1|inst6~q\);

-- Location: FF_X15_Y7_N19
\inst70|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst1|inst6~q\);

-- Location: MLABCELL_X15_Y6_N51
\inst62|inst1|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst1|inst6~feeder_combout\ = \inst|inst1|inst15~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst1|ALT_INV_inst15~combout\,
	combout => \inst62|inst1|inst6~feeder_combout\);

-- Location: FF_X15_Y6_N52
\inst62|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst1|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst1|inst6~q\);

-- Location: MLABCELL_X15_Y7_N18
\inst81|auto_generated|l5_w9_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w9_n0_mux_dataout~3_combout\ = ( \inst70|inst1|inst6~q\ & ( \inst62|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)) # (\inst54|inst1|inst6~q\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((!\Read_Reg_Num_1[3]~input_o\) # (\inst78|inst1|inst6~q\)))) ) ) ) # ( !\inst70|inst1|inst6~q\ & ( \inst62|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst1|inst6~q\ & ((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((!\Read_Reg_Num_1[3]~input_o\) # (\inst78|inst1|inst6~q\)))) ) ) ) # ( \inst70|inst1|inst6~q\ & ( !\inst62|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)) # (\inst54|inst1|inst6~q\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((\inst78|inst1|inst6~q\ & \Read_Reg_Num_1[3]~input_o\)))) ) ) ) # ( !\inst70|inst1|inst6~q\ & ( !\inst62|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst1|inst6~q\ & ((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((\inst78|inst1|inst6~q\ & \Read_Reg_Num_1[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst54|inst1|ALT_INV_inst6~q\,
	datac => \inst78|inst1|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst70|inst1|ALT_INV_inst6~q\,
	dataf => \inst62|inst1|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w9_n0_mux_dataout~3_combout\);

-- Location: FF_X9_Y4_N38
\inst72|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst1|inst6~q\);

-- Location: LABCELL_X13_Y6_N24
\inst56|inst1|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst1|inst6~feeder_combout\ = ( \inst|inst1|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst15~combout\,
	combout => \inst56|inst1|inst6~feeder_combout\);

-- Location: FF_X13_Y6_N26
\inst56|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst1|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst1|inst6~q\);

-- Location: FF_X11_Y5_N38
\inst64|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst1|inst6~q\);

-- Location: FF_X11_Y5_N53
\inst48|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst1|inst6~q\);

-- Location: LABCELL_X10_Y3_N48
\inst81|auto_generated|l5_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w9_n0_mux_dataout~0_combout\ = ( \inst64|inst1|inst6~q\ & ( \inst48|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst1|inst6~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst72|inst1|inst6~q\))) ) ) ) # ( !\inst64|inst1|inst6~q\ & ( \inst48|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\) # (\inst56|inst1|inst6~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst1|inst6~q\ & 
-- (\Read_Reg_Num_1[2]~input_o\))) ) ) ) # ( \inst64|inst1|inst6~q\ & ( !\inst48|inst1|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\ & \inst56|inst1|inst6~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)) 
-- # (\inst72|inst1|inst6~q\))) ) ) ) # ( !\inst64|inst1|inst6~q\ & ( !\inst48|inst1|inst6~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst1|inst6~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst1|inst6~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst72|inst1|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst56|inst1|ALT_INV_inst6~q\,
	datae => \inst64|inst1|ALT_INV_inst6~q\,
	dataf => \inst48|inst1|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w9_n0_mux_dataout~0_combout\);

-- Location: FF_X13_Y7_N53
\inst52|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst1|inst6~q\);

-- Location: FF_X19_Y4_N46
\inst60|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst1|inst6~q\);

-- Location: FF_X15_Y4_N8
\inst76|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst1|inst6~q\);

-- Location: FF_X15_Y4_N2
\inst68|inst1|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst1|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst1|inst6~q\);

-- Location: MLABCELL_X15_Y4_N0
\inst81|auto_generated|l5_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w9_n0_mux_dataout~2_combout\ = ( \inst68|inst1|inst6~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst76|inst1|inst6~q\) ) ) ) # ( !\inst68|inst1|inst6~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\Read_Reg_Num_1[2]~input_o\ & \inst76|inst1|inst6~q\) ) ) ) # ( \inst68|inst1|inst6~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst52|inst1|inst6~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst60|inst1|inst6~q\))) ) ) ) # ( 
-- !\inst68|inst1|inst6~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst52|inst1|inst6~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst60|inst1|inst6~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst52|inst1|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst60|inst1|ALT_INV_inst6~q\,
	datad => \inst76|inst1|ALT_INV_inst6~q\,
	datae => \inst68|inst1|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w9_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X8_Y5_N42
\inst81|auto_generated|l5_w9_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w9_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w9_n0_mux_dataout~0_combout\ & ( \inst81|auto_generated|l5_w9_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst81|auto_generated|l5_w9_n0_mux_dataout~1_combout\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w9_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst81|auto_generated|l5_w9_n0_mux_dataout~0_combout\ & ( 
-- \inst81|auto_generated|l5_w9_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w9_n0_mux_dataout~1_combout\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w9_n0_mux_dataout~3_combout\))))) ) ) ) # ( \inst81|auto_generated|l5_w9_n0_mux_dataout~0_combout\ & ( !\inst81|auto_generated|l5_w9_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w9_n0_mux_dataout~1_combout\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w9_n0_mux_dataout~3_combout\))))) 
-- ) ) ) # ( !\inst81|auto_generated|l5_w9_n0_mux_dataout~0_combout\ & ( !\inst81|auto_generated|l5_w9_n0_mux_dataout~2_combout\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w9_n0_mux_dataout~1_combout\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w9_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~1_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~3_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~0_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~2_combout\,
	combout => \inst81|auto_generated|l5_w9_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X8_Y5_N21
\inst81|auto_generated|l5_w9_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w9_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w9_n0_mux_dataout~4_combout\ & ( ((!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w9_n0_mux_dataout~9_combout\)) # 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w9_n0_mux_dataout~5_combout\)))) # (\Read_Reg_Num_1[4]~input_o\) ) ) # ( !\inst81|auto_generated|l5_w9_n0_mux_dataout~4_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & 
-- ((!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w9_n0_mux_dataout~9_combout\)) # (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w9_n0_mux_dataout~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~9_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~5_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~4_combout\,
	combout => \inst81|auto_generated|l5_w9_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X38_Y81_N52
\Write_Data[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(8),
	o => \Write_Data[8]~input_o\);

-- Location: LABCELL_X10_Y2_N21
\inst|inst1|inst16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|inst16~combout\ = ( !\Clear~input_o\ & ( \Write_Data[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Data[8]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst1|inst16~combout\);

-- Location: FF_X9_Y5_N47
\inst74|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst1|inst7~q\);

-- Location: FF_X7_Y5_N26
\inst50|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst1|inst7~q\);

-- Location: FF_X7_Y3_N14
\inst58|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst1|inst7~q\);

-- Location: FF_X9_Y5_N38
\inst66|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst1|inst7~q\);

-- Location: LABCELL_X9_Y5_N36
\inst81|auto_generated|l5_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w8_n0_mux_dataout~1_combout\ = ( \inst66|inst1|inst7~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst74|inst1|inst7~q\) ) ) ) # ( !\inst66|inst1|inst7~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst74|inst1|inst7~q\ & \Read_Reg_Num_1[2]~input_o\) ) ) ) # ( \inst66|inst1|inst7~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst1|inst7~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst1|inst7~q\))) ) ) ) # ( 
-- !\inst66|inst1|inst7~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst1|inst7~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst1|inst7~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst74|inst1|ALT_INV_inst7~q\,
	datab => \inst50|inst1|ALT_INV_inst7~q\,
	datac => \inst58|inst1|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst66|inst1|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w8_n0_mux_dataout~1_combout\);

-- Location: FF_X17_Y4_N19
\inst76|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst1|inst7~q\);

-- Location: LABCELL_X11_Y6_N30
\inst52|inst1|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst1|inst7~feeder_combout\ = \inst|inst1|inst16~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst1|ALT_INV_inst16~combout\,
	combout => \inst52|inst1|inst7~feeder_combout\);

-- Location: FF_X11_Y6_N32
\inst52|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst1|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst1|inst7~q\);

-- Location: LABCELL_X17_Y4_N36
\inst60|inst1|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst1|inst7~feeder_combout\ = ( \inst|inst1|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst16~combout\,
	combout => \inst60|inst1|inst7~feeder_combout\);

-- Location: FF_X17_Y4_N38
\inst60|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst1|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst1|inst7~q\);

-- Location: FF_X11_Y6_N37
\inst68|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst1|inst7~q\);

-- Location: LABCELL_X11_Y6_N36
\inst81|auto_generated|l5_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w8_n0_mux_dataout~2_combout\ = ( \inst68|inst1|inst7~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst60|inst1|inst7~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst76|inst1|inst7~q\)) ) ) ) # ( 
-- !\inst68|inst1|inst7~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst60|inst1|inst7~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst76|inst1|inst7~q\)) ) ) ) # ( \inst68|inst1|inst7~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst52|inst1|inst7~q\) ) ) ) # ( !\inst68|inst1|inst7~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst52|inst1|inst7~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst76|inst1|ALT_INV_inst7~q\,
	datab => \inst52|inst1|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst60|inst1|ALT_INV_inst7~q\,
	datae => \inst68|inst1|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w8_n0_mux_dataout~2_combout\);

-- Location: FF_X9_Y6_N50
\inst72|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst1|inst7~q\);

-- Location: LABCELL_X11_Y5_N21
\inst48|inst1|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst1|inst7~feeder_combout\ = \inst|inst1|inst16~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst1|ALT_INV_inst16~combout\,
	combout => \inst48|inst1|inst7~feeder_combout\);

-- Location: FF_X11_Y5_N23
\inst48|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst1|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst1|inst7~q\);

-- Location: FF_X11_Y5_N25
\inst64|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst1|inst7~q\);

-- Location: LABCELL_X13_Y6_N27
\inst56|inst1|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst1|inst7~feeder_combout\ = ( \inst|inst1|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst16~combout\,
	combout => \inst56|inst1|inst7~feeder_combout\);

-- Location: FF_X13_Y6_N29
\inst56|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst1|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst1|inst7~q\);

-- Location: LABCELL_X11_Y5_N24
\inst81|auto_generated|l5_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w8_n0_mux_dataout~0_combout\ = ( \inst64|inst1|inst7~q\ & ( \inst56|inst1|inst7~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\) # (\inst48|inst1|inst7~q\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((!\Read_Reg_Num_1[3]~input_o\)) # (\inst72|inst1|inst7~q\))) ) ) ) # ( !\inst64|inst1|inst7~q\ & ( \inst56|inst1|inst7~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst48|inst1|inst7~q\ & !\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((!\Read_Reg_Num_1[3]~input_o\)) # (\inst72|inst1|inst7~q\))) ) ) ) # ( \inst64|inst1|inst7~q\ & ( !\inst56|inst1|inst7~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\) # (\inst48|inst1|inst7~q\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst72|inst1|inst7~q\ & ((\Read_Reg_Num_1[3]~input_o\)))) ) ) ) # ( !\inst64|inst1|inst7~q\ & ( !\inst56|inst1|inst7~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst48|inst1|inst7~q\ & !\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst72|inst1|inst7~q\ & ((\Read_Reg_Num_1[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst72|inst1|ALT_INV_inst7~q\,
	datac => \inst48|inst1|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst64|inst1|ALT_INV_inst7~q\,
	dataf => \inst56|inst1|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w8_n0_mux_dataout~0_combout\);

-- Location: FF_X10_Y6_N20
\inst78|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst1|inst7~q\);

-- Location: FF_X11_Y7_N53
\inst54|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst1|inst7~q\);

-- Location: FF_X15_Y6_N23
\inst62|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst1|inst7~q\);

-- Location: FF_X10_Y6_N5
\inst70|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst1|inst7~q\);

-- Location: LABCELL_X10_Y6_N3
\inst81|auto_generated|l5_w8_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w8_n0_mux_dataout~3_combout\ = ( \inst70|inst1|inst7~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst62|inst1|inst7~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst78|inst1|inst7~q\)) ) ) ) # ( 
-- !\inst70|inst1|inst7~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst62|inst1|inst7~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst78|inst1|inst7~q\)) ) ) ) # ( \inst70|inst1|inst7~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst54|inst1|inst7~q\) ) ) ) # ( !\inst70|inst1|inst7~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst54|inst1|inst7~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst78|inst1|ALT_INV_inst7~q\,
	datab => \inst54|inst1|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst62|inst1|ALT_INV_inst7~q\,
	datae => \inst70|inst1|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w8_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X11_Y5_N6
\inst81|auto_generated|l5_w8_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w8_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w8_n0_mux_dataout~3_combout\ & ( (\Read_Reg_Num_1[1]~input_o\) # (\inst81|auto_generated|l5_w8_n0_mux_dataout~1_combout\) ) ) ) # ( 
-- !\Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w8_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w8_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst81|auto_generated|l5_w8_n0_mux_dataout~2_combout\)) ) ) ) # ( \Read_Reg_Num_1[0]~input_o\ & ( !\inst81|auto_generated|l5_w8_n0_mux_dataout~3_combout\ & ( (\inst81|auto_generated|l5_w8_n0_mux_dataout~1_combout\ & !\Read_Reg_Num_1[1]~input_o\) ) ) ) # 
-- ( !\Read_Reg_Num_1[0]~input_o\ & ( !\inst81|auto_generated|l5_w8_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w8_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst81|auto_generated|l5_w8_n0_mux_dataout~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~1_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~2_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~0_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~3_combout\,
	combout => \inst81|auto_generated|l5_w8_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X8_Y3_N36
\inst26|inst1|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst1|inst7~feeder_combout\ = \inst|inst1|inst16~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_inst16~combout\,
	combout => \inst26|inst1|inst7~feeder_combout\);

-- Location: FF_X8_Y3_N38
\inst26|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst1|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst1|inst7~q\);

-- Location: FF_X10_Y5_N26
\inst24|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst1|inst7~q\);

-- Location: FF_X17_Y2_N49
\inst28|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst1|inst7~q\);

-- Location: FF_X17_Y2_N20
\inst30|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst1|inst7~q\);

-- Location: LABCELL_X17_Y2_N48
\inst81|auto_generated|l5_w8_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w8_n0_mux_dataout~7_combout\ = ( \inst28|inst1|inst7~q\ & ( \inst30|inst1|inst7~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst24|inst1|inst7~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst26|inst1|inst7~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst28|inst1|inst7~q\ & ( \inst30|inst1|inst7~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst24|inst1|inst7~q\ & !\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # 
-- (\inst26|inst1|inst7~q\))) ) ) ) # ( \inst28|inst1|inst7~q\ & ( !\inst30|inst1|inst7~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\) # (\inst24|inst1|inst7~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst26|inst1|inst7~q\ & 
-- ((!\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst28|inst1|inst7~q\ & ( !\inst30|inst1|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst24|inst1|inst7~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst26|inst1|inst7~q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst1|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \inst24|inst1|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst28|inst1|ALT_INV_inst7~q\,
	dataf => \inst30|inst1|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w8_n0_mux_dataout~7_combout\);

-- Location: FF_X8_Y2_N50
\inst22|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst1|inst7~q\);

-- Location: FF_X11_Y2_N1
\inst20|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst1|inst7~q\);

-- Location: FF_X9_Y2_N2
\inst|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst1|inst7~q\);

-- Location: FF_X8_Y2_N23
\inst18|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst1|inst7~q\);

-- Location: MLABCELL_X8_Y2_N21
\inst81|auto_generated|l5_w8_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w8_n0_mux_dataout~8_combout\ = ( \inst18|inst1|inst7~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst20|inst1|inst7~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst22|inst1|inst7~q\)) ) ) ) # ( 
-- !\inst18|inst1|inst7~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst20|inst1|inst7~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst22|inst1|inst7~q\)) ) ) ) # ( \inst18|inst1|inst7~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( 
-- (\inst|inst1|inst7~q\) # (\Read_Reg_Num_1[0]~input_o\) ) ) ) # ( !\inst18|inst1|inst7~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & \inst|inst1|inst7~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|inst1|ALT_INV_inst7~q\,
	datab => \inst20|inst1|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst|inst1|ALT_INV_inst7~q\,
	datae => \inst18|inst1|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w8_n0_mux_dataout~8_combout\);

-- Location: FF_X15_Y2_N56
\inst46|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst1|inst7~q\);

-- Location: LABCELL_X10_Y2_N36
\inst40|inst1|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst1|inst7~feeder_combout\ = ( \inst|inst1|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst16~combout\,
	combout => \inst40|inst1|inst7~feeder_combout\);

-- Location: FF_X10_Y2_N38
\inst40|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst1|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst1|inst7~q\);

-- Location: FF_X15_Y2_N50
\inst44|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst1|inst7~q\);

-- Location: FF_X10_Y4_N8
\inst42|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst1|inst7~q\);

-- Location: MLABCELL_X15_Y2_N48
\inst81|auto_generated|l5_w8_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w8_n0_mux_dataout~6_combout\ = ( \inst44|inst1|inst7~q\ & ( \inst42|inst1|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # (\inst40|inst1|inst7~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst46|inst1|inst7~q\))) ) ) ) # ( !\inst44|inst1|inst7~q\ & ( \inst42|inst1|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # (\inst40|inst1|inst7~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst46|inst1|inst7~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst44|inst1|inst7~q\ & ( !\inst42|inst1|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst40|inst1|inst7~q\ & !\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst46|inst1|inst7~q\))) ) ) ) # ( !\inst44|inst1|inst7~q\ & ( !\inst42|inst1|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst40|inst1|inst7~q\ & !\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst46|inst1|inst7~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst46|inst1|ALT_INV_inst7~q\,
	datab => \inst40|inst1|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst44|inst1|ALT_INV_inst7~q\,
	dataf => \inst42|inst1|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w8_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X9_Y2_N45
\inst81|auto_generated|l5_w8_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w8_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w8_n0_mux_dataout~8_combout\ & ( \inst81|auto_generated|l5_w8_n0_mux_dataout~6_combout\ & ( ((!\Read_Reg_Num_1[2]~input_o\) # (\Read_Reg_Num_1[3]~input_o\)) # 
-- (\inst81|auto_generated|l5_w8_n0_mux_dataout~7_combout\) ) ) ) # ( !\inst81|auto_generated|l5_w8_n0_mux_dataout~8_combout\ & ( \inst81|auto_generated|l5_w8_n0_mux_dataout~6_combout\ & ( ((\inst81|auto_generated|l5_w8_n0_mux_dataout~7_combout\ & 
-- \Read_Reg_Num_1[2]~input_o\)) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( \inst81|auto_generated|l5_w8_n0_mux_dataout~8_combout\ & ( !\inst81|auto_generated|l5_w8_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\) 
-- # (\inst81|auto_generated|l5_w8_n0_mux_dataout~7_combout\))) ) ) ) # ( !\inst81|auto_generated|l5_w8_n0_mux_dataout~8_combout\ & ( !\inst81|auto_generated|l5_w8_n0_mux_dataout~6_combout\ & ( (\inst81|auto_generated|l5_w8_n0_mux_dataout~7_combout\ & 
-- (\Read_Reg_Num_1[2]~input_o\ & !\Read_Reg_Num_1[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000110100001101000000011111000111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~7_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~8_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~6_combout\,
	combout => \inst81|auto_generated|l5_w8_n0_mux_dataout~9_combout\);

-- Location: FF_X9_Y8_N2
\inst38|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst1|inst7~q\);

-- Location: LABCELL_X11_Y8_N36
\inst32|inst1|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst1|inst7~feeder_combout\ = ( \inst|inst1|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst16~combout\,
	combout => \inst32|inst1|inst7~feeder_combout\);

-- Location: FF_X11_Y8_N37
\inst32|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst1|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst1|inst7~q\);

-- Location: LABCELL_X16_Y8_N3
\inst34|inst1|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst1|inst7~feeder_combout\ = ( \inst|inst1|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst1|ALT_INV_inst16~combout\,
	combout => \inst34|inst1|inst7~feeder_combout\);

-- Location: FF_X16_Y8_N5
\inst34|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst1|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst1|inst7~q\);

-- Location: FF_X9_Y8_N56
\inst36|inst1|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst1|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst1|inst7~q\);

-- Location: LABCELL_X9_Y8_N54
\inst81|auto_generated|l5_w8_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w8_n0_mux_dataout~5_combout\ = ( \inst36|inst1|inst7~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst38|inst1|inst7~q\) ) ) ) # ( !\inst36|inst1|inst7~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( 
-- (\inst38|inst1|inst7~q\ & \Read_Reg_Num_1[0]~input_o\) ) ) ) # ( \inst36|inst1|inst7~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst1|inst7~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst34|inst1|inst7~q\))) ) ) ) # ( 
-- !\inst36|inst1|inst7~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst32|inst1|inst7~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst34|inst1|inst7~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst38|inst1|ALT_INV_inst7~q\,
	datab => \inst32|inst1|ALT_INV_inst7~q\,
	datac => \inst34|inst1|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst36|inst1|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w8_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X9_Y2_N3
\inst81|auto_generated|l5_w8_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w8_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w8_n0_mux_dataout~9_combout\ & ( \inst81|auto_generated|l5_w8_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\) # 
-- (\inst81|auto_generated|l5_w8_n0_mux_dataout~4_combout\) ) ) ) # ( !\inst81|auto_generated|l5_w8_n0_mux_dataout~9_combout\ & ( \inst81|auto_generated|l5_w8_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & 
-- ((\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w8_n0_mux_dataout~4_combout\)) ) ) ) # ( \inst81|auto_generated|l5_w8_n0_mux_dataout~9_combout\ & ( 
-- !\inst81|auto_generated|l5_w8_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & ((!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w8_n0_mux_dataout~4_combout\)) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w8_n0_mux_dataout~9_combout\ & ( !\inst81|auto_generated|l5_w8_n0_mux_dataout~5_combout\ & ( (\inst81|auto_generated|l5_w8_n0_mux_dataout~4_combout\ & \Read_Reg_Num_1[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101110011000101010100110011010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~4_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~9_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~5_combout\,
	combout => \inst81|auto_generated|l5_w8_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X54_Y81_N35
\Write_Data[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(7),
	o => \Write_Data[7]~input_o\);

-- Location: LABCELL_X10_Y5_N24
\inst|inst|inst9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst|inst9~combout\ = ( !\Clear~input_o\ & ( \Write_Data[7]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[7]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst|inst9~combout\);

-- Location: FF_X16_Y8_N34
\inst34|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst|inst~q\);

-- Location: LABCELL_X13_Y8_N9
\inst32|inst|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst|inst~feeder_combout\ = ( \inst|inst|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst9~combout\,
	combout => \inst32|inst|inst~feeder_combout\);

-- Location: FF_X13_Y8_N10
\inst32|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst|inst~q\);

-- Location: FF_X13_Y8_N25
\inst38|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst|inst~q\);

-- Location: FF_X19_Y8_N13
\inst36|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst|inst~q\);

-- Location: LABCELL_X19_Y8_N12
\inst81|auto_generated|l5_w7_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w7_n0_mux_dataout~5_combout\ = ( \inst36|inst|inst~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst38|inst|inst~q\) ) ) ) # ( !\inst36|inst|inst~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( 
-- (\Read_Reg_Num_1[0]~input_o\ & \inst38|inst|inst~q\) ) ) ) # ( \inst36|inst|inst~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst32|inst|inst~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst34|inst|inst~q\)) ) ) ) # ( 
-- !\inst36|inst|inst~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((\inst32|inst|inst~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst34|inst|inst~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \inst32|inst|ALT_INV_inst~q\,
	datad => \inst38|inst|ALT_INV_inst~q\,
	datae => \inst36|inst|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w7_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X16_Y2_N54
\inst40|inst|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst|inst~feeder_combout\ = \inst|inst|inst9~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst|ALT_INV_inst9~combout\,
	combout => \inst40|inst|inst~feeder_combout\);

-- Location: FF_X16_Y2_N56
\inst40|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst|inst~q\);

-- Location: FF_X11_Y4_N1
\inst46|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst|inst~q\);

-- Location: LABCELL_X11_Y4_N6
\inst42|inst|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst|inst~feeder_combout\ = ( \inst|inst|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst9~combout\,
	combout => \inst42|inst|inst~feeder_combout\);

-- Location: FF_X11_Y4_N8
\inst42|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst|inst~q\);

-- Location: FF_X16_Y2_N37
\inst44|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst|inst~q\);

-- Location: LABCELL_X16_Y2_N36
\inst81|auto_generated|l5_w7_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w7_n0_mux_dataout~6_combout\ = ( \inst44|inst|inst~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst42|inst|inst~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst46|inst|inst~q\)) ) ) ) # ( 
-- !\inst44|inst|inst~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst42|inst|inst~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst46|inst|inst~q\)) ) ) ) # ( \inst44|inst|inst~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\) # (\inst40|inst|inst~q\) ) ) ) # ( !\inst44|inst|inst~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (\inst40|inst|inst~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst40|inst|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst46|inst|ALT_INV_inst~q\,
	datad => \inst42|inst|ALT_INV_inst~q\,
	datae => \inst44|inst|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w7_n0_mux_dataout~6_combout\);

-- Location: FF_X13_Y1_N32
\inst30|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst|inst~q\);

-- Location: FF_X13_Y1_N38
\inst26|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst|inst~q\);

-- Location: FF_X16_Y1_N31
\inst28|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst|inst~q\);

-- Location: LABCELL_X16_Y1_N12
\inst24|inst|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst|inst~feeder_combout\ = ( \inst|inst|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst9~combout\,
	combout => \inst24|inst|inst~feeder_combout\);

-- Location: FF_X16_Y1_N14
\inst24|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst|inst~q\);

-- Location: LABCELL_X16_Y1_N30
\inst81|auto_generated|l5_w7_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w7_n0_mux_dataout~7_combout\ = ( \inst28|inst|inst~q\ & ( \inst24|inst|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst|inst~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst30|inst|inst~q\))) ) ) ) # ( !\inst28|inst|inst~q\ & ( \inst24|inst|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\)) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst|inst~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst|inst~q\)))) ) ) ) # ( \inst28|inst|inst~q\ & ( !\inst24|inst|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\Read_Reg_Num_1[1]~input_o\)) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst26|inst|inst~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst|inst~q\)))) ) ) ) # ( !\inst28|inst|inst~q\ & ( !\inst24|inst|inst~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst|inst~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst|inst~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst30|inst|ALT_INV_inst~q\,
	datad => \inst26|inst|ALT_INV_inst~q\,
	datae => \inst28|inst|ALT_INV_inst~q\,
	dataf => \inst24|inst|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w7_n0_mux_dataout~7_combout\);

-- Location: FF_X6_Y6_N8
\inst20|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst|inst~q\);

-- Location: LABCELL_X11_Y2_N42
\inst|inst|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst|inst~feeder_combout\ = ( \inst|inst|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst9~combout\,
	combout => \inst|inst|inst~feeder_combout\);

-- Location: FF_X11_Y2_N44
\inst|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst~q\);

-- Location: FF_X6_Y6_N1
\inst18|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst|inst~q\);

-- Location: FF_X9_Y4_N29
\inst22|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst|inst~q\);

-- Location: MLABCELL_X6_Y6_N0
\inst81|auto_generated|l5_w7_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w7_n0_mux_dataout~8_combout\ = ( \inst18|inst|inst~q\ & ( \inst22|inst|inst~q\ & ( ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst|inst~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst20|inst|inst~q\))) # (\Read_Reg_Num_1[0]~input_o\) 
-- ) ) ) # ( !\inst18|inst|inst~q\ & ( \inst22|inst|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst|inst~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst20|inst|inst~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( \inst18|inst|inst~q\ & ( !\inst22|inst|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst|inst~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst20|inst|inst~q\)))) # 
-- (\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst18|inst|inst~q\ & ( !\inst22|inst|inst~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst|inst~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst20|inst|inst~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst20|inst|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst|inst|ALT_INV_inst~q\,
	datae => \inst18|inst|ALT_INV_inst~q\,
	dataf => \inst22|inst|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w7_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X13_Y5_N0
\inst81|auto_generated|l5_w7_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w7_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w7_n0_mux_dataout~7_combout\ & ( \inst81|auto_generated|l5_w7_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\) # 
-- (\inst81|auto_generated|l5_w7_n0_mux_dataout~6_combout\) ) ) ) # ( !\inst81|auto_generated|l5_w7_n0_mux_dataout~7_combout\ & ( \inst81|auto_generated|l5_w7_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (!\Read_Reg_Num_1[2]~input_o\)) # 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst81|auto_generated|l5_w7_n0_mux_dataout~6_combout\))) ) ) ) # ( \inst81|auto_generated|l5_w7_n0_mux_dataout~7_combout\ & ( !\inst81|auto_generated|l5_w7_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & 
-- (\Read_Reg_Num_1[2]~input_o\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst81|auto_generated|l5_w7_n0_mux_dataout~6_combout\))) ) ) ) # ( !\inst81|auto_generated|l5_w7_n0_mux_dataout~7_combout\ & ( !\inst81|auto_generated|l5_w7_n0_mux_dataout~8_combout\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\ & \inst81|auto_generated|l5_w7_n0_mux_dataout~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001110100011110001011100010111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~6_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~7_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~8_combout\,
	combout => \inst81|auto_generated|l5_w7_n0_mux_dataout~9_combout\);

-- Location: FF_X7_Y7_N26
\inst50|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst|inst~q\);

-- Location: FF_X6_Y7_N14
\inst58|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst|inst~q\);

-- Location: FF_X7_Y7_N20
\inst66|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst|inst~q\);

-- Location: FF_X6_Y7_N25
\inst74|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst|inst~q\);

-- Location: LABCELL_X7_Y7_N18
\inst81|auto_generated|l5_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w7_n0_mux_dataout~1_combout\ = ( \inst66|inst|inst~q\ & ( \inst74|inst|inst~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst|inst~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst|inst~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst66|inst|inst~q\ & ( \inst74|inst|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst|inst~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst|inst~q\))))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\Read_Reg_Num_1[2]~input_o\)) ) ) ) # ( \inst66|inst|inst~q\ & ( !\inst74|inst|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst|inst~q\)) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst58|inst|inst~q\))))) # (\Read_Reg_Num_1[3]~input_o\ & (!\Read_Reg_Num_1[2]~input_o\)) ) ) ) # ( !\inst66|inst|inst~q\ & ( !\inst74|inst|inst~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst|inst~q\)) # 
-- (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst50|inst|ALT_INV_inst~q\,
	datad => \inst58|inst|ALT_INV_inst~q\,
	datae => \inst66|inst|ALT_INV_inst~q\,
	dataf => \inst74|inst|ALT_INV_inst~q\,
	combout => \inst81|auto_generated|l5_w7_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X15_Y6_N3
\inst62|inst|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst|inst~feeder_combout\ = \inst|inst|inst9~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst|ALT_INV_inst9~combout\,
	combout => \inst62|inst|inst~feeder_combout\);

-- Location: FF_X15_Y6_N5
\inst62|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst|inst~q\);

-- Location: LABCELL_X17_Y8_N6
\inst54|inst|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst|inst~feeder_combout\ = ( \inst|inst|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst9~combout\,
	combout => \inst54|inst|inst~feeder_combout\);

-- Location: FF_X17_Y8_N8
\inst54|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst|inst~q\);

-- Location: FF_X10_Y7_N26
\inst78|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst|inst~q\);

-- Location: FF_X10_Y7_N8
\inst70|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst|inst~q\);

-- Location: LABCELL_X10_Y7_N6
\inst81|auto_generated|l5_w7_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w7_n0_mux_dataout~3_combout\ = ( \inst70|inst|inst~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst|inst~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst|inst~q\))) ) ) ) # ( 
-- !\inst70|inst|inst~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst|inst~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst|inst~q\))) ) ) ) # ( \inst70|inst|inst~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst54|inst|inst~q\) ) ) ) # ( !\inst70|inst|inst~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst54|inst|inst~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst|ALT_INV_inst~q\,
	datab => \inst54|inst|ALT_INV_inst~q\,
	datac => \inst78|inst|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst70|inst|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w7_n0_mux_dataout~3_combout\);

-- Location: FF_X18_Y7_N56
\inst76|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst|inst~q\);

-- Location: LABCELL_X12_Y7_N54
\inst52|inst|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst|inst~feeder_combout\ = ( \inst|inst|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst9~combout\,
	combout => \inst52|inst|inst~feeder_combout\);

-- Location: FF_X12_Y7_N56
\inst52|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst|inst~q\);

-- Location: LABCELL_X19_Y4_N0
\inst60|inst|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst|inst~feeder_combout\ = ( \inst|inst|inst9~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst9~combout\,
	combout => \inst60|inst|inst~feeder_combout\);

-- Location: FF_X19_Y4_N2
\inst60|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst|inst~q\);

-- Location: FF_X18_Y7_N26
\inst68|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst|inst~q\);

-- Location: LABCELL_X18_Y7_N24
\inst81|auto_generated|l5_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w7_n0_mux_dataout~2_combout\ = ( \inst68|inst|inst~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst60|inst|inst~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst76|inst|inst~q\)) ) ) ) # ( 
-- !\inst68|inst|inst~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst60|inst|inst~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst76|inst|inst~q\)) ) ) ) # ( \inst68|inst|inst~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst52|inst|inst~q\) ) ) ) # ( !\inst68|inst|inst~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst52|inst|inst~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst76|inst|ALT_INV_inst~q\,
	datab => \inst52|inst|ALT_INV_inst~q\,
	datac => \inst60|inst|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst68|inst|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w7_n0_mux_dataout~2_combout\);

-- Location: FF_X12_Y9_N46
\inst72|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst|inst~q\);

-- Location: FF_X13_Y6_N47
\inst56|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst|inst~q\);

-- Location: LABCELL_X13_Y5_N30
\inst48|inst|inst~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst|inst~feeder_combout\ = \inst|inst|inst9~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst|ALT_INV_inst9~combout\,
	combout => \inst48|inst|inst~feeder_combout\);

-- Location: FF_X13_Y5_N32
\inst48|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst|inst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst|inst~q\);

-- Location: FF_X13_Y5_N26
\inst64|inst|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst|inst9~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst|inst~q\);

-- Location: LABCELL_X13_Y5_N24
\inst81|auto_generated|l5_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w7_n0_mux_dataout~0_combout\ = ( \inst64|inst|inst~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst|inst~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst|inst~q\)) ) ) ) # ( 
-- !\inst64|inst|inst~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst|inst~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst|inst~q\)) ) ) ) # ( \inst64|inst|inst~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\inst48|inst|inst~q\) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst64|inst|inst~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & \inst48|inst|inst~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst72|inst|ALT_INV_inst~q\,
	datab => \inst56|inst|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst48|inst|ALT_INV_inst~q\,
	datae => \inst64|inst|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w7_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X13_Y5_N57
\inst81|auto_generated|l5_w7_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w7_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w7_n0_mux_dataout~2_combout\ & ( \inst81|auto_generated|l5_w7_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst81|auto_generated|l5_w7_n0_mux_dataout~1_combout\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w7_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst81|auto_generated|l5_w7_n0_mux_dataout~2_combout\ & ( 
-- \inst81|auto_generated|l5_w7_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst81|auto_generated|l5_w7_n0_mux_dataout~1_combout\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((\inst81|auto_generated|l5_w7_n0_mux_dataout~3_combout\ & \Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst81|auto_generated|l5_w7_n0_mux_dataout~2_combout\ & ( !\inst81|auto_generated|l5_w7_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst81|auto_generated|l5_w7_n0_mux_dataout~1_combout\ & ((\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\) # (\inst81|auto_generated|l5_w7_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w7_n0_mux_dataout~2_combout\ & ( !\inst81|auto_generated|l5_w7_n0_mux_dataout~0_combout\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w7_n0_mux_dataout~1_combout\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w7_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~1_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~3_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~2_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~0_combout\,
	combout => \inst81|auto_generated|l5_w7_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X13_Y5_N18
\inst81|auto_generated|l5_w7_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w7_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w7_n0_mux_dataout~4_combout\ & ( ((!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w7_n0_mux_dataout~9_combout\))) # 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w7_n0_mux_dataout~5_combout\))) # (\Read_Reg_Num_1[4]~input_o\) ) ) # ( !\inst81|auto_generated|l5_w7_n0_mux_dataout~4_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & 
-- ((!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w7_n0_mux_dataout~9_combout\))) # (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w7_n0_mux_dataout~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110111011100001100010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~5_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~9_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~4_combout\,
	combout => \inst81|auto_generated|l5_w7_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X58_Y0_N92
\Write_Data[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(6),
	o => \Write_Data[6]~input_o\);

-- Location: LABCELL_X10_Y4_N15
\inst|inst|inst10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst|inst10~combout\ = ( !\Clear~input_o\ & ( \Write_Data[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Data[6]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst|inst10~combout\);

-- Location: LABCELL_X18_Y8_N12
\inst56|inst|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst|inst1~feeder_combout\ = \inst|inst|inst10~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst|ALT_INV_inst10~combout\,
	combout => \inst56|inst|inst1~feeder_combout\);

-- Location: FF_X18_Y8_N14
\inst56|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst|inst1~q\);

-- Location: MLABCELL_X15_Y8_N24
\inst48|inst|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst|inst1~feeder_combout\ = ( \inst|inst|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst10~combout\,
	combout => \inst48|inst|inst1~feeder_combout\);

-- Location: FF_X15_Y8_N26
\inst48|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst|inst1~q\);

-- Location: FF_X15_Y8_N34
\inst64|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst|inst1~q\);

-- Location: FF_X18_Y8_N31
\inst72|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst|inst1~q\);

-- Location: MLABCELL_X15_Y8_N33
\inst81|auto_generated|l5_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w6_n0_mux_dataout~0_combout\ = ( \inst64|inst|inst1~q\ & ( \inst72|inst|inst1~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst48|inst|inst1~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst56|inst|inst1~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst64|inst|inst1~q\ & ( \inst72|inst|inst1~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & ((\inst48|inst|inst1~q\)))) # (\Read_Reg_Num_1[2]~input_o\ & (((\inst56|inst|inst1~q\)) # 
-- (\Read_Reg_Num_1[3]~input_o\))) ) ) ) # ( \inst64|inst|inst1~q\ & ( !\inst72|inst|inst1~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst48|inst|inst1~q\)) # (\Read_Reg_Num_1[3]~input_o\))) # (\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst56|inst|inst1~q\))) ) ) ) # ( !\inst64|inst|inst1~q\ & ( !\inst72|inst|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst48|inst|inst1~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst56|inst|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst56|inst|ALT_INV_inst1~q\,
	datad => \inst48|inst|ALT_INV_inst1~q\,
	datae => \inst64|inst|ALT_INV_inst1~q\,
	dataf => \inst72|inst|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w6_n0_mux_dataout~0_combout\);

-- Location: FF_X9_Y7_N37
\inst74|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst|inst1~q\);

-- Location: LABCELL_X7_Y7_N0
\inst50|inst|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst|inst1~feeder_combout\ = ( \inst|inst|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst10~combout\,
	combout => \inst50|inst|inst1~feeder_combout\);

-- Location: FF_X7_Y7_N2
\inst50|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst|inst1~q\);

-- Location: FF_X7_Y7_N55
\inst66|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst|inst1~q\);

-- Location: FF_X6_Y7_N11
\inst58|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst|inst1~q\);

-- Location: LABCELL_X7_Y7_N54
\inst81|auto_generated|l5_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w6_n0_mux_dataout~1_combout\ = ( \inst66|inst|inst1~q\ & ( \inst58|inst|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\) # (\inst50|inst|inst1~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\)) # (\inst74|inst|inst1~q\))) ) ) ) # ( !\inst66|inst|inst1~q\ & ( \inst58|inst|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\) # (\inst50|inst|inst1~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst74|inst|inst1~q\ & ((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst66|inst|inst1~q\ & ( !\inst58|inst|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\inst50|inst|inst1~q\ & !\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\)) # (\inst74|inst|inst1~q\))) ) ) ) # ( !\inst66|inst|inst1~q\ & ( !\inst58|inst|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\inst50|inst|inst1~q\ & !\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst74|inst|inst1~q\ & ((\Read_Reg_Num_1[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst74|inst|ALT_INV_inst1~q\,
	datac => \inst50|inst|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst66|inst|ALT_INV_inst1~q\,
	dataf => \inst58|inst|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w6_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X16_Y6_N24
\inst62|inst|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst|inst1~feeder_combout\ = ( \inst|inst|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst10~combout\,
	combout => \inst62|inst|inst1~feeder_combout\);

-- Location: FF_X16_Y6_N26
\inst62|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst|inst1~q\);

-- Location: LABCELL_X17_Y8_N12
\inst54|inst|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst|inst1~feeder_combout\ = ( \inst|inst|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst10~combout\,
	combout => \inst54|inst|inst1~feeder_combout\);

-- Location: FF_X17_Y8_N14
\inst54|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst|inst1~q\);

-- Location: FF_X10_Y7_N46
\inst78|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst|inst1~q\);

-- Location: FF_X15_Y7_N49
\inst70|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst|inst1~q\);

-- Location: MLABCELL_X15_Y7_N48
\inst81|auto_generated|l5_w6_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w6_n0_mux_dataout~3_combout\ = ( \inst70|inst|inst1~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst78|inst|inst1~q\) ) ) ) # ( !\inst70|inst|inst1~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst78|inst|inst1~q\ & \Read_Reg_Num_1[2]~input_o\) ) ) ) # ( \inst70|inst|inst1~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst54|inst|inst1~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst62|inst|inst1~q\)) ) ) ) # ( 
-- !\inst70|inst|inst1~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst54|inst|inst1~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst62|inst|inst1~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst|ALT_INV_inst1~q\,
	datab => \inst54|inst|ALT_INV_inst1~q\,
	datac => \inst78|inst|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst70|inst|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w6_n0_mux_dataout~3_combout\);

-- Location: FF_X17_Y7_N52
\inst76|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst|inst1~q\);

-- Location: LABCELL_X18_Y4_N39
\inst60|inst|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst|inst1~feeder_combout\ = ( \inst|inst|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst10~combout\,
	combout => \inst60|inst|inst1~feeder_combout\);

-- Location: FF_X18_Y4_N41
\inst60|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst|inst1~q\);

-- Location: FF_X17_Y6_N25
\inst68|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst|inst1~q\);

-- Location: LABCELL_X16_Y7_N48
\inst52|inst|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst|inst1~feeder_combout\ = ( \inst|inst|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst10~combout\,
	combout => \inst52|inst|inst1~feeder_combout\);

-- Location: FF_X16_Y7_N50
\inst52|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst|inst1~q\);

-- Location: LABCELL_X17_Y6_N24
\inst81|auto_generated|l5_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w6_n0_mux_dataout~2_combout\ = ( \inst68|inst|inst1~q\ & ( \inst52|inst|inst1~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst60|inst|inst1~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst76|inst|inst1~q\))) ) ) ) # ( !\inst68|inst|inst1~q\ & ( \inst52|inst|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\) # (\inst60|inst|inst1~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst76|inst|inst1~q\ & 
-- ((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst68|inst|inst1~q\ & ( !\inst52|inst|inst1~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\inst60|inst|inst1~q\ & \Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)) 
-- # (\inst76|inst|inst1~q\))) ) ) ) # ( !\inst68|inst|inst1~q\ & ( !\inst52|inst|inst1~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst60|inst|inst1~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst76|inst|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst76|inst|ALT_INV_inst1~q\,
	datac => \inst60|inst|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst68|inst|ALT_INV_inst1~q\,
	dataf => \inst52|inst|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w6_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X21_Y8_N24
\inst81|auto_generated|l5_w6_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w6_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w6_n0_mux_dataout~3_combout\ & ( \inst81|auto_generated|l5_w6_n0_mux_dataout~2_combout\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst81|auto_generated|l5_w6_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst81|auto_generated|l5_w6_n0_mux_dataout~1_combout\)))) # (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst81|auto_generated|l5_w6_n0_mux_dataout~3_combout\ & ( 
-- \inst81|auto_generated|l5_w6_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w6_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst81|auto_generated|l5_w6_n0_mux_dataout~1_combout\))))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst81|auto_generated|l5_w6_n0_mux_dataout~3_combout\ & ( !\inst81|auto_generated|l5_w6_n0_mux_dataout~2_combout\ 
-- & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w6_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst81|auto_generated|l5_w6_n0_mux_dataout~1_combout\))))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( !\inst81|auto_generated|l5_w6_n0_mux_dataout~3_combout\ & ( !\inst81|auto_generated|l5_w6_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst81|auto_generated|l5_w6_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst81|auto_generated|l5_w6_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~0_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~1_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~3_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~2_combout\,
	combout => \inst81|auto_generated|l5_w6_n0_mux_dataout~4_combout\);

-- Location: FF_X13_Y1_N19
\inst30|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst|inst1~q\);

-- Location: LABCELL_X13_Y1_N48
\inst26|inst|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst|inst1~feeder_combout\ = ( \inst|inst|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst10~combout\,
	combout => \inst26|inst|inst1~feeder_combout\);

-- Location: FF_X13_Y1_N50
\inst26|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst|inst1~q\);

-- Location: FF_X16_Y1_N49
\inst28|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst|inst1~q\);

-- Location: LABCELL_X16_Y1_N39
\inst24|inst|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst|inst1~feeder_combout\ = ( \inst|inst|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst10~combout\,
	combout => \inst24|inst|inst1~feeder_combout\);

-- Location: FF_X16_Y1_N41
\inst24|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst|inst1~q\);

-- Location: LABCELL_X16_Y1_N48
\inst81|auto_generated|l5_w6_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w6_n0_mux_dataout~7_combout\ = ( \inst28|inst|inst1~q\ & ( \inst24|inst|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst|inst1~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst30|inst|inst1~q\))) ) ) ) # ( !\inst28|inst|inst1~q\ & ( \inst24|inst|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\)) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst|inst1~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst|inst1~q\)))) ) ) ) # ( \inst28|inst|inst1~q\ & ( !\inst24|inst|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\Read_Reg_Num_1[1]~input_o\)) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst26|inst|inst1~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst|inst1~q\)))) ) ) ) # ( !\inst28|inst|inst1~q\ & ( !\inst24|inst|inst1~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst|inst1~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst30|inst|ALT_INV_inst1~q\,
	datad => \inst26|inst|ALT_INV_inst1~q\,
	datae => \inst28|inst|ALT_INV_inst1~q\,
	dataf => \inst24|inst|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w6_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X16_Y2_N57
\inst40|inst|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst|inst1~feeder_combout\ = ( \inst|inst|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst10~combout\,
	combout => \inst40|inst|inst1~feeder_combout\);

-- Location: FF_X16_Y2_N59
\inst40|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst|inst1~q\);

-- Location: FF_X11_Y4_N31
\inst46|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst|inst1~q\);

-- Location: LABCELL_X11_Y4_N48
\inst42|inst|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst|inst1~feeder_combout\ = \inst|inst|inst10~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|ALT_INV_inst10~combout\,
	combout => \inst42|inst|inst1~feeder_combout\);

-- Location: FF_X11_Y4_N50
\inst42|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst|inst1~q\);

-- Location: FF_X16_Y2_N7
\inst44|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst|inst1~q\);

-- Location: LABCELL_X16_Y2_N6
\inst81|auto_generated|l5_w6_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w6_n0_mux_dataout~6_combout\ = ( \inst44|inst|inst1~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst42|inst|inst1~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst46|inst|inst1~q\)) ) ) ) # ( 
-- !\inst44|inst|inst1~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst42|inst|inst1~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst46|inst|inst1~q\)) ) ) ) # ( \inst44|inst|inst1~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\) # (\inst40|inst|inst1~q\) ) ) ) # ( !\inst44|inst|inst1~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (\inst40|inst|inst1~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst40|inst|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst46|inst|ALT_INV_inst1~q\,
	datad => \inst42|inst|ALT_INV_inst1~q\,
	datae => \inst44|inst|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w6_n0_mux_dataout~6_combout\);

-- Location: FF_X6_Y6_N56
\inst20|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst|inst1~q\);

-- Location: LABCELL_X7_Y4_N39
\inst22|inst|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst|inst1~feeder_combout\ = \inst|inst|inst10~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst|ALT_INV_inst10~combout\,
	combout => \inst22|inst|inst1~feeder_combout\);

-- Location: FF_X7_Y4_N41
\inst22|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst|inst1~q\);

-- Location: FF_X7_Y4_N11
\inst|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst1~q\);

-- Location: FF_X6_Y6_N38
\inst18|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst|inst1~q\);

-- Location: MLABCELL_X6_Y6_N36
\inst81|auto_generated|l5_w6_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w6_n0_mux_dataout~8_combout\ = ( \inst18|inst|inst1~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst|inst1~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst22|inst|inst1~q\))) ) ) ) # ( 
-- !\inst18|inst|inst1~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst|inst1~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst22|inst|inst1~q\))) ) ) ) # ( \inst18|inst|inst1~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( 
-- (\Read_Reg_Num_1[0]~input_o\) # (\inst|inst|inst1~q\) ) ) ) # ( !\inst18|inst|inst1~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (\inst|inst|inst1~q\ & !\Read_Reg_Num_1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|inst|ALT_INV_inst1~q\,
	datab => \inst22|inst|ALT_INV_inst1~q\,
	datac => \inst|inst|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst18|inst|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w6_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X21_Y4_N30
\inst81|auto_generated|l5_w6_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w6_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w6_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\) # ((\inst81|auto_generated|l5_w6_n0_mux_dataout~7_combout\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (((\inst81|auto_generated|l5_w6_n0_mux_dataout~6_combout\)))) ) ) # ( !\inst81|auto_generated|l5_w6_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst81|auto_generated|l5_w6_n0_mux_dataout~7_combout\))) # (\Read_Reg_Num_1[3]~input_o\ & (((\inst81|auto_generated|l5_w6_n0_mux_dataout~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~7_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~6_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~8_combout\,
	combout => \inst81|auto_generated|l5_w6_n0_mux_dataout~9_combout\);

-- Location: FF_X9_Y9_N56
\inst38|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst|inst1~q\);

-- Location: LABCELL_X10_Y9_N45
\inst34|inst|inst1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst|inst1~feeder_combout\ = ( \inst|inst|inst10~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst10~combout\,
	combout => \inst34|inst|inst1~feeder_combout\);

-- Location: FF_X10_Y9_N46
\inst34|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst|inst1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst|inst1~q\);

-- Location: FF_X11_Y8_N19
\inst36|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst|inst1~q\);

-- Location: FF_X11_Y8_N34
\inst32|inst|inst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	asdata => \inst|inst|inst10~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst|inst1~q\);

-- Location: LABCELL_X11_Y8_N18
\inst81|auto_generated|l5_w6_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w6_n0_mux_dataout~5_combout\ = ( \inst36|inst|inst1~q\ & ( \inst32|inst|inst1~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst34|inst|inst1~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst38|inst|inst1~q\))) ) ) ) # ( !\inst36|inst|inst1~q\ & ( \inst32|inst|inst1~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\) # ((\inst34|inst|inst1~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst38|inst|inst1~q\))) ) ) ) # ( \inst36|inst|inst1~q\ & ( !\inst32|inst|inst1~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\Read_Reg_Num_1[0]~input_o\ & ((\inst34|inst|inst1~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\) # 
-- ((\inst38|inst|inst1~q\)))) ) ) ) # ( !\inst36|inst|inst1~q\ & ( !\inst32|inst|inst1~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst34|inst|inst1~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst38|inst|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \inst38|inst|ALT_INV_inst1~q\,
	datad => \inst34|inst|ALT_INV_inst1~q\,
	datae => \inst36|inst|ALT_INV_inst1~q\,
	dataf => \inst32|inst|ALT_INV_inst1~q\,
	combout => \inst81|auto_generated|l5_w6_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X21_Y8_N6
\inst81|auto_generated|l5_w6_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w6_n0_mux_dataout~10_combout\ = ( \Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w6_n0_mux_dataout~5_combout\ & ( \inst81|auto_generated|l5_w6_n0_mux_dataout~4_combout\ ) ) ) # ( !\Read_Reg_Num_1[4]~input_o\ & ( 
-- \inst81|auto_generated|l5_w6_n0_mux_dataout~5_combout\ & ( (\inst81|auto_generated|l5_w6_n0_mux_dataout~9_combout\) # (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\) ) ) ) # ( \Read_Reg_Num_1[4]~input_o\ & ( 
-- !\inst81|auto_generated|l5_w6_n0_mux_dataout~5_combout\ & ( \inst81|auto_generated|l5_w6_n0_mux_dataout~4_combout\ ) ) ) # ( !\Read_Reg_Num_1[4]~input_o\ & ( !\inst81|auto_generated|l5_w6_n0_mux_dataout~5_combout\ & ( 
-- (!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & \inst81|auto_generated|l5_w6_n0_mux_dataout~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010101010101010100111111001111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~4_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~9_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~5_combout\,
	combout => \inst81|auto_generated|l5_w6_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X60_Y0_N52
\Write_Data[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(5),
	o => \Write_Data[5]~input_o\);

-- Location: LABCELL_X9_Y3_N15
\inst|inst|inst11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst|inst11~combout\ = ( !\Clear~input_o\ & ( \Write_Data[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[5]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst|inst11~combout\);

-- Location: LABCELL_X7_Y2_N18
\inst42|inst|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst|inst2~feeder_combout\ = \inst|inst|inst11~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst|ALT_INV_inst11~combout\,
	combout => \inst42|inst|inst2~feeder_combout\);

-- Location: FF_X7_Y2_N20
\inst42|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst|inst2~q\);

-- Location: FF_X7_Y2_N13
\inst46|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst|inst2~q\);

-- Location: LABCELL_X18_Y2_N30
\inst40|inst|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst|inst2~feeder_combout\ = ( \inst|inst|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst11~combout\,
	combout => \inst40|inst|inst2~feeder_combout\);

-- Location: FF_X18_Y2_N32
\inst40|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst|inst2~q\);

-- Location: FF_X16_Y2_N25
\inst44|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst|inst2~q\);

-- Location: LABCELL_X16_Y2_N24
\inst81|auto_generated|l5_w5_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w5_n0_mux_dataout~6_combout\ = ( \inst44|inst|inst2~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst42|inst|inst2~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst46|inst|inst2~q\))) ) ) ) # ( 
-- !\inst44|inst|inst2~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst42|inst|inst2~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst46|inst|inst2~q\))) ) ) ) # ( \inst44|inst|inst2~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\) # (\inst40|inst|inst2~q\) ) ) ) # ( !\inst44|inst|inst2~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (\inst40|inst|inst2~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst42|inst|ALT_INV_inst2~q\,
	datab => \inst46|inst|ALT_INV_inst2~q\,
	datac => \inst40|inst|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst44|inst|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w5_n0_mux_dataout~6_combout\);

-- Location: FF_X12_Y3_N1
\inst30|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst|inst2~q\);

-- Location: LABCELL_X16_Y3_N27
\inst24|inst|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst|inst2~feeder_combout\ = ( \inst|inst|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst11~combout\,
	combout => \inst24|inst|inst2~feeder_combout\);

-- Location: FF_X16_Y3_N29
\inst24|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst|inst2~q\);

-- Location: FF_X16_Y3_N1
\inst28|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst|inst2~q\);

-- Location: LABCELL_X12_Y3_N6
\inst26|inst|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst|inst2~feeder_combout\ = \inst|inst|inst11~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst|ALT_INV_inst11~combout\,
	combout => \inst26|inst|inst2~feeder_combout\);

-- Location: FF_X12_Y3_N8
\inst26|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst|inst2~q\);

-- Location: LABCELL_X16_Y3_N0
\inst81|auto_generated|l5_w5_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w5_n0_mux_dataout~7_combout\ = ( \inst28|inst|inst2~q\ & ( \inst26|inst|inst2~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\) # (\inst24|inst|inst2~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\)) # (\inst30|inst|inst2~q\))) ) ) ) # ( !\inst28|inst|inst2~q\ & ( \inst26|inst|inst2~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst24|inst|inst2~q\ & !\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\)) # (\inst30|inst|inst2~q\))) ) ) ) # ( \inst28|inst|inst2~q\ & ( !\inst26|inst|inst2~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\) # (\inst24|inst|inst2~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst30|inst|inst2~q\ & ((\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst28|inst|inst2~q\ & ( !\inst26|inst|inst2~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst24|inst|inst2~q\ & !\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst30|inst|inst2~q\ & ((\Read_Reg_Num_1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|inst|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \inst24|inst|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst28|inst|ALT_INV_inst2~q\,
	dataf => \inst26|inst|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w5_n0_mux_dataout~7_combout\);

-- Location: FF_X12_Y5_N32
\inst20|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst|inst2~q\);

-- Location: FF_X9_Y2_N23
\inst22|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst|inst2~q\);

-- Location: FF_X12_Y5_N26
\inst18|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst|inst2~q\);

-- Location: FF_X12_Y2_N41
\inst|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst2~q\);

-- Location: LABCELL_X12_Y5_N24
\inst81|auto_generated|l5_w5_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w5_n0_mux_dataout~8_combout\ = ( \inst18|inst|inst2~q\ & ( \inst|inst|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\) # ((!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst|inst2~q\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst22|inst|inst2~q\)))) ) ) ) # ( !\inst18|inst|inst2~q\ & ( \inst|inst|inst2~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)) # (\inst20|inst|inst2~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\ & 
-- \inst22|inst|inst2~q\)))) ) ) ) # ( \inst18|inst|inst2~q\ & ( !\inst|inst|inst2~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst|inst2~q\ & (\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\) # 
-- (\inst22|inst|inst2~q\)))) ) ) ) # ( !\inst18|inst|inst2~q\ & ( !\inst|inst|inst2~q\ & ( (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst|inst2~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst22|inst|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst20|inst|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst22|inst|ALT_INV_inst2~q\,
	datae => \inst18|inst|ALT_INV_inst2~q\,
	dataf => \inst|inst|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w5_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X15_Y3_N54
\inst81|auto_generated|l5_w5_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w5_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_1[3]~input_o\ & ( \Read_Reg_Num_1[2]~input_o\ & ( \inst81|auto_generated|l5_w5_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( \Read_Reg_Num_1[2]~input_o\ & ( 
-- \inst81|auto_generated|l5_w5_n0_mux_dataout~7_combout\ ) ) ) # ( \Read_Reg_Num_1[3]~input_o\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( \inst81|auto_generated|l5_w5_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( 
-- !\Read_Reg_Num_1[2]~input_o\ & ( \inst81|auto_generated|l5_w5_n0_mux_dataout~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~6_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~7_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~8_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w5_n0_mux_dataout~9_combout\);

-- Location: FF_X8_Y10_N2
\inst38|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst|inst2~q\);

-- Location: LABCELL_X11_Y10_N9
\inst32|inst|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst|inst2~feeder_combout\ = ( \inst|inst|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst11~combout\,
	combout => \inst32|inst|inst2~feeder_combout\);

-- Location: FF_X11_Y10_N10
\inst32|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst|inst2~q\);

-- Location: FF_X8_Y10_N44
\inst36|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst|inst2~q\);

-- Location: FF_X10_Y9_N47
\inst34|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst|inst2~q\);

-- Location: MLABCELL_X8_Y10_N42
\inst81|auto_generated|l5_w5_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w5_n0_mux_dataout~5_combout\ = ( \inst36|inst|inst2~q\ & ( \inst34|inst|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst32|inst|inst2~q\) # (\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst38|inst|inst2~q\))) ) ) ) # ( !\inst36|inst|inst2~q\ & ( \inst34|inst|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst32|inst|inst2~q\) # (\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst38|inst|inst2~q\ & (\Read_Reg_Num_1[0]~input_o\))) ) ) ) # ( \inst36|inst|inst2~q\ & ( !\inst34|inst|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\ & \inst32|inst|inst2~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst38|inst|inst2~q\))) ) ) ) # ( !\inst36|inst|inst2~q\ & ( !\inst34|inst|inst2~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\ & \inst32|inst|inst2~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst38|inst|inst2~q\ & (\Read_Reg_Num_1[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst38|inst|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst32|inst|ALT_INV_inst2~q\,
	datae => \inst36|inst|ALT_INV_inst2~q\,
	dataf => \inst34|inst|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w5_n0_mux_dataout~5_combout\);

-- Location: FF_X19_Y4_N19
\inst60|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst|inst2~q\);

-- Location: FF_X15_Y3_N38
\inst76|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst|inst2~q\);

-- Location: FF_X13_Y3_N47
\inst52|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst|inst2~q\);

-- Location: FF_X13_Y3_N20
\inst68|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst|inst2~q\);

-- Location: LABCELL_X13_Y3_N18
\inst81|auto_generated|l5_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w5_n0_mux_dataout~2_combout\ = ( \inst68|inst|inst2~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst|inst2~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst|inst2~q\))) ) ) ) # ( 
-- !\inst68|inst|inst2~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst|inst2~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst|inst2~q\))) ) ) ) # ( \inst68|inst|inst2~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\inst52|inst|inst2~q\) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst68|inst|inst2~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & \inst52|inst|inst2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst60|inst|ALT_INV_inst2~q\,
	datab => \inst76|inst|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst52|inst|ALT_INV_inst2~q\,
	datae => \inst68|inst|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w5_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X6_Y5_N33
\inst50|inst|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst|inst2~feeder_combout\ = ( \inst|inst|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst11~combout\,
	combout => \inst50|inst|inst2~feeder_combout\);

-- Location: FF_X6_Y5_N35
\inst50|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst|inst2~q\);

-- Location: MLABCELL_X6_Y3_N48
\inst58|inst|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst|inst2~feeder_combout\ = ( \inst|inst|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst11~combout\,
	combout => \inst58|inst|inst2~feeder_combout\);

-- Location: FF_X6_Y3_N50
\inst58|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst|inst2~q\);

-- Location: FF_X6_Y3_N19
\inst74|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst|inst2~q\);

-- Location: FF_X9_Y5_N34
\inst66|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst|inst2~q\);

-- Location: LABCELL_X9_Y5_N33
\inst81|auto_generated|l5_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w5_n0_mux_dataout~1_combout\ = ( \inst66|inst|inst2~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst74|inst|inst2~q\) ) ) ) # ( !\inst66|inst|inst2~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\Read_Reg_Num_1[2]~input_o\ & \inst74|inst|inst2~q\) ) ) ) # ( \inst66|inst|inst2~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst|inst2~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst|inst2~q\))) ) ) ) # ( 
-- !\inst66|inst|inst2~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst|inst2~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst|inst2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst50|inst|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst58|inst|ALT_INV_inst2~q\,
	datad => \inst74|inst|ALT_INV_inst2~q\,
	datae => \inst66|inst|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w5_n0_mux_dataout~1_combout\);

-- Location: FF_X9_Y10_N14
\inst56|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst|inst2~q\);

-- Location: FF_X9_Y10_N43
\inst72|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst|inst2~q\);

-- Location: LABCELL_X10_Y10_N54
\inst48|inst|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst|inst2~feeder_combout\ = ( \inst|inst|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst11~combout\,
	combout => \inst48|inst|inst2~feeder_combout\);

-- Location: FF_X10_Y10_N56
\inst48|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst|inst2~q\);

-- Location: FF_X10_Y10_N13
\inst64|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst|inst2~q\);

-- Location: LABCELL_X10_Y10_N12
\inst81|auto_generated|l5_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w5_n0_mux_dataout~0_combout\ = ( \inst64|inst|inst2~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst|inst2~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst|inst2~q\))) ) ) ) # ( 
-- !\inst64|inst|inst2~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst|inst2~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst|inst2~q\))) ) ) ) # ( \inst64|inst|inst2~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst48|inst|inst2~q\) ) ) ) # ( !\inst64|inst|inst2~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst48|inst|inst2~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst56|inst|ALT_INV_inst2~q\,
	datab => \inst72|inst|ALT_INV_inst2~q\,
	datac => \inst48|inst|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst64|inst|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w5_n0_mux_dataout~0_combout\);

-- Location: FF_X10_Y6_N32
\inst78|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst|inst2~q\);

-- Location: LABCELL_X11_Y7_N6
\inst54|inst|inst2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst|inst2~feeder_combout\ = ( \inst|inst|inst11~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst11~combout\,
	combout => \inst54|inst|inst2~feeder_combout\);

-- Location: FF_X11_Y7_N8
\inst54|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst|inst2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst|inst2~q\);

-- Location: FF_X10_Y6_N14
\inst70|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst|inst2~q\);

-- Location: FF_X15_Y6_N35
\inst62|inst|inst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	asdata => \inst|inst|inst11~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst|inst2~q\);

-- Location: LABCELL_X10_Y6_N12
\inst81|auto_generated|l5_w5_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w5_n0_mux_dataout~3_combout\ = ( \inst70|inst|inst2~q\ & ( \inst62|inst|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\) # (\inst54|inst|inst2~q\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((!\Read_Reg_Num_1[3]~input_o\)) # (\inst78|inst|inst2~q\))) ) ) ) # ( !\inst70|inst|inst2~q\ & ( \inst62|inst|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst54|inst|inst2~q\ & !\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((!\Read_Reg_Num_1[3]~input_o\)) # (\inst78|inst|inst2~q\))) ) ) ) # ( \inst70|inst|inst2~q\ & ( !\inst62|inst|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\) # (\inst54|inst|inst2~q\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst78|inst|inst2~q\ & ((\Read_Reg_Num_1[3]~input_o\)))) ) ) ) # ( !\inst70|inst|inst2~q\ & ( !\inst62|inst|inst2~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst54|inst|inst2~q\ & !\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst78|inst|inst2~q\ & ((\Read_Reg_Num_1[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst78|inst|ALT_INV_inst2~q\,
	datac => \inst54|inst|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst70|inst|ALT_INV_inst2~q\,
	dataf => \inst62|inst|ALT_INV_inst2~q\,
	combout => \inst81|auto_generated|l5_w5_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X11_Y6_N9
\inst81|auto_generated|l5_w5_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w5_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w5_n0_mux_dataout~3_combout\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (\Read_Reg_Num_1[1]~input_o\) # (\inst81|auto_generated|l5_w5_n0_mux_dataout~1_combout\) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w5_n0_mux_dataout~3_combout\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (\inst81|auto_generated|l5_w5_n0_mux_dataout~1_combout\ & !\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( \inst81|auto_generated|l5_w5_n0_mux_dataout~3_combout\ & ( 
-- !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w5_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w5_n0_mux_dataout~2_combout\)) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w5_n0_mux_dataout~3_combout\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w5_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst81|auto_generated|l5_w5_n0_mux_dataout~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~2_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~1_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~0_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~3_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w5_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X10_Y8_N0
\inst81|auto_generated|l5_w5_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w5_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w5_n0_mux_dataout~4_combout\ & ( \Read_Reg_Num_1[4]~input_o\ ) ) # ( \inst81|auto_generated|l5_w5_n0_mux_dataout~4_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( 
-- (!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w5_n0_mux_dataout~9_combout\)) # (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w5_n0_mux_dataout~5_combout\))) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w5_n0_mux_dataout~4_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( (!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w5_n0_mux_dataout~9_combout\)) # 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w5_n0_mux_dataout~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~9_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~5_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~4_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	combout => \inst81|auto_generated|l5_w5_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X4_Y0_N35
\Write_Data[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(4),
	o => \Write_Data[4]~input_o\);

-- Location: LABCELL_X10_Y5_N57
\inst|inst|inst12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst|inst12~combout\ = ( !\Clear~input_o\ & ( \Write_Data[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Data[4]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst|inst12~combout\);

-- Location: FF_X18_Y8_N49
\inst72|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst|inst3~q\);

-- Location: MLABCELL_X15_Y8_N51
\inst48|inst|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst|inst3~feeder_combout\ = ( \inst|inst|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst12~combout\,
	combout => \inst48|inst|inst3~feeder_combout\);

-- Location: FF_X15_Y8_N52
\inst48|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst|inst3~q\);

-- Location: LABCELL_X13_Y6_N0
\inst56|inst|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst|inst3~feeder_combout\ = ( \inst|inst|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst12~combout\,
	combout => \inst56|inst|inst3~feeder_combout\);

-- Location: FF_X13_Y6_N1
\inst56|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst|inst3~q\);

-- Location: FF_X16_Y7_N59
\inst64|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst|inst3~q\);

-- Location: LABCELL_X16_Y7_N57
\inst81|auto_generated|l5_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w4_n0_mux_dataout~0_combout\ = ( \inst64|inst|inst3~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst72|inst|inst3~q\) ) ) ) # ( !\inst64|inst|inst3~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst72|inst|inst3~q\ & \Read_Reg_Num_1[2]~input_o\) ) ) ) # ( \inst64|inst|inst3~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst48|inst|inst3~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst56|inst|inst3~q\))) ) ) ) # ( 
-- !\inst64|inst|inst3~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst48|inst|inst3~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst56|inst|inst3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst72|inst|ALT_INV_inst3~q\,
	datab => \inst48|inst|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst56|inst|ALT_INV_inst3~q\,
	datae => \inst64|inst|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w4_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X16_Y6_N51
\inst62|inst|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst|inst3~feeder_combout\ = ( \inst|inst|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst12~combout\,
	combout => \inst62|inst|inst3~feeder_combout\);

-- Location: FF_X16_Y6_N52
\inst62|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst|inst3~q\);

-- Location: FF_X15_Y5_N58
\inst54|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst|inst3~q\);

-- Location: FF_X17_Y7_N58
\inst78|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst|inst3~q\);

-- Location: FF_X15_Y7_N43
\inst70|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst|inst3~q\);

-- Location: MLABCELL_X15_Y7_N42
\inst81|auto_generated|l5_w4_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w4_n0_mux_dataout~3_combout\ = ( \inst70|inst|inst3~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst78|inst|inst3~q\) ) ) ) # ( !\inst70|inst|inst3~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\Read_Reg_Num_1[2]~input_o\ & \inst78|inst|inst3~q\) ) ) ) # ( \inst70|inst|inst3~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst54|inst|inst3~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst62|inst|inst3~q\)) ) ) ) # ( 
-- !\inst70|inst|inst3~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst54|inst|inst3~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst62|inst|inst3~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst54|inst|ALT_INV_inst3~q\,
	datad => \inst78|inst|ALT_INV_inst3~q\,
	datae => \inst70|inst|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w4_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X11_Y6_N3
\inst52|inst|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst|inst3~feeder_combout\ = \inst|inst|inst12~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst|ALT_INV_inst12~combout\,
	combout => \inst52|inst|inst3~feeder_combout\);

-- Location: FF_X11_Y6_N5
\inst52|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst|inst3~q\);

-- Location: LABCELL_X19_Y4_N21
\inst60|inst|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst|inst3~feeder_combout\ = ( \inst|inst|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst12~combout\,
	combout => \inst60|inst|inst3~feeder_combout\);

-- Location: FF_X19_Y4_N23
\inst60|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst|inst3~q\);

-- Location: FF_X15_Y3_N19
\inst76|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst|inst3~q\);

-- Location: FF_X15_Y3_N14
\inst68|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst|inst3~q\);

-- Location: MLABCELL_X15_Y3_N12
\inst81|auto_generated|l5_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w4_n0_mux_dataout~2_combout\ = ( \inst68|inst|inst3~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst|inst3~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst|inst3~q\))) ) ) ) # ( 
-- !\inst68|inst|inst3~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst60|inst|inst3~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst76|inst|inst3~q\))) ) ) ) # ( \inst68|inst|inst3~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst52|inst|inst3~q\) ) ) ) # ( !\inst68|inst|inst3~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst52|inst|inst3~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst52|inst|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst60|inst|ALT_INV_inst3~q\,
	datad => \inst76|inst|ALT_INV_inst3~q\,
	datae => \inst68|inst|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w4_n0_mux_dataout~2_combout\);

-- Location: FF_X9_Y5_N56
\inst74|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst|inst3~q\);

-- Location: LABCELL_X7_Y3_N48
\inst58|inst|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst|inst3~feeder_combout\ = ( \inst|inst|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst12~combout\,
	combout => \inst58|inst|inst3~feeder_combout\);

-- Location: FF_X7_Y3_N50
\inst58|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst|inst3~q\);

-- Location: FF_X6_Y2_N25
\inst66|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst|inst3~q\);

-- Location: MLABCELL_X6_Y2_N45
\inst50|inst|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst|inst3~feeder_combout\ = ( \inst|inst|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst12~combout\,
	combout => \inst50|inst|inst3~feeder_combout\);

-- Location: FF_X6_Y2_N46
\inst50|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst|inst3~q\);

-- Location: MLABCELL_X6_Y2_N24
\inst81|auto_generated|l5_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w4_n0_mux_dataout~1_combout\ = ( \inst66|inst|inst3~q\ & ( \inst50|inst|inst3~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst58|inst|inst3~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst74|inst|inst3~q\))) ) ) ) # ( !\inst66|inst|inst3~q\ & ( \inst50|inst|inst3~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\)) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst58|inst|inst3~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst74|inst|inst3~q\)))) ) ) ) # ( \inst66|inst|inst3~q\ & ( !\inst50|inst|inst3~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\Read_Reg_Num_1[3]~input_o\)) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst58|inst|inst3~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst74|inst|inst3~q\)))) ) ) ) # ( !\inst66|inst|inst3~q\ & ( !\inst50|inst|inst3~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & ((\inst58|inst|inst3~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (\inst74|inst|inst3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst74|inst|ALT_INV_inst3~q\,
	datad => \inst58|inst|ALT_INV_inst3~q\,
	datae => \inst66|inst|ALT_INV_inst3~q\,
	dataf => \inst50|inst|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w4_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X15_Y7_N12
\inst81|auto_generated|l5_w4_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w4_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w4_n0_mux_dataout~1_combout\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\) # (\inst81|auto_generated|l5_w4_n0_mux_dataout~3_combout\) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w4_n0_mux_dataout~1_combout\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (\inst81|auto_generated|l5_w4_n0_mux_dataout~3_combout\ & \Read_Reg_Num_1[1]~input_o\) ) ) ) # ( \inst81|auto_generated|l5_w4_n0_mux_dataout~1_combout\ & ( 
-- !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w4_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w4_n0_mux_dataout~2_combout\))) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w4_n0_mux_dataout~1_combout\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w4_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst81|auto_generated|l5_w4_n0_mux_dataout~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~0_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~3_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~2_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~1_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w4_n0_mux_dataout~4_combout\);

-- Location: FF_X13_Y8_N43
\inst38|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst|inst3~q\);

-- Location: LABCELL_X11_Y10_N24
\inst32|inst|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst|inst3~feeder_combout\ = \inst|inst|inst12~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst|ALT_INV_inst12~combout\,
	combout => \inst32|inst|inst3~feeder_combout\);

-- Location: FF_X11_Y10_N25
\inst32|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst|inst3~q\);

-- Location: FF_X9_Y8_N19
\inst36|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst|inst3~q\);

-- Location: FF_X13_Y10_N43
\inst34|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst|inst3~q\);

-- Location: LABCELL_X9_Y8_N18
\inst81|auto_generated|l5_w4_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w4_n0_mux_dataout~5_combout\ = ( \inst36|inst|inst3~q\ & ( \inst34|inst|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\) # (\inst32|inst|inst3~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\)) # (\inst38|inst|inst3~q\))) ) ) ) # ( !\inst36|inst|inst3~q\ & ( \inst34|inst|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst32|inst|inst3~q\ & !\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\)) # (\inst38|inst|inst3~q\))) ) ) ) # ( \inst36|inst|inst3~q\ & ( !\inst34|inst|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\) # (\inst32|inst|inst3~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst38|inst|inst3~q\ & ((\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst36|inst|inst3~q\ & ( !\inst34|inst|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst32|inst|inst3~q\ & !\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst38|inst|inst3~q\ & ((\Read_Reg_Num_1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst38|inst|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \inst32|inst|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst36|inst|ALT_INV_inst3~q\,
	dataf => \inst34|inst|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w4_n0_mux_dataout~5_combout\);

-- Location: FF_X9_Y3_N23
\inst|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst3~q\);

-- Location: FF_X8_Y7_N8
\inst20|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst|inst3~q\);

-- Location: LABCELL_X9_Y3_N27
\inst22|inst|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst|inst3~feeder_combout\ = ( \inst|inst|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst12~combout\,
	combout => \inst22|inst|inst3~feeder_combout\);

-- Location: FF_X9_Y3_N29
\inst22|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst|inst3~q\);

-- Location: FF_X8_Y7_N14
\inst18|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst|inst3~q\);

-- Location: MLABCELL_X8_Y7_N12
\inst81|auto_generated|l5_w4_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w4_n0_mux_dataout~8_combout\ = ( \inst18|inst|inst3~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst|inst3~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst22|inst|inst3~q\))) ) ) ) # ( 
-- !\inst18|inst|inst3~q\ & ( \Read_Reg_Num_1[1]~input_o\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst|inst3~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst22|inst|inst3~q\))) ) ) ) # ( \inst18|inst|inst3~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( 
-- (\Read_Reg_Num_1[0]~input_o\) # (\inst|inst|inst3~q\) ) ) ) # ( !\inst18|inst|inst3~q\ & ( !\Read_Reg_Num_1[1]~input_o\ & ( (\inst|inst|inst3~q\ & !\Read_Reg_Num_1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|ALT_INV_inst3~q\,
	datab => \inst20|inst|ALT_INV_inst3~q\,
	datac => \inst22|inst|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst18|inst|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	combout => \inst81|auto_generated|l5_w4_n0_mux_dataout~8_combout\);

-- Location: FF_X11_Y3_N35
\inst46|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst|inst3~q\);

-- Location: FF_X18_Y2_N53
\inst40|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst|inst3~q\);

-- Location: FF_X18_Y2_N56
\inst44|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst|inst3~q\);

-- Location: LABCELL_X7_Y2_N9
\inst42|inst|inst3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst|inst3~feeder_combout\ = ( \inst|inst|inst12~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst12~combout\,
	combout => \inst42|inst|inst3~feeder_combout\);

-- Location: FF_X7_Y2_N11
\inst42|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst|inst3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst|inst3~q\);

-- Location: LABCELL_X18_Y2_N54
\inst81|auto_generated|l5_w4_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w4_n0_mux_dataout~6_combout\ = ( \inst44|inst|inst3~q\ & ( \inst42|inst|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # (\inst40|inst|inst3~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst46|inst|inst3~q\))) ) ) ) # ( !\inst44|inst|inst3~q\ & ( \inst42|inst|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # (\inst40|inst|inst3~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst46|inst|inst3~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst44|inst|inst3~q\ & ( !\inst42|inst|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst40|inst|inst3~q\ & !\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst46|inst|inst3~q\))) ) ) ) # ( !\inst44|inst|inst3~q\ & ( !\inst42|inst|inst3~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst40|inst|inst3~q\ & !\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst46|inst|inst3~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst46|inst|ALT_INV_inst3~q\,
	datac => \inst40|inst|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst44|inst|ALT_INV_inst3~q\,
	dataf => \inst42|inst|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w4_n0_mux_dataout~6_combout\);

-- Location: FF_X12_Y3_N49
\inst30|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst|inst3~q\);

-- Location: FF_X12_Y3_N47
\inst26|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst|inst3~q\);

-- Location: FF_X16_Y3_N49
\inst28|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst|inst3~q\);

-- Location: FF_X10_Y5_N14
\inst24|inst|inst3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	asdata => \inst|inst|inst12~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst|inst3~q\);

-- Location: LABCELL_X16_Y3_N48
\inst81|auto_generated|l5_w4_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w4_n0_mux_dataout~7_combout\ = ( \inst28|inst|inst3~q\ & ( \inst24|inst|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst|inst3~q\))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst30|inst|inst3~q\))) ) ) ) # ( !\inst28|inst|inst3~q\ & ( \inst24|inst|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst|inst3~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst|inst3~q\)))) ) ) ) # ( \inst28|inst|inst3~q\ & ( !\inst24|inst|inst3~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst26|inst|inst3~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst|inst3~q\)))) ) ) ) # ( !\inst28|inst|inst3~q\ & ( !\inst24|inst|inst3~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & ((\inst26|inst|inst3~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (\inst30|inst|inst3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|inst|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \inst26|inst|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst28|inst|ALT_INV_inst3~q\,
	dataf => \inst24|inst|ALT_INV_inst3~q\,
	combout => \inst81|auto_generated|l5_w4_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X13_Y3_N39
\inst81|auto_generated|l5_w4_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w4_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w4_n0_mux_dataout~7_combout\ & ( \Read_Reg_Num_1[3]~input_o\ & ( \inst81|auto_generated|l5_w4_n0_mux_dataout~6_combout\ ) ) ) # ( 
-- !\inst81|auto_generated|l5_w4_n0_mux_dataout~7_combout\ & ( \Read_Reg_Num_1[3]~input_o\ & ( \inst81|auto_generated|l5_w4_n0_mux_dataout~6_combout\ ) ) ) # ( \inst81|auto_generated|l5_w4_n0_mux_dataout~7_combout\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst81|auto_generated|l5_w4_n0_mux_dataout~8_combout\) # (\Read_Reg_Num_1[2]~input_o\) ) ) ) # ( !\inst81|auto_generated|l5_w4_n0_mux_dataout~7_combout\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & 
-- \inst81|auto_generated|l5_w4_n0_mux_dataout~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~8_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~6_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~7_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w4_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X10_Y8_N9
\inst81|auto_generated|l5_w4_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w4_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w4_n0_mux_dataout~5_combout\ & ( \inst81|auto_generated|l5_w4_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\) # 
-- (\inst81|auto_generated|l5_w4_n0_mux_dataout~4_combout\) ) ) ) # ( !\inst81|auto_generated|l5_w4_n0_mux_dataout~5_combout\ & ( \inst81|auto_generated|l5_w4_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & 
-- ((!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w4_n0_mux_dataout~4_combout\)) ) ) ) # ( \inst81|auto_generated|l5_w4_n0_mux_dataout~5_combout\ & ( 
-- !\inst81|auto_generated|l5_w4_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & ((\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w4_n0_mux_dataout~4_combout\)) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w4_n0_mux_dataout~5_combout\ & ( !\inst81|auto_generated|l5_w4_n0_mux_dataout~9_combout\ & ( (\inst81|auto_generated|l5_w4_n0_mux_dataout~4_combout\ & \Read_Reg_Num_1[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101010011010111000101110001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~4_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~5_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~9_combout\,
	combout => \inst81|auto_generated|l5_w4_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X50_Y0_N58
\Write_Data[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(3),
	o => \Write_Data[3]~input_o\);

-- Location: LABCELL_X9_Y4_N9
\inst|inst|inst13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst|inst13~combout\ = ( !\Clear~input_o\ & ( \Write_Data[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Write_Data[3]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst|inst13~combout\);

-- Location: LABCELL_X9_Y3_N6
\inst22|inst|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst|inst4~feeder_combout\ = ( \inst|inst|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst13~combout\,
	combout => \inst22|inst|inst4~feeder_combout\);

-- Location: FF_X9_Y3_N8
\inst22|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst|inst4~q\);

-- Location: FF_X6_Y9_N32
\inst20|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst|inst4~q\);

-- Location: LABCELL_X7_Y4_N48
\inst|inst|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst|inst4~feeder_combout\ = \inst|inst|inst13~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst|ALT_INV_inst13~combout\,
	combout => \inst|inst|inst4~feeder_combout\);

-- Location: FF_X7_Y4_N50
\inst|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst4~q\);

-- Location: FF_X6_Y9_N38
\inst18|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst|inst4~q\);

-- Location: MLABCELL_X6_Y9_N36
\inst81|auto_generated|l5_w3_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w3_n0_mux_dataout~8_combout\ = ( \inst18|inst|inst4~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst|inst4~q\) ) ) ) # ( !\inst18|inst|inst4~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( 
-- (\inst22|inst|inst4~q\ & \Read_Reg_Num_1[1]~input_o\) ) ) ) # ( \inst18|inst|inst4~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst|inst4~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst20|inst|inst4~q\)) ) ) ) # ( 
-- !\inst18|inst|inst4~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((\inst|inst|inst4~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (\inst20|inst|inst4~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|inst|ALT_INV_inst4~q\,
	datab => \inst20|inst|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst|inst|ALT_INV_inst4~q\,
	datae => \inst18|inst|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w3_n0_mux_dataout~8_combout\);

-- Location: FF_X10_Y2_N20
\inst40|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst|inst4~q\);

-- Location: LABCELL_X10_Y4_N42
\inst42|inst|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst|inst4~feeder_combout\ = ( \inst|inst|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst13~combout\,
	combout => \inst42|inst|inst4~feeder_combout\);

-- Location: FF_X10_Y4_N44
\inst42|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst|inst4~q\);

-- Location: FF_X22_Y4_N32
\inst44|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst|inst4~q\);

-- Location: FF_X22_Y4_N26
\inst46|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst|inst4~q\);

-- Location: LABCELL_X22_Y4_N30
\inst81|auto_generated|l5_w3_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w3_n0_mux_dataout~6_combout\ = ( \inst44|inst|inst4~q\ & ( \inst46|inst|inst4~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst|inst4~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst|inst4~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst44|inst|inst4~q\ & ( \inst46|inst|inst4~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst|inst4~q\ & ((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\) # 
-- (\inst42|inst|inst4~q\)))) ) ) ) # ( \inst44|inst|inst4~q\ & ( !\inst46|inst|inst4~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst40|inst|inst4~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (((\inst42|inst|inst4~q\ & 
-- !\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst44|inst|inst4~q\ & ( !\inst46|inst|inst4~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst|inst4~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst|inst4~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst40|inst|ALT_INV_inst4~q\,
	datac => \inst42|inst|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst44|inst|ALT_INV_inst4~q\,
	dataf => \inst46|inst|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w3_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X8_Y3_N0
\inst26|inst|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst|inst4~feeder_combout\ = ( \inst|inst|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst13~combout\,
	combout => \inst26|inst|inst4~feeder_combout\);

-- Location: FF_X8_Y3_N2
\inst26|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst|inst4~q\);

-- Location: FF_X16_Y5_N55
\inst30|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst|inst4~q\);

-- Location: LABCELL_X10_Y5_N36
\inst24|inst|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst|inst4~feeder_combout\ = \inst|inst|inst13~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst|ALT_INV_inst13~combout\,
	combout => \inst24|inst|inst4~feeder_combout\);

-- Location: FF_X10_Y5_N38
\inst24|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst|inst4~q\);

-- Location: FF_X16_Y5_N14
\inst28|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst|inst4~q\);

-- Location: LABCELL_X16_Y5_N12
\inst81|auto_generated|l5_w3_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w3_n0_mux_dataout~7_combout\ = ( \inst28|inst|inst4~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst|inst4~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst|inst4~q\))) ) ) ) # ( 
-- !\inst28|inst|inst4~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst|inst4~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst|inst4~q\))) ) ) ) # ( \inst28|inst|inst4~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\) # (\inst24|inst|inst4~q\) ) ) ) # ( !\inst28|inst|inst4~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (\inst24|inst|inst4~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst|ALT_INV_inst4~q\,
	datab => \inst30|inst|ALT_INV_inst4~q\,
	datac => \inst24|inst|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst28|inst|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w3_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X13_Y11_N0
\inst81|auto_generated|l5_w3_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w3_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w3_n0_mux_dataout~6_combout\ & ( \inst81|auto_generated|l5_w3_n0_mux_dataout~7_combout\ & ( ((\Read_Reg_Num_1[3]~input_o\) # (\Read_Reg_Num_1[2]~input_o\)) # 
-- (\inst81|auto_generated|l5_w3_n0_mux_dataout~8_combout\) ) ) ) # ( !\inst81|auto_generated|l5_w3_n0_mux_dataout~6_combout\ & ( \inst81|auto_generated|l5_w3_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\Read_Reg_Num_1[2]~input_o\) # 
-- (\inst81|auto_generated|l5_w3_n0_mux_dataout~8_combout\))) ) ) ) # ( \inst81|auto_generated|l5_w3_n0_mux_dataout~6_combout\ & ( !\inst81|auto_generated|l5_w3_n0_mux_dataout~7_combout\ & ( ((\inst81|auto_generated|l5_w3_n0_mux_dataout~8_combout\ & 
-- !\Read_Reg_Num_1[2]~input_o\)) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst81|auto_generated|l5_w3_n0_mux_dataout~6_combout\ & ( !\inst81|auto_generated|l5_w3_n0_mux_dataout~7_combout\ & ( (\inst81|auto_generated|l5_w3_n0_mux_dataout~8_combout\ & 
-- (!\Read_Reg_Num_1[2]~input_o\ & !\Read_Reg_Num_1[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011110100111101110000011100000111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~8_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~6_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~7_combout\,
	combout => \inst81|auto_generated|l5_w3_n0_mux_dataout~9_combout\);

-- Location: FF_X7_Y9_N59
\inst56|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst|inst4~q\);

-- Location: FF_X8_Y8_N28
\inst72|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst|inst4~q\);

-- Location: FF_X8_Y6_N7
\inst64|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst|inst4~q\);

-- Location: MLABCELL_X8_Y8_N42
\inst48|inst|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst|inst4~feeder_combout\ = ( \inst|inst|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst13~combout\,
	combout => \inst48|inst|inst4~feeder_combout\);

-- Location: FF_X8_Y8_N43
\inst48|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst|inst4~q\);

-- Location: MLABCELL_X8_Y6_N6
\inst81|auto_generated|l5_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w3_n0_mux_dataout~0_combout\ = ( \inst64|inst|inst4~q\ & ( \inst48|inst|inst4~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst72|inst|inst4~q\)))) ) ) ) # ( !\inst64|inst|inst4~q\ & ( \inst48|inst|inst4~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)) # (\inst56|inst|inst4~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\ & 
-- \inst72|inst|inst4~q\)))) ) ) ) # ( \inst64|inst|inst4~q\ & ( !\inst48|inst|inst4~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst|inst4~q\ & (\Read_Reg_Num_1[2]~input_o\))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\) # 
-- (\inst72|inst|inst4~q\)))) ) ) ) # ( !\inst64|inst|inst4~q\ & ( !\inst48|inst|inst4~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst|inst4~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst56|inst|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst72|inst|ALT_INV_inst4~q\,
	datae => \inst64|inst|ALT_INV_inst4~q\,
	dataf => \inst48|inst|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w3_n0_mux_dataout~0_combout\);

-- Location: FF_X15_Y6_N1
\inst62|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst|inst4~q\);

-- Location: FF_X12_Y6_N59
\inst78|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst|inst4~q\);

-- Location: LABCELL_X11_Y7_N0
\inst54|inst|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst|inst4~feeder_combout\ = ( \inst|inst|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst13~combout\,
	combout => \inst54|inst|inst4~feeder_combout\);

-- Location: FF_X11_Y7_N2
\inst54|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst|inst4~q\);

-- Location: FF_X12_Y6_N10
\inst70|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst|inst4~q\);

-- Location: LABCELL_X12_Y6_N9
\inst81|auto_generated|l5_w3_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w3_n0_mux_dataout~3_combout\ = ( \inst70|inst|inst4~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst|inst4~q\))) ) ) ) # ( 
-- !\inst70|inst|inst4~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst62|inst|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst78|inst|inst4~q\))) ) ) ) # ( \inst70|inst|inst4~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\Read_Reg_Num_1[3]~input_o\) # (\inst54|inst|inst4~q\) ) ) ) # ( !\inst70|inst|inst4~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (\inst54|inst|inst4~q\ & !\Read_Reg_Num_1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst|ALT_INV_inst4~q\,
	datab => \inst78|inst|ALT_INV_inst4~q\,
	datac => \inst54|inst|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst70|inst|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w3_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X7_Y5_N15
\inst50|inst|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst|inst4~feeder_combout\ = ( \inst|inst|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst13~combout\,
	combout => \inst50|inst|inst4~feeder_combout\);

-- Location: FF_X7_Y5_N17
\inst50|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst|inst4~q\);

-- Location: LABCELL_X7_Y3_N6
\inst58|inst|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst|inst4~feeder_combout\ = ( \inst|inst|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst13~combout\,
	combout => \inst58|inst|inst4~feeder_combout\);

-- Location: FF_X7_Y3_N8
\inst58|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst|inst4~q\);

-- Location: FF_X8_Y6_N31
\inst66|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst|inst4~q\);

-- Location: FF_X9_Y6_N35
\inst74|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst|inst4~q\);

-- Location: MLABCELL_X8_Y6_N30
\inst81|auto_generated|l5_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w3_n0_mux_dataout~1_combout\ = ( \inst66|inst|inst4~q\ & ( \inst74|inst|inst4~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst|inst4~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst|inst4~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst66|inst|inst4~q\ & ( \inst74|inst|inst4~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst|inst4~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst|inst4~q\))))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst66|inst|inst4~q\ & ( !\inst74|inst|inst4~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst|inst4~q\)) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst58|inst|inst4~q\))))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( !\inst66|inst|inst4~q\ & ( !\inst74|inst|inst4~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst|inst4~q\)) # 
-- (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst|inst4~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst50|inst|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst58|inst|ALT_INV_inst4~q\,
	datae => \inst66|inst|ALT_INV_inst4~q\,
	dataf => \inst74|inst|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w3_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X16_Y7_N39
\inst52|inst|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst|inst4~feeder_combout\ = ( \inst|inst|inst13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst13~combout\,
	combout => \inst52|inst|inst4~feeder_combout\);

-- Location: FF_X16_Y7_N40
\inst52|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst|inst4~q\);

-- Location: LABCELL_X19_Y4_N57
\inst60|inst|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst|inst4~feeder_combout\ = \inst|inst|inst13~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|ALT_INV_inst13~combout\,
	combout => \inst60|inst|inst4~feeder_combout\);

-- Location: FF_X19_Y4_N59
\inst60|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst|inst4~q\);

-- Location: FF_X18_Y7_N50
\inst68|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst|inst4~q\);

-- Location: FF_X17_Y7_N40
\inst76|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst|inst4~q\);

-- Location: LABCELL_X18_Y7_N48
\inst81|auto_generated|l5_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w3_n0_mux_dataout~2_combout\ = ( \inst68|inst|inst4~q\ & ( \inst76|inst|inst4~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst52|inst|inst4~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst60|inst|inst4~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst68|inst|inst4~q\ & ( \inst76|inst|inst4~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & (\inst52|inst|inst4~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (((\inst60|inst|inst4~q\)) # 
-- (\Read_Reg_Num_1[3]~input_o\))) ) ) ) # ( \inst68|inst|inst4~q\ & ( !\inst76|inst|inst4~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\inst52|inst|inst4~q\)) # (\Read_Reg_Num_1[3]~input_o\))) # (\Read_Reg_Num_1[2]~input_o\ & (!\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst60|inst|inst4~q\)))) ) ) ) # ( !\inst68|inst|inst4~q\ & ( !\inst76|inst|inst4~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst52|inst|inst4~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst60|inst|inst4~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst52|inst|ALT_INV_inst4~q\,
	datad => \inst60|inst|ALT_INV_inst4~q\,
	datae => \inst68|inst|ALT_INV_inst4~q\,
	dataf => \inst76|inst|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w3_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X7_Y6_N30
\inst81|auto_generated|l5_w3_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w3_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_1[1]~input_o\ & ( \inst81|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\) # (\inst81|auto_generated|l5_w3_n0_mux_dataout~3_combout\) ) ) ) # ( 
-- !\Read_Reg_Num_1[1]~input_o\ & ( \inst81|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w3_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst81|auto_generated|l5_w3_n0_mux_dataout~1_combout\))) ) ) ) # ( \Read_Reg_Num_1[1]~input_o\ & ( !\inst81|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( (\inst81|auto_generated|l5_w3_n0_mux_dataout~3_combout\ & \Read_Reg_Num_1[0]~input_o\) ) ) ) 
-- # ( !\Read_Reg_Num_1[1]~input_o\ & ( !\inst81|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w3_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst81|auto_generated|l5_w3_n0_mux_dataout~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~0_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~3_combout\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~1_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~2_combout\,
	combout => \inst81|auto_generated|l5_w3_n0_mux_dataout~4_combout\);

-- Location: FF_X16_Y8_N10
\inst34|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst|inst4~q\);

-- Location: LABCELL_X11_Y8_N51
\inst32|inst|inst4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst|inst4~feeder_combout\ = \inst|inst|inst13~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst|ALT_INV_inst13~combout\,
	combout => \inst32|inst|inst4~feeder_combout\);

-- Location: FF_X11_Y8_N53
\inst32|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst|inst4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst|inst4~q\);

-- Location: FF_X12_Y8_N11
\inst38|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst|inst4~q\);

-- Location: FF_X11_Y8_N8
\inst36|inst|inst4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst|inst13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst|inst4~q\);

-- Location: LABCELL_X16_Y8_N36
\inst81|auto_generated|l5_w3_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w3_n0_mux_dataout~5_combout\ = ( \Read_Reg_Num_1[0]~input_o\ & ( \inst36|inst|inst4~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst|inst4~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst|inst4~q\))) ) ) ) # ( 
-- !\Read_Reg_Num_1[0]~input_o\ & ( \inst36|inst|inst4~q\ & ( (\Read_Reg_Num_1[1]~input_o\) # (\inst32|inst|inst4~q\) ) ) ) # ( \Read_Reg_Num_1[0]~input_o\ & ( !\inst36|inst|inst4~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst|inst4~q\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst|inst4~q\))) ) ) ) # ( !\Read_Reg_Num_1[0]~input_o\ & ( !\inst36|inst|inst4~q\ & ( (\inst32|inst|inst4~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst|ALT_INV_inst4~q\,
	datab => \inst32|inst|ALT_INV_inst4~q\,
	datac => \inst38|inst|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	dataf => \inst36|inst|ALT_INV_inst4~q\,
	combout => \inst81|auto_generated|l5_w3_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X13_Y9_N54
\inst81|auto_generated|l5_w3_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w3_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w3_n0_mux_dataout~5_combout\ & ( \Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w3_n0_mux_dataout~4_combout\ ) ) ) # ( 
-- !\inst81|auto_generated|l5_w3_n0_mux_dataout~5_combout\ & ( \Read_Reg_Num_1[4]~input_o\ & ( \inst81|auto_generated|l5_w3_n0_mux_dataout~4_combout\ ) ) ) # ( \inst81|auto_generated|l5_w3_n0_mux_dataout~5_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\) # (\inst81|auto_generated|l5_w3_n0_mux_dataout~9_combout\) ) ) ) # ( !\inst81|auto_generated|l5_w3_n0_mux_dataout~5_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( 
-- (\inst81|auto_generated|l5_w3_n0_mux_dataout~9_combout\ & !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~9_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~4_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~5_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	combout => \inst81|auto_generated|l5_w3_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X6_Y0_N18
\Write_Data[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(2),
	o => \Write_Data[2]~input_o\);

-- Location: LABCELL_X9_Y4_N15
\inst|inst|inst14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst|inst14~combout\ = ( \Write_Data[2]~input_o\ & ( !\Clear~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Write_Data[2]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst|inst14~combout\);

-- Location: LABCELL_X16_Y8_N0
\inst34|inst|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst|inst5~feeder_combout\ = \inst|inst|inst14~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|ALT_INV_inst14~combout\,
	combout => \inst34|inst|inst5~feeder_combout\);

-- Location: FF_X16_Y8_N1
\inst34|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst|inst5~q\);

-- Location: FF_X19_Y8_N2
\inst38|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst|inst5~q\);

-- Location: FF_X19_Y8_N32
\inst36|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst|inst5~q\);

-- Location: LABCELL_X13_Y8_N51
\inst32|inst|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst|inst5~feeder_combout\ = ( \inst|inst|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst14~combout\,
	combout => \inst32|inst|inst5~feeder_combout\);

-- Location: FF_X13_Y8_N52
\inst32|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst|inst5~q\);

-- Location: LABCELL_X19_Y8_N30
\inst81|auto_generated|l5_w2_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w2_n0_mux_dataout~5_combout\ = ( \inst36|inst|inst5~q\ & ( \inst32|inst|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst|inst5~q\)) # (\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst38|inst|inst5~q\)))) ) ) ) # ( !\inst36|inst|inst5~q\ & ( \inst32|inst|inst5~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst34|inst|inst5~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (((\inst38|inst|inst5~q\ & 
-- \Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst36|inst|inst5~q\ & ( !\inst32|inst|inst5~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst|inst5~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\) # 
-- (\inst38|inst|inst5~q\)))) ) ) ) # ( !\inst36|inst|inst5~q\ & ( !\inst32|inst|inst5~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst|inst5~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst|inst5~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst38|inst|ALT_INV_inst5~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst36|inst|ALT_INV_inst5~q\,
	dataf => \inst32|inst|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w2_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X9_Y2_N9
\inst|inst|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst|inst5~feeder_combout\ = \inst|inst|inst14~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst|ALT_INV_inst14~combout\,
	combout => \inst|inst|inst5~feeder_combout\);

-- Location: FF_X9_Y2_N11
\inst|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst5~q\);

-- Location: LABCELL_X7_Y4_N33
\inst22|inst|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst|inst5~feeder_combout\ = \inst|inst|inst14~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|ALT_INV_inst14~combout\,
	combout => \inst22|inst|inst5~feeder_combout\);

-- Location: FF_X7_Y4_N35
\inst22|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst|inst5~q\);

-- Location: FF_X6_Y6_N14
\inst18|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst|inst5~q\);

-- Location: FF_X6_Y6_N20
\inst20|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst|inst5~q\);

-- Location: MLABCELL_X6_Y6_N12
\inst81|auto_generated|l5_w2_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w2_n0_mux_dataout~8_combout\ = ( \inst18|inst|inst5~q\ & ( \inst20|inst|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst|inst|inst5~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst|inst5~q\)))) ) ) ) # ( !\inst18|inst|inst5~q\ & ( \inst20|inst|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst|inst|inst5~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((\Read_Reg_Num_1[1]~input_o\ & \inst22|inst|inst5~q\)))) ) ) ) # ( \inst18|inst|inst5~q\ & ( !\inst20|inst|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst|inst|inst5~q\ & (!\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst|inst5~q\)))) ) ) ) # ( !\inst18|inst|inst5~q\ & ( !\inst20|inst|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst|inst|inst5~q\ & (!\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((\Read_Reg_Num_1[1]~input_o\ & \inst22|inst|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst22|inst|ALT_INV_inst5~q\,
	datae => \inst18|inst|ALT_INV_inst5~q\,
	dataf => \inst20|inst|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w2_n0_mux_dataout~8_combout\);

-- Location: FF_X16_Y1_N29
\inst24|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst|inst5~q\);

-- Location: FF_X13_Y1_N25
\inst30|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst|inst5~q\);

-- Location: FF_X16_Y1_N43
\inst28|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst|inst5~q\);

-- Location: FF_X7_Y1_N41
\inst26|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst|inst5~q\);

-- Location: LABCELL_X16_Y1_N42
\inst81|auto_generated|l5_w2_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w2_n0_mux_dataout~7_combout\ = ( \inst28|inst|inst5~q\ & ( \inst26|inst|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst24|inst|inst5~q\)) # (\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((!\Read_Reg_Num_1[1]~input_o\) # ((\inst30|inst|inst5~q\)))) ) ) ) # ( !\inst28|inst|inst5~q\ & ( \inst26|inst|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\ & (\inst24|inst|inst5~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((!\Read_Reg_Num_1[1]~input_o\) # ((\inst30|inst|inst5~q\)))) ) ) ) # ( \inst28|inst|inst5~q\ & ( !\inst26|inst|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst24|inst|inst5~q\)) # (\Read_Reg_Num_1[1]~input_o\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst|inst5~q\)))) ) ) ) # ( !\inst28|inst|inst5~q\ & ( !\inst26|inst|inst5~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (!\Read_Reg_Num_1[1]~input_o\ & (\inst24|inst|inst5~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst24|inst|ALT_INV_inst5~q\,
	datad => \inst30|inst|ALT_INV_inst5~q\,
	datae => \inst28|inst|ALT_INV_inst5~q\,
	dataf => \inst26|inst|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w2_n0_mux_dataout~7_combout\);

-- Location: FF_X11_Y4_N56
\inst46|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst|inst5~q\);

-- Location: LABCELL_X12_Y2_N6
\inst40|inst|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst|inst5~feeder_combout\ = ( \inst|inst|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst14~combout\,
	combout => \inst40|inst|inst5~feeder_combout\);

-- Location: FF_X12_Y2_N8
\inst40|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst|inst5~q\);

-- Location: FF_X16_Y2_N31
\inst44|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst|inst5~q\);

-- Location: LABCELL_X11_Y4_N51
\inst42|inst|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst|inst5~feeder_combout\ = ( \inst|inst|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst14~combout\,
	combout => \inst42|inst|inst5~feeder_combout\);

-- Location: FF_X11_Y4_N53
\inst42|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst|inst5~q\);

-- Location: LABCELL_X16_Y2_N30
\inst81|auto_generated|l5_w2_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w2_n0_mux_dataout~6_combout\ = ( \inst44|inst|inst5~q\ & ( \inst42|inst|inst5~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # (\inst40|inst|inst5~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst46|inst|inst5~q\))) ) ) ) # ( !\inst44|inst|inst5~q\ & ( \inst42|inst|inst5~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\) # (\inst40|inst|inst5~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst46|inst|inst5~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst44|inst|inst5~q\ & ( !\inst42|inst|inst5~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst40|inst|inst5~q\ & !\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst46|inst|inst5~q\))) ) ) ) # ( !\inst44|inst|inst5~q\ & ( !\inst42|inst|inst5~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((\inst40|inst|inst5~q\ & !\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst46|inst|inst5~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst46|inst|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datac => \inst40|inst|ALT_INV_inst5~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst44|inst|ALT_INV_inst5~q\,
	dataf => \inst42|inst|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w2_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X18_Y4_N42
\inst81|auto_generated|l5_w2_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w2_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_1[3]~input_o\ & ( \inst81|auto_generated|l5_w2_n0_mux_dataout~6_combout\ ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( \inst81|auto_generated|l5_w2_n0_mux_dataout~6_combout\ & ( 
-- (!\Read_Reg_Num_1[2]~input_o\ & (\inst81|auto_generated|l5_w2_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst81|auto_generated|l5_w2_n0_mux_dataout~7_combout\))) ) ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( 
-- !\inst81|auto_generated|l5_w2_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst81|auto_generated|l5_w2_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst81|auto_generated|l5_w2_n0_mux_dataout~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000000000000000000001100001111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~8_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~7_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~6_combout\,
	combout => \inst81|auto_generated|l5_w2_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X13_Y7_N21
\inst52|inst|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst|inst5~feeder_combout\ = \inst|inst|inst14~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|ALT_INV_inst14~combout\,
	combout => \inst52|inst|inst5~feeder_combout\);

-- Location: FF_X13_Y7_N23
\inst52|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst|inst5~q\);

-- Location: FF_X19_Y4_N40
\inst76|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst|inst5~q\);

-- Location: FF_X19_Y4_N28
\inst60|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst|inst5~q\);

-- Location: FF_X19_Y6_N25
\inst68|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst|inst5~q\);

-- Location: LABCELL_X19_Y6_N24
\inst81|auto_generated|l5_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w2_n0_mux_dataout~2_combout\ = ( \inst68|inst|inst5~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst76|inst|inst5~q\) ) ) ) # ( !\inst68|inst|inst5~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\Read_Reg_Num_1[2]~input_o\ & \inst76|inst|inst5~q\) ) ) ) # ( \inst68|inst|inst5~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst52|inst|inst5~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst60|inst|inst5~q\))) ) ) ) # ( 
-- !\inst68|inst|inst5~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst52|inst|inst5~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst60|inst|inst5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst52|inst|ALT_INV_inst5~q\,
	datac => \inst76|inst|ALT_INV_inst5~q\,
	datad => \inst60|inst|ALT_INV_inst5~q\,
	datae => \inst68|inst|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w2_n0_mux_dataout~2_combout\);

-- Location: FF_X15_Y6_N11
\inst62|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst|inst5~q\);

-- Location: FF_X10_Y7_N59
\inst78|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst|inst5~q\);

-- Location: LABCELL_X11_Y7_N57
\inst54|inst|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst|inst5~feeder_combout\ = \inst|inst|inst14~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|ALT_INV_inst14~combout\,
	combout => \inst54|inst|inst5~feeder_combout\);

-- Location: FF_X11_Y7_N59
\inst54|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst|inst5~q\);

-- Location: FF_X10_Y7_N5
\inst70|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst|inst5~q\);

-- Location: LABCELL_X10_Y7_N3
\inst81|auto_generated|l5_w2_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w2_n0_mux_dataout~3_combout\ = ( \inst70|inst|inst5~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst78|inst|inst5~q\) ) ) ) # ( !\inst70|inst|inst5~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst78|inst|inst5~q\ & \Read_Reg_Num_1[2]~input_o\) ) ) ) # ( \inst70|inst|inst5~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst54|inst|inst5~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst62|inst|inst5~q\)) ) ) ) # ( 
-- !\inst70|inst|inst5~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & ((\inst54|inst|inst5~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst62|inst|inst5~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst|ALT_INV_inst5~q\,
	datab => \inst78|inst|ALT_INV_inst5~q\,
	datac => \inst54|inst|ALT_INV_inst5~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst70|inst|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w2_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X15_Y8_N42
\inst48|inst|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst48|inst|inst5~feeder_combout\ = ( \inst|inst|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst14~combout\,
	combout => \inst48|inst|inst5~feeder_combout\);

-- Location: FF_X15_Y8_N44
\inst48|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	d => \inst48|inst|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst|inst5~q\);

-- Location: FF_X6_Y8_N56
\inst72|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst|inst5~q\);

-- Location: LABCELL_X13_Y6_N3
\inst56|inst|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst|inst5~feeder_combout\ = \inst|inst|inst14~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|ALT_INV_inst14~combout\,
	combout => \inst56|inst|inst5~feeder_combout\);

-- Location: FF_X13_Y6_N4
\inst56|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst|inst5~q\);

-- Location: FF_X13_Y6_N38
\inst64|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst|inst5~q\);

-- Location: LABCELL_X7_Y6_N36
\inst81|auto_generated|l5_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w2_n0_mux_dataout~0_combout\ = ( \inst56|inst|inst5~q\ & ( \inst64|inst|inst5~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)) # (\inst48|inst|inst5~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\) # (\inst72|inst|inst5~q\)))) ) ) ) # ( !\inst56|inst|inst5~q\ & ( \inst64|inst|inst5~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst48|inst|inst5~q\ & (!\Read_Reg_Num_1[2]~input_o\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\) # (\inst72|inst|inst5~q\)))) ) ) ) # ( \inst56|inst|inst5~q\ & ( !\inst64|inst|inst5~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)) # (\inst48|inst|inst5~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((\Read_Reg_Num_1[2]~input_o\ & \inst72|inst|inst5~q\)))) ) ) ) # ( !\inst56|inst|inst5~q\ & ( !\inst64|inst|inst5~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst48|inst|inst5~q\ & (!\Read_Reg_Num_1[2]~input_o\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((\Read_Reg_Num_1[2]~input_o\ & \inst72|inst|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst48|inst|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datad => \inst72|inst|ALT_INV_inst5~q\,
	datae => \inst56|inst|ALT_INV_inst5~q\,
	dataf => \inst64|inst|ALT_INV_inst5~q\,
	combout => \inst81|auto_generated|l5_w2_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X7_Y3_N54
\inst58|inst|inst5~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst|inst5~feeder_combout\ = ( \inst|inst|inst14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst14~combout\,
	combout => \inst58|inst|inst5~feeder_combout\);

-- Location: FF_X7_Y3_N56
\inst58|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst|inst5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst|inst5~q\);

-- Location: FF_X9_Y7_N19
\inst74|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst|inst5~q\);

-- Location: FF_X7_Y5_N58
\inst50|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst|inst5~q\);

-- Location: FF_X7_Y5_N49
\inst66|inst|inst5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst|inst14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst|inst5~q\);

-- Location: LABCELL_X7_Y5_N48
\inst81|auto_generated|l5_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w2_n0_mux_dataout~1_combout\ = ( \inst66|inst|inst5~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst|inst5~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst74|inst|inst5~q\))) ) ) ) # ( 
-- !\inst66|inst|inst5~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst58|inst|inst5~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst74|inst|inst5~q\))) ) ) ) # ( \inst66|inst|inst5~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\inst50|inst|inst5~q\) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst66|inst|inst5~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & \inst50|inst|inst5~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst58|inst|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datac => \inst74|inst|ALT_INV_inst5~q\,
	datad => \inst50|inst|ALT_INV_inst5~q\,
	datae => \inst66|inst|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w2_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X7_Y6_N57
\inst81|auto_generated|l5_w2_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w2_n0_mux_dataout~4_combout\ = ( \inst81|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( \inst81|auto_generated|l5_w2_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\) # ((!\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst81|auto_generated|l5_w2_n0_mux_dataout~2_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst81|auto_generated|l5_w2_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst81|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( 
-- \inst81|auto_generated|l5_w2_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w2_n0_mux_dataout~2_combout\ & ((\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\) # 
-- (\inst81|auto_generated|l5_w2_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst81|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( !\inst81|auto_generated|l5_w2_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)) 
-- # (\inst81|auto_generated|l5_w2_n0_mux_dataout~2_combout\))) # (\Read_Reg_Num_1[0]~input_o\ & (((\inst81|auto_generated|l5_w2_n0_mux_dataout~3_combout\ & \Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst81|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( 
-- !\inst81|auto_generated|l5_w2_n0_mux_dataout~1_combout\ & ( (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst81|auto_generated|l5_w2_n0_mux_dataout~2_combout\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst81|auto_generated|l5_w2_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~2_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~3_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~0_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~1_combout\,
	combout => \inst81|auto_generated|l5_w2_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X17_Y8_N30
\inst81|auto_generated|l5_w2_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w2_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w2_n0_mux_dataout~4_combout\ & ( \Read_Reg_Num_1[4]~input_o\ ) ) # ( \inst81|auto_generated|l5_w2_n0_mux_dataout~4_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( 
-- (!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w2_n0_mux_dataout~9_combout\))) # (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w2_n0_mux_dataout~5_combout\)) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w2_n0_mux_dataout~4_combout\ & ( !\Read_Reg_Num_1[4]~input_o\ & ( (!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst81|auto_generated|l5_w2_n0_mux_dataout~9_combout\))) # 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w2_n0_mux_dataout~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~5_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~9_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~4_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	combout => \inst81|auto_generated|l5_w2_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X89_Y4_N61
\Write_Data[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(1),
	o => \Write_Data[1]~input_o\);

-- Location: LABCELL_X9_Y3_N3
\inst|inst|inst15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst|inst15~combout\ = ( !\Clear~input_o\ & ( \Write_Data[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Write_Data[1]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst|inst15~combout\);

-- Location: LABCELL_X10_Y9_N12
\inst34|inst|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst|inst6~feeder_combout\ = ( \inst|inst|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst15~combout\,
	combout => \inst34|inst|inst6~feeder_combout\);

-- Location: FF_X10_Y9_N13
\inst34|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst|inst6~q\);

-- Location: FF_X11_Y8_N59
\inst32|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst|inst6~q\);

-- Location: FF_X8_Y10_N56
\inst36|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst|inst6~q\);

-- Location: FF_X8_Y10_N50
\inst38|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst|inst6~q\);

-- Location: MLABCELL_X8_Y10_N54
\inst81|auto_generated|l5_w1_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w1_n0_mux_dataout~5_combout\ = ( \inst36|inst|inst6~q\ & ( \inst38|inst|inst6~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst32|inst|inst6~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst34|inst|inst6~q\))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst36|inst|inst6~q\ & ( \inst38|inst|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst32|inst|inst6~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (\inst34|inst|inst6~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst36|inst|inst6~q\ & ( !\inst38|inst|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst32|inst|inst6~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst34|inst|inst6~q\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( !\inst36|inst|inst6~q\ & ( !\inst38|inst|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & ((\inst32|inst|inst6~q\))) # 
-- (\Read_Reg_Num_1[0]~input_o\ & (\inst34|inst|inst6~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst34|inst|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \inst32|inst|ALT_INV_inst6~q\,
	datae => \inst36|inst|ALT_INV_inst6~q\,
	dataf => \inst38|inst|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w1_n0_mux_dataout~5_combout\);

-- Location: FF_X6_Y3_N2
\inst58|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst|inst6~q\);

-- Location: LABCELL_X7_Y5_N3
\inst50|inst|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst|inst6~feeder_combout\ = ( \inst|inst|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst15~combout\,
	combout => \inst50|inst|inst6~feeder_combout\);

-- Location: FF_X7_Y5_N5
\inst50|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst|inst6~q\);

-- Location: FF_X9_Y5_N5
\inst66|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst|inst6~q\);

-- Location: FF_X6_Y3_N43
\inst74|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst|inst6~q\);

-- Location: MLABCELL_X6_Y3_N39
\inst81|auto_generated|l5_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w1_n0_mux_dataout~1_combout\ = ( \inst66|inst|inst6~q\ & ( \inst74|inst|inst6~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst50|inst|inst6~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst58|inst|inst6~q\))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst66|inst|inst6~q\ & ( \inst74|inst|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst50|inst|inst6~q\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst58|inst|inst6~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst66|inst|inst6~q\ & ( !\inst74|inst|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst50|inst|inst6~q\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (\inst58|inst|inst6~q\)))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( !\inst66|inst|inst6~q\ & ( !\inst74|inst|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & ((\inst50|inst|inst6~q\))) # 
-- (\Read_Reg_Num_1[2]~input_o\ & (\inst58|inst|inst6~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst58|inst|ALT_INV_inst6~q\,
	datab => \inst50|inst|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst66|inst|ALT_INV_inst6~q\,
	dataf => \inst74|inst|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w1_n0_mux_dataout~1_combout\);

-- Location: FF_X15_Y3_N1
\inst76|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst|inst6~q\);

-- Location: FF_X13_Y3_N56
\inst52|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst|inst6~q\);

-- Location: LABCELL_X19_Y4_N6
\inst60|inst|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst|inst6~feeder_combout\ = ( \inst|inst|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst15~combout\,
	combout => \inst60|inst|inst6~feeder_combout\);

-- Location: FF_X19_Y4_N7
\inst60|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst|inst6~q\);

-- Location: FF_X13_Y3_N13
\inst68|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst|inst6~q\);

-- Location: LABCELL_X13_Y3_N12
\inst81|auto_generated|l5_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w1_n0_mux_dataout~2_combout\ = ( \inst68|inst|inst6~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst60|inst|inst6~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst76|inst|inst6~q\)) ) ) ) # ( 
-- !\inst68|inst|inst6~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst60|inst|inst6~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst76|inst|inst6~q\)) ) ) ) # ( \inst68|inst|inst6~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\inst52|inst|inst6~q\) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst68|inst|inst6~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & \inst52|inst|inst6~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst76|inst|ALT_INV_inst6~q\,
	datac => \inst52|inst|ALT_INV_inst6~q\,
	datad => \inst60|inst|ALT_INV_inst6~q\,
	datae => \inst68|inst|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w1_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X12_Y11_N18
\inst54|inst|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst|inst6~feeder_combout\ = ( \inst|inst|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst15~combout\,
	combout => \inst54|inst|inst6~feeder_combout\);

-- Location: FF_X12_Y11_N19
\inst54|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst|inst6~q\);

-- Location: FF_X10_Y6_N23
\inst78|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst|inst6~q\);

-- Location: FF_X12_Y11_N26
\inst70|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst|inst6~q\);

-- Location: MLABCELL_X15_Y7_N30
\inst62|inst|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst62|inst|inst6~feeder_combout\ = ( \inst|inst|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst15~combout\,
	combout => \inst62|inst|inst6~feeder_combout\);

-- Location: FF_X15_Y7_N32
\inst62|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	d => \inst62|inst|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst|inst6~q\);

-- Location: LABCELL_X12_Y11_N24
\inst81|auto_generated|l5_w1_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w1_n0_mux_dataout~3_combout\ = ( \inst70|inst|inst6~q\ & ( \inst62|inst|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)) # (\inst54|inst|inst6~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\) # (\inst78|inst|inst6~q\)))) ) ) ) # ( !\inst70|inst|inst6~q\ & ( \inst62|inst|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)) # (\inst54|inst|inst6~q\))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((\inst78|inst|inst6~q\ & \Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst70|inst|inst6~q\ & ( !\inst62|inst|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst54|inst|inst6~q\ & ((!\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((!\Read_Reg_Num_1[2]~input_o\) # (\inst78|inst|inst6~q\)))) ) ) ) # ( !\inst70|inst|inst6~q\ & ( !\inst62|inst|inst6~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & (\inst54|inst|inst6~q\ & ((!\Read_Reg_Num_1[2]~input_o\)))) # (\Read_Reg_Num_1[3]~input_o\ & 
-- (((\inst78|inst|inst6~q\ & \Read_Reg_Num_1[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst54|inst|ALT_INV_inst6~q\,
	datac => \inst78|inst|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst70|inst|ALT_INV_inst6~q\,
	dataf => \inst62|inst|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w1_n0_mux_dataout~3_combout\);

-- Location: FF_X12_Y7_N32
\inst56|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst|inst6~q\);

-- Location: FF_X12_Y9_N8
\inst72|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst|inst6~q\);

-- Location: FF_X10_Y10_N20
\inst64|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst|inst6~q\);

-- Location: FF_X10_Y10_N35
\inst48|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst|inst6~q\);

-- Location: LABCELL_X10_Y10_N18
\inst81|auto_generated|l5_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w1_n0_mux_dataout~0_combout\ = ( \inst64|inst|inst6~q\ & ( \inst48|inst|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\) # ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst|inst6~q\)) # (\Read_Reg_Num_1[3]~input_o\ & 
-- ((\inst72|inst|inst6~q\)))) ) ) ) # ( !\inst64|inst|inst6~q\ & ( \inst48|inst|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((!\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst|inst6~q\)) # 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst|inst6~q\))))) ) ) ) # ( \inst64|inst|inst6~q\ & ( !\inst48|inst|inst6~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)))) # (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & 
-- (\inst56|inst|inst6~q\)) # (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst|inst6~q\))))) ) ) ) # ( !\inst64|inst|inst6~q\ & ( !\inst48|inst|inst6~q\ & ( (\Read_Reg_Num_1[2]~input_o\ & ((!\Read_Reg_Num_1[3]~input_o\ & (\inst56|inst|inst6~q\)) # 
-- (\Read_Reg_Num_1[3]~input_o\ & ((\inst72|inst|inst6~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst56|inst|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst72|inst|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datae => \inst64|inst|ALT_INV_inst6~q\,
	dataf => \inst48|inst|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w1_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X12_Y2_N15
\inst81|auto_generated|l5_w1_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w1_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w1_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w1_n0_mux_dataout~1_combout\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w1_n0_mux_dataout~3_combout\))) ) ) ) # ( !\Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w1_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\) # 
-- (\inst81|auto_generated|l5_w1_n0_mux_dataout~2_combout\) ) ) ) # ( \Read_Reg_Num_1[0]~input_o\ & ( !\inst81|auto_generated|l5_w1_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst81|auto_generated|l5_w1_n0_mux_dataout~1_combout\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst81|auto_generated|l5_w1_n0_mux_dataout~3_combout\))) ) ) ) # ( !\Read_Reg_Num_1[0]~input_o\ & ( !\inst81|auto_generated|l5_w1_n0_mux_dataout~0_combout\ & ( (\inst81|auto_generated|l5_w1_n0_mux_dataout~2_combout\ & 
-- \Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~1_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~2_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~3_combout\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~0_combout\,
	combout => \inst81|auto_generated|l5_w1_n0_mux_dataout~4_combout\);

-- Location: FF_X12_Y3_N55
\inst30|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst|inst6~q\);

-- Location: LABCELL_X16_Y3_N24
\inst24|inst|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst24|inst|inst6~feeder_combout\ = ( \inst|inst|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst15~combout\,
	combout => \inst24|inst|inst6~feeder_combout\);

-- Location: FF_X16_Y3_N26
\inst24|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	d => \inst24|inst|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst|inst6~q\);

-- Location: FF_X16_Y3_N55
\inst28|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst|inst6~q\);

-- Location: FF_X12_Y3_N44
\inst26|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst|inst6~q\);

-- Location: LABCELL_X16_Y3_N54
\inst81|auto_generated|l5_w1_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w1_n0_mux_dataout~7_combout\ = ( \inst28|inst|inst6~q\ & ( \inst26|inst|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\) # (\inst24|inst|inst6~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\)) # (\inst30|inst|inst6~q\))) ) ) ) # ( !\inst28|inst|inst6~q\ & ( \inst26|inst|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst24|inst|inst6~q\ & !\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\)) # (\inst30|inst|inst6~q\))) ) ) ) # ( \inst28|inst|inst6~q\ & ( !\inst26|inst|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\) # (\inst24|inst|inst6~q\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst30|inst|inst6~q\ & ((\Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( !\inst28|inst|inst6~q\ & ( !\inst26|inst|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\inst24|inst|inst6~q\ & !\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (\inst30|inst|inst6~q\ & ((\Read_Reg_Num_1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datab => \inst30|inst|ALT_INV_inst6~q\,
	datac => \inst24|inst|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst28|inst|ALT_INV_inst6~q\,
	dataf => \inst26|inst|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w1_n0_mux_dataout~7_combout\);

-- Location: FF_X7_Y2_N29
\inst42|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst|inst6~q\);

-- Location: FF_X7_Y2_N43
\inst46|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst|inst6~q\);

-- Location: FF_X18_Y2_N25
\inst44|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst|inst6~q\);

-- Location: LABCELL_X12_Y2_N57
\inst40|inst|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst|inst6~feeder_combout\ = ( \inst|inst|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst15~combout\,
	combout => \inst40|inst|inst6~feeder_combout\);

-- Location: FF_X12_Y2_N59
\inst40|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst|inst6~q\);

-- Location: LABCELL_X18_Y2_N24
\inst81|auto_generated|l5_w1_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w1_n0_mux_dataout~6_combout\ = ( \inst44|inst|inst6~q\ & ( \inst40|inst|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & (\inst42|inst|inst6~q\)) # (\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst46|inst|inst6~q\)))) ) ) ) # ( !\inst44|inst|inst6~q\ & ( \inst40|inst|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)) # (\inst42|inst|inst6~q\))) # (\Read_Reg_Num_1[1]~input_o\ & (((\inst46|inst|inst6~q\ & 
-- \Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst44|inst|inst6~q\ & ( !\inst40|inst|inst6~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst42|inst|inst6~q\ & ((\Read_Reg_Num_1[0]~input_o\)))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\) # 
-- (\inst46|inst|inst6~q\)))) ) ) ) # ( !\inst44|inst|inst6~q\ & ( !\inst40|inst|inst6~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst42|inst|inst6~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst46|inst|inst6~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst42|inst|ALT_INV_inst6~q\,
	datac => \inst46|inst|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst44|inst|ALT_INV_inst6~q\,
	dataf => \inst40|inst|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w1_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X9_Y2_N30
\inst|inst|inst6~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst|inst6~feeder_combout\ = ( \inst|inst|inst15~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst15~combout\,
	combout => \inst|inst|inst6~feeder_combout\);

-- Location: FF_X9_Y2_N31
\inst|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst|inst6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst6~q\);

-- Location: FF_X9_Y3_N5
\inst22|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst|inst|inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst|inst6~q\);

-- Location: FF_X12_Y5_N2
\inst18|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst|inst6~q\);

-- Location: FF_X12_Y5_N44
\inst20|inst|inst6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	asdata => \inst|inst|inst15~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst|inst6~q\);

-- Location: LABCELL_X12_Y5_N0
\inst81|auto_generated|l5_w1_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w1_n0_mux_dataout~8_combout\ = ( \inst18|inst|inst6~q\ & ( \inst20|inst|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst|inst|inst6~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst|inst6~q\)))) ) ) ) # ( !\inst18|inst|inst6~q\ & ( \inst20|inst|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)) # (\inst|inst|inst6~q\))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((\inst22|inst|inst6~q\ & \Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( \inst18|inst|inst6~q\ & ( !\inst20|inst|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst|inst|inst6~q\ & ((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((!\Read_Reg_Num_1[1]~input_o\) # (\inst22|inst|inst6~q\)))) ) ) ) # ( !\inst18|inst|inst6~q\ & ( !\inst20|inst|inst6~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst|inst|inst6~q\ & ((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & 
-- (((\inst22|inst|inst6~q\ & \Read_Reg_Num_1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|ALT_INV_inst6~q\,
	datab => \inst22|inst|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst18|inst|ALT_INV_inst6~q\,
	dataf => \inst20|inst|ALT_INV_inst6~q\,
	combout => \inst81|auto_generated|l5_w1_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X18_Y2_N48
\inst81|auto_generated|l5_w1_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w1_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_1[3]~input_o\ & ( \inst81|auto_generated|l5_w1_n0_mux_dataout~6_combout\ ) ) # ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst81|auto_generated|l5_w1_n0_mux_dataout~8_combout\))) # (\Read_Reg_Num_1[2]~input_o\ & (\inst81|auto_generated|l5_w1_n0_mux_dataout~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000011110000111100010001101110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~7_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~6_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~8_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w1_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X6_Y2_N39
\inst81|auto_generated|l5_w1_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w1_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w1_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & ((!\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\) # 
-- ((\inst81|auto_generated|l5_w1_n0_mux_dataout~5_combout\)))) # (\Read_Reg_Num_1[4]~input_o\ & (((\inst81|auto_generated|l5_w1_n0_mux_dataout~4_combout\)))) ) ) # ( !\inst81|auto_generated|l5_w1_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & 
-- (\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst81|auto_generated|l5_w1_n0_mux_dataout~5_combout\))) # (\Read_Reg_Num_1[4]~input_o\ & (((\inst81|auto_generated|l5_w1_n0_mux_dataout~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~5_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~4_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~9_combout\,
	combout => \inst81|auto_generated|l5_w1_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X28_Y0_N52
\Write_Data[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Write_Data(0),
	o => \Write_Data[0]~input_o\);

-- Location: LABCELL_X10_Y2_N42
\inst|inst|inst16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst|inst16~combout\ = ( !\Clear~input_o\ & ( \Write_Data[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Write_Data[0]~input_o\,
	dataf => \ALT_INV_Clear~input_o\,
	combout => \inst|inst|inst16~combout\);

-- Location: LABCELL_X16_Y8_N57
\inst34|inst|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst34|inst|inst7~feeder_combout\ = ( \inst|inst|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst16~combout\,
	combout => \inst34|inst|inst7~feeder_combout\);

-- Location: FF_X16_Y8_N59
\inst34|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst34|inst4~combout\,
	d => \inst34|inst|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst34|inst|inst7~q\);

-- Location: FF_X7_Y8_N19
\inst38|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst38|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst38|inst|inst7~q\);

-- Location: FF_X7_Y8_N38
\inst36|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst36|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst36|inst|inst7~q\);

-- Location: LABCELL_X11_Y8_N48
\inst32|inst|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst32|inst|inst7~feeder_combout\ = ( \inst|inst|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst16~combout\,
	combout => \inst32|inst|inst7~feeder_combout\);

-- Location: FF_X11_Y8_N49
\inst32|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst32|inst4~combout\,
	d => \inst32|inst|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst32|inst|inst7~q\);

-- Location: LABCELL_X7_Y8_N36
\inst81|auto_generated|l5_w0_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w0_n0_mux_dataout~5_combout\ = ( \inst36|inst|inst7~q\ & ( \inst32|inst|inst7~q\ & ( (!\Read_Reg_Num_1[0]~input_o\) # ((!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst|inst7~q\)) # (\Read_Reg_Num_1[1]~input_o\ & 
-- ((\inst38|inst|inst7~q\)))) ) ) ) # ( !\inst36|inst|inst7~q\ & ( \inst32|inst|inst7~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst|inst7~q\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst|inst7~q\))))) ) ) ) # ( \inst36|inst|inst7~q\ & ( !\inst32|inst|inst7~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & 
-- (\inst34|inst|inst7~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst|inst7~q\))))) ) ) ) # ( !\inst36|inst|inst7~q\ & ( !\inst32|inst|inst7~q\ & ( (\Read_Reg_Num_1[0]~input_o\ & ((!\Read_Reg_Num_1[1]~input_o\ & (\inst34|inst|inst7~q\)) # 
-- (\Read_Reg_Num_1[1]~input_o\ & ((\inst38|inst|inst7~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datad => \inst38|inst|ALT_INV_inst7~q\,
	datae => \inst36|inst|ALT_INV_inst7~q\,
	dataf => \inst32|inst|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w0_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X10_Y8_N24
\inst52|inst|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst52|inst|inst7~feeder_combout\ = ( \inst|inst|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst16~combout\,
	combout => \inst52|inst|inst7~feeder_combout\);

-- Location: FF_X10_Y8_N26
\inst52|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst52|inst4~combout\,
	d => \inst52|inst|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst52|inst|inst7~q\);

-- Location: LABCELL_X19_Y4_N9
\inst60|inst|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst60|inst|inst7~feeder_combout\ = ( \inst|inst|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst16~combout\,
	combout => \inst60|inst|inst7~feeder_combout\);

-- Location: FF_X19_Y4_N11
\inst60|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst60|inst4~combout\,
	d => \inst60|inst|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst60|inst|inst7~q\);

-- Location: FF_X19_Y4_N14
\inst76|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst76|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst76|inst|inst7~q\);

-- Location: FF_X10_Y8_N19
\inst68|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst68|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst68|inst|inst7~q\);

-- Location: LABCELL_X10_Y8_N18
\inst81|auto_generated|l5_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w0_n0_mux_dataout~2_combout\ = ( \inst68|inst|inst7~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\) # (\inst76|inst|inst7~q\) ) ) ) # ( !\inst68|inst|inst7~q\ & ( \Read_Reg_Num_1[3]~input_o\ & ( 
-- (\inst76|inst|inst7~q\ & \Read_Reg_Num_1[2]~input_o\) ) ) ) # ( \inst68|inst|inst7~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst52|inst|inst7~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst60|inst|inst7~q\))) ) ) ) # ( 
-- !\inst68|inst|inst7~q\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst52|inst|inst7~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst60|inst|inst7~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst52|inst|ALT_INV_inst7~q\,
	datab => \inst60|inst|ALT_INV_inst7~q\,
	datac => \inst76|inst|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst68|inst|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w0_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X7_Y5_N21
\inst50|inst|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst50|inst|inst7~feeder_combout\ = ( \inst|inst|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst16~combout\,
	combout => \inst50|inst|inst7~feeder_combout\);

-- Location: FF_X7_Y5_N23
\inst50|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst50|inst4~combout\,
	d => \inst50|inst|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst50|inst|inst7~q\);

-- Location: LABCELL_X7_Y3_N15
\inst58|inst|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst58|inst|inst7~feeder_combout\ = ( \inst|inst|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst16~combout\,
	combout => \inst58|inst|inst7~feeder_combout\);

-- Location: FF_X7_Y3_N17
\inst58|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst58|inst4~combout\,
	d => \inst58|inst|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst58|inst|inst7~q\);

-- Location: FF_X7_Y5_N40
\inst66|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst66|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst66|inst|inst7~q\);

-- Location: FF_X9_Y7_N50
\inst74|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst74|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst74|inst|inst7~q\);

-- Location: LABCELL_X7_Y5_N39
\inst81|auto_generated|l5_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w0_n0_mux_dataout~1_combout\ = ( \inst66|inst|inst7~q\ & ( \inst74|inst|inst7~q\ & ( ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst|inst7~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst|inst7~q\)))) # 
-- (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst66|inst|inst7~q\ & ( \inst74|inst|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst|inst7~q\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst|inst7~q\))))) # 
-- (\Read_Reg_Num_1[3]~input_o\ & (((\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( \inst66|inst|inst7~q\ & ( !\inst74|inst|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst|inst7~q\)) # (\Read_Reg_Num_1[2]~input_o\ & 
-- ((\inst58|inst|inst7~q\))))) # (\Read_Reg_Num_1[3]~input_o\ & (((!\Read_Reg_Num_1[2]~input_o\)))) ) ) ) # ( !\inst66|inst|inst7~q\ & ( !\inst74|inst|inst7~q\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((!\Read_Reg_Num_1[2]~input_o\ & (\inst50|inst|inst7~q\)) # 
-- (\Read_Reg_Num_1[2]~input_o\ & ((\inst58|inst|inst7~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst50|inst|ALT_INV_inst7~q\,
	datab => \inst58|inst|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datae => \inst66|inst|ALT_INV_inst7~q\,
	dataf => \inst74|inst|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w0_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X11_Y7_N42
\inst54|inst|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst54|inst|inst7~feeder_combout\ = ( \inst|inst|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst16~combout\,
	combout => \inst54|inst|inst7~feeder_combout\);

-- Location: FF_X11_Y7_N44
\inst54|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst54|inst4~combout\,
	d => \inst54|inst|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst54|inst|inst7~q\);

-- Location: FF_X10_Y6_N47
\inst78|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst78|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst78|inst|inst7~q\);

-- Location: FF_X10_Y6_N26
\inst70|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst70|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst70|inst|inst7~q\);

-- Location: FF_X15_Y6_N46
\inst62|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst62|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst62|inst|inst7~q\);

-- Location: LABCELL_X10_Y6_N24
\inst81|auto_generated|l5_w0_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w0_n0_mux_dataout~3_combout\ = ( \inst70|inst|inst7~q\ & ( \inst62|inst|inst7~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)) # (\inst54|inst|inst7~q\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((!\Read_Reg_Num_1[3]~input_o\) # (\inst78|inst|inst7~q\)))) ) ) ) # ( !\inst70|inst|inst7~q\ & ( \inst62|inst|inst7~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst|inst7~q\ & (!\Read_Reg_Num_1[3]~input_o\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((!\Read_Reg_Num_1[3]~input_o\) # (\inst78|inst|inst7~q\)))) ) ) ) # ( \inst70|inst|inst7~q\ & ( !\inst62|inst|inst7~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (((\Read_Reg_Num_1[3]~input_o\)) # (\inst54|inst|inst7~q\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((\Read_Reg_Num_1[3]~input_o\ & \inst78|inst|inst7~q\)))) ) ) ) # ( !\inst70|inst|inst7~q\ & ( !\inst62|inst|inst7~q\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst54|inst|inst7~q\ & (!\Read_Reg_Num_1[3]~input_o\))) # (\Read_Reg_Num_1[2]~input_o\ & 
-- (((\Read_Reg_Num_1[3]~input_o\ & \inst78|inst|inst7~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datab => \inst54|inst|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datad => \inst78|inst|ALT_INV_inst7~q\,
	datae => \inst70|inst|ALT_INV_inst7~q\,
	dataf => \inst62|inst|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w0_n0_mux_dataout~3_combout\);

-- Location: FF_X11_Y5_N11
\inst48|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst48|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst48|inst|inst7~q\);

-- Location: FF_X8_Y8_N10
\inst72|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst72|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst72|inst|inst7~q\);

-- Location: LABCELL_X12_Y7_N0
\inst56|inst|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst56|inst|inst7~feeder_combout\ = \inst|inst|inst16~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|ALT_INV_inst16~combout\,
	combout => \inst56|inst|inst7~feeder_combout\);

-- Location: FF_X12_Y7_N2
\inst56|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst56|inst4~combout\,
	d => \inst56|inst|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst56|inst|inst7~q\);

-- Location: FF_X8_Y6_N14
\inst64|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst64|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst64|inst|inst7~q\);

-- Location: MLABCELL_X8_Y6_N12
\inst81|auto_generated|l5_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w0_n0_mux_dataout~0_combout\ = ( \inst64|inst|inst7~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst|inst7~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst|inst7~q\)) ) ) ) # ( 
-- !\inst64|inst|inst7~q\ & ( \Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & ((\inst56|inst|inst7~q\))) # (\Read_Reg_Num_1[3]~input_o\ & (\inst72|inst|inst7~q\)) ) ) ) # ( \inst64|inst|inst7~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( 
-- (\inst48|inst|inst7~q\) # (\Read_Reg_Num_1[3]~input_o\) ) ) ) # ( !\inst64|inst|inst7~q\ & ( !\Read_Reg_Num_1[2]~input_o\ & ( (!\Read_Reg_Num_1[3]~input_o\ & \inst48|inst|inst7~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	datab => \inst48|inst|ALT_INV_inst7~q\,
	datac => \inst72|inst|ALT_INV_inst7~q\,
	datad => \inst56|inst|ALT_INV_inst7~q\,
	datae => \inst64|inst|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	combout => \inst81|auto_generated|l5_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X10_Y8_N39
\inst81|auto_generated|l5_w0_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w0_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_1[1]~input_o\ & ( \Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w0_n0_mux_dataout~3_combout\ ) ) ) # ( !\Read_Reg_Num_1[1]~input_o\ & ( \Read_Reg_Num_1[0]~input_o\ & ( 
-- \inst81|auto_generated|l5_w0_n0_mux_dataout~1_combout\ ) ) ) # ( \Read_Reg_Num_1[1]~input_o\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w0_n0_mux_dataout~2_combout\ ) ) ) # ( !\Read_Reg_Num_1[1]~input_o\ & ( 
-- !\Read_Reg_Num_1[0]~input_o\ & ( \inst81|auto_generated|l5_w0_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~2_combout\,
	datab => \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~1_combout\,
	datac => \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~3_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~0_combout\,
	datae => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w0_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X11_Y2_N18
\inst20|inst|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst20|inst|inst7~feeder_combout\ = ( \inst|inst|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst16~combout\,
	combout => \inst20|inst|inst7~feeder_combout\);

-- Location: FF_X11_Y2_N20
\inst20|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst20|inst4~combout\,
	d => \inst20|inst|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|inst|inst7~q\);

-- Location: MLABCELL_X8_Y2_N15
\inst22|inst|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|inst|inst7~feeder_combout\ = ( \inst|inst|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst16~combout\,
	combout => \inst22|inst|inst7~feeder_combout\);

-- Location: FF_X8_Y2_N17
\inst22|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst22|inst4~combout\,
	d => \inst22|inst|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|inst|inst7~q\);

-- Location: FF_X8_Y2_N55
\inst18|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst18|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|inst|inst7~q\);

-- Location: LABCELL_X11_Y2_N39
\inst|inst|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst|inst7~feeder_combout\ = ( \inst|inst|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst16~combout\,
	combout => \inst|inst|inst7~feeder_combout\);

-- Location: FF_X11_Y2_N41
\inst|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|inst4~combout\,
	d => \inst|inst|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst7~q\);

-- Location: MLABCELL_X8_Y2_N54
\inst81|auto_generated|l5_w0_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w0_n0_mux_dataout~8_combout\ = ( \inst18|inst|inst7~q\ & ( \inst|inst|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\) # ((!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst|inst7~q\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst22|inst|inst7~q\)))) ) ) ) # ( !\inst18|inst|inst7~q\ & ( \inst|inst|inst7~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\)) # (\inst20|inst|inst7~q\))) # (\Read_Reg_Num_1[0]~input_o\ & (((\inst22|inst|inst7~q\ & 
-- \Read_Reg_Num_1[1]~input_o\)))) ) ) ) # ( \inst18|inst|inst7~q\ & ( !\inst|inst|inst7~q\ & ( (!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst|inst7~q\ & ((\Read_Reg_Num_1[1]~input_o\)))) # (\Read_Reg_Num_1[0]~input_o\ & (((!\Read_Reg_Num_1[1]~input_o\) # 
-- (\inst22|inst|inst7~q\)))) ) ) ) # ( !\inst18|inst|inst7~q\ & ( !\inst|inst|inst7~q\ & ( (\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst20|inst|inst7~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst22|inst|inst7~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|inst|ALT_INV_inst7~q\,
	datab => \inst22|inst|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst18|inst|ALT_INV_inst7~q\,
	dataf => \inst|inst|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w0_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X8_Y3_N39
\inst26|inst|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst26|inst|inst7~feeder_combout\ = ( \inst|inst|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst16~combout\,
	combout => \inst26|inst|inst7~feeder_combout\);

-- Location: FF_X8_Y3_N41
\inst26|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst26|inst4~combout\,
	d => \inst26|inst|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|inst|inst7~q\);

-- Location: FF_X10_Y5_N17
\inst24|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst24|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|inst|inst7~q\);

-- Location: FF_X16_Y5_N31
\inst30|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst30|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|inst|inst7~q\);

-- Location: FF_X16_Y5_N38
\inst28|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst28|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|inst|inst7~q\);

-- Location: LABCELL_X16_Y5_N36
\inst81|auto_generated|l5_w0_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w0_n0_mux_dataout~7_combout\ = ( \inst28|inst|inst7~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst|inst7~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst|inst7~q\))) ) ) ) # ( 
-- !\inst28|inst|inst7~q\ & ( \Read_Reg_Num_1[0]~input_o\ & ( (!\Read_Reg_Num_1[1]~input_o\ & (\inst26|inst|inst7~q\)) # (\Read_Reg_Num_1[1]~input_o\ & ((\inst30|inst|inst7~q\))) ) ) ) # ( \inst28|inst|inst7~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( 
-- (\Read_Reg_Num_1[1]~input_o\) # (\inst24|inst|inst7~q\) ) ) ) # ( !\inst28|inst|inst7~q\ & ( !\Read_Reg_Num_1[0]~input_o\ & ( (\inst24|inst|inst7~q\ & !\Read_Reg_Num_1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst|ALT_INV_inst7~q\,
	datab => \inst24|inst|ALT_INV_inst7~q\,
	datac => \inst30|inst|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datae => \inst28|inst|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	combout => \inst81|auto_generated|l5_w0_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X10_Y2_N39
\inst40|inst|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst40|inst|inst7~feeder_combout\ = ( \inst|inst|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst16~combout\,
	combout => \inst40|inst|inst7~feeder_combout\);

-- Location: FF_X10_Y2_N41
\inst40|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst40|inst4~combout\,
	d => \inst40|inst|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst40|inst|inst7~q\);

-- Location: LABCELL_X10_Y4_N9
\inst42|inst|inst7~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst42|inst|inst7~feeder_combout\ = ( \inst|inst|inst16~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst|ALT_INV_inst16~combout\,
	combout => \inst42|inst|inst7~feeder_combout\);

-- Location: FF_X10_Y4_N11
\inst42|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst42|inst4~combout\,
	d => \inst42|inst|inst7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst42|inst|inst7~q\);

-- Location: FF_X15_Y2_N38
\inst44|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst44|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst44|inst|inst7~q\);

-- Location: FF_X15_Y2_N44
\inst46|inst|inst7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst46|inst4~combout\,
	asdata => \inst|inst|inst16~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst46|inst|inst7~q\);

-- Location: MLABCELL_X15_Y2_N36
\inst81|auto_generated|l5_w0_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w0_n0_mux_dataout~6_combout\ = ( \inst44|inst|inst7~q\ & ( \inst46|inst|inst7~q\ & ( ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst|inst7~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst|inst7~q\)))) # 
-- (\Read_Reg_Num_1[1]~input_o\) ) ) ) # ( !\inst44|inst|inst7~q\ & ( \inst46|inst|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst|inst7~q\)) # (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst|inst7~q\))))) # 
-- (\Read_Reg_Num_1[1]~input_o\ & (((\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( \inst44|inst|inst7~q\ & ( !\inst46|inst|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst|inst7~q\)) # (\Read_Reg_Num_1[0]~input_o\ & 
-- ((\inst42|inst|inst7~q\))))) # (\Read_Reg_Num_1[1]~input_o\ & (((!\Read_Reg_Num_1[0]~input_o\)))) ) ) ) # ( !\inst44|inst|inst7~q\ & ( !\inst46|inst|inst7~q\ & ( (!\Read_Reg_Num_1[1]~input_o\ & ((!\Read_Reg_Num_1[0]~input_o\ & (\inst40|inst|inst7~q\)) # 
-- (\Read_Reg_Num_1[0]~input_o\ & ((\inst42|inst|inst7~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_1[1]~input_o\,
	datab => \inst40|inst|ALT_INV_inst7~q\,
	datac => \inst42|inst|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_1[0]~input_o\,
	datae => \inst44|inst|ALT_INV_inst7~q\,
	dataf => \inst46|inst|ALT_INV_inst7~q\,
	combout => \inst81|auto_generated|l5_w0_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X10_Y8_N42
\inst81|auto_generated|l5_w0_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w0_n0_mux_dataout~9_combout\ = ( \inst81|auto_generated|l5_w0_n0_mux_dataout~6_combout\ & ( \Read_Reg_Num_1[3]~input_o\ ) ) # ( \inst81|auto_generated|l5_w0_n0_mux_dataout~6_combout\ & ( !\Read_Reg_Num_1[3]~input_o\ & ( 
-- (!\Read_Reg_Num_1[2]~input_o\ & (\inst81|auto_generated|l5_w0_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst81|auto_generated|l5_w0_n0_mux_dataout~7_combout\))) ) ) ) # ( !\inst81|auto_generated|l5_w0_n0_mux_dataout~6_combout\ & ( 
-- !\Read_Reg_Num_1[3]~input_o\ & ( (!\Read_Reg_Num_1[2]~input_o\ & (\inst81|auto_generated|l5_w0_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_1[2]~input_o\ & ((\inst81|auto_generated|l5_w0_n0_mux_dataout~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~8_combout\,
	datab => \ALT_INV_Read_Reg_Num_1[2]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~7_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~6_combout\,
	dataf => \ALT_INV_Read_Reg_Num_1[3]~input_o\,
	combout => \inst81|auto_generated|l5_w0_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X10_Y8_N12
\inst81|auto_generated|l5_w0_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst81|auto_generated|l5_w0_n0_mux_dataout~10_combout\ = ( \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst81|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & 
-- (\inst81|auto_generated|l5_w0_n0_mux_dataout~5_combout\)) # (\Read_Reg_Num_1[4]~input_o\ & ((\inst81|auto_generated|l5_w0_n0_mux_dataout~4_combout\))) ) ) ) # ( !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( 
-- \inst81|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\) # (\inst81|auto_generated|l5_w0_n0_mux_dataout~4_combout\) ) ) ) # ( \inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( 
-- !\inst81|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_1[4]~input_o\ & (\inst81|auto_generated|l5_w0_n0_mux_dataout~5_combout\)) # (\Read_Reg_Num_1[4]~input_o\ & ((\inst81|auto_generated|l5_w0_n0_mux_dataout~4_combout\))) ) ) ) # ( 
-- !\inst81|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\inst81|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( (\Read_Reg_Num_1[4]~input_o\ & \inst81|auto_generated|l5_w0_n0_mux_dataout~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011000011111111001100111111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Read_Reg_Num_1[4]~input_o\,
	datac => \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~5_combout\,
	datad => \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~4_combout\,
	datae => \inst81|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	dataf => \inst81|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~9_combout\,
	combout => \inst81|auto_generated|l5_w0_n0_mux_dataout~10_combout\);

-- Location: IOIBUF_X6_Y0_N1
\Read_Reg_Num_2[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Read_Reg_Num_2(2),
	o => \Read_Reg_Num_2[2]~input_o\);

-- Location: IOIBUF_X26_Y0_N58
\Read_Reg_Num_2[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Read_Reg_Num_2(3),
	o => \Read_Reg_Num_2[3]~input_o\);

-- Location: LABCELL_X18_Y4_N54
\inst82|auto_generated|l5_w31_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~2_combout\ = ( \inst76|inst3|inst~q\ & ( \inst52|inst3|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst68|inst3|inst~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst60|inst3|inst~q\)))) ) ) ) # ( !\inst76|inst3|inst~q\ & ( \inst52|inst3|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst68|inst3|inst~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst60|inst3|inst~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst76|inst3|inst~q\ & ( !\inst52|inst3|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst68|inst3|inst~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst60|inst3|inst~q\)))) ) ) ) # ( !\inst76|inst3|inst~q\ & ( !\inst52|inst3|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst68|inst3|inst~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst60|inst3|inst~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst68|inst3|ALT_INV_inst~q\,
	datac => \inst60|inst3|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst76|inst3|ALT_INV_inst~q\,
	dataf => \inst52|inst3|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w31_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X26_Y0_N92
\Read_Reg_Num_2[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Read_Reg_Num_2(0),
	o => \Read_Reg_Num_2[0]~input_o\);

-- Location: IOIBUF_X30_Y0_N52
\Read_Reg_Num_2[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Read_Reg_Num_2(1),
	o => \Read_Reg_Num_2[1]~input_o\);

-- Location: LABCELL_X11_Y9_N54
\inst82|auto_generated|l5_w31_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~3_combout\ = ( \inst78|inst3|inst~q\ & ( \inst62|inst3|inst~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst3|inst~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst70|inst3|inst~q\))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst78|inst3|inst~q\ & ( \inst62|inst3|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst3|inst~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst70|inst3|inst~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\ & (!\Read_Reg_Num_2[3]~input_o\)) ) ) ) # ( \inst78|inst3|inst~q\ & ( !\inst62|inst3|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst3|inst~q\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst70|inst3|inst~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & (\Read_Reg_Num_2[3]~input_o\)) ) ) ) # ( !\inst78|inst3|inst~q\ & ( !\inst62|inst3|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst3|inst~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (\inst70|inst3|inst~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst70|inst3|ALT_INV_inst~q\,
	datad => \inst54|inst3|ALT_INV_inst~q\,
	datae => \inst78|inst3|ALT_INV_inst~q\,
	dataf => \inst62|inst3|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w31_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X8_Y3_N54
\inst82|auto_generated|l5_w31_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~1_combout\ = ( \Read_Reg_Num_2[2]~input_o\ & ( \inst66|inst3|inst~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst58|inst3|inst~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst74|inst3|inst~q\)) ) ) ) # ( 
-- !\Read_Reg_Num_2[2]~input_o\ & ( \inst66|inst3|inst~q\ & ( (\inst50|inst3|inst~q\) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( \Read_Reg_Num_2[2]~input_o\ & ( !\inst66|inst3|inst~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst58|inst3|inst~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (\inst74|inst3|inst~q\)) ) ) ) # ( !\Read_Reg_Num_2[2]~input_o\ & ( !\inst66|inst3|inst~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & \inst50|inst3|inst~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst74|inst3|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst58|inst3|ALT_INV_inst~q\,
	datad => \inst50|inst3|ALT_INV_inst~q\,
	datae => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	dataf => \inst66|inst3|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w31_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X12_Y10_N30
\inst82|auto_generated|l5_w31_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~0_combout\ = ( \inst72|inst3|inst~q\ & ( \inst64|inst3|inst~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst3|inst~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst3|inst~q\)))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst72|inst3|inst~q\ & ( \inst64|inst3|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\)) # (\inst48|inst3|inst~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (((\inst56|inst3|inst~q\ & 
-- !\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst72|inst3|inst~q\ & ( !\inst64|inst3|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst3|inst~q\ & ((!\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\) # 
-- (\inst56|inst3|inst~q\)))) ) ) ) # ( !\inst72|inst3|inst~q\ & ( !\inst64|inst3|inst~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst3|inst~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst3|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst48|inst3|ALT_INV_inst~q\,
	datab => \inst56|inst3|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst72|inst3|ALT_INV_inst~q\,
	dataf => \inst64|inst3|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w31_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X12_Y10_N36
\inst82|auto_generated|l5_w31_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w31_n0_mux_dataout~1_combout\ & ( \inst82|auto_generated|l5_w31_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\) # ((!\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst82|auto_generated|l5_w31_n0_mux_dataout~2_combout\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w31_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~1_combout\ & ( 
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)) # (\inst82|auto_generated|l5_w31_n0_mux_dataout~2_combout\))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\ & 
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst82|auto_generated|l5_w31_n0_mux_dataout~1_combout\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst82|auto_generated|l5_w31_n0_mux_dataout~2_combout\ & (\Read_Reg_Num_2[1]~input_o\))) # (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst82|auto_generated|l5_w31_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w31_n0_mux_dataout~1_combout\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~0_combout\ & ( (\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w31_n0_mux_dataout~2_combout\)) # 
-- (\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w31_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~2_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~3_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~1_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~0_combout\,
	combout => \inst82|auto_generated|l5_w31_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X9_Y9_N51
\inst82|auto_generated|l5_w31_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~5_combout\ = ( \inst38|inst3|inst~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\Read_Reg_Num_2[0]~input_o\) # (\inst36|inst3|inst~q\) ) ) ) # ( !\inst38|inst3|inst~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (\inst36|inst3|inst~q\ & !\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( \inst38|inst3|inst~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst3|inst~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst34|inst3|inst~q\))) ) ) ) # ( 
-- !\inst38|inst3|inst~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst3|inst~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst34|inst3|inst~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst36|inst3|ALT_INV_inst~q\,
	datab => \inst32|inst3|ALT_INV_inst~q\,
	datac => \inst34|inst3|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst38|inst3|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w31_n0_mux_dataout~5_combout\);

-- Location: IOIBUF_X4_Y0_N52
\Read_Reg_Num_2[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Read_Reg_Num_2(4),
	o => \Read_Reg_Num_2[4]~input_o\);

-- Location: LABCELL_X16_Y9_N54
\inst82|auto_generated|l5_w31_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ = ( \Read_Reg_Num_2[3]~input_o\ & ( !\Read_Reg_Num_2[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X8_Y7_N30
\inst82|auto_generated|l5_w31_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~9_combout\ = ( \inst20|inst3|inst~q\ & ( \inst|inst3|inst~q\ & ( (!\Read_Reg_Num_2[0]~input_o\) # ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst3|inst~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst22|inst3|inst~q\))) ) ) ) # ( !\inst20|inst3|inst~q\ & ( \inst|inst3|inst~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # (\inst18|inst3|inst~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst3|inst~q\ & 
-- ((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst20|inst3|inst~q\ & ( !\inst|inst3|inst~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst18|inst3|inst~q\ & \Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)) # 
-- (\inst22|inst3|inst~q\))) ) ) ) # ( !\inst20|inst3|inst~q\ & ( !\inst|inst3|inst~q\ & ( (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst3|inst~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst3|inst~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|inst3|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst18|inst3|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst20|inst3|ALT_INV_inst~q\,
	dataf => \inst|inst3|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w31_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X17_Y5_N30
\inst82|auto_generated|l5_w31_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~7_combout\ = ( \inst46|inst3|inst~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\inst42|inst3|inst~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst46|inst3|inst~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (!\Read_Reg_Num_2[1]~input_o\ & \inst42|inst3|inst~q\) ) ) ) # ( \inst46|inst3|inst~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst3|inst~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst3|inst~q\))) ) ) ) # ( 
-- !\inst46|inst3|inst~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst3|inst~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst3|inst~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst40|inst3|ALT_INV_inst~q\,
	datab => \inst44|inst3|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst42|inst3|ALT_INV_inst~q\,
	datae => \inst46|inst3|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w31_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X18_Y1_N30
\inst82|auto_generated|l5_w31_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~8_combout\ = ( \inst30|inst3|inst~q\ & ( \inst28|inst3|inst~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst3|inst~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst3|inst~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst30|inst3|inst~q\ & ( \inst28|inst3|inst~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)) # (\inst24|inst3|inst~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (((\inst26|inst3|inst~q\ & 
-- !\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst30|inst3|inst~q\ & ( !\inst28|inst3|inst~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst3|inst~q\ & ((!\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\) # 
-- (\inst26|inst3|inst~q\)))) ) ) ) # ( !\inst30|inst3|inst~q\ & ( !\inst28|inst3|inst~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst3|inst~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst3|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|inst3|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst26|inst3|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst30|inst3|ALT_INV_inst~q\,
	dataf => \inst28|inst3|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w31_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X13_Y10_N45
\inst82|auto_generated|l5_w31_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w31_n0_mux_dataout~7_combout\ & ( \inst82|auto_generated|l5_w31_n0_mux_dataout~8_combout\ & ( ((\Read_Reg_Num_2[3]~input_o\) # (\Read_Reg_Num_2[2]~input_o\)) # 
-- (\inst82|auto_generated|l5_w31_n0_mux_dataout~9_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~7_combout\ & ( \inst82|auto_generated|l5_w31_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\Read_Reg_Num_2[2]~input_o\) # 
-- (\inst82|auto_generated|l5_w31_n0_mux_dataout~9_combout\))) ) ) ) # ( \inst82|auto_generated|l5_w31_n0_mux_dataout~7_combout\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~8_combout\ & ( ((\inst82|auto_generated|l5_w31_n0_mux_dataout~9_combout\ & 
-- !\Read_Reg_Num_2[2]~input_o\)) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~7_combout\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~8_combout\ & ( (\inst82|auto_generated|l5_w31_n0_mux_dataout~9_combout\ & 
-- (!\Read_Reg_Num_2[2]~input_o\ & !\Read_Reg_Num_2[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100001111111101011111000000000101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~9_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~7_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~8_combout\,
	combout => \inst82|auto_generated|l5_w31_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X12_Y10_N42
\inst82|auto_generated|l5_w31_n0_mux_dataout~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~11_combout\ = ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w31_n0_mux_dataout~10_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & 
-- ((\inst82|auto_generated|l5_w31_n0_mux_dataout~5_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w31_n0_mux_dataout~4_combout\)) ) ) ) # ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( 
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~10_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\) # (\inst82|auto_generated|l5_w31_n0_mux_dataout~4_combout\) ) ) ) # ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( 
-- !\inst82|auto_generated|l5_w31_n0_mux_dataout~10_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & ((\inst82|auto_generated|l5_w31_n0_mux_dataout~5_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w31_n0_mux_dataout~4_combout\)) ) ) ) # 
-- ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~10_combout\ & ( (\inst82|auto_generated|l5_w31_n0_mux_dataout~4_combout\ & \Read_Reg_Num_2[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101010011010111110101111101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~4_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~5_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~10_combout\,
	combout => \inst82|auto_generated|l5_w31_n0_mux_dataout~11_combout\);

-- Location: LABCELL_X19_Y8_N18
\inst82|auto_generated|l5_w30_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w30_n0_mux_dataout~5_combout\ = ( \inst38|inst3|inst1~q\ & ( \inst36|inst3|inst1~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst32|inst3|inst1~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst34|inst3|inst1~q\))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst38|inst3|inst1~q\ & ( \inst36|inst3|inst1~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst32|inst3|inst1~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst34|inst3|inst1~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst38|inst3|inst1~q\ & ( !\inst36|inst3|inst1~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst32|inst3|inst1~q\))) # (\Read_Reg_Num_2[0]~input_o\ 
-- & (\inst34|inst3|inst1~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst38|inst3|inst1~q\ & ( !\inst36|inst3|inst1~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & 
-- ((\inst32|inst3|inst1~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst34|inst3|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst3|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst32|inst3|ALT_INV_inst1~q\,
	datae => \inst38|inst3|ALT_INV_inst1~q\,
	dataf => \inst36|inst3|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w30_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X10_Y7_N30
\inst82|auto_generated|l5_w30_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w30_n0_mux_dataout~3_combout\ = ( \inst78|inst3|inst1~q\ & ( \inst54|inst3|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\) # ((\inst62|inst3|inst1~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\inst70|inst3|inst1~q\)) # (\Read_Reg_Num_2[2]~input_o\))) ) ) ) # ( !\inst78|inst3|inst1~q\ & ( \inst54|inst3|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\) # ((\inst62|inst3|inst1~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (!\Read_Reg_Num_2[2]~input_o\ & ((\inst70|inst3|inst1~q\)))) ) ) ) # ( \inst78|inst3|inst1~q\ & ( !\inst54|inst3|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst3|inst1~q\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\inst70|inst3|inst1~q\)) # (\Read_Reg_Num_2[2]~input_o\))) ) ) ) # ( !\inst78|inst3|inst1~q\ & ( !\inst54|inst3|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst3|inst1~q\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (!\Read_Reg_Num_2[2]~input_o\ & ((\inst70|inst3|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst62|inst3|ALT_INV_inst1~q\,
	datad => \inst70|inst3|ALT_INV_inst1~q\,
	datae => \inst78|inst3|ALT_INV_inst1~q\,
	dataf => \inst54|inst3|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w30_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X17_Y4_N48
\inst82|auto_generated|l5_w30_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w30_n0_mux_dataout~2_combout\ = ( \inst76|inst3|inst1~q\ & ( \inst60|inst3|inst1~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & (\inst52|inst3|inst1~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst68|inst3|inst1~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst76|inst3|inst1~q\ & ( \inst60|inst3|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\)) # (\inst52|inst3|inst1~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (((\inst68|inst3|inst1~q\ & 
-- !\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst76|inst3|inst1~q\ & ( !\inst60|inst3|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst52|inst3|inst1~q\ & ((!\Read_Reg_Num_2[2]~input_o\)))) # (\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\) 
-- # (\inst68|inst3|inst1~q\)))) ) ) ) # ( !\inst76|inst3|inst1~q\ & ( !\inst60|inst3|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst52|inst3|inst1~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst68|inst3|inst1~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \inst52|inst3|ALT_INV_inst1~q\,
	datac => \inst68|inst3|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst76|inst3|ALT_INV_inst1~q\,
	dataf => \inst60|inst3|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w30_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X6_Y7_N30
\inst82|auto_generated|l5_w30_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w30_n0_mux_dataout~1_combout\ = ( \inst74|inst3|inst1~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\inst58|inst3|inst1~q\) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst74|inst3|inst1~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( 
-- (!\Read_Reg_Num_2[3]~input_o\ & \inst58|inst3|inst1~q\) ) ) ) # ( \inst74|inst3|inst1~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst50|inst3|inst1~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst66|inst3|inst1~q\)) ) ) ) # ( 
-- !\inst74|inst3|inst1~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst50|inst3|inst1~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst66|inst3|inst1~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst66|inst3|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst50|inst3|ALT_INV_inst1~q\,
	datad => \inst58|inst3|ALT_INV_inst1~q\,
	datae => \inst74|inst3|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w30_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X8_Y8_N15
\inst82|auto_generated|l5_w30_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w30_n0_mux_dataout~0_combout\ = ( \inst72|inst3|inst1~q\ & ( \inst48|inst3|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\) # (\inst64|inst3|inst1~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\)) # (\inst56|inst3|inst1~q\))) ) ) ) # ( !\inst72|inst3|inst1~q\ & ( \inst48|inst3|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\) # (\inst64|inst3|inst1~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst56|inst3|inst1~q\ & ((!\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst72|inst3|inst1~q\ & ( !\inst48|inst3|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\inst64|inst3|inst1~q\ & \Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\)) # (\inst56|inst3|inst1~q\))) ) ) ) # ( !\inst72|inst3|inst1~q\ & ( !\inst48|inst3|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\inst64|inst3|inst1~q\ & \Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst56|inst3|inst1~q\ & ((!\Read_Reg_Num_2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst56|inst3|ALT_INV_inst1~q\,
	datac => \inst64|inst3|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst72|inst3|ALT_INV_inst1~q\,
	dataf => \inst48|inst3|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w30_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X6_Y7_N6
\inst82|auto_generated|l5_w30_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w30_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_2[1]~input_o\ & ( \inst82|auto_generated|l5_w30_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w30_n0_mux_dataout~2_combout\))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w30_n0_mux_dataout~3_combout\)) ) ) ) # ( !\Read_Reg_Num_2[1]~input_o\ & ( \inst82|auto_generated|l5_w30_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\) # 
-- (\inst82|auto_generated|l5_w30_n0_mux_dataout~1_combout\) ) ) ) # ( \Read_Reg_Num_2[1]~input_o\ & ( !\inst82|auto_generated|l5_w30_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w30_n0_mux_dataout~2_combout\))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w30_n0_mux_dataout~3_combout\)) ) ) ) # ( !\Read_Reg_Num_2[1]~input_o\ & ( !\inst82|auto_generated|l5_w30_n0_mux_dataout~0_combout\ & ( (\Read_Reg_Num_2[0]~input_o\ & 
-- \inst82|auto_generated|l5_w30_n0_mux_dataout~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~3_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~2_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~1_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~0_combout\,
	combout => \inst82|auto_generated|l5_w30_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X6_Y9_N54
\inst82|auto_generated|l5_w30_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w30_n0_mux_dataout~8_combout\ = ( \inst20|inst3|inst1~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst18|inst3|inst1~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst22|inst3|inst1~q\))) ) ) ) # ( 
-- !\inst20|inst3|inst1~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst18|inst3|inst1~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst22|inst3|inst1~q\))) ) ) ) # ( \inst20|inst3|inst1~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst|inst3|inst1~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst20|inst3|inst1~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & \inst|inst3|inst1~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst18|inst3|ALT_INV_inst1~q\,
	datac => \inst22|inst3|ALT_INV_inst1~q\,
	datad => \inst|inst3|ALT_INV_inst1~q\,
	datae => \inst20|inst3|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w30_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X13_Y1_N12
\inst82|auto_generated|l5_w30_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w30_n0_mux_dataout~7_combout\ = ( \inst30|inst3|inst1~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\inst28|inst3|inst1~q\) # (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst30|inst3|inst1~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & \inst28|inst3|inst1~q\) ) ) ) # ( \inst30|inst3|inst1~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst24|inst3|inst1~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst26|inst3|inst1~q\)) ) ) ) # ( 
-- !\inst30|inst3|inst1~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst24|inst3|inst1~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst26|inst3|inst1~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst26|inst3|ALT_INV_inst1~q\,
	datac => \inst24|inst3|ALT_INV_inst1~q\,
	datad => \inst28|inst3|ALT_INV_inst1~q\,
	datae => \inst30|inst3|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w30_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X11_Y4_N18
\inst82|auto_generated|l5_w30_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w30_n0_mux_dataout~6_combout\ = ( \inst46|inst3|inst1~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\inst44|inst3|inst1~q\) # (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst46|inst3|inst1~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & \inst44|inst3|inst1~q\) ) ) ) # ( \inst46|inst3|inst1~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst3|inst1~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst3|inst1~q\))) ) ) ) # ( 
-- !\inst46|inst3|inst1~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst3|inst1~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst3|inst1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst44|inst3|ALT_INV_inst1~q\,
	datac => \inst40|inst3|ALT_INV_inst1~q\,
	datad => \inst42|inst3|ALT_INV_inst1~q\,
	datae => \inst46|inst3|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w30_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X6_Y7_N3
\inst82|auto_generated|l5_w30_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w30_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w30_n0_mux_dataout~6_combout\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\Read_Reg_Num_2[3]~input_o\) # (\inst82|auto_generated|l5_w30_n0_mux_dataout~7_combout\) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w30_n0_mux_dataout~6_combout\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\inst82|auto_generated|l5_w30_n0_mux_dataout~7_combout\ & !\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( \inst82|auto_generated|l5_w30_n0_mux_dataout~6_combout\ & ( 
-- !\Read_Reg_Num_2[2]~input_o\ & ( (\Read_Reg_Num_2[3]~input_o\) # (\inst82|auto_generated|l5_w30_n0_mux_dataout~8_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w30_n0_mux_dataout~6_combout\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( 
-- (\inst82|auto_generated|l5_w30_n0_mux_dataout~8_combout\ & !\Read_Reg_Num_2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~8_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~7_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~6_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w30_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X6_Y7_N54
\inst82|auto_generated|l5_w30_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w30_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & 
-- (\inst82|auto_generated|l5_w30_n0_mux_dataout~5_combout\)) # (\Read_Reg_Num_2[4]~input_o\ & ((\inst82|auto_generated|l5_w30_n0_mux_dataout~4_combout\))) ) ) ) # ( !\inst82|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( 
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w30_n0_mux_dataout~5_combout\)) # (\Read_Reg_Num_2[4]~input_o\ & ((\inst82|auto_generated|l5_w30_n0_mux_dataout~4_combout\))) ) ) ) # ( 
-- \inst82|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\) # (\inst82|auto_generated|l5_w30_n0_mux_dataout~4_combout\) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w30_n0_mux_dataout~9_combout\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (\Read_Reg_Num_2[4]~input_o\ & \inst82|auto_generated|l5_w30_n0_mux_dataout~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~5_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~4_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w30_n0_mux_dataout~9_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	combout => \inst82|auto_generated|l5_w30_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X11_Y10_N42
\inst82|auto_generated|l5_w29_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w29_n0_mux_dataout~5_combout\ = ( \inst38|inst3|inst2~q\ & ( \inst36|inst3|inst2~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst32|inst3|inst2~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst34|inst3|inst2~q\))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst38|inst3|inst2~q\ & ( \inst36|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst32|inst3|inst2~q\) # (\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst34|inst3|inst2~q\ & 
-- (!\Read_Reg_Num_2[1]~input_o\))) ) ) ) # ( \inst38|inst3|inst2~q\ & ( !\inst36|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\ & \inst32|inst3|inst2~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\)) # (\inst34|inst3|inst2~q\))) ) ) ) # ( !\inst38|inst3|inst2~q\ & ( !\inst36|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst32|inst3|inst2~q\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst34|inst3|inst2~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst3|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst32|inst3|ALT_INV_inst2~q\,
	datae => \inst38|inst3|ALT_INV_inst2~q\,
	dataf => \inst36|inst3|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w29_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X18_Y3_N30
\inst82|auto_generated|l5_w29_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w29_n0_mux_dataout~6_combout\ = ( \inst46|inst3|inst2~q\ & ( \inst42|inst3|inst2~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst40|inst3|inst2~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst44|inst3|inst2~q\))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst46|inst3|inst2~q\ & ( \inst42|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst40|inst3|inst2~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst44|inst3|inst2~q\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst46|inst3|inst2~q\ & ( !\inst42|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst40|inst3|inst2~q\))) # (\Read_Reg_Num_2[1]~input_o\ 
-- & (\inst44|inst3|inst2~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( !\inst46|inst3|inst2~q\ & ( !\inst42|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst40|inst3|inst2~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst44|inst3|inst2~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst44|inst3|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst40|inst3|ALT_INV_inst2~q\,
	datae => \inst46|inst3|ALT_INV_inst2~q\,
	dataf => \inst42|inst3|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w29_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X12_Y3_N12
\inst82|auto_generated|l5_w29_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w29_n0_mux_dataout~7_combout\ = ( \inst30|inst3|inst2~q\ & ( \inst24|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst28|inst3|inst2~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\)) # (\inst26|inst3|inst2~q\))) ) ) ) # ( !\inst30|inst3|inst2~q\ & ( \inst24|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst28|inst3|inst2~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst26|inst3|inst2~q\ & (!\Read_Reg_Num_2[1]~input_o\))) ) ) ) # ( \inst30|inst3|inst2~q\ & ( !\inst24|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\ & \inst28|inst3|inst2~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\)) # (\inst26|inst3|inst2~q\))) ) ) ) # ( !\inst30|inst3|inst2~q\ & ( !\inst24|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\ & \inst28|inst3|inst2~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst26|inst3|inst2~q\ & (!\Read_Reg_Num_2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst3|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst28|inst3|ALT_INV_inst2~q\,
	datae => \inst30|inst3|ALT_INV_inst2~q\,
	dataf => \inst24|inst3|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w29_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X13_Y7_N57
\inst82|auto_generated|l5_w29_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w29_n0_mux_dataout~8_combout\ = ( \inst20|inst3|inst2~q\ & ( \inst22|inst3|inst2~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst3|inst2~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst3|inst2~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst20|inst3|inst2~q\ & ( \inst22|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst3|inst2~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst3|inst2~q\))))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst20|inst3|inst2~q\ & ( !\inst22|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst3|inst2~q\)) # (\Read_Reg_Num_2[0]~input_o\ & 
-- ((\inst18|inst3|inst2~q\))))) # (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst20|inst3|inst2~q\ & ( !\inst22|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst3|inst2~q\)) # 
-- (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst3|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst18|inst3|ALT_INV_inst2~q\,
	datae => \inst20|inst3|ALT_INV_inst2~q\,
	dataf => \inst22|inst3|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w29_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X17_Y7_N42
\inst82|auto_generated|l5_w29_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w29_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w29_n0_mux_dataout~8_combout\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst82|auto_generated|l5_w29_n0_mux_dataout~7_combout\))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w29_n0_mux_dataout~6_combout\)) ) ) ) # ( !\inst82|auto_generated|l5_w29_n0_mux_dataout~8_combout\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & 
-- ((\inst82|auto_generated|l5_w29_n0_mux_dataout~7_combout\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w29_n0_mux_dataout~6_combout\)) ) ) ) # ( \inst82|auto_generated|l5_w29_n0_mux_dataout~8_combout\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( 
-- (!\Read_Reg_Num_2[3]~input_o\) # (\inst82|auto_generated|l5_w29_n0_mux_dataout~6_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w29_n0_mux_dataout~8_combout\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (\Read_Reg_Num_2[3]~input_o\ & 
-- \inst82|auto_generated|l5_w29_n0_mux_dataout~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~6_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~7_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~8_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w29_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X17_Y4_N33
\inst82|auto_generated|l5_w29_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w29_n0_mux_dataout~2_combout\ = ( \inst76|inst3|inst2~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst68|inst3|inst2~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst76|inst3|inst2~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst68|inst3|inst2~q\) ) ) ) # ( \inst76|inst3|inst2~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst3|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst3|inst2~q\)) ) ) ) # ( 
-- !\inst76|inst3|inst2~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst3|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst3|inst2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst60|inst3|ALT_INV_inst2~q\,
	datac => \inst52|inst3|ALT_INV_inst2~q\,
	datad => \inst68|inst3|ALT_INV_inst2~q\,
	datae => \inst76|inst3|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w29_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X15_Y6_N12
\inst82|auto_generated|l5_w29_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w29_n0_mux_dataout~3_combout\ = ( \inst78|inst3|inst2~q\ & ( \inst70|inst3|inst2~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & (\inst54|inst3|inst2~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst62|inst3|inst2~q\)))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst78|inst3|inst2~q\ & ( \inst70|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\)) # (\inst54|inst3|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (((\inst62|inst3|inst2~q\ & 
-- !\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst78|inst3|inst2~q\ & ( !\inst70|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst54|inst3|inst2~q\ & ((!\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\) 
-- # (\inst62|inst3|inst2~q\)))) ) ) ) # ( !\inst78|inst3|inst2~q\ & ( !\inst70|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & (\inst54|inst3|inst2~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst62|inst3|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst54|inst3|ALT_INV_inst2~q\,
	datac => \inst62|inst3|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst78|inst3|ALT_INV_inst2~q\,
	dataf => \inst70|inst3|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w29_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X17_Y8_N36
\inst82|auto_generated|l5_w29_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w29_n0_mux_dataout~0_combout\ = ( \inst72|inst3|inst2~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\Read_Reg_Num_2[3]~input_o\) # (\inst56|inst3|inst2~q\) ) ) ) # ( !\inst72|inst3|inst2~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( 
-- (\inst56|inst3|inst2~q\ & !\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( \inst72|inst3|inst2~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst3|inst2~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst64|inst3|inst2~q\))) ) ) ) # ( 
-- !\inst72|inst3|inst2~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst3|inst2~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst64|inst3|inst2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst56|inst3|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst48|inst3|ALT_INV_inst2~q\,
	datad => \inst64|inst3|ALT_INV_inst2~q\,
	datae => \inst72|inst3|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w29_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X10_Y3_N45
\inst82|auto_generated|l5_w29_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w29_n0_mux_dataout~1_combout\ = ( \inst74|inst3|inst2~q\ & ( \inst58|inst3|inst2~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & (\inst50|inst3|inst2~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst66|inst3|inst2~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst74|inst3|inst2~q\ & ( \inst58|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst50|inst3|inst2~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst66|inst3|inst2~q\))))) # 
-- (\Read_Reg_Num_2[2]~input_o\ & (!\Read_Reg_Num_2[3]~input_o\)) ) ) ) # ( \inst74|inst3|inst2~q\ & ( !\inst58|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst50|inst3|inst2~q\)) # (\Read_Reg_Num_2[3]~input_o\ & 
-- ((\inst66|inst3|inst2~q\))))) # (\Read_Reg_Num_2[2]~input_o\ & (\Read_Reg_Num_2[3]~input_o\)) ) ) ) # ( !\inst74|inst3|inst2~q\ & ( !\inst58|inst3|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst50|inst3|inst2~q\)) # 
-- (\Read_Reg_Num_2[3]~input_o\ & ((\inst66|inst3|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst50|inst3|ALT_INV_inst2~q\,
	datad => \inst66|inst3|ALT_INV_inst2~q\,
	datae => \inst74|inst3|ALT_INV_inst2~q\,
	dataf => \inst58|inst3|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w29_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X18_Y9_N36
\inst82|auto_generated|l5_w29_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w29_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w29_n0_mux_dataout~0_combout\ & ( \inst82|auto_generated|l5_w29_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\) # ((!\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst82|auto_generated|l5_w29_n0_mux_dataout~2_combout\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w29_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst82|auto_generated|l5_w29_n0_mux_dataout~0_combout\ & ( 
-- \inst82|auto_generated|l5_w29_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\Read_Reg_Num_2[0]~input_o\)) # (\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w29_n0_mux_dataout~2_combout\)) # 
-- (\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w29_n0_mux_dataout~3_combout\))))) ) ) ) # ( \inst82|auto_generated|l5_w29_n0_mux_dataout~0_combout\ & ( !\inst82|auto_generated|l5_w29_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ 
-- & (!\Read_Reg_Num_2[0]~input_o\)) # (\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w29_n0_mux_dataout~2_combout\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w29_n0_mux_dataout~3_combout\))))) 
-- ) ) ) # ( !\inst82|auto_generated|l5_w29_n0_mux_dataout~0_combout\ & ( !\inst82|auto_generated|l5_w29_n0_mux_dataout~1_combout\ & ( (\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w29_n0_mux_dataout~2_combout\)) 
-- # (\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w29_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~2_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~3_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~0_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~1_combout\,
	combout => \inst82|auto_generated|l5_w29_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X18_Y9_N57
\inst82|auto_generated|l5_w29_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w29_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w29_n0_mux_dataout~4_combout\ & ( ((!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst82|auto_generated|l5_w29_n0_mux_dataout~9_combout\))) # 
-- (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst82|auto_generated|l5_w29_n0_mux_dataout~5_combout\))) # (\Read_Reg_Num_2[4]~input_o\) ) ) # ( !\inst82|auto_generated|l5_w29_n0_mux_dataout~4_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & 
-- ((!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst82|auto_generated|l5_w29_n0_mux_dataout~9_combout\))) # (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst82|auto_generated|l5_w29_n0_mux_dataout~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011111111100011101000000000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~5_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~9_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w29_n0_mux_dataout~4_combout\,
	combout => \inst82|auto_generated|l5_w29_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X7_Y6_N0
\inst82|auto_generated|l5_w28_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w28_n0_mux_dataout~1_combout\ = ( \inst74|inst3|inst3~q\ & ( \inst58|inst3|inst3~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & (\inst50|inst3|inst3~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst66|inst3|inst3~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst74|inst3|inst3~q\ & ( \inst58|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\inst50|inst3|inst3~q\)) # (\Read_Reg_Num_2[2]~input_o\))) # (\Read_Reg_Num_2[3]~input_o\ & (!\Read_Reg_Num_2[2]~input_o\ & 
-- ((\inst66|inst3|inst3~q\)))) ) ) ) # ( \inst74|inst3|inst3~q\ & ( !\inst58|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (!\Read_Reg_Num_2[2]~input_o\ & (\inst50|inst3|inst3~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (((\inst66|inst3|inst3~q\)) # 
-- (\Read_Reg_Num_2[2]~input_o\))) ) ) ) # ( !\inst74|inst3|inst3~q\ & ( !\inst58|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst50|inst3|inst3~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst66|inst3|inst3~q\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst50|inst3|ALT_INV_inst3~q\,
	datad => \inst66|inst3|ALT_INV_inst3~q\,
	datae => \inst74|inst3|ALT_INV_inst3~q\,
	dataf => \inst58|inst3|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w28_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X15_Y4_N30
\inst82|auto_generated|l5_w28_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w28_n0_mux_dataout~2_combout\ = ( \inst76|inst3|inst3~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst68|inst3|inst3~q\) ) ) ) # ( !\inst76|inst3|inst3~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst68|inst3|inst3~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst76|inst3|inst3~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst52|inst3|inst3~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst60|inst3|inst3~q\))) ) ) ) # ( 
-- !\inst76|inst3|inst3~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst52|inst3|inst3~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst60|inst3|inst3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst68|inst3|ALT_INV_inst3~q\,
	datab => \inst52|inst3|ALT_INV_inst3~q\,
	datac => \inst60|inst3|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst76|inst3|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w28_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X16_Y6_N42
\inst82|auto_generated|l5_w28_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w28_n0_mux_dataout~3_combout\ = ( \inst70|inst3|inst3~q\ & ( \inst54|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[2]~input_o\) # ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst62|inst3|inst3~q\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst78|inst3|inst3~q\))) ) ) ) # ( !\inst70|inst3|inst3~q\ & ( \inst54|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\) # (\inst62|inst3|inst3~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst78|inst3|inst3~q\ & 
-- (\Read_Reg_Num_2[2]~input_o\))) ) ) ) # ( \inst70|inst3|inst3~q\ & ( !\inst54|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\ & \inst62|inst3|inst3~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\)) 
-- # (\inst78|inst3|inst3~q\))) ) ) ) # ( !\inst70|inst3|inst3~q\ & ( !\inst54|inst3|inst3~q\ & ( (\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst62|inst3|inst3~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst78|inst3|inst3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst78|inst3|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst62|inst3|ALT_INV_inst3~q\,
	datae => \inst70|inst3|ALT_INV_inst3~q\,
	dataf => \inst54|inst3|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w28_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X9_Y9_N21
\inst82|auto_generated|l5_w28_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w28_n0_mux_dataout~0_combout\ = ( \inst72|inst3|inst3~q\ & ( \inst48|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\) # (\inst64|inst3|inst3~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\)) # (\inst56|inst3|inst3~q\))) ) ) ) # ( !\inst72|inst3|inst3~q\ & ( \inst48|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\) # (\inst64|inst3|inst3~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst56|inst3|inst3~q\ & ((!\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst72|inst3|inst3~q\ & ( !\inst48|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\inst64|inst3|inst3~q\ & \Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\)) # (\inst56|inst3|inst3~q\))) ) ) ) # ( !\inst72|inst3|inst3~q\ & ( !\inst48|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\inst64|inst3|inst3~q\ & \Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst56|inst3|inst3~q\ & ((!\Read_Reg_Num_2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst56|inst3|ALT_INV_inst3~q\,
	datac => \inst64|inst3|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst72|inst3|ALT_INV_inst3~q\,
	dataf => \inst48|inst3|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w28_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X7_Y9_N51
\inst82|auto_generated|l5_w28_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w28_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w28_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w28_n0_mux_dataout~1_combout\)) # 
-- (\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w28_n0_mux_dataout~3_combout\))) ) ) ) # ( !\Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w28_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\) # 
-- (\inst82|auto_generated|l5_w28_n0_mux_dataout~2_combout\) ) ) ) # ( \Read_Reg_Num_2[0]~input_o\ & ( !\inst82|auto_generated|l5_w28_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w28_n0_mux_dataout~1_combout\)) # 
-- (\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w28_n0_mux_dataout~3_combout\))) ) ) ) # ( !\Read_Reg_Num_2[0]~input_o\ & ( !\inst82|auto_generated|l5_w28_n0_mux_dataout~0_combout\ & ( (\Read_Reg_Num_2[1]~input_o\ & 
-- \inst82|auto_generated|l5_w28_n0_mux_dataout~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~1_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~2_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~3_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~0_combout\,
	combout => \inst82|auto_generated|l5_w28_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X16_Y5_N18
\inst82|auto_generated|l5_w28_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w28_n0_mux_dataout~7_combout\ = ( \inst30|inst3|inst3~q\ & ( \inst26|inst3|inst3~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst3|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst3|inst3~q\))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst30|inst3|inst3~q\ & ( \inst26|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst3|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst3|inst3~q\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst30|inst3|inst3~q\ & ( !\inst26|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst3|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ 
-- & (\inst28|inst3|inst3~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( !\inst30|inst3|inst3~q\ & ( !\inst26|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst24|inst3|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst3|inst3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|inst3|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst24|inst3|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst30|inst3|ALT_INV_inst3~q\,
	dataf => \inst26|inst3|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w28_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X22_Y4_N54
\inst82|auto_generated|l5_w28_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w28_n0_mux_dataout~6_combout\ = ( \inst46|inst3|inst3~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\inst42|inst3|inst3~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst46|inst3|inst3~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (!\Read_Reg_Num_2[1]~input_o\ & \inst42|inst3|inst3~q\) ) ) ) # ( \inst46|inst3|inst3~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst40|inst3|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst44|inst3|inst3~q\)) ) ) ) # ( 
-- !\inst46|inst3|inst3~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst40|inst3|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst44|inst3|inst3~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst42|inst3|ALT_INV_inst3~q\,
	datac => \inst44|inst3|ALT_INV_inst3~q\,
	datad => \inst40|inst3|ALT_INV_inst3~q\,
	datae => \inst46|inst3|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w28_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X6_Y9_N18
\inst82|auto_generated|l5_w28_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w28_n0_mux_dataout~8_combout\ = ( \inst20|inst3|inst3~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst3|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst3|inst3~q\)) ) ) ) # ( 
-- !\inst20|inst3|inst3~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst3|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst3|inst3~q\)) ) ) ) # ( \inst20|inst3|inst3~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst|inst3|inst3~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst20|inst3|inst3~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & \inst|inst3|inst3~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst22|inst3|ALT_INV_inst3~q\,
	datac => \inst18|inst3|ALT_INV_inst3~q\,
	datad => \inst|inst3|ALT_INV_inst3~q\,
	datae => \inst20|inst3|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w28_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X7_Y9_N42
\inst82|auto_generated|l5_w28_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w28_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_2[2]~input_o\ & ( \inst82|auto_generated|l5_w28_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w28_n0_mux_dataout~7_combout\)) # 
-- (\Read_Reg_Num_2[3]~input_o\ & ((\inst82|auto_generated|l5_w28_n0_mux_dataout~6_combout\))) ) ) ) # ( !\Read_Reg_Num_2[2]~input_o\ & ( \inst82|auto_generated|l5_w28_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\) # 
-- (\inst82|auto_generated|l5_w28_n0_mux_dataout~6_combout\) ) ) ) # ( \Read_Reg_Num_2[2]~input_o\ & ( !\inst82|auto_generated|l5_w28_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w28_n0_mux_dataout~7_combout\)) # 
-- (\Read_Reg_Num_2[3]~input_o\ & ((\inst82|auto_generated|l5_w28_n0_mux_dataout~6_combout\))) ) ) ) # ( !\Read_Reg_Num_2[2]~input_o\ & ( !\inst82|auto_generated|l5_w28_n0_mux_dataout~8_combout\ & ( (\inst82|auto_generated|l5_w28_n0_mux_dataout~6_combout\ & 
-- \Read_Reg_Num_2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100110101001111110011111100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~7_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~6_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~8_combout\,
	combout => \inst82|auto_generated|l5_w28_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X13_Y8_N36
\inst82|auto_generated|l5_w28_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w28_n0_mux_dataout~5_combout\ = ( \inst34|inst3|inst3~q\ & ( \inst38|inst3|inst3~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst3|inst3~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst3|inst3~q\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst34|inst3|inst3~q\ & ( \inst38|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst3|inst3~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst3|inst3~q\))))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst34|inst3|inst3~q\ & ( !\inst38|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst3|inst3~q\)) # (\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst36|inst3|inst3~q\))))) # (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( !\inst34|inst3|inst3~q\ & ( !\inst38|inst3|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst3|inst3~q\)) 
-- # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst3|inst3~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst32|inst3|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst36|inst3|ALT_INV_inst3~q\,
	datae => \inst34|inst3|ALT_INV_inst3~q\,
	dataf => \inst38|inst3|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w28_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X7_Y9_N24
\inst82|auto_generated|l5_w28_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w28_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w28_n0_mux_dataout~5_combout\ & ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\) # 
-- (\inst82|auto_generated|l5_w28_n0_mux_dataout~4_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w28_n0_mux_dataout~5_combout\ & ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (\inst82|auto_generated|l5_w28_n0_mux_dataout~4_combout\ & 
-- \Read_Reg_Num_2[4]~input_o\) ) ) ) # ( \inst82|auto_generated|l5_w28_n0_mux_dataout~5_combout\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & ((\inst82|auto_generated|l5_w28_n0_mux_dataout~9_combout\))) # 
-- (\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w28_n0_mux_dataout~4_combout\)) ) ) ) # ( !\inst82|auto_generated|l5_w28_n0_mux_dataout~5_combout\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & 
-- ((\inst82|auto_generated|l5_w28_n0_mux_dataout~9_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w28_n0_mux_dataout~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~4_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~9_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w28_n0_mux_dataout~5_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	combout => \inst82|auto_generated|l5_w28_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X15_Y2_N30
\inst82|auto_generated|l5_w27_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w27_n0_mux_dataout~6_combout\ = ( \inst46|inst3|inst4~q\ & ( \inst40|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\) # ((\inst44|inst3|inst4~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\inst42|inst3|inst4~q\)) # (\Read_Reg_Num_2[1]~input_o\))) ) ) ) # ( !\inst46|inst3|inst4~q\ & ( \inst40|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\) # ((\inst44|inst3|inst4~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (!\Read_Reg_Num_2[1]~input_o\ & (\inst42|inst3|inst4~q\))) ) ) ) # ( \inst46|inst3|inst4~q\ & ( !\inst40|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst3|inst4~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\inst42|inst3|inst4~q\)) # (\Read_Reg_Num_2[1]~input_o\))) ) ) ) # ( !\inst46|inst3|inst4~q\ & ( !\inst40|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst3|inst4~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (!\Read_Reg_Num_2[1]~input_o\ & (\inst42|inst3|inst4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst42|inst3|ALT_INV_inst4~q\,
	datad => \inst44|inst3|ALT_INV_inst4~q\,
	datae => \inst46|inst3|ALT_INV_inst4~q\,
	dataf => \inst40|inst3|ALT_INV_inst4~q\,
	combout => \inst82|auto_generated|l5_w27_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X11_Y2_N12
\inst82|auto_generated|l5_w27_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w27_n0_mux_dataout~8_combout\ = ( \inst20|inst3|inst4~q\ & ( \inst22|inst3|inst4~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst3|inst4~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst3|inst4~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst20|inst3|inst4~q\ & ( \inst22|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst3|inst4~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst3|inst4~q\))))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst20|inst3|inst4~q\ & ( !\inst22|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst3|inst4~q\)) # (\Read_Reg_Num_2[0]~input_o\ & 
-- ((\inst18|inst3|inst4~q\))))) # (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst20|inst3|inst4~q\ & ( !\inst22|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst3|inst4~q\)) # 
-- (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst3|inst4~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_inst4~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst18|inst3|ALT_INV_inst4~q\,
	datae => \inst20|inst3|ALT_INV_inst4~q\,
	dataf => \inst22|inst3|ALT_INV_inst4~q\,
	combout => \inst82|auto_generated|l5_w27_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X17_Y2_N30
\inst82|auto_generated|l5_w27_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w27_n0_mux_dataout~7_combout\ = ( \inst30|inst3|inst4~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst26|inst3|inst4~q\) ) ) ) # ( !\inst30|inst3|inst4~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst26|inst3|inst4~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst30|inst3|inst4~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst3|inst4~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst3|inst4~q\)) ) ) ) # ( 
-- !\inst30|inst3|inst4~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst3|inst4~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst3|inst4~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst3|ALT_INV_inst4~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst28|inst3|ALT_INV_inst4~q\,
	datad => \inst24|inst3|ALT_INV_inst4~q\,
	datae => \inst30|inst3|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w27_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X18_Y6_N39
\inst82|auto_generated|l5_w27_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w27_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w27_n0_mux_dataout~8_combout\ & ( \inst82|auto_generated|l5_w27_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\) # 
-- (\inst82|auto_generated|l5_w27_n0_mux_dataout~6_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w27_n0_mux_dataout~8_combout\ & ( \inst82|auto_generated|l5_w27_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\Read_Reg_Num_2[2]~input_o\))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w27_n0_mux_dataout~6_combout\)) ) ) ) # ( \inst82|auto_generated|l5_w27_n0_mux_dataout~8_combout\ & ( !\inst82|auto_generated|l5_w27_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & 
-- ((!\Read_Reg_Num_2[2]~input_o\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w27_n0_mux_dataout~6_combout\)) ) ) ) # ( !\inst82|auto_generated|l5_w27_n0_mux_dataout~8_combout\ & ( !\inst82|auto_generated|l5_w27_n0_mux_dataout~7_combout\ & 
-- ( (\inst82|auto_generated|l5_w27_n0_mux_dataout~6_combout\ & \Read_Reg_Num_2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111100000101010100001111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~6_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~8_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~7_combout\,
	combout => \inst82|auto_generated|l5_w27_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X15_Y6_N57
\inst82|auto_generated|l5_w27_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w27_n0_mux_dataout~3_combout\ = ( \inst78|inst3|inst4~q\ & ( \inst62|inst3|inst4~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst3|inst4~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst70|inst3|inst4~q\))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst78|inst3|inst4~q\ & ( \inst62|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst3|inst4~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst70|inst3|inst4~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst78|inst3|inst4~q\ & ( !\inst62|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst3|inst4~q\))) # (\Read_Reg_Num_2[3]~input_o\ 
-- & (\inst70|inst3|inst4~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( !\inst78|inst3|inst4~q\ & ( !\inst62|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & 
-- ((\inst54|inst3|inst4~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst70|inst3|inst4~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst70|inst3|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst54|inst3|ALT_INV_inst4~q\,
	datae => \inst78|inst3|ALT_INV_inst4~q\,
	dataf => \inst62|inst3|ALT_INV_inst4~q\,
	combout => \inst82|auto_generated|l5_w27_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X11_Y12_N54
\inst82|auto_generated|l5_w27_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w27_n0_mux_dataout~0_combout\ = ( \inst72|inst3|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst64|inst3|inst4~q\) ) ) ) # ( !\inst72|inst3|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst64|inst3|inst4~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst72|inst3|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst3|inst4~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst3|inst4~q\)) ) ) ) # ( 
-- !\inst72|inst3|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst3|inst4~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst3|inst4~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst64|inst3|ALT_INV_inst4~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst56|inst3|ALT_INV_inst4~q\,
	datad => \inst48|inst3|ALT_INV_inst4~q\,
	datae => \inst72|inst3|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w27_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X10_Y1_N54
\inst82|auto_generated|l5_w27_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w27_n0_mux_dataout~1_combout\ = ( \inst74|inst3|inst4~q\ & ( \inst58|inst3|inst4~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst50|inst3|inst4~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst66|inst3|inst4~q\))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst74|inst3|inst4~q\ & ( \inst58|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst50|inst3|inst4~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst66|inst3|inst4~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst74|inst3|inst4~q\ & ( !\inst58|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst50|inst3|inst4~q\))) # (\Read_Reg_Num_2[3]~input_o\ 
-- & (\inst66|inst3|inst4~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( !\inst74|inst3|inst4~q\ & ( !\inst58|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & 
-- ((\inst50|inst3|inst4~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst66|inst3|inst4~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst66|inst3|ALT_INV_inst4~q\,
	datab => \inst50|inst3|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst74|inst3|ALT_INV_inst4~q\,
	dataf => \inst58|inst3|ALT_INV_inst4~q\,
	combout => \inst82|auto_generated|l5_w27_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X15_Y5_N48
\inst82|auto_generated|l5_w27_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w27_n0_mux_dataout~2_combout\ = ( \inst76|inst3|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst68|inst3|inst4~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst76|inst3|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst68|inst3|inst4~q\) ) ) ) # ( \inst76|inst3|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst3|inst4~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst3|inst4~q\)) ) ) ) # ( 
-- !\inst76|inst3|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst3|inst4~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst3|inst4~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst60|inst3|ALT_INV_inst4~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst68|inst3|ALT_INV_inst4~q\,
	datad => \inst52|inst3|ALT_INV_inst4~q\,
	datae => \inst76|inst3|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w27_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X15_Y5_N54
\inst82|auto_generated|l5_w27_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w27_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w27_n0_mux_dataout~1_combout\ & ( \inst82|auto_generated|l5_w27_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & 
-- (((\inst82|auto_generated|l5_w27_n0_mux_dataout~0_combout\) # (\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)) # (\inst82|auto_generated|l5_w27_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w27_n0_mux_dataout~1_combout\ & ( \inst82|auto_generated|l5_w27_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst82|auto_generated|l5_w27_n0_mux_dataout~0_combout\) # (\Read_Reg_Num_2[1]~input_o\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w27_n0_mux_dataout~3_combout\ & (\Read_Reg_Num_2[1]~input_o\))) ) ) ) # ( \inst82|auto_generated|l5_w27_n0_mux_dataout~1_combout\ & ( !\inst82|auto_generated|l5_w27_n0_mux_dataout~2_combout\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\ & \inst82|auto_generated|l5_w27_n0_mux_dataout~0_combout\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)) # (\inst82|auto_generated|l5_w27_n0_mux_dataout~3_combout\))) 
-- ) ) ) # ( !\inst82|auto_generated|l5_w27_n0_mux_dataout~1_combout\ & ( !\inst82|auto_generated|l5_w27_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\ & 
-- \inst82|auto_generated|l5_w27_n0_mux_dataout~0_combout\)))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w27_n0_mux_dataout~3_combout\ & (\Read_Reg_Num_2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~3_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~0_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~1_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~2_combout\,
	combout => \inst82|auto_generated|l5_w27_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X9_Y8_N30
\inst82|auto_generated|l5_w27_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w27_n0_mux_dataout~5_combout\ = ( \inst38|inst3|inst4~q\ & ( \inst32|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst36|inst3|inst4~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\)) # (\inst34|inst3|inst4~q\))) ) ) ) # ( !\inst38|inst3|inst4~q\ & ( \inst32|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst36|inst3|inst4~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst34|inst3|inst4~q\ & ((!\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst38|inst3|inst4~q\ & ( !\inst32|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst36|inst3|inst4~q\ & \Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\)) # (\inst34|inst3|inst4~q\))) ) ) ) # ( !\inst38|inst3|inst4~q\ & ( !\inst32|inst3|inst4~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst36|inst3|inst4~q\ & \Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst34|inst3|inst4~q\ & ((!\Read_Reg_Num_2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst3|ALT_INV_inst4~q\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst36|inst3|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst38|inst3|ALT_INV_inst4~q\,
	dataf => \inst32|inst3|ALT_INV_inst4~q\,
	combout => \inst82|auto_generated|l5_w27_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X18_Y6_N45
\inst82|auto_generated|l5_w27_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w27_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w27_n0_mux_dataout~4_combout\ & ( \inst82|auto_generated|l5_w27_n0_mux_dataout~5_combout\ & ( ((\inst82|auto_generated|l5_w27_n0_mux_dataout~9_combout\) # 
-- (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\)) # (\Read_Reg_Num_2[4]~input_o\) ) ) ) # ( !\inst82|auto_generated|l5_w27_n0_mux_dataout~4_combout\ & ( \inst82|auto_generated|l5_w27_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & 
-- ((\inst82|auto_generated|l5_w27_n0_mux_dataout~9_combout\) # (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) ) ) ) # ( \inst82|auto_generated|l5_w27_n0_mux_dataout~4_combout\ & ( !\inst82|auto_generated|l5_w27_n0_mux_dataout~5_combout\ & ( 
-- ((!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & \inst82|auto_generated|l5_w27_n0_mux_dataout~9_combout\)) # (\Read_Reg_Num_2[4]~input_o\) ) ) ) # ( !\inst82|auto_generated|l5_w27_n0_mux_dataout~4_combout\ & ( 
-- !\inst82|auto_generated|l5_w27_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & (!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & \inst82|auto_generated|l5_w27_n0_mux_dataout~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000010111010101110100101010001010100111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~9_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~4_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w27_n0_mux_dataout~5_combout\,
	combout => \inst82|auto_generated|l5_w27_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X7_Y2_N54
\inst82|auto_generated|l5_w26_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w26_n0_mux_dataout~6_combout\ = ( \inst46|inst3|inst5~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\inst44|inst3|inst5~q\) # (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst46|inst3|inst5~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & \inst44|inst3|inst5~q\) ) ) ) # ( \inst46|inst3|inst5~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst40|inst3|inst5~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst42|inst3|inst5~q\)) ) ) ) # ( 
-- !\inst46|inst3|inst5~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst40|inst3|inst5~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst42|inst3|inst5~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst42|inst3|ALT_INV_inst5~q\,
	datac => \inst40|inst3|ALT_INV_inst5~q\,
	datad => \inst44|inst3|ALT_INV_inst5~q\,
	datae => \inst46|inst3|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w26_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X12_Y5_N6
\inst82|auto_generated|l5_w26_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w26_n0_mux_dataout~8_combout\ = ( \inst20|inst3|inst5~q\ & ( \inst18|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst|inst3|inst5~q\)) # (\Read_Reg_Num_2[1]~input_o\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- ((!\Read_Reg_Num_2[1]~input_o\) # ((\inst22|inst3|inst5~q\)))) ) ) ) # ( !\inst20|inst3|inst5~q\ & ( \inst18|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (!\Read_Reg_Num_2[1]~input_o\ & (\inst|inst3|inst5~q\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- ((!\Read_Reg_Num_2[1]~input_o\) # ((\inst22|inst3|inst5~q\)))) ) ) ) # ( \inst20|inst3|inst5~q\ & ( !\inst18|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst|inst3|inst5~q\)) # (\Read_Reg_Num_2[1]~input_o\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\Read_Reg_Num_2[1]~input_o\ & ((\inst22|inst3|inst5~q\)))) ) ) ) # ( !\inst20|inst3|inst5~q\ & ( !\inst18|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (!\Read_Reg_Num_2[1]~input_o\ & (\inst|inst3|inst5~q\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\Read_Reg_Num_2[1]~input_o\ & ((\inst22|inst3|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst|inst3|ALT_INV_inst5~q\,
	datad => \inst22|inst3|ALT_INV_inst5~q\,
	datae => \inst20|inst3|ALT_INV_inst5~q\,
	dataf => \inst18|inst3|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w26_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X12_Y3_N36
\inst82|auto_generated|l5_w26_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w26_n0_mux_dataout~7_combout\ = ( \inst30|inst3|inst5~q\ & ( \inst24|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # (\inst26|inst3|inst5~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\)) # (\inst28|inst3|inst5~q\))) ) ) ) # ( !\inst30|inst3|inst5~q\ & ( \inst24|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # (\inst26|inst3|inst5~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst28|inst3|inst5~q\ & (!\Read_Reg_Num_2[0]~input_o\))) ) ) ) # ( \inst30|inst3|inst5~q\ & ( !\inst24|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\ & \inst26|inst3|inst5~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\)) # (\inst28|inst3|inst5~q\))) ) ) ) # ( !\inst30|inst3|inst5~q\ & ( !\inst24|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\ & \inst26|inst3|inst5~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst28|inst3|inst5~q\ & (!\Read_Reg_Num_2[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst28|inst3|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst26|inst3|ALT_INV_inst5~q\,
	datae => \inst30|inst3|ALT_INV_inst5~q\,
	dataf => \inst24|inst3|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w26_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X12_Y5_N51
\inst82|auto_generated|l5_w26_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w26_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst82|auto_generated|l5_w26_n0_mux_dataout~7_combout\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst82|auto_generated|l5_w26_n0_mux_dataout~6_combout\)) ) ) # ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst82|auto_generated|l5_w26_n0_mux_dataout~8_combout\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst82|auto_generated|l5_w26_n0_mux_dataout~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~6_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~8_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~7_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w26_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X10_Y6_N36
\inst82|auto_generated|l5_w26_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w26_n0_mux_dataout~3_combout\ = ( \inst78|inst3|inst5~q\ & ( \inst70|inst3|inst5~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst3|inst5~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst3|inst5~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst78|inst3|inst5~q\ & ( \inst70|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst3|inst5~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst3|inst5~q\)))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst78|inst3|inst5~q\ & ( !\inst70|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst3|inst5~q\))) # (\Read_Reg_Num_2[2]~input_o\ 
-- & (\inst62|inst3|inst5~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( !\inst78|inst3|inst5~q\ & ( !\inst70|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & 
-- ((\inst54|inst3|inst5~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst3|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst3|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst54|inst3|ALT_INV_inst5~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst78|inst3|ALT_INV_inst5~q\,
	dataf => \inst70|inst3|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w26_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X13_Y3_N42
\inst82|auto_generated|l5_w26_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w26_n0_mux_dataout~2_combout\ = ( \Read_Reg_Num_2[3]~input_o\ & ( \inst68|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[2]~input_o\) # (\inst76|inst3|inst5~q\) ) ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( \inst68|inst3|inst5~q\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst3|inst5~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst3|inst5~q\)) ) ) ) # ( \Read_Reg_Num_2[3]~input_o\ & ( !\inst68|inst3|inst5~q\ & ( (\Read_Reg_Num_2[2]~input_o\ & \inst76|inst3|inst5~q\) ) ) ) # ( 
-- !\Read_Reg_Num_2[3]~input_o\ & ( !\inst68|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst3|inst5~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst3|inst5~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst60|inst3|ALT_INV_inst5~q\,
	datac => \inst52|inst3|ALT_INV_inst5~q\,
	datad => \inst76|inst3|ALT_INV_inst5~q\,
	datae => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	dataf => \inst68|inst3|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w26_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X9_Y10_N54
\inst82|auto_generated|l5_w26_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w26_n0_mux_dataout~0_combout\ = ( \inst72|inst3|inst5~q\ & ( \inst48|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\)) # (\inst56|inst3|inst5~q\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\inst64|inst3|inst5~q\) # (\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( !\inst72|inst3|inst5~q\ & ( \inst48|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\)) # (\inst56|inst3|inst5~q\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((!\Read_Reg_Num_2[2]~input_o\ & \inst64|inst3|inst5~q\)))) ) ) ) # ( \inst72|inst3|inst5~q\ & ( !\inst48|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst56|inst3|inst5~q\ & (\Read_Reg_Num_2[2]~input_o\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\inst64|inst3|inst5~q\) # (\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( !\inst72|inst3|inst5~q\ & ( !\inst48|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst56|inst3|inst5~q\ & (\Read_Reg_Num_2[2]~input_o\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((!\Read_Reg_Num_2[2]~input_o\ & \inst64|inst3|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \inst56|inst3|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst64|inst3|ALT_INV_inst5~q\,
	datae => \inst72|inst3|ALT_INV_inst5~q\,
	dataf => \inst48|inst3|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w26_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X6_Y3_N30
\inst82|auto_generated|l5_w26_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w26_n0_mux_dataout~1_combout\ = ( \inst74|inst3|inst5~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst66|inst3|inst5~q\) ) ) ) # ( !\inst74|inst3|inst5~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst66|inst3|inst5~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst74|inst3|inst5~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst50|inst3|inst5~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst58|inst3|inst5~q\))) ) ) ) # ( 
-- !\inst74|inst3|inst5~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst50|inst3|inst5~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst58|inst3|inst5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst66|inst3|ALT_INV_inst5~q\,
	datab => \inst50|inst3|ALT_INV_inst5~q\,
	datac => \inst58|inst3|ALT_INV_inst5~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst74|inst3|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w26_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X9_Y10_N0
\inst82|auto_generated|l5_w26_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w26_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w26_n0_mux_dataout~0_combout\ & ( \inst82|auto_generated|l5_w26_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\) # ((!\Read_Reg_Num_2[0]~input_o\ & 
-- ((\inst82|auto_generated|l5_w26_n0_mux_dataout~2_combout\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w26_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst82|auto_generated|l5_w26_n0_mux_dataout~0_combout\ & ( 
-- \inst82|auto_generated|l5_w26_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w26_n0_mux_dataout~2_combout\))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w26_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst82|auto_generated|l5_w26_n0_mux_dataout~0_combout\ & ( !\inst82|auto_generated|l5_w26_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & 
-- (((!\Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w26_n0_mux_dataout~2_combout\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst82|auto_generated|l5_w26_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst82|auto_generated|l5_w26_n0_mux_dataout~0_combout\ & ( !\inst82|auto_generated|l5_w26_n0_mux_dataout~1_combout\ & ( (\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ 
-- & ((\inst82|auto_generated|l5_w26_n0_mux_dataout~2_combout\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w26_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~3_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~2_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~0_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~1_combout\,
	combout => \inst82|auto_generated|l5_w26_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X8_Y10_N30
\inst82|auto_generated|l5_w26_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w26_n0_mux_dataout~5_combout\ = ( \inst38|inst3|inst5~q\ & ( \inst34|inst3|inst5~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst3|inst5~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst3|inst5~q\))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst38|inst3|inst5~q\ & ( \inst34|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst3|inst5~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst3|inst5~q\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (!\Read_Reg_Num_2[1]~input_o\)) ) ) ) # ( \inst38|inst3|inst5~q\ & ( !\inst34|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst3|inst5~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst36|inst3|inst5~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & (\Read_Reg_Num_2[1]~input_o\)) ) ) ) # ( !\inst38|inst3|inst5~q\ & ( !\inst34|inst3|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst3|inst5~q\))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst3|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst36|inst3|ALT_INV_inst5~q\,
	datad => \inst32|inst3|ALT_INV_inst5~q\,
	datae => \inst38|inst3|ALT_INV_inst5~q\,
	dataf => \inst34|inst3|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w26_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X9_Y10_N33
\inst82|auto_generated|l5_w26_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w26_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w26_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & (((\inst82|auto_generated|l5_w26_n0_mux_dataout~9_combout\)) # 
-- (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (((\inst82|auto_generated|l5_w26_n0_mux_dataout~4_combout\)))) ) ) # ( !\inst82|auto_generated|l5_w26_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ 
-- & (!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst82|auto_generated|l5_w26_n0_mux_dataout~9_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (((\inst82|auto_generated|l5_w26_n0_mux_dataout~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~9_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~4_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w26_n0_mux_dataout~5_combout\,
	combout => \inst82|auto_generated|l5_w26_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X15_Y9_N54
\inst82|auto_generated|l5_w25_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w25_n0_mux_dataout~5_combout\ = ( \inst38|inst3|inst6~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\inst34|inst3|inst6~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst38|inst3|inst6~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (!\Read_Reg_Num_2[1]~input_o\ & \inst34|inst3|inst6~q\) ) ) ) # ( \inst38|inst3|inst6~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst3|inst6~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst3|inst6~q\))) ) ) ) # ( 
-- !\inst38|inst3|inst6~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst3|inst6~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst3|inst6~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst32|inst3|ALT_INV_inst6~q\,
	datac => \inst34|inst3|ALT_INV_inst6~q\,
	datad => \inst36|inst3|ALT_INV_inst6~q\,
	datae => \inst38|inst3|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w25_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X17_Y4_N15
\inst82|auto_generated|l5_w25_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w25_n0_mux_dataout~2_combout\ = ( \inst76|inst3|inst6~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst68|inst3|inst6~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst76|inst3|inst6~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst68|inst3|inst6~q\) ) ) ) # ( \inst76|inst3|inst6~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst3|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst3|inst6~q\)) ) ) ) # ( 
-- !\inst76|inst3|inst6~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst3|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst3|inst6~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst60|inst3|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst52|inst3|ALT_INV_inst6~q\,
	datad => \inst68|inst3|ALT_INV_inst6~q\,
	datae => \inst76|inst3|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w25_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X12_Y9_N18
\inst82|auto_generated|l5_w25_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w25_n0_mux_dataout~0_combout\ = ( \inst72|inst3|inst6~q\ & ( \inst48|inst3|inst6~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst64|inst3|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst56|inst3|inst6~q\)))) ) ) ) # ( !\inst72|inst3|inst6~q\ & ( \inst48|inst3|inst6~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst64|inst3|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst56|inst3|inst6~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst72|inst3|inst6~q\ & ( !\inst48|inst3|inst6~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst64|inst3|inst6~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst56|inst3|inst6~q\)))) ) ) ) # ( !\inst72|inst3|inst6~q\ & ( !\inst48|inst3|inst6~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst64|inst3|inst6~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst56|inst3|inst6~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst64|inst3|ALT_INV_inst6~q\,
	datac => \inst56|inst3|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst72|inst3|ALT_INV_inst6~q\,
	dataf => \inst48|inst3|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w25_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X9_Y1_N39
\inst82|auto_generated|l5_w25_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w25_n0_mux_dataout~1_combout\ = ( \Read_Reg_Num_2[2]~input_o\ & ( \inst50|inst3|inst6~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst58|inst3|inst6~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst74|inst3|inst6~q\)) ) ) ) # ( 
-- !\Read_Reg_Num_2[2]~input_o\ & ( \inst50|inst3|inst6~q\ & ( (!\Read_Reg_Num_2[3]~input_o\) # (\inst66|inst3|inst6~q\) ) ) ) # ( \Read_Reg_Num_2[2]~input_o\ & ( !\inst50|inst3|inst6~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst58|inst3|inst6~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (\inst74|inst3|inst6~q\)) ) ) ) # ( !\Read_Reg_Num_2[2]~input_o\ & ( !\inst50|inst3|inst6~q\ & ( (\inst66|inst3|inst6~q\ & \Read_Reg_Num_2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst74|inst3|ALT_INV_inst6~q\,
	datab => \inst66|inst3|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst58|inst3|ALT_INV_inst6~q\,
	datae => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	dataf => \inst50|inst3|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w25_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X10_Y7_N36
\inst82|auto_generated|l5_w25_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w25_n0_mux_dataout~3_combout\ = ( \inst78|inst3|inst6~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst70|inst3|inst6~q\) ) ) ) # ( !\inst78|inst3|inst6~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst70|inst3|inst6~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst78|inst3|inst6~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst3|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst3|inst6~q\)) ) ) ) # ( 
-- !\inst78|inst3|inst6~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst3|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst3|inst6~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst3|ALT_INV_inst6~q\,
	datab => \inst70|inst3|ALT_INV_inst6~q\,
	datac => \inst54|inst3|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst78|inst3|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w25_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X12_Y7_N45
\inst82|auto_generated|l5_w25_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w25_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_2[1]~input_o\ & ( \Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w25_n0_mux_dataout~3_combout\ ) ) ) # ( !\Read_Reg_Num_2[1]~input_o\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- \inst82|auto_generated|l5_w25_n0_mux_dataout~1_combout\ ) ) ) # ( \Read_Reg_Num_2[1]~input_o\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w25_n0_mux_dataout~2_combout\ ) ) ) # ( !\Read_Reg_Num_2[1]~input_o\ & ( 
-- !\Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w25_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~2_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~0_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~1_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~3_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w25_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X17_Y2_N42
\inst82|auto_generated|l5_w25_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w25_n0_mux_dataout~7_combout\ = ( \inst30|inst3|inst6~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst26|inst3|inst6~q\) ) ) ) # ( !\inst30|inst3|inst6~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst26|inst3|inst6~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst30|inst3|inst6~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst24|inst3|inst6~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst28|inst3|inst6~q\))) ) ) ) # ( 
-- !\inst30|inst3|inst6~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst24|inst3|inst6~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst28|inst3|inst6~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst3|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst24|inst3|ALT_INV_inst6~q\,
	datad => \inst28|inst3|ALT_INV_inst6~q\,
	datae => \inst30|inst3|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w25_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X18_Y3_N42
\inst82|auto_generated|l5_w25_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w25_n0_mux_dataout~6_combout\ = ( \inst46|inst3|inst6~q\ & ( \inst44|inst3|inst6~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst3|inst6~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst3|inst6~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst46|inst3|inst6~q\ & ( \inst44|inst3|inst6~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst3|inst6~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst3|inst6~q\))))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst46|inst3|inst6~q\ & ( !\inst44|inst3|inst6~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst3|inst6~q\)) # (\Read_Reg_Num_2[0]~input_o\ & 
-- ((\inst42|inst3|inst6~q\))))) # (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst46|inst3|inst6~q\ & ( !\inst44|inst3|inst6~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst3|inst6~q\)) 
-- # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst3|inst6~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst40|inst3|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst42|inst3|ALT_INV_inst6~q\,
	datae => \inst46|inst3|ALT_INV_inst6~q\,
	dataf => \inst44|inst3|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w25_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X13_Y7_N12
\inst82|auto_generated|l5_w25_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w25_n0_mux_dataout~8_combout\ = ( \inst20|inst3|inst6~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\) # (\inst22|inst3|inst6~q\) ) ) ) # ( !\inst20|inst3|inst6~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (\Read_Reg_Num_2[0]~input_o\ & \inst22|inst3|inst6~q\) ) ) ) # ( \inst20|inst3|inst6~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst3|inst6~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst3|inst6~q\))) ) ) ) # ( 
-- !\inst20|inst3|inst6~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst3|inst6~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst3|inst6~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst22|inst3|ALT_INV_inst6~q\,
	datad => \inst18|inst3|ALT_INV_inst6~q\,
	datae => \inst20|inst3|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w25_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X12_Y7_N21
\inst82|auto_generated|l5_w25_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w25_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_2[3]~input_o\ & ( \inst82|auto_generated|l5_w25_n0_mux_dataout~8_combout\ & ( \inst82|auto_generated|l5_w25_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( 
-- \inst82|auto_generated|l5_w25_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[2]~input_o\) # (\inst82|auto_generated|l5_w25_n0_mux_dataout~7_combout\) ) ) ) # ( \Read_Reg_Num_2[3]~input_o\ & ( !\inst82|auto_generated|l5_w25_n0_mux_dataout~8_combout\ & ( 
-- \inst82|auto_generated|l5_w25_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( !\inst82|auto_generated|l5_w25_n0_mux_dataout~8_combout\ & ( (\inst82|auto_generated|l5_w25_n0_mux_dataout~7_combout\ & \Read_Reg_Num_2[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110000111111111111010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~7_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~6_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~8_combout\,
	combout => \inst82|auto_generated|l5_w25_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X16_Y9_N39
\inst82|auto_generated|l5_w25_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w25_n0_mux_dataout~10_combout\ = ( \Read_Reg_Num_2[4]~input_o\ & ( \inst82|auto_generated|l5_w25_n0_mux_dataout~4_combout\ ) ) # ( !\Read_Reg_Num_2[4]~input_o\ & ( (!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & 
-- ((\inst82|auto_generated|l5_w25_n0_mux_dataout~9_combout\))) # (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst82|auto_generated|l5_w25_n0_mux_dataout~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~5_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~4_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w25_n0_mux_dataout~9_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	combout => \inst82|auto_generated|l5_w25_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X21_Y4_N39
\inst82|auto_generated|l5_w24_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w24_n0_mux_dataout~2_combout\ = ( \inst76|inst3|inst7~q\ & ( \inst52|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\) # ((\inst60|inst3|inst7~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\inst68|inst3|inst7~q\)) # (\Read_Reg_Num_2[2]~input_o\))) ) ) ) # ( !\inst76|inst3|inst7~q\ & ( \inst52|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\) # ((\inst60|inst3|inst7~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (!\Read_Reg_Num_2[2]~input_o\ & (\inst68|inst3|inst7~q\))) ) ) ) # ( \inst76|inst3|inst7~q\ & ( !\inst52|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\Read_Reg_Num_2[2]~input_o\ & ((\inst60|inst3|inst7~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\inst68|inst3|inst7~q\)) # (\Read_Reg_Num_2[2]~input_o\))) ) ) ) # ( !\inst76|inst3|inst7~q\ & ( !\inst52|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\Read_Reg_Num_2[2]~input_o\ & ((\inst60|inst3|inst7~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (!\Read_Reg_Num_2[2]~input_o\ & (\inst68|inst3|inst7~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst68|inst3|ALT_INV_inst7~q\,
	datad => \inst60|inst3|ALT_INV_inst7~q\,
	datae => \inst76|inst3|ALT_INV_inst7~q\,
	dataf => \inst52|inst3|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w24_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X13_Y11_N42
\inst82|auto_generated|l5_w24_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w24_n0_mux_dataout~0_combout\ = ( \inst72|inst3|inst7~q\ & ( \inst64|inst3|inst7~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst3|inst7~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst3|inst7~q\)))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst72|inst3|inst7~q\ & ( \inst64|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\inst48|inst3|inst7~q\)) # (\Read_Reg_Num_2[3]~input_o\))) # (\Read_Reg_Num_2[2]~input_o\ & (!\Read_Reg_Num_2[3]~input_o\ & 
-- ((\inst56|inst3|inst7~q\)))) ) ) ) # ( \inst72|inst3|inst7~q\ & ( !\inst64|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst3|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (((\inst56|inst3|inst7~q\)) # 
-- (\Read_Reg_Num_2[3]~input_o\))) ) ) ) # ( !\inst72|inst3|inst7~q\ & ( !\inst64|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst3|inst7~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst3|inst7~q\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst48|inst3|ALT_INV_inst7~q\,
	datad => \inst56|inst3|ALT_INV_inst7~q\,
	datae => \inst72|inst3|ALT_INV_inst7~q\,
	dataf => \inst64|inst3|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w24_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X9_Y7_N24
\inst82|auto_generated|l5_w24_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w24_n0_mux_dataout~1_combout\ = ( \inst74|inst3|inst7~q\ & ( \inst66|inst3|inst7~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & (\inst50|inst3|inst7~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst58|inst3|inst7~q\)))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst74|inst3|inst7~q\ & ( \inst66|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\)) # (\inst50|inst3|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\ & 
-- \inst58|inst3|inst7~q\)))) ) ) ) # ( \inst74|inst3|inst7~q\ & ( !\inst66|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst50|inst3|inst7~q\ & (!\Read_Reg_Num_2[3]~input_o\))) # (\Read_Reg_Num_2[2]~input_o\ & (((\inst58|inst3|inst7~q\) # 
-- (\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( !\inst74|inst3|inst7~q\ & ( !\inst66|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & (\inst50|inst3|inst7~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst58|inst3|inst7~q\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst50|inst3|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst58|inst3|ALT_INV_inst7~q\,
	datae => \inst74|inst3|ALT_INV_inst7~q\,
	dataf => \inst66|inst3|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w24_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X11_Y9_N39
\inst82|auto_generated|l5_w24_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w24_n0_mux_dataout~3_combout\ = ( \inst78|inst3|inst7~q\ & ( \inst70|inst3|inst7~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst3|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst3|inst7~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst78|inst3|inst7~q\ & ( \inst70|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst3|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst3|inst7~q\)))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst78|inst3|inst7~q\ & ( !\inst70|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst3|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ 
-- & (\inst62|inst3|inst7~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( !\inst78|inst3|inst7~q\ & ( !\inst70|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & 
-- ((\inst54|inst3|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst3|inst7~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst3|ALT_INV_inst7~q\,
	datab => \inst54|inst3|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst78|inst3|ALT_INV_inst7~q\,
	dataf => \inst70|inst3|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w24_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X13_Y11_N54
\inst82|auto_generated|l5_w24_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w24_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w24_n0_mux_dataout~3_combout\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\inst82|auto_generated|l5_w24_n0_mux_dataout~1_combout\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w24_n0_mux_dataout~3_combout\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & \inst82|auto_generated|l5_w24_n0_mux_dataout~1_combout\) ) ) ) # ( \inst82|auto_generated|l5_w24_n0_mux_dataout~3_combout\ & ( 
-- !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w24_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w24_n0_mux_dataout~2_combout\)) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w24_n0_mux_dataout~3_combout\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w24_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst82|auto_generated|l5_w24_n0_mux_dataout~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~2_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~0_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~1_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~3_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w24_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X12_Y8_N39
\inst82|auto_generated|l5_w24_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w24_n0_mux_dataout~5_combout\ = ( \inst38|inst3|inst7~q\ & ( \inst34|inst3|inst7~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst3|inst7~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst3|inst7~q\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst38|inst3|inst7~q\ & ( \inst34|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst3|inst7~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst3|inst7~q\))))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst38|inst3|inst7~q\ & ( !\inst34|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst3|inst7~q\)) # (\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst36|inst3|inst7~q\))))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( !\inst38|inst3|inst7~q\ & ( !\inst34|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst3|inst7~q\)) 
-- # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst3|inst7~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst32|inst3|ALT_INV_inst7~q\,
	datab => \inst36|inst3|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst38|inst3|ALT_INV_inst7~q\,
	dataf => \inst34|inst3|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w24_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X6_Y6_N30
\inst82|auto_generated|l5_w24_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w24_n0_mux_dataout~8_combout\ = ( \inst20|inst3|inst7~q\ & ( \inst18|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)) # (\inst|inst3|inst7~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((!\Read_Reg_Num_2[0]~input_o\) # (\inst22|inst3|inst7~q\)))) ) ) ) # ( !\inst20|inst3|inst7~q\ & ( \inst18|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)) # (\inst|inst3|inst7~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\inst22|inst3|inst7~q\ & \Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst20|inst3|inst7~q\ & ( !\inst18|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst|inst3|inst7~q\ & ((!\Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((!\Read_Reg_Num_2[0]~input_o\) # (\inst22|inst3|inst7~q\)))) ) ) ) # ( !\inst20|inst3|inst7~q\ & ( !\inst18|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst|inst3|inst7~q\ & ((!\Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\inst22|inst3|inst7~q\ & \Read_Reg_Num_2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst|inst3|ALT_INV_inst7~q\,
	datac => \inst22|inst3|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst20|inst3|ALT_INV_inst7~q\,
	dataf => \inst18|inst3|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w24_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X13_Y1_N42
\inst82|auto_generated|l5_w24_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w24_n0_mux_dataout~7_combout\ = ( \inst30|inst3|inst7~q\ & ( \inst24|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst28|inst3|inst7~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\)) # (\inst26|inst3|inst7~q\))) ) ) ) # ( !\inst30|inst3|inst7~q\ & ( \inst24|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst28|inst3|inst7~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst26|inst3|inst7~q\ & ((!\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst30|inst3|inst7~q\ & ( !\inst24|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst28|inst3|inst7~q\ & \Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\)) # (\inst26|inst3|inst7~q\))) ) ) ) # ( !\inst30|inst3|inst7~q\ & ( !\inst24|inst3|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst28|inst3|inst7~q\ & \Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst26|inst3|inst7~q\ & ((!\Read_Reg_Num_2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst3|ALT_INV_inst7~q\,
	datab => \inst28|inst3|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst30|inst3|ALT_INV_inst7~q\,
	dataf => \inst24|inst3|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w24_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X11_Y4_N42
\inst82|auto_generated|l5_w24_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w24_n0_mux_dataout~6_combout\ = ( \inst46|inst3|inst7~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\inst44|inst3|inst7~q\) # (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst46|inst3|inst7~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & \inst44|inst3|inst7~q\) ) ) ) # ( \inst46|inst3|inst7~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst3|inst7~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst3|inst7~q\))) ) ) ) # ( 
-- !\inst46|inst3|inst7~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst3|inst7~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst3|inst7~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst40|inst3|ALT_INV_inst7~q\,
	datac => \inst44|inst3|ALT_INV_inst7~q\,
	datad => \inst42|inst3|ALT_INV_inst7~q\,
	datae => \inst46|inst3|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w24_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X13_Y11_N48
\inst82|auto_generated|l5_w24_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w24_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_2[3]~input_o\ & ( \inst82|auto_generated|l5_w24_n0_mux_dataout~6_combout\ ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst82|auto_generated|l5_w24_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst82|auto_generated|l5_w24_n0_mux_dataout~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~8_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~7_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~6_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w24_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X13_Y11_N33
\inst82|auto_generated|l5_w24_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w24_n0_mux_dataout~10_combout\ = ( \Read_Reg_Num_2[4]~input_o\ & ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w24_n0_mux_dataout~4_combout\ ) ) ) # ( !\Read_Reg_Num_2[4]~input_o\ & ( 
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w24_n0_mux_dataout~5_combout\ ) ) ) # ( \Read_Reg_Num_2[4]~input_o\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( 
-- \inst82|auto_generated|l5_w24_n0_mux_dataout~4_combout\ ) ) ) # ( !\Read_Reg_Num_2[4]~input_o\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w24_n0_mux_dataout~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~4_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~5_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w24_n0_mux_dataout~9_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	combout => \inst82|auto_generated|l5_w24_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X7_Y6_N42
\inst82|auto_generated|l5_w23_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w23_n0_mux_dataout~3_combout\ = ( \inst78|inst2|inst~q\ & ( \inst70|inst2|inst~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst2|inst~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst2|inst~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst78|inst2|inst~q\ & ( \inst70|inst2|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\inst54|inst2|inst~q\) # (\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst2|inst~q\ & 
-- (!\Read_Reg_Num_2[3]~input_o\))) ) ) ) # ( \inst78|inst2|inst~q\ & ( !\inst70|inst2|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\ & \inst54|inst2|inst~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\)) # 
-- (\inst62|inst2|inst~q\))) ) ) ) # ( !\inst78|inst2|inst~q\ & ( !\inst70|inst2|inst~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst2|inst~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst2|inst~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst2|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst54|inst2|ALT_INV_inst~q\,
	datae => \inst78|inst2|ALT_INV_inst~q\,
	dataf => \inst70|inst2|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w23_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X11_Y12_N45
\inst82|auto_generated|l5_w23_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w23_n0_mux_dataout~0_combout\ = ( \inst72|inst2|inst~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst64|inst2|inst~q\) ) ) ) # ( !\inst72|inst2|inst~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst64|inst2|inst~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst72|inst2|inst~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst2|inst~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst2|inst~q\)) ) ) ) # ( 
-- !\inst72|inst2|inst~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst2|inst~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst2|inst~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst64|inst2|ALT_INV_inst~q\,
	datab => \inst56|inst2|ALT_INV_inst~q\,
	datac => \inst48|inst2|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst72|inst2|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w23_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X10_Y1_N30
\inst82|auto_generated|l5_w23_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w23_n0_mux_dataout~1_combout\ = ( \inst74|inst2|inst~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst66|inst2|inst~q\) ) ) ) # ( !\inst74|inst2|inst~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst66|inst2|inst~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst74|inst2|inst~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst50|inst2|inst~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst58|inst2|inst~q\))) ) ) ) # ( 
-- !\inst74|inst2|inst~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst50|inst2|inst~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst58|inst2|inst~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst66|inst2|ALT_INV_inst~q\,
	datab => \inst50|inst2|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst58|inst2|ALT_INV_inst~q\,
	datae => \inst74|inst2|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w23_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X17_Y4_N24
\inst82|auto_generated|l5_w23_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w23_n0_mux_dataout~2_combout\ = ( \inst76|inst2|inst~q\ & ( \inst52|inst2|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\) # (\inst68|inst2|inst~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\)) # (\inst60|inst2|inst~q\))) ) ) ) # ( !\inst76|inst2|inst~q\ & ( \inst52|inst2|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\) # (\inst68|inst2|inst~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst60|inst2|inst~q\ & (!\Read_Reg_Num_2[3]~input_o\))) ) ) ) # ( \inst76|inst2|inst~q\ & ( !\inst52|inst2|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\ & \inst68|inst2|inst~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\)) # (\inst60|inst2|inst~q\))) ) ) ) # ( !\inst76|inst2|inst~q\ & ( !\inst52|inst2|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\ & \inst68|inst2|inst~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst60|inst2|inst~q\ & (!\Read_Reg_Num_2[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst60|inst2|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst68|inst2|ALT_INV_inst~q\,
	datae => \inst76|inst2|ALT_INV_inst~q\,
	dataf => \inst52|inst2|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w23_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X9_Y8_N48
\inst82|auto_generated|l5_w23_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w23_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w23_n0_mux_dataout~1_combout\ & ( \inst82|auto_generated|l5_w23_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\) # 
-- (\inst82|auto_generated|l5_w23_n0_mux_dataout~0_combout\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)) # (\inst82|auto_generated|l5_w23_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w23_n0_mux_dataout~1_combout\ & ( \inst82|auto_generated|l5_w23_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst82|auto_generated|l5_w23_n0_mux_dataout~0_combout\ & !\Read_Reg_Num_2[0]~input_o\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)) # (\inst82|auto_generated|l5_w23_n0_mux_dataout~3_combout\))) ) ) ) # ( \inst82|auto_generated|l5_w23_n0_mux_dataout~1_combout\ & ( !\inst82|auto_generated|l5_w23_n0_mux_dataout~2_combout\ & 
-- ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\) # (\inst82|auto_generated|l5_w23_n0_mux_dataout~0_combout\)))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w23_n0_mux_dataout~3_combout\ & ((\Read_Reg_Num_2[0]~input_o\)))) 
-- ) ) ) # ( !\inst82|auto_generated|l5_w23_n0_mux_dataout~1_combout\ & ( !\inst82|auto_generated|l5_w23_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst82|auto_generated|l5_w23_n0_mux_dataout~0_combout\ & 
-- !\Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w23_n0_mux_dataout~3_combout\ & ((\Read_Reg_Num_2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~3_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~0_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~1_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~2_combout\,
	combout => \inst82|auto_generated|l5_w23_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X15_Y2_N18
\inst82|auto_generated|l5_w23_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w23_n0_mux_dataout~6_combout\ = ( \inst46|inst2|inst~q\ & ( \inst44|inst2|inst~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst40|inst2|inst~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst42|inst2|inst~q\))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst46|inst2|inst~q\ & ( \inst44|inst2|inst~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst40|inst2|inst~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst42|inst2|inst~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst46|inst2|inst~q\ & ( !\inst44|inst2|inst~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst40|inst2|inst~q\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst42|inst2|inst~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst46|inst2|inst~q\ & ( !\inst44|inst2|inst~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst40|inst2|inst~q\))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (\inst42|inst2|inst~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst42|inst2|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst40|inst2|ALT_INV_inst~q\,
	datae => \inst46|inst2|ALT_INV_inst~q\,
	dataf => \inst44|inst2|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w23_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X17_Y2_N54
\inst82|auto_generated|l5_w23_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w23_n0_mux_dataout~7_combout\ = ( \inst30|inst2|inst~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\inst26|inst2|inst~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst30|inst2|inst~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (!\Read_Reg_Num_2[1]~input_o\ & \inst26|inst2|inst~q\) ) ) ) # ( \inst30|inst2|inst~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst24|inst2|inst~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst28|inst2|inst~q\))) ) ) ) # ( 
-- !\inst30|inst2|inst~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst24|inst2|inst~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst28|inst2|inst~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|inst2|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst26|inst2|ALT_INV_inst~q\,
	datad => \inst28|inst2|ALT_INV_inst~q\,
	datae => \inst30|inst2|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w23_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X11_Y2_N33
\inst82|auto_generated|l5_w23_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w23_n0_mux_dataout~8_combout\ = ( \inst20|inst2|inst~q\ & ( \inst22|inst2|inst~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst|inst2|inst~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst18|inst2|inst~q\))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst20|inst2|inst~q\ & ( \inst22|inst2|inst~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\ & \inst|inst2|inst~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)) # 
-- (\inst18|inst2|inst~q\))) ) ) ) # ( \inst20|inst2|inst~q\ & ( !\inst22|inst2|inst~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst|inst2|inst~q\) # (\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst18|inst2|inst~q\ & 
-- (!\Read_Reg_Num_2[1]~input_o\))) ) ) ) # ( !\inst20|inst2|inst~q\ & ( !\inst22|inst2|inst~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst|inst2|inst~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst18|inst2|inst~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst18|inst2|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst|inst2|ALT_INV_inst~q\,
	datae => \inst20|inst2|ALT_INV_inst~q\,
	dataf => \inst22|inst2|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w23_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X17_Y2_N3
\inst82|auto_generated|l5_w23_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w23_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w23_n0_mux_dataout~7_combout\ & ( \inst82|auto_generated|l5_w23_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\) # 
-- (\inst82|auto_generated|l5_w23_n0_mux_dataout~6_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w23_n0_mux_dataout~7_combout\ & ( \inst82|auto_generated|l5_w23_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (!\Read_Reg_Num_2[2]~input_o\)) # 
-- (\Read_Reg_Num_2[3]~input_o\ & ((\inst82|auto_generated|l5_w23_n0_mux_dataout~6_combout\))) ) ) ) # ( \inst82|auto_generated|l5_w23_n0_mux_dataout~7_combout\ & ( !\inst82|auto_generated|l5_w23_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & 
-- (\Read_Reg_Num_2[2]~input_o\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst82|auto_generated|l5_w23_n0_mux_dataout~6_combout\))) ) ) ) # ( !\inst82|auto_generated|l5_w23_n0_mux_dataout~7_combout\ & ( !\inst82|auto_generated|l5_w23_n0_mux_dataout~8_combout\ & 
-- ( (\Read_Reg_Num_2[3]~input_o\ & \inst82|auto_generated|l5_w23_n0_mux_dataout~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100000101111110100000101011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~6_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~7_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~8_combout\,
	combout => \inst82|auto_generated|l5_w23_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X9_Y8_N6
\inst82|auto_generated|l5_w23_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w23_n0_mux_dataout~5_combout\ = ( \inst38|inst2|inst~q\ & ( \inst36|inst2|inst~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst2|inst~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst34|inst2|inst~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst38|inst2|inst~q\ & ( \inst36|inst2|inst~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst2|inst~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst34|inst2|inst~q\))))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst38|inst2|inst~q\ & ( !\inst36|inst2|inst~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst2|inst~q\)) # (\Read_Reg_Num_2[0]~input_o\ & 
-- ((\inst34|inst2|inst~q\))))) # (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst38|inst2|inst~q\ & ( !\inst36|inst2|inst~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst2|inst~q\)) # 
-- (\Read_Reg_Num_2[0]~input_o\ & ((\inst34|inst2|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst32|inst2|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst34|inst2|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst38|inst2|ALT_INV_inst~q\,
	dataf => \inst36|inst2|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w23_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X9_Y8_N45
\inst82|auto_generated|l5_w23_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w23_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w23_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\) # 
-- (\inst82|auto_generated|l5_w23_n0_mux_dataout~4_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w23_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & 
-- ((\inst82|auto_generated|l5_w23_n0_mux_dataout~9_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w23_n0_mux_dataout~4_combout\)) ) ) ) # ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( 
-- !\inst82|auto_generated|l5_w23_n0_mux_dataout~5_combout\ & ( (\inst82|auto_generated|l5_w23_n0_mux_dataout~4_combout\ & \Read_Reg_Num_2[4]~input_o\) ) ) ) # ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( 
-- !\inst82|auto_generated|l5_w23_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & ((\inst82|auto_generated|l5_w23_n0_mux_dataout~9_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w23_n0_mux_dataout~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000101010100001111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~4_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~9_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w23_n0_mux_dataout~5_combout\,
	combout => \inst82|auto_generated|l5_w23_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X10_Y1_N18
\inst82|auto_generated|l5_w22_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w22_n0_mux_dataout~1_combout\ = ( \inst74|inst2|inst1~q\ & ( \inst66|inst2|inst1~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst2|inst1~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst2|inst1~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst74|inst2|inst1~q\ & ( \inst66|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst2|inst1~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst2|inst1~q\)))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst74|inst2|inst1~q\ & ( !\inst66|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst2|inst1~q\))) # (\Read_Reg_Num_2[2]~input_o\ 
-- & (\inst58|inst2|inst1~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( !\inst74|inst2|inst1~q\ & ( !\inst66|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & 
-- ((\inst50|inst2|inst1~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst2|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst58|inst2|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst50|inst2|ALT_INV_inst1~q\,
	datae => \inst74|inst2|ALT_INV_inst1~q\,
	dataf => \inst66|inst2|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w22_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X15_Y5_N30
\inst82|auto_generated|l5_w22_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w22_n0_mux_dataout~2_combout\ = ( \inst76|inst2|inst1~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst68|inst2|inst1~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst76|inst2|inst1~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst68|inst2|inst1~q\) ) ) ) # ( \inst76|inst2|inst1~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst52|inst2|inst1~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst60|inst2|inst1~q\))) ) ) ) # ( 
-- !\inst76|inst2|inst1~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst52|inst2|inst1~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst60|inst2|inst1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst52|inst2|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst60|inst2|ALT_INV_inst1~q\,
	datad => \inst68|inst2|ALT_INV_inst1~q\,
	datae => \inst76|inst2|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w22_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X16_Y8_N51
\inst82|auto_generated|l5_w22_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w22_n0_mux_dataout~0_combout\ = ( \inst72|inst2|inst1~q\ & ( \inst56|inst2|inst1~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst2|inst1~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst64|inst2|inst1~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst72|inst2|inst1~q\ & ( \inst56|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\)) # (\inst48|inst2|inst1~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\ & 
-- \inst64|inst2|inst1~q\)))) ) ) ) # ( \inst72|inst2|inst1~q\ & ( !\inst56|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst2|inst1~q\ & (!\Read_Reg_Num_2[2]~input_o\))) # (\Read_Reg_Num_2[3]~input_o\ & (((\inst64|inst2|inst1~q\) # 
-- (\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( !\inst72|inst2|inst1~q\ & ( !\inst56|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst2|inst1~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst64|inst2|inst1~q\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \inst48|inst2|ALT_INV_inst1~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst64|inst2|ALT_INV_inst1~q\,
	datae => \inst72|inst2|ALT_INV_inst1~q\,
	dataf => \inst56|inst2|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w22_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X15_Y6_N39
\inst82|auto_generated|l5_w22_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w22_n0_mux_dataout~3_combout\ = ( \inst78|inst2|inst1~q\ & ( \inst70|inst2|inst1~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst2|inst1~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst2|inst1~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst78|inst2|inst1~q\ & ( \inst70|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\inst54|inst2|inst1~q\) # (\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst2|inst1~q\ & 
-- (!\Read_Reg_Num_2[3]~input_o\))) ) ) ) # ( \inst78|inst2|inst1~q\ & ( !\inst70|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\ & \inst54|inst2|inst1~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\)) # (\inst62|inst2|inst1~q\))) ) ) ) # ( !\inst78|inst2|inst1~q\ & ( !\inst70|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst2|inst1~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst62|inst2|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst62|inst2|ALT_INV_inst1~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst54|inst2|ALT_INV_inst1~q\,
	datae => \inst78|inst2|ALT_INV_inst1~q\,
	dataf => \inst70|inst2|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w22_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X15_Y5_N24
\inst82|auto_generated|l5_w22_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w22_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_2[1]~input_o\ & ( \Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w22_n0_mux_dataout~3_combout\ ) ) ) # ( !\Read_Reg_Num_2[1]~input_o\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- \inst82|auto_generated|l5_w22_n0_mux_dataout~1_combout\ ) ) ) # ( \Read_Reg_Num_2[1]~input_o\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w22_n0_mux_dataout~2_combout\ ) ) ) # ( !\Read_Reg_Num_2[1]~input_o\ & ( 
-- !\Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w22_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~1_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~2_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~0_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~3_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w22_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X10_Y11_N54
\inst82|auto_generated|l5_w22_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w22_n0_mux_dataout~5_combout\ = ( \inst38|inst2|inst1~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst34|inst2|inst1~q\) ) ) ) # ( !\inst38|inst2|inst1~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst34|inst2|inst1~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst38|inst2|inst1~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst2|inst1~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst2|inst1~q\))) ) ) ) # ( 
-- !\inst38|inst2|inst1~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst2|inst1~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst2|inst1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst2|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst32|inst2|ALT_INV_inst1~q\,
	datad => \inst36|inst2|ALT_INV_inst1~q\,
	datae => \inst38|inst2|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w22_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X18_Y3_N6
\inst82|auto_generated|l5_w22_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w22_n0_mux_dataout~6_combout\ = ( \inst46|inst2|inst1~q\ & ( \inst42|inst2|inst1~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst2|inst1~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst2|inst1~q\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst46|inst2|inst1~q\ & ( \inst42|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)) # (\inst40|inst2|inst1~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\ & 
-- \inst44|inst2|inst1~q\)))) ) ) ) # ( \inst46|inst2|inst1~q\ & ( !\inst42|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst2|inst1~q\ & (!\Read_Reg_Num_2[0]~input_o\))) # (\Read_Reg_Num_2[1]~input_o\ & (((\inst44|inst2|inst1~q\) # 
-- (\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst46|inst2|inst1~q\ & ( !\inst42|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst2|inst1~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst2|inst1~q\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst40|inst2|ALT_INV_inst1~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst44|inst2|ALT_INV_inst1~q\,
	datae => \inst46|inst2|ALT_INV_inst1~q\,
	dataf => \inst42|inst2|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w22_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X18_Y6_N0
\inst82|auto_generated|l5_w22_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w22_n0_mux_dataout~7_combout\ = ( \inst30|inst2|inst1~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\inst28|inst2|inst1~q\) # (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst30|inst2|inst1~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & \inst28|inst2|inst1~q\) ) ) ) # ( \inst30|inst2|inst1~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst2|inst1~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst2|inst1~q\))) ) ) ) # ( 
-- !\inst30|inst2|inst1~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst2|inst1~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst2|inst1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst24|inst2|ALT_INV_inst1~q\,
	datac => \inst28|inst2|ALT_INV_inst1~q\,
	datad => \inst26|inst2|ALT_INV_inst1~q\,
	datae => \inst30|inst2|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w22_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X18_Y6_N54
\inst82|auto_generated|l5_w22_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w22_n0_mux_dataout~8_combout\ = ( \inst20|inst2|inst1~q\ & ( \inst18|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)) # (\inst|inst2|inst1~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((!\Read_Reg_Num_2[0]~input_o\) # (\inst22|inst2|inst1~q\)))) ) ) ) # ( !\inst20|inst2|inst1~q\ & ( \inst18|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)) # (\inst|inst2|inst1~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\ & \inst22|inst2|inst1~q\)))) ) ) ) # ( \inst20|inst2|inst1~q\ & ( !\inst18|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst|inst2|inst1~q\ & (!\Read_Reg_Num_2[0]~input_o\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((!\Read_Reg_Num_2[0]~input_o\) # (\inst22|inst2|inst1~q\)))) ) ) ) # ( !\inst20|inst2|inst1~q\ & ( !\inst18|inst2|inst1~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst|inst2|inst1~q\ & (!\Read_Reg_Num_2[0]~input_o\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\ & \inst22|inst2|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst|inst2|ALT_INV_inst1~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst22|inst2|ALT_INV_inst1~q\,
	datae => \inst20|inst2|ALT_INV_inst1~q\,
	dataf => \inst18|inst2|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w22_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X18_Y6_N48
\inst82|auto_generated|l5_w22_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w22_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w22_n0_mux_dataout~8_combout\ & ( \Read_Reg_Num_2[3]~input_o\ & ( \inst82|auto_generated|l5_w22_n0_mux_dataout~6_combout\ ) ) ) # ( 
-- !\inst82|auto_generated|l5_w22_n0_mux_dataout~8_combout\ & ( \Read_Reg_Num_2[3]~input_o\ & ( \inst82|auto_generated|l5_w22_n0_mux_dataout~6_combout\ ) ) ) # ( \inst82|auto_generated|l5_w22_n0_mux_dataout~8_combout\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\) # (\inst82|auto_generated|l5_w22_n0_mux_dataout~7_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w22_n0_mux_dataout~8_combout\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\ & 
-- \inst82|auto_generated|l5_w22_n0_mux_dataout~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~6_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~7_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~8_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w22_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X18_Y6_N6
\inst82|auto_generated|l5_w22_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w22_n0_mux_dataout~10_combout\ = ( \Read_Reg_Num_2[4]~input_o\ & ( \inst82|auto_generated|l5_w22_n0_mux_dataout~9_combout\ & ( \inst82|auto_generated|l5_w22_n0_mux_dataout~4_combout\ ) ) ) # ( !\Read_Reg_Num_2[4]~input_o\ & ( 
-- \inst82|auto_generated|l5_w22_n0_mux_dataout~9_combout\ & ( (!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\) # (\inst82|auto_generated|l5_w22_n0_mux_dataout~5_combout\) ) ) ) # ( \Read_Reg_Num_2[4]~input_o\ & ( 
-- !\inst82|auto_generated|l5_w22_n0_mux_dataout~9_combout\ & ( \inst82|auto_generated|l5_w22_n0_mux_dataout~4_combout\ ) ) ) # ( !\Read_Reg_Num_2[4]~input_o\ & ( !\inst82|auto_generated|l5_w22_n0_mux_dataout~9_combout\ & ( 
-- (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & \inst82|auto_generated|l5_w22_n0_mux_dataout~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010101010101010111001111110011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~4_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~5_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w22_n0_mux_dataout~9_combout\,
	combout => \inst82|auto_generated|l5_w22_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X15_Y4_N12
\inst82|auto_generated|l5_w21_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w21_n0_mux_dataout~2_combout\ = ( \inst76|inst2|inst2~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst68|inst2|inst2~q\) ) ) ) # ( !\inst76|inst2|inst2~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst68|inst2|inst2~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst76|inst2|inst2~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst2|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst2|inst2~q\)) ) ) ) # ( 
-- !\inst76|inst2|inst2~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst2|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst2|inst2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst60|inst2|ALT_INV_inst2~q\,
	datab => \inst68|inst2|ALT_INV_inst2~q\,
	datac => \inst52|inst2|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst76|inst2|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w21_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X6_Y8_N27
\inst82|auto_generated|l5_w21_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w21_n0_mux_dataout~0_combout\ = ( \inst72|inst2|inst2~q\ & ( \inst64|inst2|inst2~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst2|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst2|inst2~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst72|inst2|inst2~q\ & ( \inst64|inst2|inst2~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst2|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst2|inst2~q\)))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst72|inst2|inst2~q\ & ( !\inst64|inst2|inst2~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst2|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ 
-- & (\inst56|inst2|inst2~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( !\inst72|inst2|inst2~q\ & ( !\inst64|inst2|inst2~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & 
-- ((\inst48|inst2|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst2|inst2~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \inst56|inst2|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst48|inst2|ALT_INV_inst2~q\,
	datae => \inst72|inst2|ALT_INV_inst2~q\,
	dataf => \inst64|inst2|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w21_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X9_Y7_N54
\inst82|auto_generated|l5_w21_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w21_n0_mux_dataout~1_combout\ = ( \inst74|inst2|inst2~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst66|inst2|inst2~q\) ) ) ) # ( !\inst74|inst2|inst2~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst66|inst2|inst2~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst74|inst2|inst2~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst2|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst2|inst2~q\)) ) ) ) # ( 
-- !\inst74|inst2|inst2~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst2|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst2|inst2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst58|inst2|ALT_INV_inst2~q\,
	datab => \inst50|inst2|ALT_INV_inst2~q\,
	datac => \inst66|inst2|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst74|inst2|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w21_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X8_Y4_N51
\inst82|auto_generated|l5_w21_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w21_n0_mux_dataout~3_combout\ = ( \inst70|inst2|inst2~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\) # (\inst78|inst2|inst2~q\) ) ) ) # ( !\inst70|inst2|inst2~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst78|inst2|inst2~q\ & \Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst70|inst2|inst2~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst2|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst2|inst2~q\)) ) ) ) # ( 
-- !\inst70|inst2|inst2~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst2|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst2|inst2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst2|ALT_INV_inst2~q\,
	datab => \inst54|inst2|ALT_INV_inst2~q\,
	datac => \inst78|inst2|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst70|inst2|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w21_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X7_Y4_N45
\inst82|auto_generated|l5_w21_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w21_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( (\inst82|auto_generated|l5_w21_n0_mux_dataout~1_combout\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( 
-- !\Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w21_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst82|auto_generated|l5_w21_n0_mux_dataout~2_combout\)) ) ) ) # ( \Read_Reg_Num_2[0]~input_o\ & ( !\inst82|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & \inst82|auto_generated|l5_w21_n0_mux_dataout~1_combout\) ) ) 
-- ) # ( !\Read_Reg_Num_2[0]~input_o\ & ( !\inst82|auto_generated|l5_w21_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w21_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst82|auto_generated|l5_w21_n0_mux_dataout~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000000110101001101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~2_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~0_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~1_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~3_combout\,
	combout => \inst82|auto_generated|l5_w21_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X12_Y8_N18
\inst82|auto_generated|l5_w21_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w21_n0_mux_dataout~5_combout\ = ( \inst38|inst2|inst2~q\ & ( \inst34|inst2|inst2~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst2|inst2~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst2|inst2~q\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst38|inst2|inst2~q\ & ( \inst34|inst2|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)) # (\inst32|inst2|inst2~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (((\inst36|inst2|inst2~q\ & 
-- !\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst38|inst2|inst2~q\ & ( !\inst34|inst2|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst2|inst2~q\ & ((!\Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\) 
-- # (\inst36|inst2|inst2~q\)))) ) ) ) # ( !\inst38|inst2|inst2~q\ & ( !\inst34|inst2|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst2|inst2~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst2|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst32|inst2|ALT_INV_inst2~q\,
	datac => \inst36|inst2|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst38|inst2|ALT_INV_inst2~q\,
	dataf => \inst34|inst2|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w21_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X6_Y4_N6
\inst82|auto_generated|l5_w21_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w21_n0_mux_dataout~8_combout\ = ( \inst20|inst2|inst2~q\ & ( \inst|inst2|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\) # ((!\Read_Reg_Num_2[1]~input_o\ & (\inst18|inst2|inst2~q\)) # (\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst22|inst2|inst2~q\)))) ) ) ) # ( !\inst20|inst2|inst2~q\ & ( \inst|inst2|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)) # (\inst18|inst2|inst2~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (((\inst22|inst2|inst2~q\ & 
-- \Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst20|inst2|inst2~q\ & ( !\inst|inst2|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst18|inst2|inst2~q\ & ((\Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # 
-- (\inst22|inst2|inst2~q\)))) ) ) ) # ( !\inst20|inst2|inst2~q\ & ( !\inst|inst2|inst2~q\ & ( (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst18|inst2|inst2~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst22|inst2|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|inst2|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst22|inst2|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst20|inst2|ALT_INV_inst2~q\,
	dataf => \inst|inst2|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w21_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X13_Y4_N42
\inst82|auto_generated|l5_w21_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w21_n0_mux_dataout~7_combout\ = ( \inst30|inst2|inst2~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst26|inst2|inst2~q\) ) ) ) # ( !\inst30|inst2|inst2~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst26|inst2|inst2~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst30|inst2|inst2~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst2|inst2~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst2|inst2~q\)) ) ) ) # ( 
-- !\inst30|inst2|inst2~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst2|inst2~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst2|inst2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst2|ALT_INV_inst2~q\,
	datab => \inst28|inst2|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst24|inst2|ALT_INV_inst2~q\,
	datae => \inst30|inst2|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w21_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X16_Y4_N48
\inst82|auto_generated|l5_w21_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w21_n0_mux_dataout~6_combout\ = ( \inst46|inst2|inst2~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\inst44|inst2|inst2~q\) # (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst46|inst2|inst2~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & \inst44|inst2|inst2~q\) ) ) ) # ( \inst46|inst2|inst2~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst2|inst2~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst2|inst2~q\))) ) ) ) # ( 
-- !\inst46|inst2|inst2~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst2|inst2~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst2|inst2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst40|inst2|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst42|inst2|ALT_INV_inst2~q\,
	datad => \inst44|inst2|ALT_INV_inst2~q\,
	datae => \inst46|inst2|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w21_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X7_Y4_N57
\inst82|auto_generated|l5_w21_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w21_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w21_n0_mux_dataout~6_combout\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & (\inst82|auto_generated|l5_w21_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_2[2]~input_o\ & 
-- ((\inst82|auto_generated|l5_w21_n0_mux_dataout~7_combout\)))) # (\Read_Reg_Num_2[3]~input_o\) ) ) # ( !\inst82|auto_generated|l5_w21_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst82|auto_generated|l5_w21_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst82|auto_generated|l5_w21_n0_mux_dataout~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100110111111101000000010011000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~8_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~7_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~6_combout\,
	combout => \inst82|auto_generated|l5_w21_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X8_Y4_N24
\inst82|auto_generated|l5_w21_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w21_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & ((\inst82|auto_generated|l5_w21_n0_mux_dataout~5_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & 
-- (\inst82|auto_generated|l5_w21_n0_mux_dataout~4_combout\)) ) ) # ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & ((\inst82|auto_generated|l5_w21_n0_mux_dataout~9_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & 
-- (\inst82|auto_generated|l5_w21_n0_mux_dataout~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~4_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~5_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w21_n0_mux_dataout~9_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	combout => \inst82|auto_generated|l5_w21_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X13_Y1_N54
\inst82|auto_generated|l5_w20_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w20_n0_mux_dataout~7_combout\ = ( \inst30|inst2|inst3~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\inst28|inst2|inst3~q\) # (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst30|inst2|inst3~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & \inst28|inst2|inst3~q\) ) ) ) # ( \inst30|inst2|inst3~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst2|inst3~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst2|inst3~q\))) ) ) ) # ( 
-- !\inst30|inst2|inst3~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst2|inst3~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst2|inst3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst24|inst2|ALT_INV_inst3~q\,
	datac => \inst26|inst2|ALT_INV_inst3~q\,
	datad => \inst28|inst2|ALT_INV_inst3~q\,
	datae => \inst30|inst2|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w20_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X11_Y3_N9
\inst82|auto_generated|l5_w20_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w20_n0_mux_dataout~6_combout\ = ( \inst40|inst2|inst3~q\ & ( \inst46|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst44|inst2|inst3~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\)) # (\inst42|inst2|inst3~q\))) ) ) ) # ( !\inst40|inst2|inst3~q\ & ( \inst46|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst44|inst2|inst3~q\ & \Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\)) # (\inst42|inst2|inst3~q\))) ) ) ) # ( \inst40|inst2|inst3~q\ & ( !\inst46|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst44|inst2|inst3~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst42|inst2|inst3~q\ & ((!\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( !\inst40|inst2|inst3~q\ & ( !\inst46|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst44|inst2|inst3~q\ & \Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst42|inst2|inst3~q\ & ((!\Read_Reg_Num_2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst42|inst2|ALT_INV_inst3~q\,
	datab => \inst44|inst2|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst40|inst2|ALT_INV_inst3~q\,
	dataf => \inst46|inst2|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w20_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X6_Y9_N42
\inst82|auto_generated|l5_w20_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w20_n0_mux_dataout~8_combout\ = ( \inst20|inst2|inst3~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst18|inst2|inst3~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst22|inst2|inst3~q\))) ) ) ) # ( 
-- !\inst20|inst2|inst3~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst18|inst2|inst3~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst22|inst2|inst3~q\))) ) ) ) # ( \inst20|inst2|inst3~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst|inst2|inst3~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst20|inst2|inst3~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & \inst|inst2|inst3~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|inst2|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst|inst2|ALT_INV_inst3~q\,
	datad => \inst22|inst2|ALT_INV_inst3~q\,
	datae => \inst20|inst2|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w20_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X7_Y7_N36
\inst82|auto_generated|l5_w20_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w20_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w20_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w20_n0_mux_dataout~8_combout\ & ( ((!\Read_Reg_Num_2[2]~input_o\) # (\Read_Reg_Num_2[3]~input_o\)) # 
-- (\inst82|auto_generated|l5_w20_n0_mux_dataout~7_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w20_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w20_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\) # 
-- (\inst82|auto_generated|l5_w20_n0_mux_dataout~7_combout\))) ) ) ) # ( \inst82|auto_generated|l5_w20_n0_mux_dataout~6_combout\ & ( !\inst82|auto_generated|l5_w20_n0_mux_dataout~8_combout\ & ( ((\inst82|auto_generated|l5_w20_n0_mux_dataout~7_combout\ & 
-- \Read_Reg_Num_2[2]~input_o\)) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst82|auto_generated|l5_w20_n0_mux_dataout~6_combout\ & ( !\inst82|auto_generated|l5_w20_n0_mux_dataout~8_combout\ & ( (\inst82|auto_generated|l5_w20_n0_mux_dataout~7_combout\ & 
-- (\Read_Reg_Num_2[2]~input_o\ & !\Read_Reg_Num_2[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000111110001111111010000110100001101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~7_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~6_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~8_combout\,
	combout => \inst82|auto_generated|l5_w20_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X8_Y8_N39
\inst82|auto_generated|l5_w20_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w20_n0_mux_dataout~0_combout\ = ( \inst72|inst2|inst3~q\ & ( \inst56|inst2|inst3~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst2|inst3~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst64|inst2|inst3~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst72|inst2|inst3~q\ & ( \inst56|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst2|inst3~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst64|inst2|inst3~q\))))) # 
-- (\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst72|inst2|inst3~q\ & ( !\inst56|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst2|inst3~q\)) # (\Read_Reg_Num_2[3]~input_o\ & 
-- ((\inst64|inst2|inst3~q\))))) # (\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( !\inst72|inst2|inst3~q\ & ( !\inst56|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst2|inst3~q\)) 
-- # (\Read_Reg_Num_2[3]~input_o\ & ((\inst64|inst2|inst3~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst48|inst2|ALT_INV_inst3~q\,
	datac => \inst64|inst2|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst72|inst2|ALT_INV_inst3~q\,
	dataf => \inst56|inst2|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w20_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X10_Y7_N18
\inst82|auto_generated|l5_w20_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w20_n0_mux_dataout~3_combout\ = ( \inst78|inst2|inst3~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst70|inst2|inst3~q\) ) ) ) # ( !\inst78|inst2|inst3~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst70|inst2|inst3~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst78|inst2|inst3~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst54|inst2|inst3~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst62|inst2|inst3~q\))) ) ) ) # ( 
-- !\inst78|inst2|inst3~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst54|inst2|inst3~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst62|inst2|inst3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|inst2|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst54|inst2|ALT_INV_inst3~q\,
	datad => \inst62|inst2|ALT_INV_inst3~q\,
	datae => \inst78|inst2|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w20_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X6_Y7_N36
\inst82|auto_generated|l5_w20_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w20_n0_mux_dataout~1_combout\ = ( \inst74|inst2|inst3~q\ & ( \inst50|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst66|inst2|inst3~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst58|inst2|inst3~q\) # (\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( !\inst74|inst2|inst3~q\ & ( \inst50|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst66|inst2|inst3~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((!\Read_Reg_Num_2[3]~input_o\ & \inst58|inst2|inst3~q\)))) ) ) ) # ( \inst74|inst2|inst3~q\ & ( !\inst50|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst66|inst2|inst3~q\ & (\Read_Reg_Num_2[3]~input_o\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst58|inst2|inst3~q\) # (\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( !\inst74|inst2|inst3~q\ & ( !\inst50|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst66|inst2|inst3~q\ & (\Read_Reg_Num_2[3]~input_o\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((!\Read_Reg_Num_2[3]~input_o\ & \inst58|inst2|inst3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst66|inst2|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst58|inst2|ALT_INV_inst3~q\,
	datae => \inst74|inst2|ALT_INV_inst3~q\,
	dataf => \inst50|inst2|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w20_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X15_Y3_N9
\inst82|auto_generated|l5_w20_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w20_n0_mux_dataout~2_combout\ = ( \inst76|inst2|inst3~q\ & ( \inst52|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\) # (\inst60|inst2|inst3~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\Read_Reg_Num_2[2]~input_o\)) # (\inst68|inst2|inst3~q\))) ) ) ) # ( !\inst76|inst2|inst3~q\ & ( \inst52|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\) # (\inst60|inst2|inst3~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst68|inst2|inst3~q\ & (!\Read_Reg_Num_2[2]~input_o\))) ) ) ) # ( \inst76|inst2|inst3~q\ & ( !\inst52|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\ & \inst60|inst2|inst3~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\Read_Reg_Num_2[2]~input_o\)) # (\inst68|inst2|inst3~q\))) ) ) ) # ( !\inst76|inst2|inst3~q\ & ( !\inst52|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\ & \inst60|inst2|inst3~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst68|inst2|inst3~q\ & (!\Read_Reg_Num_2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst68|inst2|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst60|inst2|ALT_INV_inst3~q\,
	datae => \inst76|inst2|ALT_INV_inst3~q\,
	dataf => \inst52|inst2|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w20_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X6_Y7_N48
\inst82|auto_generated|l5_w20_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w20_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w20_n0_mux_dataout~1_combout\ & ( \inst82|auto_generated|l5_w20_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)) # 
-- (\inst82|auto_generated|l5_w20_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst82|auto_generated|l5_w20_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst82|auto_generated|l5_w20_n0_mux_dataout~1_combout\ 
-- & ( \inst82|auto_generated|l5_w20_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)) # (\inst82|auto_generated|l5_w20_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\inst82|auto_generated|l5_w20_n0_mux_dataout~3_combout\ & \Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst82|auto_generated|l5_w20_n0_mux_dataout~1_combout\ & ( !\inst82|auto_generated|l5_w20_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst82|auto_generated|l5_w20_n0_mux_dataout~0_combout\ & ((!\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst82|auto_generated|l5_w20_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w20_n0_mux_dataout~1_combout\ & ( !\inst82|auto_generated|l5_w20_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w20_n0_mux_dataout~0_combout\ & ((!\Read_Reg_Num_2[1]~input_o\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (((\inst82|auto_generated|l5_w20_n0_mux_dataout~3_combout\ & \Read_Reg_Num_2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~0_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~3_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~1_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~2_combout\,
	combout => \inst82|auto_generated|l5_w20_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X19_Y8_N54
\inst82|auto_generated|l5_w20_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w20_n0_mux_dataout~5_combout\ = ( \inst38|inst2|inst3~q\ & ( \inst32|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # (\inst34|inst2|inst3~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\)) # (\inst36|inst2|inst3~q\))) ) ) ) # ( !\inst38|inst2|inst3~q\ & ( \inst32|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # (\inst34|inst2|inst3~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst36|inst2|inst3~q\ & (!\Read_Reg_Num_2[0]~input_o\))) ) ) ) # ( \inst38|inst2|inst3~q\ & ( !\inst32|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\ & \inst34|inst2|inst3~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\)) # (\inst36|inst2|inst3~q\))) ) ) ) # ( !\inst38|inst2|inst3~q\ & ( !\inst32|inst2|inst3~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\ & \inst34|inst2|inst3~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst36|inst2|inst3~q\ & (!\Read_Reg_Num_2[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst36|inst2|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst34|inst2|ALT_INV_inst3~q\,
	datae => \inst38|inst2|ALT_INV_inst3~q\,
	dataf => \inst32|inst2|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w20_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X7_Y7_N42
\inst82|auto_generated|l5_w20_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w20_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w20_n0_mux_dataout~5_combout\ & ( \Read_Reg_Num_2[4]~input_o\ & ( \inst82|auto_generated|l5_w20_n0_mux_dataout~4_combout\ ) ) ) # ( 
-- !\inst82|auto_generated|l5_w20_n0_mux_dataout~5_combout\ & ( \Read_Reg_Num_2[4]~input_o\ & ( \inst82|auto_generated|l5_w20_n0_mux_dataout~4_combout\ ) ) ) # ( \inst82|auto_generated|l5_w20_n0_mux_dataout~5_combout\ & ( !\Read_Reg_Num_2[4]~input_o\ & ( 
-- (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\) # (\inst82|auto_generated|l5_w20_n0_mux_dataout~9_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w20_n0_mux_dataout~5_combout\ & ( !\Read_Reg_Num_2[4]~input_o\ & ( 
-- (\inst82|auto_generated|l5_w20_n0_mux_dataout~9_combout\ & !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~9_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~4_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w20_n0_mux_dataout~5_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	combout => \inst82|auto_generated|l5_w20_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X16_Y4_N54
\inst82|auto_generated|l5_w19_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w19_n0_mux_dataout~6_combout\ = ( \inst46|inst2|inst4~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\inst44|inst2|inst4~q\) # (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst46|inst2|inst4~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & \inst44|inst2|inst4~q\) ) ) ) # ( \inst46|inst2|inst4~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst2|inst4~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst2|inst4~q\))) ) ) ) # ( 
-- !\inst46|inst2|inst4~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst2|inst4~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst2|inst4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst40|inst2|ALT_INV_inst4~q\,
	datab => \inst42|inst2|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst44|inst2|ALT_INV_inst4~q\,
	datae => \inst46|inst2|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w19_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X6_Y4_N54
\inst82|auto_generated|l5_w19_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w19_n0_mux_dataout~8_combout\ = ( \inst20|inst2|inst4~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst18|inst2|inst4~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst22|inst2|inst4~q\))) ) ) ) # ( 
-- !\inst20|inst2|inst4~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst18|inst2|inst4~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst22|inst2|inst4~q\))) ) ) ) # ( \inst20|inst2|inst4~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst|inst2|inst4~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst20|inst2|inst4~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & \inst|inst2|inst4~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|inst2|ALT_INV_inst4~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst|inst2|ALT_INV_inst4~q\,
	datad => \inst22|inst2|ALT_INV_inst4~q\,
	datae => \inst20|inst2|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w19_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X13_Y4_N6
\inst82|auto_generated|l5_w19_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w19_n0_mux_dataout~7_combout\ = ( \inst30|inst2|inst4~q\ & ( \inst28|inst2|inst4~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst2|inst4~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst2|inst4~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst30|inst2|inst4~q\ & ( \inst28|inst2|inst4~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst2|inst4~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst2|inst4~q\))))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst30|inst2|inst4~q\ & ( !\inst28|inst2|inst4~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst2|inst4~q\)) # (\Read_Reg_Num_2[0]~input_o\ & 
-- ((\inst26|inst2|inst4~q\))))) # (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst30|inst2|inst4~q\ & ( !\inst28|inst2|inst4~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst2|inst4~q\)) 
-- # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst2|inst4~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst24|inst2|ALT_INV_inst4~q\,
	datac => \inst26|inst2|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst30|inst2|ALT_INV_inst4~q\,
	dataf => \inst28|inst2|ALT_INV_inst4~q\,
	combout => \inst82|auto_generated|l5_w19_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X19_Y5_N36
\inst82|auto_generated|l5_w19_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w19_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w19_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\) # (\inst82|auto_generated|l5_w19_n0_mux_dataout~8_combout\)))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w19_n0_mux_dataout~6_combout\)) ) ) # ( !\inst82|auto_generated|l5_w19_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\inst82|auto_generated|l5_w19_n0_mux_dataout~8_combout\ & 
-- !\Read_Reg_Num_2[2]~input_o\)))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w19_n0_mux_dataout~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000101001101010000010100110101111101010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~6_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~8_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~7_combout\,
	combout => \inst82|auto_generated|l5_w19_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X13_Y8_N0
\inst82|auto_generated|l5_w19_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w19_n0_mux_dataout~5_combout\ = ( \inst38|inst2|inst4~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst34|inst2|inst4~q\) ) ) ) # ( !\inst38|inst2|inst4~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst34|inst2|inst4~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst38|inst2|inst4~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst2|inst4~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst2|inst4~q\))) ) ) ) # ( 
-- !\inst38|inst2|inst4~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst2|inst4~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst2|inst4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst2|ALT_INV_inst4~q\,
	datab => \inst32|inst2|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst36|inst2|ALT_INV_inst4~q\,
	datae => \inst38|inst2|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w19_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X10_Y6_N57
\inst82|auto_generated|l5_w19_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w19_n0_mux_dataout~3_combout\ = ( \inst78|inst2|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst70|inst2|inst4~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst78|inst2|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst70|inst2|inst4~q\) ) ) ) # ( \inst78|inst2|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst54|inst2|inst4~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst62|inst2|inst4~q\))) ) ) ) # ( 
-- !\inst78|inst2|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst54|inst2|inst4~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst62|inst2|inst4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst54|inst2|ALT_INV_inst4~q\,
	datac => \inst70|inst2|ALT_INV_inst4~q\,
	datad => \inst62|inst2|ALT_INV_inst4~q\,
	datae => \inst78|inst2|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w19_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X8_Y8_N57
\inst82|auto_generated|l5_w19_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w19_n0_mux_dataout~0_combout\ = ( \inst72|inst2|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst64|inst2|inst4~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst72|inst2|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst64|inst2|inst4~q\) ) ) ) # ( \inst72|inst2|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst2|inst4~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst2|inst4~q\)) ) ) ) # ( 
-- !\inst72|inst2|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst2|inst4~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst2|inst4~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst64|inst2|ALT_INV_inst4~q\,
	datac => \inst56|inst2|ALT_INV_inst4~q\,
	datad => \inst48|inst2|ALT_INV_inst4~q\,
	datae => \inst72|inst2|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w19_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X15_Y4_N48
\inst82|auto_generated|l5_w19_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w19_n0_mux_dataout~2_combout\ = ( \inst76|inst2|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst68|inst2|inst4~q\) ) ) ) # ( !\inst76|inst2|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst68|inst2|inst4~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst76|inst2|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst52|inst2|inst4~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst60|inst2|inst4~q\))) ) ) ) # ( 
-- !\inst76|inst2|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst52|inst2|inst4~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst60|inst2|inst4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst52|inst2|ALT_INV_inst4~q\,
	datab => \inst60|inst2|ALT_INV_inst4~q\,
	datac => \inst68|inst2|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst76|inst2|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w19_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X9_Y6_N3
\inst82|auto_generated|l5_w19_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w19_n0_mux_dataout~1_combout\ = ( \inst74|inst2|inst4~q\ & ( \inst50|inst2|inst4~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\)) # (\inst58|inst2|inst4~q\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\Read_Reg_Num_2[2]~input_o\) # (\inst66|inst2|inst4~q\)))) ) ) ) # ( !\inst74|inst2|inst4~q\ & ( \inst50|inst2|inst4~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\)) # (\inst58|inst2|inst4~q\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\inst66|inst2|inst4~q\ & !\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst74|inst2|inst4~q\ & ( !\inst50|inst2|inst4~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst58|inst2|inst4~q\ & ((\Read_Reg_Num_2[2]~input_o\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\Read_Reg_Num_2[2]~input_o\) # (\inst66|inst2|inst4~q\)))) ) ) ) # ( !\inst74|inst2|inst4~q\ & ( !\inst50|inst2|inst4~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst58|inst2|inst4~q\ & ((\Read_Reg_Num_2[2]~input_o\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\inst66|inst2|inst4~q\ & !\Read_Reg_Num_2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \inst58|inst2|ALT_INV_inst4~q\,
	datac => \inst66|inst2|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst74|inst2|ALT_INV_inst4~q\,
	dataf => \inst50|inst2|ALT_INV_inst4~q\,
	combout => \inst82|auto_generated|l5_w19_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X7_Y6_N24
\inst82|auto_generated|l5_w19_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w19_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_2[1]~input_o\ & ( \inst82|auto_generated|l5_w19_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w19_n0_mux_dataout~2_combout\))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w19_n0_mux_dataout~3_combout\)) ) ) ) # ( !\Read_Reg_Num_2[1]~input_o\ & ( \inst82|auto_generated|l5_w19_n0_mux_dataout~1_combout\ & ( (\inst82|auto_generated|l5_w19_n0_mux_dataout~0_combout\) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( \Read_Reg_Num_2[1]~input_o\ & ( !\inst82|auto_generated|l5_w19_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w19_n0_mux_dataout~2_combout\))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w19_n0_mux_dataout~3_combout\)) ) ) ) # ( !\Read_Reg_Num_2[1]~input_o\ & ( !\inst82|auto_generated|l5_w19_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & 
-- \inst82|auto_generated|l5_w19_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~3_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~0_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~2_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~1_combout\,
	combout => \inst82|auto_generated|l5_w19_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X13_Y8_N30
\inst82|auto_generated|l5_w19_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w19_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w19_n0_mux_dataout~4_combout\ & ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (\Read_Reg_Num_2[4]~input_o\) # 
-- (\inst82|auto_generated|l5_w19_n0_mux_dataout~5_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w19_n0_mux_dataout~4_combout\ & ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (\inst82|auto_generated|l5_w19_n0_mux_dataout~5_combout\ & 
-- !\Read_Reg_Num_2[4]~input_o\) ) ) ) # ( \inst82|auto_generated|l5_w19_n0_mux_dataout~4_combout\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (\Read_Reg_Num_2[4]~input_o\) # (\inst82|auto_generated|l5_w19_n0_mux_dataout~9_combout\) ) ) 
-- ) # ( !\inst82|auto_generated|l5_w19_n0_mux_dataout~4_combout\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (\inst82|auto_generated|l5_w19_n0_mux_dataout~9_combout\ & !\Read_Reg_Num_2[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~9_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~5_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w19_n0_mux_dataout~4_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	combout => \inst82|auto_generated|l5_w19_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X11_Y2_N54
\inst82|auto_generated|l5_w18_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w18_n0_mux_dataout~8_combout\ = ( \inst20|inst2|inst5~q\ & ( \inst22|inst2|inst5~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst2|inst5~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst2|inst5~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst20|inst2|inst5~q\ & ( \inst22|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst2|inst5~q\ & ((!\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\) # 
-- (\inst18|inst2|inst5~q\)))) ) ) ) # ( \inst20|inst2|inst5~q\ & ( !\inst22|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)) # (\inst|inst2|inst5~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (((\inst18|inst2|inst5~q\ & 
-- !\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( !\inst20|inst2|inst5~q\ & ( !\inst22|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst2|inst5~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst2|inst5~q\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|ALT_INV_inst5~q\,
	datab => \inst18|inst2|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst20|inst2|ALT_INV_inst5~q\,
	dataf => \inst22|inst2|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w18_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X16_Y5_N6
\inst82|auto_generated|l5_w18_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w18_n0_mux_dataout~7_combout\ = ( \inst30|inst2|inst5~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\inst26|inst2|inst5~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst30|inst2|inst5~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (!\Read_Reg_Num_2[1]~input_o\ & \inst26|inst2|inst5~q\) ) ) ) # ( \inst30|inst2|inst5~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst24|inst2|inst5~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst28|inst2|inst5~q\))) ) ) ) # ( 
-- !\inst30|inst2|inst5~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst24|inst2|inst5~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst28|inst2|inst5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|inst2|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst28|inst2|ALT_INV_inst5~q\,
	datad => \inst26|inst2|ALT_INV_inst5~q\,
	datae => \inst30|inst2|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w18_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X15_Y2_N6
\inst82|auto_generated|l5_w18_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w18_n0_mux_dataout~6_combout\ = ( \inst46|inst2|inst5~q\ & ( \inst40|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # (\inst42|inst2|inst5~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\)) # (\inst44|inst2|inst5~q\))) ) ) ) # ( !\inst46|inst2|inst5~q\ & ( \inst40|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # (\inst42|inst2|inst5~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst44|inst2|inst5~q\ & (!\Read_Reg_Num_2[0]~input_o\))) ) ) ) # ( \inst46|inst2|inst5~q\ & ( !\inst40|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\ & \inst42|inst2|inst5~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\)) # (\inst44|inst2|inst5~q\))) ) ) ) # ( !\inst46|inst2|inst5~q\ & ( !\inst40|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\ & \inst42|inst2|inst5~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst44|inst2|inst5~q\ & (!\Read_Reg_Num_2[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst44|inst2|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst42|inst2|ALT_INV_inst5~q\,
	datae => \inst46|inst2|ALT_INV_inst5~q\,
	dataf => \inst40|inst2|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w18_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X8_Y4_N21
\inst82|auto_generated|l5_w18_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w18_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w18_n0_mux_dataout~6_combout\ & ( \Read_Reg_Num_2[3]~input_o\ ) ) # ( \inst82|auto_generated|l5_w18_n0_mux_dataout~6_combout\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & (\inst82|auto_generated|l5_w18_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst82|auto_generated|l5_w18_n0_mux_dataout~7_combout\))) ) ) ) # ( !\inst82|auto_generated|l5_w18_n0_mux_dataout~6_combout\ & ( 
-- !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst82|auto_generated|l5_w18_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst82|auto_generated|l5_w18_n0_mux_dataout~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~8_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~7_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~6_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w18_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X18_Y4_N0
\inst82|auto_generated|l5_w18_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w18_n0_mux_dataout~2_combout\ = ( \inst76|inst2|inst5~q\ & ( \inst68|inst2|inst5~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & (\inst52|inst2|inst5~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst60|inst2|inst5~q\)))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst76|inst2|inst5~q\ & ( \inst68|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\)) # (\inst52|inst2|inst5~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (((\inst60|inst2|inst5~q\ & 
-- !\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst76|inst2|inst5~q\ & ( !\inst68|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst52|inst2|inst5~q\ & ((!\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\) 
-- # (\inst60|inst2|inst5~q\)))) ) ) ) # ( !\inst76|inst2|inst5~q\ & ( !\inst68|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & (\inst52|inst2|inst5~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst60|inst2|inst5~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst52|inst2|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst60|inst2|ALT_INV_inst5~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst76|inst2|ALT_INV_inst5~q\,
	dataf => \inst68|inst2|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w18_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X9_Y6_N39
\inst82|auto_generated|l5_w18_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w18_n0_mux_dataout~1_combout\ = ( \inst74|inst2|inst5~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst66|inst2|inst5~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst74|inst2|inst5~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst66|inst2|inst5~q\) ) ) ) # ( \inst74|inst2|inst5~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst50|inst2|inst5~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst58|inst2|inst5~q\))) ) ) ) # ( 
-- !\inst74|inst2|inst5~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst50|inst2|inst5~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst58|inst2|inst5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst50|inst2|ALT_INV_inst5~q\,
	datac => \inst66|inst2|ALT_INV_inst5~q\,
	datad => \inst58|inst2|ALT_INV_inst5~q\,
	datae => \inst74|inst2|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w18_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X9_Y6_N54
\inst82|auto_generated|l5_w18_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w18_n0_mux_dataout~0_combout\ = ( \inst72|inst2|inst5~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\inst56|inst2|inst5~q\) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst72|inst2|inst5~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( 
-- (!\Read_Reg_Num_2[3]~input_o\ & \inst56|inst2|inst5~q\) ) ) ) # ( \inst72|inst2|inst5~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst2|inst5~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst64|inst2|inst5~q\))) ) ) ) # ( 
-- !\inst72|inst2|inst5~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst2|inst5~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst64|inst2|inst5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \inst56|inst2|ALT_INV_inst5~q\,
	datac => \inst48|inst2|ALT_INV_inst5~q\,
	datad => \inst64|inst2|ALT_INV_inst5~q\,
	datae => \inst72|inst2|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w18_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X10_Y6_N6
\inst82|auto_generated|l5_w18_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w18_n0_mux_dataout~3_combout\ = ( \inst78|inst2|inst5~q\ & ( \inst62|inst2|inst5~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst2|inst5~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst70|inst2|inst5~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst78|inst2|inst5~q\ & ( \inst62|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst2|inst5~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst70|inst2|inst5~q\))))) # 
-- (\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst78|inst2|inst5~q\ & ( !\inst62|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst2|inst5~q\)) # (\Read_Reg_Num_2[3]~input_o\ & 
-- ((\inst70|inst2|inst5~q\))))) # (\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( !\inst78|inst2|inst5~q\ & ( !\inst62|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst2|inst5~q\)) 
-- # (\Read_Reg_Num_2[3]~input_o\ & ((\inst70|inst2|inst5~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst54|inst2|ALT_INV_inst5~q\,
	datab => \inst70|inst2|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst78|inst2|ALT_INV_inst5~q\,
	dataf => \inst62|inst2|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w18_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X21_Y4_N24
\inst82|auto_generated|l5_w18_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w18_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w18_n0_mux_dataout~3_combout\ & ( (\inst82|auto_generated|l5_w18_n0_mux_dataout~1_combout\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( 
-- !\Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w18_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w18_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst82|auto_generated|l5_w18_n0_mux_dataout~2_combout\)) ) ) ) # ( \Read_Reg_Num_2[0]~input_o\ & ( !\inst82|auto_generated|l5_w18_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & \inst82|auto_generated|l5_w18_n0_mux_dataout~1_combout\) ) ) 
-- ) # ( !\Read_Reg_Num_2[0]~input_o\ & ( !\inst82|auto_generated|l5_w18_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w18_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst82|auto_generated|l5_w18_n0_mux_dataout~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000011000000110000010001110111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~2_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~1_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~0_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~3_combout\,
	combout => \inst82|auto_generated|l5_w18_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X7_Y8_N54
\inst82|auto_generated|l5_w18_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w18_n0_mux_dataout~5_combout\ = ( \inst38|inst2|inst5~q\ & ( \inst32|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # (\inst34|inst2|inst5~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\)) # (\inst36|inst2|inst5~q\))) ) ) ) # ( !\inst38|inst2|inst5~q\ & ( \inst32|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # (\inst34|inst2|inst5~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst36|inst2|inst5~q\ & ((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst38|inst2|inst5~q\ & ( !\inst32|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst34|inst2|inst5~q\ & \Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\)) # (\inst36|inst2|inst5~q\))) ) ) ) # ( !\inst38|inst2|inst5~q\ & ( !\inst32|inst2|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst34|inst2|inst5~q\ & \Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst36|inst2|inst5~q\ & ((!\Read_Reg_Num_2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst36|inst2|ALT_INV_inst5~q\,
	datab => \inst34|inst2|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst38|inst2|ALT_INV_inst5~q\,
	dataf => \inst32|inst2|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w18_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X19_Y4_N24
\inst82|auto_generated|l5_w18_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w18_n0_mux_dataout~10_combout\ = ( \Read_Reg_Num_2[4]~input_o\ & ( \inst82|auto_generated|l5_w18_n0_mux_dataout~4_combout\ ) ) # ( !\Read_Reg_Num_2[4]~input_o\ & ( (!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & 
-- (\inst82|auto_generated|l5_w18_n0_mux_dataout~9_combout\)) # (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst82|auto_generated|l5_w18_n0_mux_dataout~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~9_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~4_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w18_n0_mux_dataout~5_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	combout => \inst82|auto_generated|l5_w18_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X9_Y8_N24
\inst82|auto_generated|l5_w17_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w17_n0_mux_dataout~5_combout\ = ( \inst38|inst2|inst6~q\ & ( \inst34|inst2|inst6~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst2|inst6~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst2|inst6~q\))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst38|inst2|inst6~q\ & ( \inst34|inst2|inst6~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\) # (\inst32|inst2|inst6~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst2|inst6~q\ & 
-- ((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst38|inst2|inst6~q\ & ( !\inst34|inst2|inst6~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst32|inst2|inst6~q\ & !\Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\)) # (\inst36|inst2|inst6~q\))) ) ) ) # ( !\inst38|inst2|inst6~q\ & ( !\inst34|inst2|inst6~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst2|inst6~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst36|inst2|inst6~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst36|inst2|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst32|inst2|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst38|inst2|ALT_INV_inst6~q\,
	dataf => \inst34|inst2|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w17_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X7_Y6_N12
\inst82|auto_generated|l5_w17_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w17_n0_mux_dataout~1_combout\ = ( \inst74|inst2|inst6~q\ & ( \inst50|inst2|inst6~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\) # (\inst66|inst2|inst6~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\)) # (\inst58|inst2|inst6~q\))) ) ) ) # ( !\inst74|inst2|inst6~q\ & ( \inst50|inst2|inst6~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\) # (\inst66|inst2|inst6~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst58|inst2|inst6~q\ & (!\Read_Reg_Num_2[3]~input_o\))) ) ) ) # ( \inst74|inst2|inst6~q\ & ( !\inst50|inst2|inst6~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\ & \inst66|inst2|inst6~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\)) # (\inst58|inst2|inst6~q\))) ) ) ) # ( !\inst74|inst2|inst6~q\ & ( !\inst50|inst2|inst6~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\ & \inst66|inst2|inst6~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst58|inst2|inst6~q\ & (!\Read_Reg_Num_2[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst58|inst2|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst66|inst2|ALT_INV_inst6~q\,
	datae => \inst74|inst2|ALT_INV_inst6~q\,
	dataf => \inst50|inst2|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w17_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X19_Y6_N48
\inst82|auto_generated|l5_w17_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w17_n0_mux_dataout~2_combout\ = ( \inst76|inst2|inst6~q\ & ( \inst52|inst2|inst6~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\)) # (\inst60|inst2|inst6~q\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\Read_Reg_Num_2[2]~input_o\) # (\inst68|inst2|inst6~q\)))) ) ) ) # ( !\inst76|inst2|inst6~q\ & ( \inst52|inst2|inst6~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\)) # (\inst60|inst2|inst6~q\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\inst68|inst2|inst6~q\ & !\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst76|inst2|inst6~q\ & ( !\inst52|inst2|inst6~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst60|inst2|inst6~q\ & ((\Read_Reg_Num_2[2]~input_o\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\Read_Reg_Num_2[2]~input_o\) # (\inst68|inst2|inst6~q\)))) ) ) ) # ( !\inst76|inst2|inst6~q\ & ( !\inst52|inst2|inst6~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst60|inst2|inst6~q\ & ((\Read_Reg_Num_2[2]~input_o\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\inst68|inst2|inst6~q\ & !\Read_Reg_Num_2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst60|inst2|ALT_INV_inst6~q\,
	datab => \inst68|inst2|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst76|inst2|ALT_INV_inst6~q\,
	dataf => \inst52|inst2|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w17_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X11_Y9_N42
\inst82|auto_generated|l5_w17_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w17_n0_mux_dataout~3_combout\ = ( \inst78|inst2|inst6~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst70|inst2|inst6~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst78|inst2|inst6~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst70|inst2|inst6~q\) ) ) ) # ( \inst78|inst2|inst6~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst2|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst2|inst6~q\)) ) ) ) # ( 
-- !\inst78|inst2|inst6~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst2|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst2|inst6~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst62|inst2|ALT_INV_inst6~q\,
	datac => \inst70|inst2|ALT_INV_inst6~q\,
	datad => \inst54|inst2|ALT_INV_inst6~q\,
	datae => \inst78|inst2|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w17_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X13_Y6_N30
\inst82|auto_generated|l5_w17_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w17_n0_mux_dataout~0_combout\ = ( \inst72|inst2|inst6~q\ & ( \inst64|inst2|inst6~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst2|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst2|inst6~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst72|inst2|inst6~q\ & ( \inst64|inst2|inst6~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\) # (\inst48|inst2|inst6~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst2|inst6~q\ & 
-- ((!\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst72|inst2|inst6~q\ & ( !\inst64|inst2|inst6~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\inst48|inst2|inst6~q\ & !\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\)) # (\inst56|inst2|inst6~q\))) ) ) ) # ( !\inst72|inst2|inst6~q\ & ( !\inst64|inst2|inst6~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst2|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst56|inst2|inst6~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst56|inst2|ALT_INV_inst6~q\,
	datab => \inst48|inst2|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst72|inst2|ALT_INV_inst6~q\,
	dataf => \inst64|inst2|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w17_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X9_Y9_N27
\inst82|auto_generated|l5_w17_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w17_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w17_n0_mux_dataout~0_combout\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w17_n0_mux_dataout~2_combout\)) # 
-- (\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w17_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst82|auto_generated|l5_w17_n0_mux_dataout~0_combout\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst82|auto_generated|l5_w17_n0_mux_dataout~2_combout\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w17_n0_mux_dataout~3_combout\))) ) ) ) # ( \inst82|auto_generated|l5_w17_n0_mux_dataout~0_combout\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\) # (\inst82|auto_generated|l5_w17_n0_mux_dataout~1_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w17_n0_mux_dataout~0_combout\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (\Read_Reg_Num_2[0]~input_o\ & 
-- \inst82|auto_generated|l5_w17_n0_mux_dataout~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~1_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~2_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~3_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~0_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w17_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X6_Y6_N42
\inst82|auto_generated|l5_w17_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w17_n0_mux_dataout~8_combout\ = ( \inst20|inst2|inst6~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\) # (\inst22|inst2|inst6~q\) ) ) ) # ( !\inst20|inst2|inst6~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (\inst22|inst2|inst6~q\ & \Read_Reg_Num_2[0]~input_o\) ) ) ) # ( \inst20|inst2|inst6~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst2|inst6~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst2|inst6~q\))) ) ) ) # ( 
-- !\inst20|inst2|inst6~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst2|inst6~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst2|inst6~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|inst2|ALT_INV_inst6~q\,
	datab => \inst|inst2|ALT_INV_inst6~q\,
	datac => \inst18|inst2|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst20|inst2|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w17_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X16_Y5_N42
\inst82|auto_generated|l5_w17_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w17_n0_mux_dataout~7_combout\ = ( \inst30|inst2|inst6~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst26|inst2|inst6~q\) ) ) ) # ( !\inst30|inst2|inst6~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst26|inst2|inst6~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst30|inst2|inst6~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst2|inst6~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst2|inst6~q\)) ) ) ) # ( 
-- !\inst30|inst2|inst6~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst2|inst6~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst2|inst6~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst2|ALT_INV_inst6~q\,
	datab => \inst28|inst2|ALT_INV_inst6~q\,
	datac => \inst24|inst2|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst30|inst2|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w17_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X22_Y4_N12
\inst82|auto_generated|l5_w17_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w17_n0_mux_dataout~6_combout\ = ( \inst46|inst2|inst6~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\inst42|inst2|inst6~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst46|inst2|inst6~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (!\Read_Reg_Num_2[1]~input_o\ & \inst42|inst2|inst6~q\) ) ) ) # ( \inst46|inst2|inst6~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst2|inst6~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst2|inst6~q\))) ) ) ) # ( 
-- !\inst46|inst2|inst6~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst2|inst6~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst2|inst6~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst40|inst2|ALT_INV_inst6~q\,
	datab => \inst44|inst2|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst42|inst2|ALT_INV_inst6~q\,
	datae => \inst46|inst2|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w17_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X19_Y8_N9
\inst82|auto_generated|l5_w17_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w17_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_2[2]~input_o\ & ( \inst82|auto_generated|l5_w17_n0_mux_dataout~6_combout\ & ( (\inst82|auto_generated|l5_w17_n0_mux_dataout~7_combout\) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( 
-- !\Read_Reg_Num_2[2]~input_o\ & ( \inst82|auto_generated|l5_w17_n0_mux_dataout~6_combout\ & ( (\inst82|auto_generated|l5_w17_n0_mux_dataout~8_combout\) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( \Read_Reg_Num_2[2]~input_o\ & ( 
-- !\inst82|auto_generated|l5_w17_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & \inst82|auto_generated|l5_w17_n0_mux_dataout~7_combout\) ) ) ) # ( !\Read_Reg_Num_2[2]~input_o\ & ( !\inst82|auto_generated|l5_w17_n0_mux_dataout~6_combout\ & ( 
-- (!\Read_Reg_Num_2[3]~input_o\ & \inst82|auto_generated|l5_w17_n0_mux_dataout~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000000001010101001110111011101110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~8_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~7_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~6_combout\,
	combout => \inst82|auto_generated|l5_w17_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X19_Y8_N39
\inst82|auto_generated|l5_w17_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w17_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w17_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & ((!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\) # 
-- ((\inst82|auto_generated|l5_w17_n0_mux_dataout~5_combout\)))) # (\Read_Reg_Num_2[4]~input_o\ & (((\inst82|auto_generated|l5_w17_n0_mux_dataout~4_combout\)))) ) ) # ( !\inst82|auto_generated|l5_w17_n0_mux_dataout~9_combout\ & ( 
-- (!\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst82|auto_generated|l5_w17_n0_mux_dataout~5_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (((\inst82|auto_generated|l5_w17_n0_mux_dataout~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~5_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~4_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w17_n0_mux_dataout~9_combout\,
	combout => \inst82|auto_generated|l5_w17_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X12_Y6_N0
\inst82|auto_generated|l5_w16_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w16_n0_mux_dataout~3_combout\ = ( \inst78|inst2|inst7~q\ & ( \inst70|inst2|inst7~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst2|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst2|inst7~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst78|inst2|inst7~q\ & ( \inst70|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\) # (\inst54|inst2|inst7~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst2|inst7~q\ & 
-- ((!\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst78|inst2|inst7~q\ & ( !\inst70|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\inst54|inst2|inst7~q\ & !\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\)) # (\inst62|inst2|inst7~q\))) ) ) ) # ( !\inst78|inst2|inst7~q\ & ( !\inst70|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst2|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst62|inst2|inst7~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst62|inst2|ALT_INV_inst7~q\,
	datac => \inst54|inst2|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst78|inst2|ALT_INV_inst7~q\,
	dataf => \inst70|inst2|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w16_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X11_Y5_N12
\inst82|auto_generated|l5_w16_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w16_n0_mux_dataout~0_combout\ = ( \Read_Reg_Num_2[3]~input_o\ & ( \inst64|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[2]~input_o\) # (\inst72|inst2|inst7~q\) ) ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( \inst64|inst2|inst7~q\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst2|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst2|inst7~q\)) ) ) ) # ( \Read_Reg_Num_2[3]~input_o\ & ( !\inst64|inst2|inst7~q\ & ( (\Read_Reg_Num_2[2]~input_o\ & \inst72|inst2|inst7~q\) ) ) ) # ( 
-- !\Read_Reg_Num_2[3]~input_o\ & ( !\inst64|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst2|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst2|inst7~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst56|inst2|ALT_INV_inst7~q\,
	datac => \inst72|inst2|ALT_INV_inst7~q\,
	datad => \inst48|inst2|ALT_INV_inst7~q\,
	datae => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	dataf => \inst64|inst2|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w16_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X9_Y5_N42
\inst82|auto_generated|l5_w16_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w16_n0_mux_dataout~1_combout\ = ( \inst74|inst2|inst7~q\ & ( \inst50|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\) # (\inst58|inst2|inst7~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\Read_Reg_Num_2[2]~input_o\)) # (\inst66|inst2|inst7~q\))) ) ) ) # ( !\inst74|inst2|inst7~q\ & ( \inst50|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\) # (\inst58|inst2|inst7~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst66|inst2|inst7~q\ & (!\Read_Reg_Num_2[2]~input_o\))) ) ) ) # ( \inst74|inst2|inst7~q\ & ( !\inst50|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\ & \inst58|inst2|inst7~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\Read_Reg_Num_2[2]~input_o\)) # (\inst66|inst2|inst7~q\))) ) ) ) # ( !\inst74|inst2|inst7~q\ & ( !\inst50|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\ & \inst58|inst2|inst7~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst66|inst2|inst7~q\ & (!\Read_Reg_Num_2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst66|inst2|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst58|inst2|ALT_INV_inst7~q\,
	datae => \inst74|inst2|ALT_INV_inst7~q\,
	dataf => \inst50|inst2|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w16_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X15_Y4_N24
\inst82|auto_generated|l5_w16_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w16_n0_mux_dataout~2_combout\ = ( \inst76|inst2|inst7~q\ & ( \inst60|inst2|inst7~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst52|inst2|inst7~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst68|inst2|inst7~q\))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst76|inst2|inst7~q\ & ( \inst60|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\) # (\inst52|inst2|inst7~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst68|inst2|inst7~q\ & 
-- ((!\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst76|inst2|inst7~q\ & ( !\inst60|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\inst52|inst2|inst7~q\ & !\Read_Reg_Num_2[2]~input_o\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\Read_Reg_Num_2[2]~input_o\)) # (\inst68|inst2|inst7~q\))) ) ) ) # ( !\inst76|inst2|inst7~q\ & ( !\inst60|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst52|inst2|inst7~q\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst68|inst2|inst7~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst68|inst2|ALT_INV_inst7~q\,
	datab => \inst52|inst2|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst76|inst2|ALT_INV_inst7~q\,
	dataf => \inst60|inst2|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w16_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X10_Y5_N30
\inst82|auto_generated|l5_w16_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w16_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w16_n0_mux_dataout~1_combout\ & ( \inst82|auto_generated|l5_w16_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & 
-- (((\inst82|auto_generated|l5_w16_n0_mux_dataout~0_combout\) # (\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)) # (\inst82|auto_generated|l5_w16_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w16_n0_mux_dataout~1_combout\ & ( \inst82|auto_generated|l5_w16_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst82|auto_generated|l5_w16_n0_mux_dataout~0_combout\) # (\Read_Reg_Num_2[1]~input_o\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w16_n0_mux_dataout~3_combout\ & (\Read_Reg_Num_2[1]~input_o\))) ) ) ) # ( \inst82|auto_generated|l5_w16_n0_mux_dataout~1_combout\ & ( !\inst82|auto_generated|l5_w16_n0_mux_dataout~2_combout\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\ & \inst82|auto_generated|l5_w16_n0_mux_dataout~0_combout\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)) # (\inst82|auto_generated|l5_w16_n0_mux_dataout~3_combout\))) 
-- ) ) ) # ( !\inst82|auto_generated|l5_w16_n0_mux_dataout~1_combout\ & ( !\inst82|auto_generated|l5_w16_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\ & 
-- \inst82|auto_generated|l5_w16_n0_mux_dataout~0_combout\)))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w16_n0_mux_dataout~3_combout\ & (\Read_Reg_Num_2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~3_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~0_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~1_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~2_combout\,
	combout => \inst82|auto_generated|l5_w16_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X13_Y4_N36
\inst82|auto_generated|l5_w16_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w16_n0_mux_dataout~7_combout\ = ( \inst30|inst2|inst7~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst26|inst2|inst7~q\) ) ) ) # ( !\inst30|inst2|inst7~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst26|inst2|inst7~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst30|inst2|inst7~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst2|inst7~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst2|inst7~q\)) ) ) ) # ( 
-- !\inst30|inst2|inst7~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst2|inst7~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst2|inst7~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst2|ALT_INV_inst7~q\,
	datab => \inst28|inst2|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst24|inst2|ALT_INV_inst7~q\,
	datae => \inst30|inst2|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w16_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X6_Y4_N30
\inst82|auto_generated|l5_w16_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w16_n0_mux_dataout~8_combout\ = ( \inst20|inst2|inst7~q\ & ( \inst18|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\) # (\inst|inst2|inst7~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((!\Read_Reg_Num_2[1]~input_o\)) # (\inst22|inst2|inst7~q\))) ) ) ) # ( !\inst20|inst2|inst7~q\ & ( \inst18|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst|inst2|inst7~q\ & !\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((!\Read_Reg_Num_2[1]~input_o\)) # (\inst22|inst2|inst7~q\))) ) ) ) # ( \inst20|inst2|inst7~q\ & ( !\inst18|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\) # (\inst|inst2|inst7~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst22|inst2|inst7~q\ & ((\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( !\inst20|inst2|inst7~q\ & ( !\inst18|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst|inst2|inst7~q\ & !\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst22|inst2|inst7~q\ & ((\Read_Reg_Num_2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|inst2|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst|inst2|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst20|inst2|ALT_INV_inst7~q\,
	dataf => \inst18|inst2|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w16_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X16_Y4_N0
\inst82|auto_generated|l5_w16_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w16_n0_mux_dataout~6_combout\ = ( \inst46|inst2|inst7~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\Read_Reg_Num_2[0]~input_o\) # (\inst44|inst2|inst7~q\) ) ) ) # ( !\inst46|inst2|inst7~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (\inst44|inst2|inst7~q\ & !\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( \inst46|inst2|inst7~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst40|inst2|inst7~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst42|inst2|inst7~q\)) ) ) ) # ( 
-- !\inst46|inst2|inst7~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst40|inst2|inst7~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst42|inst2|inst7~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst44|inst2|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst42|inst2|ALT_INV_inst7~q\,
	datad => \inst40|inst2|ALT_INV_inst7~q\,
	datae => \inst46|inst2|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w16_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X9_Y4_N57
\inst82|auto_generated|l5_w16_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w16_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w16_n0_mux_dataout~7_combout\)) # (\Read_Reg_Num_2[3]~input_o\ & 
-- ((\inst82|auto_generated|l5_w16_n0_mux_dataout~6_combout\))) ) ) # ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w16_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_2[3]~input_o\ & 
-- ((\inst82|auto_generated|l5_w16_n0_mux_dataout~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~7_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~8_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~6_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w16_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X12_Y8_N48
\inst82|auto_generated|l5_w16_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w16_n0_mux_dataout~5_combout\ = ( \inst38|inst2|inst7~q\ & ( \inst34|inst2|inst7~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst2|inst7~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst2|inst7~q\))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst38|inst2|inst7~q\ & ( \inst34|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst32|inst2|inst7~q\)) # (\Read_Reg_Num_2[0]~input_o\))) # (\Read_Reg_Num_2[1]~input_o\ & (!\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst36|inst2|inst7~q\))) ) ) ) # ( \inst38|inst2|inst7~q\ & ( !\inst34|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (!\Read_Reg_Num_2[0]~input_o\ & ((\inst32|inst2|inst7~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((\inst36|inst2|inst7~q\)) # 
-- (\Read_Reg_Num_2[0]~input_o\))) ) ) ) # ( !\inst38|inst2|inst7~q\ & ( !\inst34|inst2|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst2|inst7~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst2|inst7~q\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst36|inst2|ALT_INV_inst7~q\,
	datad => \inst32|inst2|ALT_INV_inst7~q\,
	datae => \inst38|inst2|ALT_INV_inst7~q\,
	dataf => \inst34|inst2|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w16_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X9_Y4_N45
\inst82|auto_generated|l5_w16_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w16_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w16_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & (((\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\) # 
-- (\inst82|auto_generated|l5_w16_n0_mux_dataout~9_combout\)))) # (\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w16_n0_mux_dataout~4_combout\)) ) ) # ( !\inst82|auto_generated|l5_w16_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & 
-- (((\inst82|auto_generated|l5_w16_n0_mux_dataout~9_combout\ & !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\)))) # (\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w16_n0_mux_dataout~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100010001000111010001000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~4_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~9_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w16_n0_mux_dataout~5_combout\,
	combout => \inst82|auto_generated|l5_w16_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X9_Y9_N36
\inst82|auto_generated|l5_w15_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w15_n0_mux_dataout~5_combout\ = ( \inst38|inst1|inst~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\Read_Reg_Num_2[0]~input_o\) # (\inst36|inst1|inst~q\) ) ) ) # ( !\inst38|inst1|inst~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (\inst36|inst1|inst~q\ & !\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( \inst38|inst1|inst~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst32|inst1|inst~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst34|inst1|inst~q\)) ) ) ) # ( 
-- !\inst38|inst1|inst~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst32|inst1|inst~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst34|inst1|inst~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst1|ALT_INV_inst~q\,
	datab => \inst36|inst1|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst32|inst1|ALT_INV_inst~q\,
	datae => \inst38|inst1|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w15_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X19_Y3_N54
\inst82|auto_generated|l5_w15_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w15_n0_mux_dataout~7_combout\ = ( \inst30|inst1|inst~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst26|inst1|inst~q\) ) ) ) # ( !\inst30|inst1|inst~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst26|inst1|inst~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst30|inst1|inst~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst24|inst1|inst~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst28|inst1|inst~q\))) ) ) ) # ( 
-- !\inst30|inst1|inst~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst24|inst1|inst~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst28|inst1|inst~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|inst1|ALT_INV_inst~q\,
	datab => \inst28|inst1|ALT_INV_inst~q\,
	datac => \inst26|inst1|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst30|inst1|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w15_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X19_Y5_N6
\inst82|auto_generated|l5_w15_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w15_n0_mux_dataout~6_combout\ = ( \inst46|inst1|inst~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst42|inst1|inst~q\) ) ) ) # ( !\inst46|inst1|inst~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst42|inst1|inst~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst46|inst1|inst~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst40|inst1|inst~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst44|inst1|inst~q\)) ) ) ) # ( 
-- !\inst46|inst1|inst~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst40|inst1|inst~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst44|inst1|inst~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst44|inst1|ALT_INV_inst~q\,
	datab => \inst42|inst1|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst40|inst1|ALT_INV_inst~q\,
	datae => \inst46|inst1|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w15_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X8_Y7_N42
\inst82|auto_generated|l5_w15_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w15_n0_mux_dataout~8_combout\ = ( \inst20|inst1|inst~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst1|inst~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst1|inst~q\)) ) ) ) # ( 
-- !\inst20|inst1|inst~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst1|inst~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst1|inst~q\)) ) ) ) # ( \inst20|inst1|inst~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst|inst1|inst~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst20|inst1|inst~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & \inst|inst1|inst~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|inst1|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst18|inst1|ALT_INV_inst~q\,
	datad => \inst|inst1|ALT_INV_inst~q\,
	datae => \inst20|inst1|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w15_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X19_Y5_N30
\inst82|auto_generated|l5_w15_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w15_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_2[3]~input_o\ & ( \inst82|auto_generated|l5_w15_n0_mux_dataout~8_combout\ & ( \inst82|auto_generated|l5_w15_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( 
-- \inst82|auto_generated|l5_w15_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[2]~input_o\) # (\inst82|auto_generated|l5_w15_n0_mux_dataout~7_combout\) ) ) ) # ( \Read_Reg_Num_2[3]~input_o\ & ( !\inst82|auto_generated|l5_w15_n0_mux_dataout~8_combout\ & ( 
-- \inst82|auto_generated|l5_w15_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( !\inst82|auto_generated|l5_w15_n0_mux_dataout~8_combout\ & ( (\inst82|auto_generated|l5_w15_n0_mux_dataout~7_combout\ & \Read_Reg_Num_2[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000001111111111011101110111010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~7_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~6_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~8_combout\,
	combout => \inst82|auto_generated|l5_w15_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X12_Y9_N48
\inst82|auto_generated|l5_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w15_n0_mux_dataout~0_combout\ = ( \inst72|inst1|inst~q\ & ( \inst56|inst1|inst~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst1|inst~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst64|inst1|inst~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst72|inst1|inst~q\ & ( \inst56|inst1|inst~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\)) # (\inst48|inst1|inst~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\ & 
-- \inst64|inst1|inst~q\)))) ) ) ) # ( \inst72|inst1|inst~q\ & ( !\inst56|inst1|inst~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst1|inst~q\ & (!\Read_Reg_Num_2[2]~input_o\))) # (\Read_Reg_Num_2[3]~input_o\ & (((\inst64|inst1|inst~q\) # 
-- (\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( !\inst72|inst1|inst~q\ & ( !\inst56|inst1|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst1|inst~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst64|inst1|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst48|inst1|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst64|inst1|ALT_INV_inst~q\,
	datae => \inst72|inst1|ALT_INV_inst~q\,
	dataf => \inst56|inst1|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w15_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X12_Y1_N42
\inst82|auto_generated|l5_w15_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w15_n0_mux_dataout~1_combout\ = ( \inst74|inst1|inst~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\Read_Reg_Num_2[3]~input_o\) # (\inst58|inst1|inst~q\) ) ) ) # ( !\inst74|inst1|inst~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( 
-- (\inst58|inst1|inst~q\ & !\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( \inst74|inst1|inst~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst50|inst1|inst~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst66|inst1|inst~q\)) ) ) ) # ( 
-- !\inst74|inst1|inst~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst50|inst1|inst~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst66|inst1|inst~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst58|inst1|ALT_INV_inst~q\,
	datab => \inst66|inst1|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst50|inst1|ALT_INV_inst~q\,
	datae => \inst74|inst1|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w15_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X13_Y2_N42
\inst82|auto_generated|l5_w15_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w15_n0_mux_dataout~3_combout\ = ( \Read_Reg_Num_2[3]~input_o\ & ( \inst78|inst1|inst~q\ & ( (\inst70|inst1|inst~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( \inst78|inst1|inst~q\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst1|inst~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst1|inst~q\)) ) ) ) # ( \Read_Reg_Num_2[3]~input_o\ & ( !\inst78|inst1|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & \inst70|inst1|inst~q\) ) ) ) # ( 
-- !\Read_Reg_Num_2[3]~input_o\ & ( !\inst78|inst1|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst1|inst~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst1|inst~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst70|inst1|ALT_INV_inst~q\,
	datac => \inst62|inst1|ALT_INV_inst~q\,
	datad => \inst54|inst1|ALT_INV_inst~q\,
	datae => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	dataf => \inst78|inst1|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w15_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X17_Y4_N9
\inst82|auto_generated|l5_w15_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w15_n0_mux_dataout~2_combout\ = ( \inst76|inst1|inst~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst68|inst1|inst~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst76|inst1|inst~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst68|inst1|inst~q\) ) ) ) # ( \inst76|inst1|inst~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst52|inst1|inst~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst60|inst1|inst~q\))) ) ) ) # ( 
-- !\inst76|inst1|inst~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst52|inst1|inst~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst60|inst1|inst~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst52|inst1|ALT_INV_inst~q\,
	datab => \inst60|inst1|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst68|inst1|ALT_INV_inst~q\,
	datae => \inst76|inst1|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w15_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X12_Y9_N12
\inst82|auto_generated|l5_w15_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w15_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_2[1]~input_o\ & ( \Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w15_n0_mux_dataout~3_combout\ ) ) ) # ( !\Read_Reg_Num_2[1]~input_o\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- \inst82|auto_generated|l5_w15_n0_mux_dataout~1_combout\ ) ) ) # ( \Read_Reg_Num_2[1]~input_o\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w15_n0_mux_dataout~2_combout\ ) ) ) # ( !\Read_Reg_Num_2[1]~input_o\ & ( 
-- !\Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w15_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~0_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~1_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~3_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~2_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w15_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X12_Y9_N30
\inst82|auto_generated|l5_w15_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w15_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w15_n0_mux_dataout~4_combout\ & ( (\Read_Reg_Num_2[4]~input_o\) # 
-- (\inst82|auto_generated|l5_w15_n0_mux_dataout~5_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w15_n0_mux_dataout~4_combout\ & ( (\Read_Reg_Num_2[4]~input_o\) # 
-- (\inst82|auto_generated|l5_w15_n0_mux_dataout~9_combout\) ) ) ) # ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\inst82|auto_generated|l5_w15_n0_mux_dataout~4_combout\ & ( (\inst82|auto_generated|l5_w15_n0_mux_dataout~5_combout\ & 
-- !\Read_Reg_Num_2[4]~input_o\) ) ) ) # ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\inst82|auto_generated|l5_w15_n0_mux_dataout~4_combout\ & ( (\inst82|auto_generated|l5_w15_n0_mux_dataout~9_combout\ & !\Read_Reg_Num_2[4]~input_o\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110000000000001111111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~5_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~9_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w15_n0_mux_dataout~4_combout\,
	combout => \inst82|auto_generated|l5_w15_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X12_Y5_N54
\inst82|auto_generated|l5_w14_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w14_n0_mux_dataout~8_combout\ = ( \inst20|inst1|inst1~q\ & ( \inst|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[0]~input_o\) # ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst1|inst1~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst22|inst1|inst1~q\))) ) ) ) # ( !\inst20|inst1|inst1~q\ & ( \inst|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst1|inst1~q\))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst1|inst1~q\)))) ) ) ) # ( \inst20|inst1|inst1~q\ & ( !\inst|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst18|inst1|inst1~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst1|inst1~q\)))) ) ) ) # ( !\inst20|inst1|inst1~q\ & ( !\inst|inst1|inst1~q\ & ( (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst1|inst1~q\))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst1|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst22|inst1|ALT_INV_inst1~q\,
	datac => \inst18|inst1|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst20|inst1|ALT_INV_inst1~q\,
	dataf => \inst|inst1|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w14_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X12_Y1_N48
\inst82|auto_generated|l5_w14_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w14_n0_mux_dataout~6_combout\ = ( \inst46|inst1|inst1~q\ & ( \inst40|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)) # (\inst44|inst1|inst1~q\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\) # (\inst42|inst1|inst1~q\)))) ) ) ) # ( !\inst46|inst1|inst1~q\ & ( \inst40|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)) # (\inst44|inst1|inst1~q\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\inst42|inst1|inst1~q\ & !\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst46|inst1|inst1~q\ & ( !\inst40|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst44|inst1|inst1~q\ & ((\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\) # (\inst42|inst1|inst1~q\)))) ) ) ) # ( !\inst46|inst1|inst1~q\ & ( !\inst40|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst44|inst1|inst1~q\ & ((\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\inst42|inst1|inst1~q\ & !\Read_Reg_Num_2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst44|inst1|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst42|inst1|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst46|inst1|ALT_INV_inst1~q\,
	dataf => \inst40|inst1|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w14_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X18_Y1_N0
\inst82|auto_generated|l5_w14_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w14_n0_mux_dataout~7_combout\ = ( \inst30|inst1|inst1~q\ & ( \inst28|inst1|inst1~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst1|inst1~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst1|inst1~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst30|inst1|inst1~q\ & ( \inst28|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst1|inst1~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst1|inst1~q\))))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst30|inst1|inst1~q\ & ( !\inst28|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst1|inst1~q\)) # (\Read_Reg_Num_2[0]~input_o\ & 
-- ((\inst26|inst1|inst1~q\))))) # (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst30|inst1|inst1~q\ & ( !\inst28|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst1|inst1~q\)) 
-- # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst1|inst1~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|inst1|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst26|inst1|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst30|inst1|ALT_INV_inst1~q\,
	dataf => \inst28|inst1|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w14_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X18_Y1_N48
\inst82|auto_generated|l5_w14_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w14_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w14_n0_mux_dataout~7_combout\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\) # (\inst82|auto_generated|l5_w14_n0_mux_dataout~6_combout\) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w14_n0_mux_dataout~7_combout\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\inst82|auto_generated|l5_w14_n0_mux_dataout~6_combout\ & \Read_Reg_Num_2[3]~input_o\) ) ) ) # ( \inst82|auto_generated|l5_w14_n0_mux_dataout~7_combout\ & ( 
-- !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w14_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst82|auto_generated|l5_w14_n0_mux_dataout~6_combout\))) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w14_n0_mux_dataout~7_combout\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w14_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_2[3]~input_o\ & 
-- ((\inst82|auto_generated|l5_w14_n0_mux_dataout~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~8_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~6_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~7_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w14_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X11_Y10_N21
\inst82|auto_generated|l5_w14_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w14_n0_mux_dataout~5_combout\ = ( \inst38|inst1|inst1~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\inst34|inst1|inst1~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst38|inst1|inst1~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (!\Read_Reg_Num_2[1]~input_o\ & \inst34|inst1|inst1~q\) ) ) ) # ( \inst38|inst1|inst1~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst1|inst1~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst1|inst1~q\)) ) ) ) # ( 
-- !\inst38|inst1|inst1~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst1|inst1~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst1|inst1~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst36|inst1|ALT_INV_inst1~q\,
	datac => \inst34|inst1|ALT_INV_inst1~q\,
	datad => \inst32|inst1|ALT_INV_inst1~q\,
	datae => \inst38|inst1|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w14_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X16_Y9_N12
\inst82|auto_generated|l5_w14_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w14_n0_mux_dataout~3_combout\ = ( \inst78|inst1|inst1~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\inst62|inst1|inst1~q\) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst78|inst1|inst1~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( 
-- (!\Read_Reg_Num_2[3]~input_o\ & \inst62|inst1|inst1~q\) ) ) ) # ( \inst78|inst1|inst1~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst1|inst1~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst70|inst1|inst1~q\)) ) ) ) # ( 
-- !\inst78|inst1|inst1~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst1|inst1~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst70|inst1|inst1~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \inst62|inst1|ALT_INV_inst1~q\,
	datac => \inst70|inst1|ALT_INV_inst1~q\,
	datad => \inst54|inst1|ALT_INV_inst1~q\,
	datae => \inst78|inst1|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w14_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X6_Y2_N18
\inst82|auto_generated|l5_w14_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w14_n0_mux_dataout~1_combout\ = ( \inst58|inst1|inst1~q\ & ( \inst66|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\)) # (\inst50|inst1|inst1~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((!\Read_Reg_Num_2[3]~input_o\) # (\inst74|inst1|inst1~q\)))) ) ) ) # ( !\inst58|inst1|inst1~q\ & ( \inst66|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\)) # (\inst50|inst1|inst1~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst74|inst1|inst1~q\ & \Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst58|inst1|inst1~q\ & ( !\inst66|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst50|inst1|inst1~q\ & ((!\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((!\Read_Reg_Num_2[3]~input_o\) # (\inst74|inst1|inst1~q\)))) ) ) ) # ( !\inst58|inst1|inst1~q\ & ( !\inst66|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst50|inst1|inst1~q\ & ((!\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst74|inst1|inst1~q\ & \Read_Reg_Num_2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst50|inst1|ALT_INV_inst1~q\,
	datab => \inst74|inst1|ALT_INV_inst1~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst58|inst1|ALT_INV_inst1~q\,
	dataf => \inst66|inst1|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w14_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X17_Y4_N0
\inst82|auto_generated|l5_w14_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w14_n0_mux_dataout~2_combout\ = ( \inst76|inst1|inst1~q\ & ( \inst68|inst1|inst1~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst1|inst1~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst1|inst1~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst76|inst1|inst1~q\ & ( \inst68|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst1|inst1~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst1|inst1~q\)))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst76|inst1|inst1~q\ & ( !\inst68|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst1|inst1~q\))) # (\Read_Reg_Num_2[2]~input_o\ 
-- & (\inst60|inst1|inst1~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( !\inst76|inst1|inst1~q\ & ( !\inst68|inst1|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & 
-- ((\inst52|inst1|inst1~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst1|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \inst60|inst1|ALT_INV_inst1~q\,
	datac => \inst52|inst1|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst76|inst1|ALT_INV_inst1~q\,
	dataf => \inst68|inst1|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w14_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X12_Y10_N57
\inst82|auto_generated|l5_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w14_n0_mux_dataout~0_combout\ = ( \inst72|inst1|inst1~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst64|inst1|inst1~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst72|inst1|inst1~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst64|inst1|inst1~q\) ) ) ) # ( \inst72|inst1|inst1~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst1|inst1~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst1|inst1~q\))) ) ) ) # ( 
-- !\inst72|inst1|inst1~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst1|inst1~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst1|inst1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst48|inst1|ALT_INV_inst1~q\,
	datac => \inst64|inst1|ALT_INV_inst1~q\,
	datad => \inst56|inst1|ALT_INV_inst1~q\,
	datae => \inst72|inst1|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w14_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X23_Y4_N48
\inst82|auto_generated|l5_w14_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w14_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w14_n0_mux_dataout~0_combout\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w14_n0_mux_dataout~2_combout\))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w14_n0_mux_dataout~3_combout\)) ) ) ) # ( !\inst82|auto_generated|l5_w14_n0_mux_dataout~0_combout\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & 
-- ((\inst82|auto_generated|l5_w14_n0_mux_dataout~2_combout\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w14_n0_mux_dataout~3_combout\)) ) ) ) # ( \inst82|auto_generated|l5_w14_n0_mux_dataout~0_combout\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\) # (\inst82|auto_generated|l5_w14_n0_mux_dataout~1_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w14_n0_mux_dataout~0_combout\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (\Read_Reg_Num_2[0]~input_o\ & 
-- \inst82|auto_generated|l5_w14_n0_mux_dataout~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~3_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~1_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~2_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~0_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w14_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X18_Y1_N6
\inst82|auto_generated|l5_w14_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w14_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w14_n0_mux_dataout~5_combout\ & ( \inst82|auto_generated|l5_w14_n0_mux_dataout~4_combout\ & ( ((\Read_Reg_Num_2[4]~input_o\) # 
-- (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\)) # (\inst82|auto_generated|l5_w14_n0_mux_dataout~9_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w14_n0_mux_dataout~5_combout\ & ( \inst82|auto_generated|l5_w14_n0_mux_dataout~4_combout\ & ( 
-- ((\inst82|auto_generated|l5_w14_n0_mux_dataout~9_combout\ & !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\)) # (\Read_Reg_Num_2[4]~input_o\) ) ) ) # ( \inst82|auto_generated|l5_w14_n0_mux_dataout~5_combout\ & ( 
-- !\inst82|auto_generated|l5_w14_n0_mux_dataout~4_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & ((\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\) # (\inst82|auto_generated|l5_w14_n0_mux_dataout~9_combout\))) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w14_n0_mux_dataout~5_combout\ & ( !\inst82|auto_generated|l5_w14_n0_mux_dataout~4_combout\ & ( (\inst82|auto_generated|l5_w14_n0_mux_dataout~9_combout\ & (!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & 
-- !\Read_Reg_Num_2[4]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010111110000000001010000111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~9_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~5_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w14_n0_mux_dataout~4_combout\,
	combout => \inst82|auto_generated|l5_w14_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X11_Y10_N54
\inst82|auto_generated|l5_w13_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w13_n0_mux_dataout~5_combout\ = ( \inst38|inst1|inst2~q\ & ( \inst36|inst1|inst2~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst1|inst2~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst34|inst1|inst2~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst38|inst1|inst2~q\ & ( \inst36|inst1|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)) # (\inst32|inst1|inst2~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\ & 
-- \inst34|inst1|inst2~q\)))) ) ) ) # ( \inst38|inst1|inst2~q\ & ( !\inst36|inst1|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst1|inst2~q\ & (!\Read_Reg_Num_2[1]~input_o\))) # (\Read_Reg_Num_2[0]~input_o\ & (((\inst34|inst1|inst2~q\) # 
-- (\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( !\inst38|inst1|inst2~q\ & ( !\inst36|inst1|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst1|inst2~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst34|inst1|inst2~q\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst32|inst1|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst34|inst1|ALT_INV_inst2~q\,
	datae => \inst38|inst1|ALT_INV_inst2~q\,
	dataf => \inst36|inst1|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w13_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X19_Y3_N30
\inst82|auto_generated|l5_w13_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w13_n0_mux_dataout~7_combout\ = ( \inst30|inst1|inst2~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst26|inst1|inst2~q\) ) ) ) # ( !\inst30|inst1|inst2~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst26|inst1|inst2~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst30|inst1|inst2~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst24|inst1|inst2~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst28|inst1|inst2~q\))) ) ) ) # ( 
-- !\inst30|inst1|inst2~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst24|inst1|inst2~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst28|inst1|inst2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|inst1|ALT_INV_inst2~q\,
	datab => \inst26|inst1|ALT_INV_inst2~q\,
	datac => \inst28|inst1|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst30|inst1|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w13_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X17_Y5_N42
\inst82|auto_generated|l5_w13_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w13_n0_mux_dataout~6_combout\ = ( \inst46|inst1|inst2~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst42|inst1|inst2~q\) ) ) ) # ( !\inst46|inst1|inst2~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst42|inst1|inst2~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst46|inst1|inst2~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst40|inst1|inst2~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst44|inst1|inst2~q\)) ) ) ) # ( 
-- !\inst46|inst1|inst2~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst40|inst1|inst2~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst44|inst1|inst2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst42|inst1|ALT_INV_inst2~q\,
	datab => \inst44|inst1|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst40|inst1|ALT_INV_inst2~q\,
	datae => \inst46|inst1|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w13_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X8_Y7_N54
\inst82|auto_generated|l5_w13_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w13_n0_mux_dataout~8_combout\ = ( \inst20|inst1|inst2~q\ & ( \inst|inst1|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\) # ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst1|inst2~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst22|inst1|inst2~q\))) ) ) ) # ( !\inst20|inst1|inst2~q\ & ( \inst|inst1|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # (\inst18|inst1|inst2~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst1|inst2~q\ & 
-- ((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst20|inst1|inst2~q\ & ( !\inst|inst1|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst18|inst1|inst2~q\ & \Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)) 
-- # (\inst22|inst1|inst2~q\))) ) ) ) # ( !\inst20|inst1|inst2~q\ & ( !\inst|inst1|inst2~q\ & ( (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst1|inst2~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst1|inst2~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|inst1|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst18|inst1|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst20|inst1|ALT_INV_inst2~q\,
	dataf => \inst|inst1|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w13_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X15_Y11_N24
\inst82|auto_generated|l5_w13_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w13_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w13_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w13_n0_mux_dataout~8_combout\ & ( ((!\Read_Reg_Num_2[2]~input_o\) # (\Read_Reg_Num_2[3]~input_o\)) # 
-- (\inst82|auto_generated|l5_w13_n0_mux_dataout~7_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w13_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w13_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\) # 
-- (\inst82|auto_generated|l5_w13_n0_mux_dataout~7_combout\))) ) ) ) # ( \inst82|auto_generated|l5_w13_n0_mux_dataout~6_combout\ & ( !\inst82|auto_generated|l5_w13_n0_mux_dataout~8_combout\ & ( ((\inst82|auto_generated|l5_w13_n0_mux_dataout~7_combout\ & 
-- \Read_Reg_Num_2[2]~input_o\)) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst82|auto_generated|l5_w13_n0_mux_dataout~6_combout\ & ( !\inst82|auto_generated|l5_w13_n0_mux_dataout~8_combout\ & ( (\inst82|auto_generated|l5_w13_n0_mux_dataout~7_combout\ & 
-- (!\Read_Reg_Num_2[3]~input_o\ & \Read_Reg_Num_2[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100001101110011011111000100110001001111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~7_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~6_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~8_combout\,
	combout => \inst82|auto_generated|l5_w13_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X15_Y1_N48
\inst82|auto_generated|l5_w13_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w13_n0_mux_dataout~2_combout\ = ( \inst76|inst1|inst2~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst68|inst1|inst2~q\) ) ) ) # ( !\inst76|inst1|inst2~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst68|inst1|inst2~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst76|inst1|inst2~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst1|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst1|inst2~q\)) ) ) ) # ( 
-- !\inst76|inst1|inst2~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst1|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst1|inst2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst68|inst1|ALT_INV_inst2~q\,
	datab => \inst60|inst1|ALT_INV_inst2~q\,
	datac => \inst52|inst1|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst76|inst1|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w13_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X12_Y9_N24
\inst82|auto_generated|l5_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w13_n0_mux_dataout~0_combout\ = ( \inst72|inst1|inst2~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst64|inst1|inst2~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst72|inst1|inst2~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst64|inst1|inst2~q\) ) ) ) # ( \inst72|inst1|inst2~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst1|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst1|inst2~q\)) ) ) ) # ( 
-- !\inst72|inst1|inst2~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst1|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst1|inst2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst56|inst1|ALT_INV_inst2~q\,
	datac => \inst64|inst1|ALT_INV_inst2~q\,
	datad => \inst48|inst1|ALT_INV_inst2~q\,
	datae => \inst72|inst1|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w13_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X10_Y1_N42
\inst82|auto_generated|l5_w13_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w13_n0_mux_dataout~1_combout\ = ( \inst74|inst1|inst2~q\ & ( \inst50|inst1|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst66|inst1|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst58|inst1|inst2~q\)))) ) ) ) # ( !\inst74|inst1|inst2~q\ & ( \inst50|inst1|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst66|inst1|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst58|inst1|inst2~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst74|inst1|inst2~q\ & ( !\inst50|inst1|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst66|inst1|inst2~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst58|inst1|inst2~q\)))) ) ) ) # ( !\inst74|inst1|inst2~q\ & ( !\inst50|inst1|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst66|inst1|inst2~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst58|inst1|inst2~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst66|inst1|ALT_INV_inst2~q\,
	datab => \inst58|inst1|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst74|inst1|ALT_INV_inst2~q\,
	dataf => \inst50|inst1|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w13_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X12_Y6_N48
\inst82|auto_generated|l5_w13_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w13_n0_mux_dataout~3_combout\ = ( \inst78|inst1|inst2~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\inst62|inst1|inst2~q\) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst78|inst1|inst2~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( 
-- (!\Read_Reg_Num_2[3]~input_o\ & \inst62|inst1|inst2~q\) ) ) ) # ( \inst78|inst1|inst2~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst1|inst2~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst70|inst1|inst2~q\)) ) ) ) # ( 
-- !\inst78|inst1|inst2~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst1|inst2~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst70|inst1|inst2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \inst62|inst1|ALT_INV_inst2~q\,
	datac => \inst70|inst1|ALT_INV_inst2~q\,
	datad => \inst54|inst1|ALT_INV_inst2~q\,
	datae => \inst78|inst1|ALT_INV_inst2~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w13_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X15_Y1_N18
\inst82|auto_generated|l5_w13_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w13_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w13_n0_mux_dataout~1_combout\ & ( \inst82|auto_generated|l5_w13_n0_mux_dataout~3_combout\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst82|auto_generated|l5_w13_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w13_n0_mux_dataout~2_combout\))) # (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst82|auto_generated|l5_w13_n0_mux_dataout~1_combout\ & 
-- ( \inst82|auto_generated|l5_w13_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w13_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst82|auto_generated|l5_w13_n0_mux_dataout~2_combout\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst82|auto_generated|l5_w13_n0_mux_dataout~1_combout\ & ( !\inst82|auto_generated|l5_w13_n0_mux_dataout~3_combout\ 
-- & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w13_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w13_n0_mux_dataout~2_combout\)))) # (\Read_Reg_Num_2[0]~input_o\ 
-- & (((!\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( !\inst82|auto_generated|l5_w13_n0_mux_dataout~1_combout\ & ( !\inst82|auto_generated|l5_w13_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst82|auto_generated|l5_w13_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w13_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~2_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~0_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~1_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~3_combout\,
	combout => \inst82|auto_generated|l5_w13_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X19_Y3_N45
\inst82|auto_generated|l5_w13_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w13_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w13_n0_mux_dataout~4_combout\ & ( \Read_Reg_Num_2[4]~input_o\ ) ) # ( \inst82|auto_generated|l5_w13_n0_mux_dataout~4_combout\ & ( !\Read_Reg_Num_2[4]~input_o\ & ( 
-- (!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst82|auto_generated|l5_w13_n0_mux_dataout~9_combout\))) # (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst82|auto_generated|l5_w13_n0_mux_dataout~5_combout\)) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w13_n0_mux_dataout~4_combout\ & ( !\Read_Reg_Num_2[4]~input_o\ & ( (!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst82|auto_generated|l5_w13_n0_mux_dataout~9_combout\))) # 
-- (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst82|auto_generated|l5_w13_n0_mux_dataout~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~5_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~9_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w13_n0_mux_dataout~4_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	combout => \inst82|auto_generated|l5_w13_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X17_Y8_N45
\inst82|auto_generated|l5_w12_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w12_n0_mux_dataout~3_combout\ = ( \inst78|inst1|inst3~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\inst62|inst1|inst3~q\) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst78|inst1|inst3~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( 
-- (!\Read_Reg_Num_2[3]~input_o\ & \inst62|inst1|inst3~q\) ) ) ) # ( \inst78|inst1|inst3~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst1|inst3~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst70|inst1|inst3~q\)) ) ) ) # ( 
-- !\inst78|inst1|inst3~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst1|inst3~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst70|inst1|inst3~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|inst1|ALT_INV_inst3~q\,
	datab => \inst54|inst1|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst62|inst1|ALT_INV_inst3~q\,
	datae => \inst78|inst1|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w12_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X15_Y3_N24
\inst82|auto_generated|l5_w12_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w12_n0_mux_dataout~2_combout\ = ( \inst76|inst1|inst3~q\ & ( \inst60|inst1|inst3~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst52|inst1|inst3~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst68|inst1|inst3~q\))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst76|inst1|inst3~q\ & ( \inst60|inst1|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\) # (\inst52|inst1|inst3~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst68|inst1|inst3~q\ & 
-- ((!\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst76|inst1|inst3~q\ & ( !\inst60|inst1|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\inst52|inst1|inst3~q\ & !\Read_Reg_Num_2[2]~input_o\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\Read_Reg_Num_2[2]~input_o\)) # (\inst68|inst1|inst3~q\))) ) ) ) # ( !\inst76|inst1|inst3~q\ & ( !\inst60|inst1|inst3~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst52|inst1|inst3~q\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst68|inst1|inst3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst68|inst1|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst52|inst1|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst76|inst1|ALT_INV_inst3~q\,
	dataf => \inst60|inst1|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w12_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X9_Y10_N6
\inst82|auto_generated|l5_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w12_n0_mux_dataout~0_combout\ = ( \inst72|inst1|inst3~q\ & ( \inst56|inst1|inst3~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst48|inst1|inst3~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst64|inst1|inst3~q\))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst72|inst1|inst3~q\ & ( \inst56|inst1|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\inst48|inst1|inst3~q\) # (\Read_Reg_Num_2[2]~input_o\)))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst64|inst1|inst3~q\ & 
-- (!\Read_Reg_Num_2[2]~input_o\))) ) ) ) # ( \inst72|inst1|inst3~q\ & ( !\inst56|inst1|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\ & \inst48|inst1|inst3~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\Read_Reg_Num_2[2]~input_o\)) # (\inst64|inst1|inst3~q\))) ) ) ) # ( !\inst72|inst1|inst3~q\ & ( !\inst56|inst1|inst3~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst48|inst1|inst3~q\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst64|inst1|inst3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \inst64|inst1|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst48|inst1|ALT_INV_inst3~q\,
	datae => \inst72|inst1|ALT_INV_inst3~q\,
	dataf => \inst56|inst1|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w12_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X6_Y3_N24
\inst82|auto_generated|l5_w12_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w12_n0_mux_dataout~1_combout\ = ( \inst74|inst1|inst3~q\ & ( \inst50|inst1|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\) # (\inst58|inst1|inst3~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\Read_Reg_Num_2[2]~input_o\)) # (\inst66|inst1|inst3~q\))) ) ) ) # ( !\inst74|inst1|inst3~q\ & ( \inst50|inst1|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\) # (\inst58|inst1|inst3~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst66|inst1|inst3~q\ & (!\Read_Reg_Num_2[2]~input_o\))) ) ) ) # ( \inst74|inst1|inst3~q\ & ( !\inst50|inst1|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\ & \inst58|inst1|inst3~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\Read_Reg_Num_2[2]~input_o\)) # (\inst66|inst1|inst3~q\))) ) ) ) # ( !\inst74|inst1|inst3~q\ & ( !\inst50|inst1|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\ & \inst58|inst1|inst3~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst66|inst1|inst3~q\ & (!\Read_Reg_Num_2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst66|inst1|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst58|inst1|ALT_INV_inst3~q\,
	datae => \inst74|inst1|ALT_INV_inst3~q\,
	dataf => \inst50|inst1|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w12_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X18_Y8_N54
\inst82|auto_generated|l5_w12_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w12_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_2[1]~input_o\ & ( \inst82|auto_generated|l5_w12_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w12_n0_mux_dataout~2_combout\))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w12_n0_mux_dataout~3_combout\)) ) ) ) # ( !\Read_Reg_Num_2[1]~input_o\ & ( \inst82|auto_generated|l5_w12_n0_mux_dataout~1_combout\ & ( (\inst82|auto_generated|l5_w12_n0_mux_dataout~0_combout\) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( \Read_Reg_Num_2[1]~input_o\ & ( !\inst82|auto_generated|l5_w12_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w12_n0_mux_dataout~2_combout\))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w12_n0_mux_dataout~3_combout\)) ) ) ) # ( !\Read_Reg_Num_2[1]~input_o\ & ( !\inst82|auto_generated|l5_w12_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & 
-- \inst82|auto_generated|l5_w12_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~3_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~2_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~0_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~1_combout\,
	combout => \inst82|auto_generated|l5_w12_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X7_Y2_N0
\inst82|auto_generated|l5_w12_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w12_n0_mux_dataout~6_combout\ = ( \inst46|inst1|inst3~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\Read_Reg_Num_2[0]~input_o\) # (\inst44|inst1|inst3~q\) ) ) ) # ( !\inst46|inst1|inst3~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (\inst44|inst1|inst3~q\ & !\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( \inst46|inst1|inst3~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst1|inst3~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst1|inst3~q\))) ) ) ) # ( 
-- !\inst46|inst1|inst3~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst1|inst3~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst1|inst3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst44|inst1|ALT_INV_inst3~q\,
	datab => \inst40|inst1|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst42|inst1|ALT_INV_inst3~q\,
	datae => \inst46|inst1|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w12_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X12_Y3_N24
\inst82|auto_generated|l5_w12_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w12_n0_mux_dataout~7_combout\ = ( \inst30|inst1|inst3~q\ & ( \inst26|inst1|inst3~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst1|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst1|inst3~q\))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst30|inst1|inst3~q\ & ( \inst26|inst1|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst1|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst1|inst3~q\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst30|inst1|inst3~q\ & ( !\inst26|inst1|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst1|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ 
-- & (\inst28|inst1|inst3~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( !\inst30|inst1|inst3~q\ & ( !\inst26|inst1|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst24|inst1|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst1|inst3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst28|inst1|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst24|inst1|ALT_INV_inst3~q\,
	datae => \inst30|inst1|ALT_INV_inst3~q\,
	dataf => \inst26|inst1|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w12_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X12_Y5_N18
\inst82|auto_generated|l5_w12_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w12_n0_mux_dataout~8_combout\ = ( \inst20|inst1|inst3~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst1|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst1|inst3~q\)) ) ) ) # ( 
-- !\inst20|inst1|inst3~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst1|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst1|inst3~q\)) ) ) ) # ( \inst20|inst1|inst3~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst|inst1|inst3~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst20|inst1|inst3~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & \inst|inst1|inst3~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|inst1|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst|inst1|ALT_INV_inst3~q\,
	datad => \inst18|inst1|ALT_INV_inst3~q\,
	datae => \inst20|inst1|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w12_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X18_Y1_N27
\inst82|auto_generated|l5_w12_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w12_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_2[3]~input_o\ & ( \Read_Reg_Num_2[2]~input_o\ & ( \inst82|auto_generated|l5_w12_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( \Read_Reg_Num_2[2]~input_o\ & ( 
-- \inst82|auto_generated|l5_w12_n0_mux_dataout~7_combout\ ) ) ) # ( \Read_Reg_Num_2[3]~input_o\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( \inst82|auto_generated|l5_w12_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( 
-- !\Read_Reg_Num_2[2]~input_o\ & ( \inst82|auto_generated|l5_w12_n0_mux_dataout~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~6_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~7_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~8_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w12_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X8_Y10_N24
\inst82|auto_generated|l5_w12_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w12_n0_mux_dataout~5_combout\ = ( \inst38|inst1|inst3~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst34|inst1|inst3~q\) ) ) ) # ( !\inst38|inst1|inst3~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst34|inst1|inst3~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst38|inst1|inst3~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst1|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst1|inst3~q\)) ) ) ) # ( 
-- !\inst38|inst1|inst3~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst1|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst1|inst3~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst1|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst36|inst1|ALT_INV_inst3~q\,
	datad => \inst32|inst1|ALT_INV_inst3~q\,
	datae => \inst38|inst1|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w12_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X18_Y1_N21
\inst82|auto_generated|l5_w12_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w12_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w12_n0_mux_dataout~9_combout\ & ( \inst82|auto_generated|l5_w12_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\) # 
-- (\inst82|auto_generated|l5_w12_n0_mux_dataout~4_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w12_n0_mux_dataout~9_combout\ & ( \inst82|auto_generated|l5_w12_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & 
-- ((\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w12_n0_mux_dataout~4_combout\)) ) ) ) # ( \inst82|auto_generated|l5_w12_n0_mux_dataout~9_combout\ & ( 
-- !\inst82|auto_generated|l5_w12_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & ((!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w12_n0_mux_dataout~4_combout\)) ) ) ) # 
-- ( !\inst82|auto_generated|l5_w12_n0_mux_dataout~9_combout\ & ( !\inst82|auto_generated|l5_w12_n0_mux_dataout~5_combout\ & ( (\inst82|auto_generated|l5_w12_n0_mux_dataout~4_combout\ & \Read_Reg_Num_2[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111010001000100010001110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~4_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~9_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w12_n0_mux_dataout~5_combout\,
	combout => \inst82|auto_generated|l5_w12_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X10_Y3_N30
\inst82|auto_generated|l5_w11_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w11_n0_mux_dataout~1_combout\ = ( \inst74|inst1|inst4~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\inst58|inst1|inst4~q\) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst74|inst1|inst4~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( 
-- (!\Read_Reg_Num_2[3]~input_o\ & \inst58|inst1|inst4~q\) ) ) ) # ( \inst74|inst1|inst4~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst50|inst1|inst4~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst66|inst1|inst4~q\))) ) ) ) # ( 
-- !\inst74|inst1|inst4~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst50|inst1|inst4~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst66|inst1|inst4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \inst50|inst1|ALT_INV_inst4~q\,
	datac => \inst58|inst1|ALT_INV_inst4~q\,
	datad => \inst66|inst1|ALT_INV_inst4~q\,
	datae => \inst74|inst1|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w11_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X18_Y4_N18
\inst82|auto_generated|l5_w11_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w11_n0_mux_dataout~2_combout\ = ( \inst76|inst1|inst4~q\ & ( \inst52|inst1|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst68|inst1|inst4~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst60|inst1|inst4~q\)))) ) ) ) # ( !\inst76|inst1|inst4~q\ & ( \inst52|inst1|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst68|inst1|inst4~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst60|inst1|inst4~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst76|inst1|inst4~q\ & ( !\inst52|inst1|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst68|inst1|inst4~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst60|inst1|inst4~q\)))) ) ) ) # ( !\inst76|inst1|inst4~q\ & ( !\inst52|inst1|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst68|inst1|inst4~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst60|inst1|inst4~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst68|inst1|ALT_INV_inst4~q\,
	datab => \inst60|inst1|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst76|inst1|ALT_INV_inst4~q\,
	dataf => \inst52|inst1|ALT_INV_inst4~q\,
	combout => \inst82|auto_generated|l5_w11_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X11_Y9_N30
\inst82|auto_generated|l5_w11_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w11_n0_mux_dataout~3_combout\ = ( \inst78|inst1|inst4~q\ & ( \inst62|inst1|inst4~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst1|inst4~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst70|inst1|inst4~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst78|inst1|inst4~q\ & ( \inst62|inst1|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst1|inst4~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst70|inst1|inst4~q\))))) # 
-- (\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst78|inst1|inst4~q\ & ( !\inst62|inst1|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst1|inst4~q\)) # (\Read_Reg_Num_2[3]~input_o\ & 
-- ((\inst70|inst1|inst4~q\))))) # (\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( !\inst78|inst1|inst4~q\ & ( !\inst62|inst1|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst1|inst4~q\)) 
-- # (\Read_Reg_Num_2[3]~input_o\ & ((\inst70|inst1|inst4~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst54|inst1|ALT_INV_inst4~q\,
	datac => \inst70|inst1|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst78|inst1|ALT_INV_inst4~q\,
	dataf => \inst62|inst1|ALT_INV_inst4~q\,
	combout => \inst82|auto_generated|l5_w11_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X12_Y10_N18
\inst82|auto_generated|l5_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w11_n0_mux_dataout~0_combout\ = ( \inst72|inst1|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst64|inst1|inst4~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst72|inst1|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst64|inst1|inst4~q\) ) ) ) # ( \inst72|inst1|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst1|inst4~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst1|inst4~q\)) ) ) ) # ( 
-- !\inst72|inst1|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst1|inst4~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst1|inst4~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst56|inst1|ALT_INV_inst4~q\,
	datac => \inst64|inst1|ALT_INV_inst4~q\,
	datad => \inst48|inst1|ALT_INV_inst4~q\,
	datae => \inst72|inst1|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w11_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X12_Y10_N12
\inst82|auto_generated|l5_w11_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w11_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w11_n0_mux_dataout~3_combout\ & ( \inst82|auto_generated|l5_w11_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\) # 
-- ((\inst82|auto_generated|l5_w11_n0_mux_dataout~1_combout\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((\inst82|auto_generated|l5_w11_n0_mux_dataout~2_combout\)) # (\Read_Reg_Num_2[0]~input_o\))) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w11_n0_mux_dataout~3_combout\ & ( \inst82|auto_generated|l5_w11_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\) # ((\inst82|auto_generated|l5_w11_n0_mux_dataout~1_combout\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (!\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w11_n0_mux_dataout~2_combout\)))) ) ) ) # ( \inst82|auto_generated|l5_w11_n0_mux_dataout~3_combout\ & ( !\inst82|auto_generated|l5_w11_n0_mux_dataout~0_combout\ & ( 
-- (!\Read_Reg_Num_2[1]~input_o\ & (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w11_n0_mux_dataout~1_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & (((\inst82|auto_generated|l5_w11_n0_mux_dataout~2_combout\)) # (\Read_Reg_Num_2[0]~input_o\))) ) ) 
-- ) # ( !\inst82|auto_generated|l5_w11_n0_mux_dataout~3_combout\ & ( !\inst82|auto_generated|l5_w11_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w11_n0_mux_dataout~1_combout\))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (!\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w11_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~1_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~2_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~3_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~0_combout\,
	combout => \inst82|auto_generated|l5_w11_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X15_Y9_N42
\inst82|auto_generated|l5_w11_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w11_n0_mux_dataout~5_combout\ = ( \inst38|inst1|inst4~q\ & ( \inst32|inst1|inst4~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # (\inst34|inst1|inst4~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\)) # (\inst36|inst1|inst4~q\))) ) ) ) # ( !\inst38|inst1|inst4~q\ & ( \inst32|inst1|inst4~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # (\inst34|inst1|inst4~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst36|inst1|inst4~q\ & ((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst38|inst1|inst4~q\ & ( !\inst32|inst1|inst4~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst34|inst1|inst4~q\ & \Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\)) # (\inst36|inst1|inst4~q\))) ) ) ) # ( !\inst38|inst1|inst4~q\ & ( !\inst32|inst1|inst4~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst34|inst1|inst4~q\ & \Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst36|inst1|inst4~q\ & ((!\Read_Reg_Num_2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst36|inst1|ALT_INV_inst4~q\,
	datab => \inst34|inst1|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst38|inst1|ALT_INV_inst4~q\,
	dataf => \inst32|inst1|ALT_INV_inst4~q\,
	combout => \inst82|auto_generated|l5_w11_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X17_Y5_N6
\inst82|auto_generated|l5_w11_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w11_n0_mux_dataout~6_combout\ = ( \inst46|inst1|inst4~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\inst42|inst1|inst4~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst46|inst1|inst4~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (!\Read_Reg_Num_2[1]~input_o\ & \inst42|inst1|inst4~q\) ) ) ) # ( \inst46|inst1|inst4~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst40|inst1|inst4~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst44|inst1|inst4~q\)) ) ) ) # ( 
-- !\inst46|inst1|inst4~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst40|inst1|inst4~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst44|inst1|inst4~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst42|inst1|ALT_INV_inst4~q\,
	datac => \inst44|inst1|ALT_INV_inst4~q\,
	datad => \inst40|inst1|ALT_INV_inst4~q\,
	datae => \inst46|inst1|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w11_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X8_Y7_N18
\inst82|auto_generated|l5_w11_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w11_n0_mux_dataout~8_combout\ = ( \inst20|inst1|inst4~q\ & ( \inst22|inst1|inst4~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst1|inst4~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst1|inst4~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst20|inst1|inst4~q\ & ( \inst22|inst1|inst4~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst1|inst4~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst1|inst4~q\))))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst20|inst1|inst4~q\ & ( !\inst22|inst1|inst4~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst1|inst4~q\)) # (\Read_Reg_Num_2[0]~input_o\ & 
-- ((\inst18|inst1|inst4~q\))))) # (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst20|inst1|inst4~q\ & ( !\inst22|inst1|inst4~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst1|inst4~q\)) # 
-- (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst1|inst4~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_inst4~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst18|inst1|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst20|inst1|ALT_INV_inst4~q\,
	dataf => \inst22|inst1|ALT_INV_inst4~q\,
	combout => \inst82|auto_generated|l5_w11_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X18_Y1_N54
\inst82|auto_generated|l5_w11_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w11_n0_mux_dataout~7_combout\ = ( \inst30|inst1|inst4~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\inst28|inst1|inst4~q\) # (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst30|inst1|inst4~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & \inst28|inst1|inst4~q\) ) ) ) # ( \inst30|inst1|inst4~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst1|inst4~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst1|inst4~q\))) ) ) ) # ( 
-- !\inst30|inst1|inst4~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst1|inst4~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst1|inst4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|inst1|ALT_INV_inst4~q\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst28|inst1|ALT_INV_inst4~q\,
	datad => \inst26|inst1|ALT_INV_inst4~q\,
	datae => \inst30|inst1|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w11_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X16_Y9_N45
\inst82|auto_generated|l5_w11_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w11_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_2[3]~input_o\ & ( \inst82|auto_generated|l5_w11_n0_mux_dataout~7_combout\ & ( \inst82|auto_generated|l5_w11_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( 
-- \inst82|auto_generated|l5_w11_n0_mux_dataout~7_combout\ & ( (\inst82|auto_generated|l5_w11_n0_mux_dataout~8_combout\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \Read_Reg_Num_2[3]~input_o\ & ( !\inst82|auto_generated|l5_w11_n0_mux_dataout~7_combout\ & ( 
-- \inst82|auto_generated|l5_w11_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( !\inst82|auto_generated|l5_w11_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_2[2]~input_o\ & \inst82|auto_generated|l5_w11_n0_mux_dataout~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000011110000111101010101111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~6_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~8_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~7_combout\,
	combout => \inst82|auto_generated|l5_w11_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X16_Y9_N3
\inst82|auto_generated|l5_w11_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w11_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \Read_Reg_Num_2[4]~input_o\ & ( \inst82|auto_generated|l5_w11_n0_mux_dataout~4_combout\ ) ) ) # ( 
-- !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \Read_Reg_Num_2[4]~input_o\ & ( \inst82|auto_generated|l5_w11_n0_mux_dataout~4_combout\ ) ) ) # ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\Read_Reg_Num_2[4]~input_o\ & ( 
-- \inst82|auto_generated|l5_w11_n0_mux_dataout~5_combout\ ) ) ) # ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\Read_Reg_Num_2[4]~input_o\ & ( \inst82|auto_generated|l5_w11_n0_mux_dataout~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~4_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~5_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w11_n0_mux_dataout~9_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	combout => \inst82|auto_generated|l5_w11_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X15_Y9_N39
\inst82|auto_generated|l5_w10_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w10_n0_mux_dataout~5_combout\ = ( \inst38|inst1|inst5~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\inst36|inst1|inst5~q\) # (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst38|inst1|inst5~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & \inst36|inst1|inst5~q\) ) ) ) # ( \inst38|inst1|inst5~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst32|inst1|inst5~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst34|inst1|inst5~q\)) ) ) ) # ( 
-- !\inst38|inst1|inst5~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst32|inst1|inst5~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst34|inst1|inst5~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst1|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst32|inst1|ALT_INV_inst5~q\,
	datad => \inst36|inst1|ALT_INV_inst5~q\,
	datae => \inst38|inst1|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w10_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X18_Y6_N24
\inst82|auto_generated|l5_w10_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w10_n0_mux_dataout~7_combout\ = ( \inst30|inst1|inst5~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\inst28|inst1|inst5~q\) # (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst30|inst1|inst5~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & \inst28|inst1|inst5~q\) ) ) ) # ( \inst30|inst1|inst5~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst1|inst5~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst1|inst5~q\))) ) ) ) # ( 
-- !\inst30|inst1|inst5~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst1|inst5~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst1|inst5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|inst1|ALT_INV_inst5~q\,
	datab => \inst26|inst1|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst28|inst1|ALT_INV_inst5~q\,
	datae => \inst30|inst1|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w10_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X18_Y3_N54
\inst82|auto_generated|l5_w10_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w10_n0_mux_dataout~6_combout\ = ( \inst46|inst1|inst5~q\ & ( \inst42|inst1|inst5~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst40|inst1|inst5~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst44|inst1|inst5~q\))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst46|inst1|inst5~q\ & ( \inst42|inst1|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst40|inst1|inst5~q\) # (\Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst44|inst1|inst5~q\ & 
-- (!\Read_Reg_Num_2[0]~input_o\))) ) ) ) # ( \inst46|inst1|inst5~q\ & ( !\inst42|inst1|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\ & \inst40|inst1|inst5~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\)) # (\inst44|inst1|inst5~q\))) ) ) ) # ( !\inst46|inst1|inst5~q\ & ( !\inst42|inst1|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst40|inst1|inst5~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst44|inst1|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst44|inst1|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst40|inst1|ALT_INV_inst5~q\,
	datae => \inst46|inst1|ALT_INV_inst5~q\,
	dataf => \inst42|inst1|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w10_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X18_Y6_N30
\inst82|auto_generated|l5_w10_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w10_n0_mux_dataout~8_combout\ = ( \inst20|inst1|inst5~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\) # (\inst22|inst1|inst5~q\) ) ) ) # ( !\inst20|inst1|inst5~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (\inst22|inst1|inst5~q\ & \Read_Reg_Num_2[0]~input_o\) ) ) ) # ( \inst20|inst1|inst5~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst1|inst5~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst1|inst5~q\))) ) ) ) # ( 
-- !\inst20|inst1|inst5~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst1|inst5~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst1|inst5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|inst1|ALT_INV_inst5~q\,
	datab => \inst|inst1|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst18|inst1|ALT_INV_inst5~q\,
	datae => \inst20|inst1|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w10_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X18_Y6_N12
\inst82|auto_generated|l5_w10_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w10_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w10_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w10_n0_mux_dataout~8_combout\ & ( ((!\Read_Reg_Num_2[2]~input_o\) # 
-- (\inst82|auto_generated|l5_w10_n0_mux_dataout~7_combout\)) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst82|auto_generated|l5_w10_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w10_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & 
-- ((!\Read_Reg_Num_2[2]~input_o\) # (\inst82|auto_generated|l5_w10_n0_mux_dataout~7_combout\))) ) ) ) # ( \inst82|auto_generated|l5_w10_n0_mux_dataout~6_combout\ & ( !\inst82|auto_generated|l5_w10_n0_mux_dataout~8_combout\ & ( ((\Read_Reg_Num_2[2]~input_o\ 
-- & \inst82|auto_generated|l5_w10_n0_mux_dataout~7_combout\)) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst82|auto_generated|l5_w10_n0_mux_dataout~6_combout\ & ( !\inst82|auto_generated|l5_w10_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & 
-- (\Read_Reg_Num_2[2]~input_o\ & \inst82|auto_generated|l5_w10_n0_mux_dataout~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010010101110101011110001010100010101101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~7_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~6_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~8_combout\,
	combout => \inst82|auto_generated|l5_w10_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X15_Y6_N24
\inst82|auto_generated|l5_w10_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w10_n0_mux_dataout~3_combout\ = ( \inst78|inst1|inst5~q\ & ( \inst62|inst1|inst5~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst1|inst5~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst70|inst1|inst5~q\))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst78|inst1|inst5~q\ & ( \inst62|inst1|inst5~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst1|inst5~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst70|inst1|inst5~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst78|inst1|inst5~q\ & ( !\inst62|inst1|inst5~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst54|inst1|inst5~q\))) # (\Read_Reg_Num_2[3]~input_o\ 
-- & (\inst70|inst1|inst5~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( !\inst78|inst1|inst5~q\ & ( !\inst62|inst1|inst5~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & 
-- ((\inst54|inst1|inst5~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst70|inst1|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|inst1|ALT_INV_inst5~q\,
	datab => \inst54|inst1|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst78|inst1|ALT_INV_inst5~q\,
	dataf => \inst62|inst1|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w10_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X18_Y9_N42
\inst82|auto_generated|l5_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w10_n0_mux_dataout~0_combout\ = ( \inst72|inst1|inst5~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\Read_Reg_Num_2[3]~input_o\) # (\inst56|inst1|inst5~q\) ) ) ) # ( !\inst72|inst1|inst5~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( 
-- (\inst56|inst1|inst5~q\ & !\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( \inst72|inst1|inst5~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst48|inst1|inst5~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst64|inst1|inst5~q\)) ) ) ) # ( 
-- !\inst72|inst1|inst5~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst48|inst1|inst5~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst64|inst1|inst5~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst64|inst1|ALT_INV_inst5~q\,
	datab => \inst56|inst1|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst48|inst1|ALT_INV_inst5~q\,
	datae => \inst72|inst1|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w10_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X10_Y1_N6
\inst82|auto_generated|l5_w10_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w10_n0_mux_dataout~1_combout\ = ( \inst74|inst1|inst5~q\ & ( \inst66|inst1|inst5~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst1|inst5~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst1|inst5~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst74|inst1|inst5~q\ & ( \inst66|inst1|inst5~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\inst50|inst1|inst5~q\) # (\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst1|inst5~q\ & 
-- (!\Read_Reg_Num_2[3]~input_o\))) ) ) ) # ( \inst74|inst1|inst5~q\ & ( !\inst66|inst1|inst5~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\ & \inst50|inst1|inst5~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\)) # (\inst58|inst1|inst5~q\))) ) ) ) # ( !\inst74|inst1|inst5~q\ & ( !\inst66|inst1|inst5~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst1|inst5~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst58|inst1|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst58|inst1|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst50|inst1|ALT_INV_inst5~q\,
	datae => \inst74|inst1|ALT_INV_inst5~q\,
	dataf => \inst66|inst1|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w10_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X17_Y4_N57
\inst82|auto_generated|l5_w10_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w10_n0_mux_dataout~2_combout\ = ( \inst76|inst1|inst5~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst68|inst1|inst5~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst76|inst1|inst5~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst68|inst1|inst5~q\) ) ) ) # ( \inst76|inst1|inst5~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst1|inst5~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst1|inst5~q\)) ) ) ) # ( 
-- !\inst76|inst1|inst5~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst1|inst5~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst1|inst5~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst60|inst1|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst68|inst1|ALT_INV_inst5~q\,
	datad => \inst52|inst1|ALT_INV_inst5~q\,
	datae => \inst76|inst1|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w10_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X18_Y9_N0
\inst82|auto_generated|l5_w10_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w10_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w10_n0_mux_dataout~1_combout\))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w10_n0_mux_dataout~3_combout\)) ) ) ) # ( !\Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & ( (\Read_Reg_Num_2[1]~input_o\) # 
-- (\inst82|auto_generated|l5_w10_n0_mux_dataout~0_combout\) ) ) ) # ( \Read_Reg_Num_2[0]~input_o\ & ( !\inst82|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w10_n0_mux_dataout~1_combout\))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w10_n0_mux_dataout~3_combout\)) ) ) ) # ( !\Read_Reg_Num_2[0]~input_o\ & ( !\inst82|auto_generated|l5_w10_n0_mux_dataout~2_combout\ & ( (\inst82|auto_generated|l5_w10_n0_mux_dataout~0_combout\ & 
-- !\Read_Reg_Num_2[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~3_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~0_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~1_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~2_combout\,
	combout => \inst82|auto_generated|l5_w10_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X18_Y9_N30
\inst82|auto_generated|l5_w10_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w10_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w10_n0_mux_dataout~4_combout\ & ( ((!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst82|auto_generated|l5_w10_n0_mux_dataout~9_combout\))) # 
-- (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst82|auto_generated|l5_w10_n0_mux_dataout~5_combout\))) # (\Read_Reg_Num_2[4]~input_o\) ) ) # ( !\inst82|auto_generated|l5_w10_n0_mux_dataout~4_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & 
-- ((!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst82|auto_generated|l5_w10_n0_mux_dataout~9_combout\))) # (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst82|auto_generated|l5_w10_n0_mux_dataout~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111111101111100010000110100000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~5_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~9_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w10_n0_mux_dataout~4_combout\,
	combout => \inst82|auto_generated|l5_w10_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X16_Y4_N30
\inst82|auto_generated|l5_w9_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w9_n0_mux_dataout~6_combout\ = ( \inst46|inst1|inst6~q\ & ( \inst42|inst1|inst6~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst1|inst6~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst1|inst6~q\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst46|inst1|inst6~q\ & ( \inst42|inst1|inst6~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst1|inst6~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst1|inst6~q\))))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst46|inst1|inst6~q\ & ( !\inst42|inst1|inst6~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst1|inst6~q\)) # (\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst44|inst1|inst6~q\))))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( !\inst46|inst1|inst6~q\ & ( !\inst42|inst1|inst6~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst1|inst6~q\)) 
-- # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst1|inst6~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst40|inst1|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst44|inst1|ALT_INV_inst6~q\,
	datae => \inst46|inst1|ALT_INV_inst6~q\,
	dataf => \inst42|inst1|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w9_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X6_Y4_N42
\inst82|auto_generated|l5_w9_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w9_n0_mux_dataout~8_combout\ = ( \inst20|inst1|inst6~q\ & ( \inst|inst1|inst6~q\ & ( (!\Read_Reg_Num_2[0]~input_o\) # ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst1|inst6~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst22|inst1|inst6~q\))) ) ) ) # ( !\inst20|inst1|inst6~q\ & ( \inst|inst1|inst6~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # (\inst18|inst1|inst6~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst1|inst6~q\ & 
-- ((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst20|inst1|inst6~q\ & ( !\inst|inst1|inst6~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst18|inst1|inst6~q\ & \Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)) 
-- # (\inst22|inst1|inst6~q\))) ) ) ) # ( !\inst20|inst1|inst6~q\ & ( !\inst|inst1|inst6~q\ & ( (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst1|inst6~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst1|inst6~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|inst1|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst18|inst1|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst20|inst1|ALT_INV_inst6~q\,
	dataf => \inst|inst1|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w9_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X13_Y4_N0
\inst82|auto_generated|l5_w9_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w9_n0_mux_dataout~7_combout\ = ( \inst30|inst1|inst6~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\inst28|inst1|inst6~q\) # (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst30|inst1|inst6~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & \inst28|inst1|inst6~q\) ) ) ) # ( \inst30|inst1|inst6~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst24|inst1|inst6~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst26|inst1|inst6~q\)) ) ) ) # ( 
-- !\inst30|inst1|inst6~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst24|inst1|inst6~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst26|inst1|inst6~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst26|inst1|ALT_INV_inst6~q\,
	datac => \inst24|inst1|ALT_INV_inst6~q\,
	datad => \inst28|inst1|ALT_INV_inst6~q\,
	datae => \inst30|inst1|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w9_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X8_Y4_N42
\inst82|auto_generated|l5_w9_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w9_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_2[3]~input_o\ & ( \inst82|auto_generated|l5_w9_n0_mux_dataout~6_combout\ ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst82|auto_generated|l5_w9_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst82|auto_generated|l5_w9_n0_mux_dataout~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~6_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~8_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~7_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w9_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X10_Y3_N57
\inst82|auto_generated|l5_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w9_n0_mux_dataout~0_combout\ = ( \inst56|inst1|inst6~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst64|inst1|inst6~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst72|inst1|inst6~q\))) ) ) ) # ( 
-- !\inst56|inst1|inst6~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst64|inst1|inst6~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst72|inst1|inst6~q\))) ) ) ) # ( \inst56|inst1|inst6~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst48|inst1|inst6~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst56|inst1|inst6~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & \inst48|inst1|inst6~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst64|inst1|ALT_INV_inst6~q\,
	datab => \inst72|inst1|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst48|inst1|ALT_INV_inst6~q\,
	datae => \inst56|inst1|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w9_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X15_Y4_N6
\inst82|auto_generated|l5_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w9_n0_mux_dataout~2_combout\ = ( \inst76|inst1|inst6~q\ & ( \inst60|inst1|inst6~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst52|inst1|inst6~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst68|inst1|inst6~q\))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst76|inst1|inst6~q\ & ( \inst60|inst1|inst6~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\) # (\inst52|inst1|inst6~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst68|inst1|inst6~q\ & 
-- ((!\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst76|inst1|inst6~q\ & ( !\inst60|inst1|inst6~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\inst52|inst1|inst6~q\ & !\Read_Reg_Num_2[2]~input_o\)))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (((\Read_Reg_Num_2[2]~input_o\)) # (\inst68|inst1|inst6~q\))) ) ) ) # ( !\inst76|inst1|inst6~q\ & ( !\inst60|inst1|inst6~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst52|inst1|inst6~q\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst68|inst1|inst6~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst68|inst1|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst52|inst1|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst76|inst1|ALT_INV_inst6~q\,
	dataf => \inst60|inst1|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w9_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X10_Y7_N48
\inst82|auto_generated|l5_w9_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w9_n0_mux_dataout~3_combout\ = ( \inst78|inst1|inst6~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst70|inst1|inst6~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst78|inst1|inst6~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst70|inst1|inst6~q\) ) ) ) # ( \inst78|inst1|inst6~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst1|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst1|inst6~q\)) ) ) ) # ( 
-- !\inst78|inst1|inst6~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst1|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst1|inst6~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst62|inst1|ALT_INV_inst6~q\,
	datac => \inst54|inst1|ALT_INV_inst6~q\,
	datad => \inst70|inst1|ALT_INV_inst6~q\,
	datae => \inst78|inst1|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w9_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X9_Y7_N6
\inst82|auto_generated|l5_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w9_n0_mux_dataout~1_combout\ = ( \inst74|inst1|inst6~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst66|inst1|inst6~q\) ) ) ) # ( !\inst74|inst1|inst6~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst66|inst1|inst6~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst74|inst1|inst6~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst1|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst1|inst6~q\)) ) ) ) # ( 
-- !\inst74|inst1|inst6~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst1|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst1|inst6~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst66|inst1|ALT_INV_inst6~q\,
	datab => \inst58|inst1|ALT_INV_inst6~q\,
	datac => \inst50|inst1|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst74|inst1|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w9_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X9_Y7_N45
\inst82|auto_generated|l5_w9_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w9_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w9_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\) # (\inst82|auto_generated|l5_w9_n0_mux_dataout~3_combout\) ) ) ) # ( 
-- !\Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w9_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w9_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst82|auto_generated|l5_w9_n0_mux_dataout~2_combout\))) ) ) ) # ( \Read_Reg_Num_2[0]~input_o\ & ( !\inst82|auto_generated|l5_w9_n0_mux_dataout~1_combout\ & ( (\Read_Reg_Num_2[1]~input_o\ & \inst82|auto_generated|l5_w9_n0_mux_dataout~3_combout\) ) ) ) 
-- # ( !\Read_Reg_Num_2[0]~input_o\ & ( !\inst82|auto_generated|l5_w9_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w9_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst82|auto_generated|l5_w9_n0_mux_dataout~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~0_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~2_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~3_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~1_combout\,
	combout => \inst82|auto_generated|l5_w9_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X7_Y8_N33
\inst82|auto_generated|l5_w9_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w9_n0_mux_dataout~5_combout\ = ( \inst38|inst1|inst6~q\ & ( \inst36|inst1|inst6~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst1|inst6~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst34|inst1|inst6~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst38|inst1|inst6~q\ & ( \inst36|inst1|inst6~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst1|inst6~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst34|inst1|inst6~q\))))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst38|inst1|inst6~q\ & ( !\inst36|inst1|inst6~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst1|inst6~q\)) # (\Read_Reg_Num_2[0]~input_o\ & 
-- ((\inst34|inst1|inst6~q\))))) # (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst38|inst1|inst6~q\ & ( !\inst36|inst1|inst6~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst1|inst6~q\)) 
-- # (\Read_Reg_Num_2[0]~input_o\ & ((\inst34|inst1|inst6~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst32|inst1|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst34|inst1|ALT_INV_inst6~q\,
	datae => \inst38|inst1|ALT_INV_inst6~q\,
	dataf => \inst36|inst1|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w9_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X8_Y4_N3
\inst82|auto_generated|l5_w9_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w9_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w9_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & (((\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\)) # 
-- (\inst82|auto_generated|l5_w9_n0_mux_dataout~9_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (((\inst82|auto_generated|l5_w9_n0_mux_dataout~4_combout\)))) ) ) # ( !\inst82|auto_generated|l5_w9_n0_mux_dataout~5_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & 
-- (\inst82|auto_generated|l5_w9_n0_mux_dataout~9_combout\ & (!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (((\inst82|auto_generated|l5_w9_n0_mux_dataout~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110101001000000111010100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~9_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~4_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w9_n0_mux_dataout~5_combout\,
	combout => \inst82|auto_generated|l5_w9_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X17_Y4_N18
\inst82|auto_generated|l5_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w8_n0_mux_dataout~2_combout\ = ( \inst76|inst1|inst7~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst68|inst1|inst7~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst76|inst1|inst7~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst68|inst1|inst7~q\) ) ) ) # ( \inst76|inst1|inst7~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst1|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst1|inst7~q\)) ) ) ) # ( 
-- !\inst76|inst1|inst7~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst1|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst1|inst7~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst60|inst1|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst52|inst1|ALT_INV_inst7~q\,
	datad => \inst68|inst1|ALT_INV_inst7~q\,
	datae => \inst76|inst1|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w8_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X9_Y5_N24
\inst82|auto_generated|l5_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w8_n0_mux_dataout~1_combout\ = ( \Read_Reg_Num_2[2]~input_o\ & ( \inst74|inst1|inst7~q\ & ( (\Read_Reg_Num_2[3]~input_o\) # (\inst58|inst1|inst7~q\) ) ) ) # ( !\Read_Reg_Num_2[2]~input_o\ & ( \inst74|inst1|inst7~q\ & ( 
-- (!\Read_Reg_Num_2[3]~input_o\ & ((\inst50|inst1|inst7~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst66|inst1|inst7~q\)) ) ) ) # ( \Read_Reg_Num_2[2]~input_o\ & ( !\inst74|inst1|inst7~q\ & ( (\inst58|inst1|inst7~q\ & !\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( 
-- !\Read_Reg_Num_2[2]~input_o\ & ( !\inst74|inst1|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst50|inst1|inst7~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst66|inst1|inst7~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst66|inst1|ALT_INV_inst7~q\,
	datab => \inst50|inst1|ALT_INV_inst7~q\,
	datac => \inst58|inst1|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	dataf => \inst74|inst1|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w8_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X10_Y6_N18
\inst82|auto_generated|l5_w8_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w8_n0_mux_dataout~3_combout\ = ( \inst78|inst1|inst7~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst70|inst1|inst7~q\) ) ) ) # ( !\inst78|inst1|inst7~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst70|inst1|inst7~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst78|inst1|inst7~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst1|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst1|inst7~q\)) ) ) ) # ( 
-- !\inst78|inst1|inst7~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst1|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst1|inst7~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|inst1|ALT_INV_inst7~q\,
	datab => \inst62|inst1|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst54|inst1|ALT_INV_inst7~q\,
	datae => \inst78|inst1|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w8_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X9_Y6_N48
\inst82|auto_generated|l5_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w8_n0_mux_dataout~0_combout\ = ( \inst72|inst1|inst7~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst64|inst1|inst7~q\) ) ) ) # ( !\inst72|inst1|inst7~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst64|inst1|inst7~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst72|inst1|inst7~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst1|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst1|inst7~q\)) ) ) ) # ( 
-- !\inst72|inst1|inst7~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst48|inst1|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst56|inst1|inst7~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst56|inst1|ALT_INV_inst7~q\,
	datab => \inst64|inst1|ALT_INV_inst7~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst48|inst1|ALT_INV_inst7~q\,
	datae => \inst72|inst1|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w8_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X9_Y6_N15
\inst82|auto_generated|l5_w8_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w8_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w8_n0_mux_dataout~3_combout\ & ( \inst82|auto_generated|l5_w8_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\) # 
-- ((\inst82|auto_generated|l5_w8_n0_mux_dataout~1_combout\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((\inst82|auto_generated|l5_w8_n0_mux_dataout~2_combout\)) # (\Read_Reg_Num_2[0]~input_o\))) ) ) ) # ( !\inst82|auto_generated|l5_w8_n0_mux_dataout~3_combout\ & 
-- ( \inst82|auto_generated|l5_w8_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\) # ((\inst82|auto_generated|l5_w8_n0_mux_dataout~1_combout\)))) # (\Read_Reg_Num_2[1]~input_o\ & (!\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst82|auto_generated|l5_w8_n0_mux_dataout~2_combout\))) ) ) ) # ( \inst82|auto_generated|l5_w8_n0_mux_dataout~3_combout\ & ( !\inst82|auto_generated|l5_w8_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\Read_Reg_Num_2[0]~input_o\ & 
-- ((\inst82|auto_generated|l5_w8_n0_mux_dataout~1_combout\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((\inst82|auto_generated|l5_w8_n0_mux_dataout~2_combout\)) # (\Read_Reg_Num_2[0]~input_o\))) ) ) ) # ( !\inst82|auto_generated|l5_w8_n0_mux_dataout~3_combout\ & 
-- ( !\inst82|auto_generated|l5_w8_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w8_n0_mux_dataout~1_combout\)))) # (\Read_Reg_Num_2[1]~input_o\ & (!\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst82|auto_generated|l5_w8_n0_mux_dataout~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~2_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~1_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~3_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~0_combout\,
	combout => \inst82|auto_generated|l5_w8_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X11_Y2_N0
\inst82|auto_generated|l5_w8_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w8_n0_mux_dataout~8_combout\ = ( \inst20|inst1|inst7~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\) # (\inst22|inst1|inst7~q\) ) ) ) # ( !\inst20|inst1|inst7~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (\Read_Reg_Num_2[0]~input_o\ & \inst22|inst1|inst7~q\) ) ) ) # ( \inst20|inst1|inst7~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst|inst1|inst7~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst18|inst1|inst7~q\)) ) ) ) # ( 
-- !\inst20|inst1|inst7~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst|inst1|inst7~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst18|inst1|inst7~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|inst1|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst|inst1|ALT_INV_inst7~q\,
	datad => \inst22|inst1|ALT_INV_inst7~q\,
	datae => \inst20|inst1|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w8_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X15_Y2_N54
\inst82|auto_generated|l5_w8_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w8_n0_mux_dataout~6_combout\ = ( \inst46|inst1|inst7~q\ & ( \inst42|inst1|inst7~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst1|inst7~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst1|inst7~q\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst46|inst1|inst7~q\ & ( \inst42|inst1|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst1|inst7~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst1|inst7~q\))))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst46|inst1|inst7~q\ & ( !\inst42|inst1|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst1|inst7~q\)) # (\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst44|inst1|inst7~q\))))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( !\inst46|inst1|inst7~q\ & ( !\inst42|inst1|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst1|inst7~q\)) 
-- # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst1|inst7~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst40|inst1|ALT_INV_inst7~q\,
	datac => \inst44|inst1|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst46|inst1|ALT_INV_inst7~q\,
	dataf => \inst42|inst1|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w8_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X17_Y2_N18
\inst82|auto_generated|l5_w8_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w8_n0_mux_dataout~7_combout\ = ( \inst30|inst1|inst7~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst26|inst1|inst7~q\) ) ) ) # ( !\inst30|inst1|inst7~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst26|inst1|inst7~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst30|inst1|inst7~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst24|inst1|inst7~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst28|inst1|inst7~q\))) ) ) ) # ( 
-- !\inst30|inst1|inst7~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst24|inst1|inst7~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst28|inst1|inst7~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst1|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst24|inst1|ALT_INV_inst7~q\,
	datad => \inst28|inst1|ALT_INV_inst7~q\,
	datae => \inst30|inst1|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w8_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X11_Y4_N24
\inst82|auto_generated|l5_w8_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w8_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w8_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\inst82|auto_generated|l5_w8_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_2[2]~input_o\))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (((\inst82|auto_generated|l5_w8_n0_mux_dataout~6_combout\)))) ) ) # ( !\inst82|auto_generated|l5_w8_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (!\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst82|auto_generated|l5_w8_n0_mux_dataout~8_combout\))) # (\Read_Reg_Num_2[3]~input_o\ & (((\inst82|auto_generated|l5_w8_n0_mux_dataout~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011010011000111111100001000001110110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~8_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~6_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~7_combout\,
	combout => \inst82|auto_generated|l5_w8_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X9_Y8_N0
\inst82|auto_generated|l5_w8_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w8_n0_mux_dataout~5_combout\ = ( \inst38|inst1|inst7~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\inst34|inst1|inst7~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst38|inst1|inst7~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (!\Read_Reg_Num_2[1]~input_o\ & \inst34|inst1|inst7~q\) ) ) ) # ( \inst38|inst1|inst7~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst1|inst7~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst1|inst7~q\)) ) ) ) # ( 
-- !\inst38|inst1|inst7~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst1|inst7~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst1|inst7~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst36|inst1|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst34|inst1|ALT_INV_inst7~q\,
	datad => \inst32|inst1|ALT_INV_inst7~q\,
	datae => \inst38|inst1|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w8_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X9_Y6_N18
\inst82|auto_generated|l5_w8_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w8_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w8_n0_mux_dataout~5_combout\ & ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\) # 
-- (\inst82|auto_generated|l5_w8_n0_mux_dataout~4_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w8_n0_mux_dataout~5_combout\ & ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (\Read_Reg_Num_2[4]~input_o\ & 
-- \inst82|auto_generated|l5_w8_n0_mux_dataout~4_combout\) ) ) ) # ( \inst82|auto_generated|l5_w8_n0_mux_dataout~5_combout\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & 
-- ((\inst82|auto_generated|l5_w8_n0_mux_dataout~9_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w8_n0_mux_dataout~4_combout\)) ) ) ) # ( !\inst82|auto_generated|l5_w8_n0_mux_dataout~5_combout\ & ( 
-- !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & ((\inst82|auto_generated|l5_w8_n0_mux_dataout~9_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w8_n0_mux_dataout~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~4_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~9_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w8_n0_mux_dataout~5_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	combout => \inst82|auto_generated|l5_w8_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X13_Y8_N24
\inst82|auto_generated|l5_w7_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w7_n0_mux_dataout~5_combout\ = ( \inst38|inst|inst~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\inst34|inst|inst~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst38|inst|inst~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (!\Read_Reg_Num_2[1]~input_o\ & \inst34|inst|inst~q\) ) ) ) # ( \inst38|inst|inst~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst|inst~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst|inst~q\))) ) ) ) # ( 
-- !\inst38|inst|inst~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst32|inst|inst~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst36|inst|inst~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst32|inst|ALT_INV_inst~q\,
	datac => \inst36|inst|ALT_INV_inst~q\,
	datad => \inst34|inst|ALT_INV_inst~q\,
	datae => \inst38|inst|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w7_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X12_Y9_N45
\inst82|auto_generated|l5_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w7_n0_mux_dataout~0_combout\ = ( \inst72|inst|inst~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst64|inst|inst~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst72|inst|inst~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst64|inst|inst~q\) ) ) ) # ( \inst72|inst|inst~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst|inst~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst|inst~q\))) ) ) ) # ( 
-- !\inst72|inst|inst~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst|inst~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst|inst~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst64|inst|ALT_INV_inst~q\,
	datac => \inst48|inst|ALT_INV_inst~q\,
	datad => \inst56|inst|ALT_INV_inst~q\,
	datae => \inst72|inst|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w7_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X6_Y7_N24
\inst82|auto_generated|l5_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w7_n0_mux_dataout~1_combout\ = ( \inst74|inst|inst~q\ & ( \inst66|inst|inst~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst|inst~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst|inst~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst74|inst|inst~q\ & ( \inst66|inst|inst~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst|inst~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst|inst~q\)))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst74|inst|inst~q\ & ( !\inst66|inst|inst~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst|inst~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst58|inst|inst~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( !\inst74|inst|inst~q\ & ( !\inst66|inst|inst~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst|inst~q\))) # 
-- (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst|inst~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst58|inst|ALT_INV_inst~q\,
	datab => \inst50|inst|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst74|inst|ALT_INV_inst~q\,
	dataf => \inst66|inst|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w7_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X10_Y7_N24
\inst82|auto_generated|l5_w7_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w7_n0_mux_dataout~3_combout\ = ( \inst78|inst|inst~q\ & ( \inst70|inst|inst~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst|inst~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst|inst~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst78|inst|inst~q\ & ( \inst70|inst|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\inst54|inst|inst~q\) # (\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst|inst~q\ & 
-- (!\Read_Reg_Num_2[3]~input_o\))) ) ) ) # ( \inst78|inst|inst~q\ & ( !\inst70|inst|inst~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\ & \inst54|inst|inst~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\)) # 
-- (\inst62|inst|inst~q\))) ) ) ) # ( !\inst78|inst|inst~q\ & ( !\inst70|inst|inst~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst54|inst|inst~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst62|inst|inst~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst|ALT_INV_inst~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst54|inst|ALT_INV_inst~q\,
	datae => \inst78|inst|ALT_INV_inst~q\,
	dataf => \inst70|inst|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w7_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X18_Y7_N54
\inst82|auto_generated|l5_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w7_n0_mux_dataout~2_combout\ = ( \inst76|inst|inst~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\Read_Reg_Num_2[3]~input_o\) # (\inst60|inst|inst~q\) ) ) ) # ( !\inst76|inst|inst~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( 
-- (\inst60|inst|inst~q\ & !\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( \inst76|inst|inst~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst52|inst|inst~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst68|inst|inst~q\))) ) ) ) # ( 
-- !\inst76|inst|inst~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst52|inst|inst~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst68|inst|inst~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst60|inst|ALT_INV_inst~q\,
	datab => \inst52|inst|ALT_INV_inst~q\,
	datac => \inst68|inst|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst76|inst|ALT_INV_inst~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w7_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X12_Y9_N3
\inst82|auto_generated|l5_w7_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w7_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w7_n0_mux_dataout~3_combout\ & ( \inst82|auto_generated|l5_w7_n0_mux_dataout~2_combout\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst82|auto_generated|l5_w7_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w7_n0_mux_dataout~1_combout\)))) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst82|auto_generated|l5_w7_n0_mux_dataout~3_combout\ & ( 
-- \inst82|auto_generated|l5_w7_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w7_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_2[0]~input_o\ & 
-- ((\inst82|auto_generated|l5_w7_n0_mux_dataout~1_combout\))))) # (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst82|auto_generated|l5_w7_n0_mux_dataout~3_combout\ & ( !\inst82|auto_generated|l5_w7_n0_mux_dataout~2_combout\ 
-- & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w7_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w7_n0_mux_dataout~1_combout\))))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst82|auto_generated|l5_w7_n0_mux_dataout~3_combout\ & ( !\inst82|auto_generated|l5_w7_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst82|auto_generated|l5_w7_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w7_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~0_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~1_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~3_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~2_combout\,
	combout => \inst82|auto_generated|l5_w7_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X11_Y4_N0
\inst82|auto_generated|l5_w7_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w7_n0_mux_dataout~6_combout\ = ( \inst46|inst|inst~q\ & ( \inst42|inst|inst~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst|inst~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst|inst~q\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst46|inst|inst~q\ & ( \inst42|inst|inst~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst|inst~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst|inst~q\))))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst46|inst|inst~q\ & ( !\inst42|inst|inst~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst|inst~q\)) # (\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst44|inst|inst~q\))))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( !\inst46|inst|inst~q\ & ( !\inst42|inst|inst~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst|inst~q\)) # 
-- (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst40|inst|ALT_INV_inst~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst44|inst|ALT_INV_inst~q\,
	datae => \inst46|inst|ALT_INV_inst~q\,
	dataf => \inst42|inst|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w7_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X13_Y1_N30
\inst82|auto_generated|l5_w7_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w7_n0_mux_dataout~7_combout\ = ( \inst30|inst|inst~q\ & ( \inst26|inst|inst~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst|inst~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst|inst~q\))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst30|inst|inst~q\ & ( \inst26|inst|inst~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst|inst~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst|inst~q\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst30|inst|inst~q\ & ( !\inst26|inst|inst~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst|inst~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst28|inst|inst~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( !\inst30|inst|inst~q\ & ( !\inst26|inst|inst~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst|inst~q\))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst|inst~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst28|inst|ALT_INV_inst~q\,
	datac => \inst24|inst|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst30|inst|ALT_INV_inst~q\,
	dataf => \inst26|inst|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w7_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X6_Y6_N6
\inst82|auto_generated|l5_w7_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w7_n0_mux_dataout~8_combout\ = ( \inst20|inst|inst~q\ & ( \inst22|inst|inst~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst|inst~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst|inst~q\)))) # (\Read_Reg_Num_2[1]~input_o\) 
-- ) ) ) # ( !\inst20|inst|inst~q\ & ( \inst22|inst|inst~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst|inst~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst|inst~q\))))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst20|inst|inst~q\ & ( !\inst22|inst|inst~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst|inst~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst18|inst|inst~q\))))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst20|inst|inst~q\ & ( !\inst22|inst|inst~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst|inst|inst~q\)) # (\Read_Reg_Num_2[0]~input_o\ & 
-- ((\inst18|inst|inst~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst|inst|ALT_INV_inst~q\,
	datac => \inst18|inst|ALT_INV_inst~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst20|inst|ALT_INV_inst~q\,
	dataf => \inst22|inst|ALT_INV_inst~q\,
	combout => \inst82|auto_generated|l5_w7_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X12_Y3_N18
\inst82|auto_generated|l5_w7_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w7_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w7_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\) # (\inst82|auto_generated|l5_w7_n0_mux_dataout~7_combout\)))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w7_n0_mux_dataout~6_combout\)) ) ) # ( !\inst82|auto_generated|l5_w7_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\inst82|auto_generated|l5_w7_n0_mux_dataout~7_combout\ & 
-- \Read_Reg_Num_2[2]~input_o\)))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w7_n0_mux_dataout~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101111101010011010100000101001101011111010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~6_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~7_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~8_combout\,
	combout => \inst82|auto_generated|l5_w7_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X13_Y11_N36
\inst82|auto_generated|l5_w7_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w7_n0_mux_dataout~10_combout\ = ( \Read_Reg_Num_2[4]~input_o\ & ( \inst82|auto_generated|l5_w7_n0_mux_dataout~9_combout\ & ( \inst82|auto_generated|l5_w7_n0_mux_dataout~4_combout\ ) ) ) # ( !\Read_Reg_Num_2[4]~input_o\ & ( 
-- \inst82|auto_generated|l5_w7_n0_mux_dataout~9_combout\ & ( (!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\) # (\inst82|auto_generated|l5_w7_n0_mux_dataout~5_combout\) ) ) ) # ( \Read_Reg_Num_2[4]~input_o\ & ( 
-- !\inst82|auto_generated|l5_w7_n0_mux_dataout~9_combout\ & ( \inst82|auto_generated|l5_w7_n0_mux_dataout~4_combout\ ) ) ) # ( !\Read_Reg_Num_2[4]~input_o\ & ( !\inst82|auto_generated|l5_w7_n0_mux_dataout~9_combout\ & ( 
-- (\inst82|auto_generated|l5_w7_n0_mux_dataout~5_combout\ & \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100110011001111110101111101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~5_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~4_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w7_n0_mux_dataout~9_combout\,
	combout => \inst82|auto_generated|l5_w7_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X9_Y7_N36
\inst82|auto_generated|l5_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w6_n0_mux_dataout~1_combout\ = ( \inst74|inst|inst1~q\ & ( \inst50|inst|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst66|inst|inst1~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst58|inst|inst1~q\)))) ) ) ) # ( !\inst74|inst|inst1~q\ & ( \inst50|inst|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst66|inst|inst1~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst58|inst|inst1~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst74|inst|inst1~q\ & ( !\inst50|inst|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst66|inst|inst1~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst58|inst|inst1~q\)))) ) ) ) # ( !\inst74|inst|inst1~q\ & ( !\inst50|inst|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst66|inst|inst1~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst58|inst|inst1~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst66|inst|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst58|inst|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst74|inst|ALT_INV_inst1~q\,
	dataf => \inst50|inst|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w6_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X18_Y8_N30
\inst82|auto_generated|l5_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w6_n0_mux_dataout~0_combout\ = ( \inst72|inst|inst1~q\ & ( \inst56|inst|inst1~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst48|inst|inst1~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst64|inst|inst1~q\))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst72|inst|inst1~q\ & ( \inst56|inst|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\inst48|inst|inst1~q\) # (\Read_Reg_Num_2[2]~input_o\)))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst64|inst|inst1~q\ & 
-- (!\Read_Reg_Num_2[2]~input_o\))) ) ) ) # ( \inst72|inst|inst1~q\ & ( !\inst56|inst|inst1~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\ & \inst48|inst|inst1~q\)))) # (\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\)) # 
-- (\inst64|inst|inst1~q\))) ) ) ) # ( !\inst72|inst|inst1~q\ & ( !\inst56|inst|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & ((\inst48|inst|inst1~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst64|inst|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst64|inst|ALT_INV_inst1~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst48|inst|ALT_INV_inst1~q\,
	datae => \inst72|inst|ALT_INV_inst1~q\,
	dataf => \inst56|inst|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w6_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X17_Y7_N51
\inst82|auto_generated|l5_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w6_n0_mux_dataout~2_combout\ = ( \inst76|inst|inst1~q\ & ( \inst52|inst|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\) # (\inst68|inst|inst1~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\)) # (\inst60|inst|inst1~q\))) ) ) ) # ( !\inst76|inst|inst1~q\ & ( \inst52|inst|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\) # (\inst68|inst|inst1~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst60|inst|inst1~q\ & (!\Read_Reg_Num_2[3]~input_o\))) ) ) ) # ( \inst76|inst|inst1~q\ & ( !\inst52|inst|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\ & \inst68|inst|inst1~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\)) # (\inst60|inst|inst1~q\))) ) ) ) # ( !\inst76|inst|inst1~q\ & ( !\inst52|inst|inst1~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\ & \inst68|inst|inst1~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst60|inst|inst1~q\ & (!\Read_Reg_Num_2[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst60|inst|ALT_INV_inst1~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst68|inst|ALT_INV_inst1~q\,
	datae => \inst76|inst|ALT_INV_inst1~q\,
	dataf => \inst52|inst|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w6_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X10_Y7_N45
\inst82|auto_generated|l5_w6_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w6_n0_mux_dataout~3_combout\ = ( \inst78|inst|inst1~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst70|inst|inst1~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst78|inst|inst1~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst70|inst|inst1~q\) ) ) ) # ( \inst78|inst|inst1~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst54|inst|inst1~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst62|inst|inst1~q\))) ) ) ) # ( 
-- !\inst78|inst|inst1~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst54|inst|inst1~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst62|inst|inst1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst54|inst|ALT_INV_inst1~q\,
	datab => \inst62|inst|ALT_INV_inst1~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst70|inst|ALT_INV_inst1~q\,
	datae => \inst78|inst|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w6_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X16_Y9_N18
\inst82|auto_generated|l5_w6_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w6_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w6_n0_mux_dataout~3_combout\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst82|auto_generated|l5_w6_n0_mux_dataout~1_combout\) ) ) ) # ( 
-- !\Read_Reg_Num_2[0]~input_o\ & ( \inst82|auto_generated|l5_w6_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w6_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst82|auto_generated|l5_w6_n0_mux_dataout~2_combout\))) ) ) ) # ( \Read_Reg_Num_2[0]~input_o\ & ( !\inst82|auto_generated|l5_w6_n0_mux_dataout~3_combout\ & ( (\inst82|auto_generated|l5_w6_n0_mux_dataout~1_combout\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) 
-- # ( !\Read_Reg_Num_2[0]~input_o\ & ( !\inst82|auto_generated|l5_w6_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w6_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst82|auto_generated|l5_w6_n0_mux_dataout~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~1_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~0_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~2_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~3_combout\,
	combout => \inst82|auto_generated|l5_w6_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X9_Y9_N54
\inst82|auto_generated|l5_w6_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w6_n0_mux_dataout~5_combout\ = ( \inst38|inst|inst1~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\Read_Reg_Num_2[0]~input_o\) # (\inst36|inst|inst1~q\) ) ) ) # ( !\inst38|inst|inst1~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (\inst36|inst|inst1~q\ & !\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( \inst38|inst|inst1~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst|inst1~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst34|inst|inst1~q\))) ) ) ) # ( 
-- !\inst38|inst|inst1~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst|inst1~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst34|inst|inst1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst32|inst|ALT_INV_inst1~q\,
	datab => \inst36|inst|ALT_INV_inst1~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst34|inst|ALT_INV_inst1~q\,
	datae => \inst38|inst|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w6_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X11_Y4_N30
\inst82|auto_generated|l5_w6_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w6_n0_mux_dataout~6_combout\ = ( \inst46|inst|inst1~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\inst44|inst|inst1~q\) # (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst46|inst|inst1~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & \inst44|inst|inst1~q\) ) ) ) # ( \inst46|inst|inst1~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst40|inst|inst1~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst42|inst|inst1~q\)) ) ) ) # ( 
-- !\inst46|inst|inst1~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst40|inst|inst1~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst42|inst|inst1~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst42|inst|ALT_INV_inst1~q\,
	datab => \inst40|inst|ALT_INV_inst1~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst44|inst|ALT_INV_inst1~q\,
	datae => \inst46|inst|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w6_n0_mux_dataout~6_combout\);

-- Location: MLABCELL_X6_Y6_N54
\inst82|auto_generated|l5_w6_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w6_n0_mux_dataout~8_combout\ = ( \inst20|inst|inst1~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\) # (\inst22|inst|inst1~q\) ) ) ) # ( !\inst20|inst|inst1~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (\inst22|inst|inst1~q\ & \Read_Reg_Num_2[0]~input_o\) ) ) ) # ( \inst20|inst|inst1~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst|inst|inst1~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst18|inst|inst1~q\)) ) ) ) # ( 
-- !\inst20|inst|inst1~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((\inst|inst|inst1~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst18|inst|inst1~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|inst|ALT_INV_inst1~q\,
	datab => \inst22|inst|ALT_INV_inst1~q\,
	datac => \inst|inst|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst20|inst|ALT_INV_inst1~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w6_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X13_Y1_N18
\inst82|auto_generated|l5_w6_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w6_n0_mux_dataout~7_combout\ = ( \inst30|inst|inst1~q\ & ( \inst26|inst|inst1~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst|inst1~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst|inst1~q\))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst30|inst|inst1~q\ & ( \inst26|inst|inst1~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst|inst1~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst|inst1~q\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst30|inst|inst1~q\ & ( !\inst26|inst|inst1~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst|inst1~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst28|inst|inst1~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( !\inst30|inst|inst1~q\ & ( !\inst26|inst|inst1~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst|inst1~q\))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst|inst1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst28|inst|ALT_INV_inst1~q\,
	datac => \inst24|inst|ALT_INV_inst1~q\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst30|inst|ALT_INV_inst1~q\,
	dataf => \inst26|inst|ALT_INV_inst1~q\,
	combout => \inst82|auto_generated|l5_w6_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X6_Y7_N18
\inst82|auto_generated|l5_w6_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w6_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w6_n0_mux_dataout~7_combout\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\) # (\inst82|auto_generated|l5_w6_n0_mux_dataout~6_combout\) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w6_n0_mux_dataout~7_combout\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\Read_Reg_Num_2[3]~input_o\ & \inst82|auto_generated|l5_w6_n0_mux_dataout~6_combout\) ) ) ) # ( \inst82|auto_generated|l5_w6_n0_mux_dataout~7_combout\ & ( 
-- !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst82|auto_generated|l5_w6_n0_mux_dataout~8_combout\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w6_n0_mux_dataout~6_combout\)) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w6_n0_mux_dataout~7_combout\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst82|auto_generated|l5_w6_n0_mux_dataout~8_combout\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst82|auto_generated|l5_w6_n0_mux_dataout~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~6_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~8_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~7_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w6_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X16_Y9_N48
\inst82|auto_generated|l5_w6_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w6_n0_mux_dataout~10_combout\ = ( \Read_Reg_Num_2[4]~input_o\ & ( \inst82|auto_generated|l5_w6_n0_mux_dataout~4_combout\ ) ) # ( !\Read_Reg_Num_2[4]~input_o\ & ( (!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & 
-- ((\inst82|auto_generated|l5_w6_n0_mux_dataout~9_combout\))) # (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst82|auto_generated|l5_w6_n0_mux_dataout~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~4_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~5_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w6_n0_mux_dataout~9_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	combout => \inst82|auto_generated|l5_w6_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X12_Y5_N30
\inst82|auto_generated|l5_w5_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w5_n0_mux_dataout~8_combout\ = ( \inst20|inst|inst2~q\ & ( \inst|inst|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\) # ((!\Read_Reg_Num_2[1]~input_o\ & (\inst18|inst|inst2~q\)) # (\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst22|inst|inst2~q\)))) ) ) ) # ( !\inst20|inst|inst2~q\ & ( \inst|inst|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst18|inst|inst2~q\)) # 
-- (\Read_Reg_Num_2[1]~input_o\ & ((\inst22|inst|inst2~q\))))) ) ) ) # ( \inst20|inst|inst2~q\ & ( !\inst|inst|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst18|inst|inst2~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst22|inst|inst2~q\))))) ) ) ) # ( !\inst20|inst|inst2~q\ & ( !\inst|inst|inst2~q\ & ( (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst18|inst|inst2~q\)) # 
-- (\Read_Reg_Num_2[1]~input_o\ & ((\inst22|inst|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|inst|ALT_INV_inst2~q\,
	datab => \inst22|inst|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst20|inst|ALT_INV_inst2~q\,
	dataf => \inst|inst|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w5_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X7_Y2_N12
\inst82|auto_generated|l5_w5_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w5_n0_mux_dataout~6_combout\ = ( \inst46|inst|inst2~q\ & ( \inst40|inst|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)) # (\inst42|inst|inst2~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\inst44|inst|inst2~q\) # (\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst46|inst|inst2~q\ & ( \inst40|inst|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)) # (\inst42|inst|inst2~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((!\Read_Reg_Num_2[0]~input_o\ & \inst44|inst|inst2~q\)))) ) ) ) # ( \inst46|inst|inst2~q\ & ( !\inst40|inst|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst42|inst|inst2~q\ & (\Read_Reg_Num_2[0]~input_o\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\inst44|inst|inst2~q\) # (\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst46|inst|inst2~q\ & ( !\inst40|inst|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst42|inst|inst2~q\ & (\Read_Reg_Num_2[0]~input_o\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((!\Read_Reg_Num_2[0]~input_o\ & \inst44|inst|inst2~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst42|inst|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst44|inst|ALT_INV_inst2~q\,
	datae => \inst46|inst|ALT_INV_inst2~q\,
	dataf => \inst40|inst|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w5_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X12_Y3_N0
\inst82|auto_generated|l5_w5_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w5_n0_mux_dataout~7_combout\ = ( \inst30|inst|inst2~q\ & ( \inst24|inst|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst28|inst|inst2~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\)) # (\inst26|inst|inst2~q\))) ) ) ) # ( !\inst30|inst|inst2~q\ & ( \inst24|inst|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst28|inst|inst2~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst26|inst|inst2~q\ & (!\Read_Reg_Num_2[1]~input_o\))) ) ) ) # ( \inst30|inst|inst2~q\ & ( !\inst24|inst|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\ & \inst28|inst|inst2~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\)) # (\inst26|inst|inst2~q\))) ) ) ) # ( !\inst30|inst|inst2~q\ & ( !\inst24|inst|inst2~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\ & \inst28|inst|inst2~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst26|inst|inst2~q\ & (!\Read_Reg_Num_2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst26|inst|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst28|inst|ALT_INV_inst2~q\,
	datae => \inst30|inst|ALT_INV_inst2~q\,
	dataf => \inst24|inst|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w5_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X9_Y10_N48
\inst82|auto_generated|l5_w5_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w5_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_2[3]~input_o\ & ( \inst82|auto_generated|l5_w5_n0_mux_dataout~7_combout\ & ( \inst82|auto_generated|l5_w5_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( 
-- \inst82|auto_generated|l5_w5_n0_mux_dataout~7_combout\ & ( (\inst82|auto_generated|l5_w5_n0_mux_dataout~8_combout\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \Read_Reg_Num_2[3]~input_o\ & ( !\inst82|auto_generated|l5_w5_n0_mux_dataout~7_combout\ & ( 
-- \inst82|auto_generated|l5_w5_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( !\inst82|auto_generated|l5_w5_n0_mux_dataout~7_combout\ & ( (!\Read_Reg_Num_2[2]~input_o\ & \inst82|auto_generated|l5_w5_n0_mux_dataout~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000011110000111101110111011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~8_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~6_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~7_combout\,
	combout => \inst82|auto_generated|l5_w5_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X8_Y10_N0
\inst82|auto_generated|l5_w5_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w5_n0_mux_dataout~5_combout\ = ( \inst38|inst|inst2~q\ & ( \inst36|inst|inst2~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst32|inst|inst2~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst34|inst|inst2~q\))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst38|inst|inst2~q\ & ( \inst36|inst|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst32|inst|inst2~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst34|inst|inst2~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst38|inst|inst2~q\ & ( !\inst36|inst|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst32|inst|inst2~q\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst34|inst|inst2~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst38|inst|inst2~q\ & ( !\inst36|inst|inst2~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst32|inst|inst2~q\))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (\inst34|inst|inst2~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst32|inst|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst38|inst|ALT_INV_inst2~q\,
	dataf => \inst36|inst|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w5_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X15_Y3_N36
\inst82|auto_generated|l5_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w5_n0_mux_dataout~2_combout\ = ( \inst76|inst|inst2~q\ & ( \inst52|inst|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst68|inst|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst60|inst|inst2~q\)))) ) ) ) # ( !\inst76|inst|inst2~q\ & ( \inst52|inst|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst68|inst|inst2~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst60|inst|inst2~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst76|inst|inst2~q\ & ( !\inst52|inst|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst68|inst|inst2~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst60|inst|inst2~q\)))) ) ) ) # ( !\inst76|inst|inst2~q\ & ( !\inst52|inst|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst68|inst|inst2~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst60|inst|inst2~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst68|inst|ALT_INV_inst2~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst60|inst|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst76|inst|ALT_INV_inst2~q\,
	dataf => \inst52|inst|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w5_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X6_Y3_N18
\inst82|auto_generated|l5_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w5_n0_mux_dataout~1_combout\ = ( \inst74|inst|inst2~q\ & ( \inst58|inst|inst2~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & (\inst50|inst|inst2~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst66|inst|inst2~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst74|inst|inst2~q\ & ( \inst58|inst|inst2~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\)) # (\inst50|inst|inst2~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (((\inst66|inst|inst2~q\ & 
-- !\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst74|inst|inst2~q\ & ( !\inst58|inst|inst2~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst50|inst|inst2~q\ & ((!\Read_Reg_Num_2[2]~input_o\)))) # (\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\) # 
-- (\inst66|inst|inst2~q\)))) ) ) ) # ( !\inst74|inst|inst2~q\ & ( !\inst58|inst|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst50|inst|inst2~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst66|inst|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \inst50|inst|ALT_INV_inst2~q\,
	datac => \inst66|inst|ALT_INV_inst2~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst74|inst|ALT_INV_inst2~q\,
	dataf => \inst58|inst|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w5_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X10_Y6_N30
\inst82|auto_generated|l5_w5_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w5_n0_mux_dataout~3_combout\ = ( \inst78|inst|inst2~q\ & ( \inst62|inst|inst2~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst|inst2~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst70|inst|inst2~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst78|inst|inst2~q\ & ( \inst62|inst|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst|inst2~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst70|inst|inst2~q\))))) # 
-- (\Read_Reg_Num_2[2]~input_o\ & (!\Read_Reg_Num_2[3]~input_o\)) ) ) ) # ( \inst78|inst|inst2~q\ & ( !\inst62|inst|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst|inst2~q\)) # (\Read_Reg_Num_2[3]~input_o\ & 
-- ((\inst70|inst|inst2~q\))))) # (\Read_Reg_Num_2[2]~input_o\ & (\Read_Reg_Num_2[3]~input_o\)) ) ) ) # ( !\inst78|inst|inst2~q\ & ( !\inst62|inst|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst|inst2~q\)) # 
-- (\Read_Reg_Num_2[3]~input_o\ & ((\inst70|inst|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst54|inst|ALT_INV_inst2~q\,
	datad => \inst70|inst|ALT_INV_inst2~q\,
	datae => \inst78|inst|ALT_INV_inst2~q\,
	dataf => \inst62|inst|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w5_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X9_Y10_N42
\inst82|auto_generated|l5_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w5_n0_mux_dataout~0_combout\ = ( \inst72|inst|inst2~q\ & ( \inst56|inst|inst2~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst|inst2~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst64|inst|inst2~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst72|inst|inst2~q\ & ( \inst56|inst|inst2~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\)) # (\inst48|inst|inst2~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\ & 
-- \inst64|inst|inst2~q\)))) ) ) ) # ( \inst72|inst|inst2~q\ & ( !\inst56|inst|inst2~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst|inst2~q\ & (!\Read_Reg_Num_2[2]~input_o\))) # (\Read_Reg_Num_2[3]~input_o\ & (((\inst64|inst|inst2~q\) # 
-- (\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( !\inst72|inst|inst2~q\ & ( !\inst56|inst|inst2~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst|inst2~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst64|inst|inst2~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \inst48|inst|ALT_INV_inst2~q\,
	datac => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datad => \inst64|inst|ALT_INV_inst2~q\,
	datae => \inst72|inst|ALT_INV_inst2~q\,
	dataf => \inst56|inst|ALT_INV_inst2~q\,
	combout => \inst82|auto_generated|l5_w5_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X9_Y10_N15
\inst82|auto_generated|l5_w5_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w5_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w5_n0_mux_dataout~3_combout\ & ( \inst82|auto_generated|l5_w5_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # 
-- (\inst82|auto_generated|l5_w5_n0_mux_dataout~1_combout\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)) # (\inst82|auto_generated|l5_w5_n0_mux_dataout~2_combout\))) ) ) ) # ( !\inst82|auto_generated|l5_w5_n0_mux_dataout~3_combout\ & 
-- ( \inst82|auto_generated|l5_w5_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # (\inst82|auto_generated|l5_w5_n0_mux_dataout~1_combout\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst82|auto_generated|l5_w5_n0_mux_dataout~2_combout\ & (!\Read_Reg_Num_2[0]~input_o\))) ) ) ) # ( \inst82|auto_generated|l5_w5_n0_mux_dataout~3_combout\ & ( !\inst82|auto_generated|l5_w5_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & 
-- (((\Read_Reg_Num_2[0]~input_o\ & \inst82|auto_generated|l5_w5_n0_mux_dataout~1_combout\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)) # (\inst82|auto_generated|l5_w5_n0_mux_dataout~2_combout\))) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w5_n0_mux_dataout~3_combout\ & ( !\inst82|auto_generated|l5_w5_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\ & \inst82|auto_generated|l5_w5_n0_mux_dataout~1_combout\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w5_n0_mux_dataout~2_combout\ & (!\Read_Reg_Num_2[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~2_combout\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~1_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~3_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~0_combout\,
	combout => \inst82|auto_generated|l5_w5_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X9_Y10_N30
\inst82|auto_generated|l5_w5_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w5_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w5_n0_mux_dataout~4_combout\ & ( ((!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst82|auto_generated|l5_w5_n0_mux_dataout~9_combout\)) # 
-- (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst82|auto_generated|l5_w5_n0_mux_dataout~5_combout\)))) # (\Read_Reg_Num_2[4]~input_o\) ) ) # ( !\inst82|auto_generated|l5_w5_n0_mux_dataout~4_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & 
-- ((!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst82|auto_generated|l5_w5_n0_mux_dataout~9_combout\)) # (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ((\inst82|auto_generated|l5_w5_n0_mux_dataout~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~9_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~5_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w5_n0_mux_dataout~4_combout\,
	combout => \inst82|auto_generated|l5_w5_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X13_Y8_N42
\inst82|auto_generated|l5_w4_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w4_n0_mux_dataout~5_combout\ = ( \inst38|inst|inst3~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst34|inst|inst3~q\) ) ) ) # ( !\inst38|inst|inst3~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst34|inst|inst3~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst38|inst|inst3~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst|inst3~q\)) ) ) ) # ( 
-- !\inst38|inst|inst3~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst|inst3~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst|ALT_INV_inst3~q\,
	datab => \inst36|inst|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst32|inst|ALT_INV_inst3~q\,
	datae => \inst38|inst|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w4_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X12_Y3_N48
\inst82|auto_generated|l5_w4_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w4_n0_mux_dataout~7_combout\ = ( \inst30|inst|inst3~q\ & ( \inst24|inst|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst28|inst|inst3~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\)) # (\inst26|inst|inst3~q\))) ) ) ) # ( !\inst30|inst|inst3~q\ & ( \inst24|inst|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst28|inst|inst3~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst26|inst|inst3~q\ & (!\Read_Reg_Num_2[1]~input_o\))) ) ) ) # ( \inst30|inst|inst3~q\ & ( !\inst24|inst|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\ & \inst28|inst|inst3~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\)) # (\inst26|inst|inst3~q\))) ) ) ) # ( !\inst30|inst|inst3~q\ & ( !\inst24|inst|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\ & \inst28|inst|inst3~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst26|inst|inst3~q\ & (!\Read_Reg_Num_2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst26|inst|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst28|inst|ALT_INV_inst3~q\,
	datae => \inst30|inst|ALT_INV_inst3~q\,
	dataf => \inst24|inst|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w4_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X8_Y7_N6
\inst82|auto_generated|l5_w4_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w4_n0_mux_dataout~8_combout\ = ( \inst20|inst|inst3~q\ & ( \inst18|inst|inst3~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\) # (\inst|inst|inst3~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((!\Read_Reg_Num_2[0]~input_o\)) # (\inst22|inst|inst3~q\))) ) ) ) # ( !\inst20|inst|inst3~q\ & ( \inst18|inst|inst3~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\) # (\inst|inst|inst3~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst22|inst|inst3~q\ & ((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst20|inst|inst3~q\ & ( !\inst18|inst|inst3~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst|inst|inst3~q\ & !\Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((!\Read_Reg_Num_2[0]~input_o\)) # (\inst22|inst|inst3~q\))) ) ) ) # ( !\inst20|inst|inst3~q\ & ( !\inst18|inst|inst3~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst|inst|inst3~q\ & !\Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst22|inst|inst3~q\ & ((\Read_Reg_Num_2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|inst|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst|inst|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst20|inst|ALT_INV_inst3~q\,
	dataf => \inst18|inst|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w4_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X18_Y2_N42
\inst82|auto_generated|l5_w4_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w4_n0_mux_dataout~6_combout\ = ( \inst44|inst|inst3~q\ & ( \inst40|inst|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\) # ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst42|inst|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst46|inst|inst3~q\))) ) ) ) # ( !\inst44|inst|inst3~q\ & ( \inst40|inst|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst42|inst|inst3~q\))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (\inst46|inst|inst3~q\)))) ) ) ) # ( \inst44|inst|inst3~q\ & ( !\inst40|inst|inst3~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst42|inst|inst3~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst46|inst|inst3~q\)))) ) ) ) # ( !\inst44|inst|inst3~q\ & ( !\inst40|inst|inst3~q\ & ( (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst42|inst|inst3~q\))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (\inst46|inst|inst3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst46|inst|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst42|inst|ALT_INV_inst3~q\,
	datae => \inst44|inst|ALT_INV_inst3~q\,
	dataf => \inst40|inst|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w4_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X13_Y7_N48
\inst82|auto_generated|l5_w4_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w4_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_2[3]~input_o\ & ( \inst82|auto_generated|l5_w4_n0_mux_dataout~6_combout\ ) ) # ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & 
-- ((\inst82|auto_generated|l5_w4_n0_mux_dataout~8_combout\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst82|auto_generated|l5_w4_n0_mux_dataout~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001111111100011101000111010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~7_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~8_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~6_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w4_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X18_Y8_N48
\inst82|auto_generated|l5_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w4_n0_mux_dataout~0_combout\ = ( \inst72|inst|inst3~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\inst56|inst|inst3~q\) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst72|inst|inst3~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( 
-- (!\Read_Reg_Num_2[3]~input_o\ & \inst56|inst|inst3~q\) ) ) ) # ( \inst72|inst|inst3~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst|inst3~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst64|inst|inst3~q\))) ) ) ) # ( 
-- !\inst72|inst|inst3~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst48|inst|inst3~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst64|inst|inst3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst48|inst|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst56|inst|ALT_INV_inst3~q\,
	datad => \inst64|inst|ALT_INV_inst3~q\,
	datae => \inst72|inst|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w4_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X11_Y1_N42
\inst82|auto_generated|l5_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w4_n0_mux_dataout~1_combout\ = ( \inst50|inst|inst3~q\ & ( \inst58|inst|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\) # ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst66|inst|inst3~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (\inst74|inst|inst3~q\))) ) ) ) # ( !\inst50|inst|inst3~q\ & ( \inst58|inst|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\Read_Reg_Num_2[2]~input_o\)) # (\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst66|inst|inst3~q\))) # 
-- (\Read_Reg_Num_2[2]~input_o\ & (\inst74|inst|inst3~q\)))) ) ) ) # ( \inst50|inst|inst3~q\ & ( !\inst58|inst|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (!\Read_Reg_Num_2[2]~input_o\)) # (\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & 
-- ((\inst66|inst|inst3~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst74|inst|inst3~q\)))) ) ) ) # ( !\inst50|inst|inst3~q\ & ( !\inst58|inst|inst3~q\ & ( (\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst66|inst|inst3~q\))) # 
-- (\Read_Reg_Num_2[2]~input_o\ & (\inst74|inst|inst3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst74|inst|ALT_INV_inst3~q\,
	datad => \inst66|inst|ALT_INV_inst3~q\,
	datae => \inst50|inst|ALT_INV_inst3~q\,
	dataf => \inst58|inst|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w4_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X15_Y3_N18
\inst82|auto_generated|l5_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w4_n0_mux_dataout~2_combout\ = ( \inst76|inst|inst3~q\ & ( \inst68|inst|inst3~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & (\inst52|inst|inst3~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst60|inst|inst3~q\)))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst76|inst|inst3~q\ & ( \inst68|inst|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & (\inst52|inst|inst3~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst60|inst|inst3~q\))))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst76|inst|inst3~q\ & ( !\inst68|inst|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & (\inst52|inst|inst3~q\)) # (\Read_Reg_Num_2[2]~input_o\ & 
-- ((\inst60|inst|inst3~q\))))) # (\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( !\inst76|inst|inst3~q\ & ( !\inst68|inst|inst3~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & (\inst52|inst|inst3~q\)) # 
-- (\Read_Reg_Num_2[2]~input_o\ & ((\inst60|inst|inst3~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst52|inst|ALT_INV_inst3~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst60|inst|ALT_INV_inst3~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst76|inst|ALT_INV_inst3~q\,
	dataf => \inst68|inst|ALT_INV_inst3~q\,
	combout => \inst82|auto_generated|l5_w4_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X17_Y7_N57
\inst82|auto_generated|l5_w4_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w4_n0_mux_dataout~3_combout\ = ( \inst78|inst|inst3~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\Read_Reg_Num_2[3]~input_o\) # (\inst62|inst|inst3~q\) ) ) ) # ( !\inst78|inst|inst3~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( 
-- (\inst62|inst|inst3~q\ & !\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( \inst78|inst|inst3~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst|inst3~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst70|inst|inst3~q\))) ) ) ) # ( 
-- !\inst78|inst|inst3~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst|inst3~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst70|inst|inst3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst|ALT_INV_inst3~q\,
	datab => \inst54|inst|ALT_INV_inst3~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \inst70|inst|ALT_INV_inst3~q\,
	datae => \inst78|inst|ALT_INV_inst3~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w4_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X17_Y7_N15
\inst82|auto_generated|l5_w4_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w4_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w4_n0_mux_dataout~3_combout\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\inst82|auto_generated|l5_w4_n0_mux_dataout~1_combout\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w4_n0_mux_dataout~3_combout\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & \inst82|auto_generated|l5_w4_n0_mux_dataout~1_combout\) ) ) ) # ( \inst82|auto_generated|l5_w4_n0_mux_dataout~3_combout\ & ( 
-- !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w4_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w4_n0_mux_dataout~2_combout\))) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w4_n0_mux_dataout~3_combout\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w4_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst82|auto_generated|l5_w4_n0_mux_dataout~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~0_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~1_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~2_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~3_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w4_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X19_Y10_N0
\inst82|auto_generated|l5_w4_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w4_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w4_n0_mux_dataout~4_combout\ & ( (\Read_Reg_Num_2[4]~input_o\) # 
-- (\inst82|auto_generated|l5_w4_n0_mux_dataout~5_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w4_n0_mux_dataout~4_combout\ & ( (\Read_Reg_Num_2[4]~input_o\) # 
-- (\inst82|auto_generated|l5_w4_n0_mux_dataout~9_combout\) ) ) ) # ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\inst82|auto_generated|l5_w4_n0_mux_dataout~4_combout\ & ( (\inst82|auto_generated|l5_w4_n0_mux_dataout~5_combout\ & 
-- !\Read_Reg_Num_2[4]~input_o\) ) ) ) # ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( !\inst82|auto_generated|l5_w4_n0_mux_dataout~4_combout\ & ( (\inst82|auto_generated|l5_w4_n0_mux_dataout~9_combout\ & !\Read_Reg_Num_2[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~5_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~9_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w4_n0_mux_dataout~4_combout\,
	combout => \inst82|auto_generated|l5_w4_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X12_Y6_N57
\inst82|auto_generated|l5_w3_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w3_n0_mux_dataout~3_combout\ = ( \inst78|inst|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst70|inst|inst4~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst78|inst|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst70|inst|inst4~q\) ) ) ) # ( \inst78|inst|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst54|inst|inst4~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst62|inst|inst4~q\))) ) ) ) # ( 
-- !\inst78|inst|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst54|inst|inst4~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst62|inst|inst4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst54|inst|ALT_INV_inst4~q\,
	datac => \inst62|inst|ALT_INV_inst4~q\,
	datad => \inst70|inst|ALT_INV_inst4~q\,
	datae => \inst78|inst|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w3_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X8_Y8_N27
\inst82|auto_generated|l5_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w3_n0_mux_dataout~0_combout\ = ( \inst72|inst|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst64|inst|inst4~q\) ) ) ) # ( !\inst72|inst|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst64|inst|inst4~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst72|inst|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst|inst4~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst|inst4~q\))) ) ) ) # ( 
-- !\inst72|inst|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst|inst4~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst|inst4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst64|inst|ALT_INV_inst4~q\,
	datab => \inst48|inst|ALT_INV_inst4~q\,
	datac => \inst56|inst|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst72|inst|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w3_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X9_Y6_N33
\inst82|auto_generated|l5_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w3_n0_mux_dataout~1_combout\ = ( \inst74|inst|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst66|inst|inst4~q\) ) ) ) # ( !\inst74|inst|inst4~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst66|inst|inst4~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst74|inst|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst|inst4~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst|inst4~q\)) ) ) ) # ( 
-- !\inst74|inst|inst4~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst|inst4~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst|inst4~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst58|inst|ALT_INV_inst4~q\,
	datab => \inst66|inst|ALT_INV_inst4~q\,
	datac => \inst50|inst|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst74|inst|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w3_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X17_Y7_N39
\inst82|auto_generated|l5_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w3_n0_mux_dataout~2_combout\ = ( \inst76|inst|inst4~q\ & ( \inst52|inst|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst68|inst|inst4~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst60|inst|inst4~q\)))) ) ) ) # ( !\inst76|inst|inst4~q\ & ( \inst52|inst|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst68|inst|inst4~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst60|inst|inst4~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst76|inst|inst4~q\ & ( !\inst52|inst|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst68|inst|inst4~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst60|inst|inst4~q\)))) ) ) ) # ( !\inst76|inst|inst4~q\ & ( !\inst52|inst|inst4~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst68|inst|inst4~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst60|inst|inst4~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst68|inst|ALT_INV_inst4~q\,
	datac => \inst60|inst|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst76|inst|ALT_INV_inst4~q\,
	dataf => \inst52|inst|ALT_INV_inst4~q\,
	combout => \inst82|auto_generated|l5_w3_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X7_Y9_N30
\inst82|auto_generated|l5_w3_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w3_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w3_n0_mux_dataout~1_combout\ & ( \inst82|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & 
-- (((\inst82|auto_generated|l5_w3_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_2[1]~input_o\))) # (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\) # ((\inst82|auto_generated|l5_w3_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w3_n0_mux_dataout~1_combout\ & ( \inst82|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst82|auto_generated|l5_w3_n0_mux_dataout~0_combout\)) # (\Read_Reg_Num_2[1]~input_o\))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w3_n0_mux_dataout~3_combout\))) ) ) ) # ( \inst82|auto_generated|l5_w3_n0_mux_dataout~1_combout\ & ( !\inst82|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & (!\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w3_n0_mux_dataout~0_combout\)))) # (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\) # ((\inst82|auto_generated|l5_w3_n0_mux_dataout~3_combout\)))) ) 
-- ) ) # ( !\inst82|auto_generated|l5_w3_n0_mux_dataout~1_combout\ & ( !\inst82|auto_generated|l5_w3_n0_mux_dataout~2_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (!\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w3_n0_mux_dataout~0_combout\)))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w3_n0_mux_dataout~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~3_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~0_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~1_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~2_combout\,
	combout => \inst82|auto_generated|l5_w3_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X22_Y4_N24
\inst82|auto_generated|l5_w3_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w3_n0_mux_dataout~6_combout\ = ( \inst46|inst|inst4~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst42|inst|inst4~q\) ) ) ) # ( !\inst46|inst|inst4~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst42|inst|inst4~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst46|inst|inst4~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst|inst4~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst|inst4~q\))) ) ) ) # ( 
-- !\inst46|inst|inst4~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst40|inst|inst4~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst44|inst|inst4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst42|inst|ALT_INV_inst4~q\,
	datab => \inst40|inst|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst44|inst|ALT_INV_inst4~q\,
	datae => \inst46|inst|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w3_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X16_Y5_N54
\inst82|auto_generated|l5_w3_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w3_n0_mux_dataout~7_combout\ = ( \inst30|inst|inst4~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\Read_Reg_Num_2[1]~input_o\) # (\inst26|inst|inst4~q\) ) ) ) # ( !\inst30|inst|inst4~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (\inst26|inst|inst4~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( \inst30|inst|inst4~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst|inst4~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst|inst4~q\)) ) ) ) # ( 
-- !\inst30|inst|inst4~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst|inst4~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst|inst4~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst26|inst|ALT_INV_inst4~q\,
	datab => \inst28|inst|ALT_INV_inst4~q\,
	datac => \inst24|inst|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst30|inst|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w3_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X6_Y9_N30
\inst82|auto_generated|l5_w3_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w3_n0_mux_dataout~8_combout\ = ( \inst20|inst|inst4~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst|inst4~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst|inst4~q\)) ) ) ) # ( 
-- !\inst20|inst|inst4~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst|inst4~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst|inst4~q\)) ) ) ) # ( \inst20|inst|inst4~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( 
-- (\Read_Reg_Num_2[1]~input_o\) # (\inst|inst|inst4~q\) ) ) ) # ( !\inst20|inst|inst4~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (\inst|inst|inst4~q\ & !\Read_Reg_Num_2[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|inst|ALT_INV_inst4~q\,
	datab => \inst|inst|ALT_INV_inst4~q\,
	datac => \inst18|inst|ALT_INV_inst4~q\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst20|inst|ALT_INV_inst4~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w3_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X21_Y4_N18
\inst82|auto_generated|l5_w3_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w3_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w3_n0_mux_dataout~8_combout\ & ( \Read_Reg_Num_2[3]~input_o\ & ( \inst82|auto_generated|l5_w3_n0_mux_dataout~6_combout\ ) ) ) # ( 
-- !\inst82|auto_generated|l5_w3_n0_mux_dataout~8_combout\ & ( \Read_Reg_Num_2[3]~input_o\ & ( \inst82|auto_generated|l5_w3_n0_mux_dataout~6_combout\ ) ) ) # ( \inst82|auto_generated|l5_w3_n0_mux_dataout~8_combout\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\) # (\inst82|auto_generated|l5_w3_n0_mux_dataout~7_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w3_n0_mux_dataout~8_combout\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (\inst82|auto_generated|l5_w3_n0_mux_dataout~7_combout\ & 
-- \Read_Reg_Num_2[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~6_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~7_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~8_combout\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w3_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X16_Y8_N45
\inst82|auto_generated|l5_w3_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w3_n0_mux_dataout~5_combout\ = ( \inst34|inst|inst4~q\ & ( \inst36|inst|inst4~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)) # (\inst32|inst|inst4~q\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((!\Read_Reg_Num_2[1]~input_o\) # (\inst38|inst|inst4~q\)))) ) ) ) # ( !\inst34|inst|inst4~q\ & ( \inst36|inst|inst4~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)) # (\inst32|inst|inst4~q\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\ & \inst38|inst|inst4~q\)))) ) ) ) # ( \inst34|inst|inst4~q\ & ( !\inst36|inst|inst4~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst|inst4~q\ & (!\Read_Reg_Num_2[1]~input_o\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((!\Read_Reg_Num_2[1]~input_o\) # (\inst38|inst|inst4~q\)))) ) ) ) # ( !\inst34|inst|inst4~q\ & ( !\inst36|inst|inst4~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst32|inst|inst4~q\ & (!\Read_Reg_Num_2[1]~input_o\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\ & \inst38|inst|inst4~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst32|inst|ALT_INV_inst4~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst38|inst|ALT_INV_inst4~q\,
	datae => \inst34|inst|ALT_INV_inst4~q\,
	dataf => \inst36|inst|ALT_INV_inst4~q\,
	combout => \inst82|auto_generated|l5_w3_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X16_Y8_N30
\inst82|auto_generated|l5_w3_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w3_n0_mux_dataout~10_combout\ = ( \Read_Reg_Num_2[4]~input_o\ & ( \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w3_n0_mux_dataout~4_combout\ ) ) ) # ( !\Read_Reg_Num_2[4]~input_o\ & ( 
-- \inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w3_n0_mux_dataout~5_combout\ ) ) ) # ( \Read_Reg_Num_2[4]~input_o\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( 
-- \inst82|auto_generated|l5_w3_n0_mux_dataout~4_combout\ ) ) ) # ( !\Read_Reg_Num_2[4]~input_o\ & ( !\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w3_n0_mux_dataout~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~4_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~9_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w3_n0_mux_dataout~5_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	combout => \inst82|auto_generated|l5_w3_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X19_Y8_N0
\inst82|auto_generated|l5_w2_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w2_n0_mux_dataout~5_combout\ = ( \inst38|inst|inst5~q\ & ( \inst32|inst|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst36|inst|inst5~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\)) # (\inst34|inst|inst5~q\))) ) ) ) # ( !\inst38|inst|inst5~q\ & ( \inst32|inst|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\) # (\inst36|inst|inst5~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst34|inst|inst5~q\ & ((!\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst38|inst|inst5~q\ & ( !\inst32|inst|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst36|inst|inst5~q\ & \Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\)) # (\inst34|inst|inst5~q\))) ) ) ) # ( !\inst38|inst|inst5~q\ & ( !\inst32|inst|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst36|inst|inst5~q\ & \Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst34|inst|inst5~q\ & ((!\Read_Reg_Num_2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst34|inst|ALT_INV_inst5~q\,
	datab => \inst36|inst|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst38|inst|ALT_INV_inst5~q\,
	dataf => \inst32|inst|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w2_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X19_Y4_N39
\inst82|auto_generated|l5_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w2_n0_mux_dataout~2_combout\ = ( \inst76|inst|inst5~q\ & ( \inst60|inst|inst5~q\ & ( ((!\Read_Reg_Num_2[3]~input_o\ & (\inst52|inst|inst5~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst68|inst|inst5~q\)))) # 
-- (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst76|inst|inst5~q\ & ( \inst60|inst|inst5~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\)) # (\inst52|inst|inst5~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (((\inst68|inst|inst5~q\ & 
-- !\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst76|inst|inst5~q\ & ( !\inst60|inst|inst5~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst52|inst|inst5~q\ & ((!\Read_Reg_Num_2[2]~input_o\)))) # (\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\) # 
-- (\inst68|inst|inst5~q\)))) ) ) ) # ( !\inst76|inst|inst5~q\ & ( !\inst60|inst|inst5~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((!\Read_Reg_Num_2[3]~input_o\ & (\inst52|inst|inst5~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst68|inst|inst5~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst52|inst|ALT_INV_inst5~q\,
	datab => \inst68|inst|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst76|inst|ALT_INV_inst5~q\,
	dataf => \inst60|inst|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w2_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X9_Y7_N18
\inst82|auto_generated|l5_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w2_n0_mux_dataout~1_combout\ = ( \inst74|inst|inst5~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst66|inst|inst5~q\) ) ) ) # ( !\inst74|inst|inst5~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst66|inst|inst5~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst74|inst|inst5~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst|inst5~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst|inst5~q\)) ) ) ) # ( 
-- !\inst74|inst|inst5~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst|inst5~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst|inst5~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst66|inst|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst58|inst|ALT_INV_inst5~q\,
	datad => \inst50|inst|ALT_INV_inst5~q\,
	datae => \inst74|inst|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w2_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X10_Y7_N57
\inst82|auto_generated|l5_w2_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w2_n0_mux_dataout~3_combout\ = ( \inst78|inst|inst5~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst70|inst|inst5~q\) ) ) ) # ( !\inst78|inst|inst5~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst70|inst|inst5~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst78|inst|inst5~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst54|inst|inst5~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst62|inst|inst5~q\))) ) ) ) # ( 
-- !\inst78|inst|inst5~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst54|inst|inst5~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst62|inst|inst5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|inst|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst54|inst|ALT_INV_inst5~q\,
	datad => \inst62|inst|ALT_INV_inst5~q\,
	datae => \inst78|inst|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w2_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X6_Y8_N54
\inst82|auto_generated|l5_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w2_n0_mux_dataout~0_combout\ = ( \inst72|inst|inst5~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst64|inst|inst5~q\) ) ) ) # ( !\inst72|inst|inst5~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst64|inst|inst5~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst72|inst|inst5~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst|inst5~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst|inst5~q\))) ) ) ) # ( 
-- !\inst72|inst|inst5~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst|inst5~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst|inst5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst64|inst|ALT_INV_inst5~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst48|inst|ALT_INV_inst5~q\,
	datad => \inst56|inst|ALT_INV_inst5~q\,
	datae => \inst72|inst|ALT_INV_inst5~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w2_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X12_Y7_N36
\inst82|auto_generated|l5_w2_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w2_n0_mux_dataout~4_combout\ = ( \Read_Reg_Num_2[1]~input_o\ & ( \inst82|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w2_n0_mux_dataout~2_combout\)) # 
-- (\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w2_n0_mux_dataout~3_combout\))) ) ) ) # ( !\Read_Reg_Num_2[1]~input_o\ & ( \inst82|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\) # 
-- (\inst82|auto_generated|l5_w2_n0_mux_dataout~1_combout\) ) ) ) # ( \Read_Reg_Num_2[1]~input_o\ & ( !\inst82|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w2_n0_mux_dataout~2_combout\)) # 
-- (\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w2_n0_mux_dataout~3_combout\))) ) ) ) # ( !\Read_Reg_Num_2[1]~input_o\ & ( !\inst82|auto_generated|l5_w2_n0_mux_dataout~0_combout\ & ( (\Read_Reg_Num_2[0]~input_o\ & 
-- \inst82|auto_generated|l5_w2_n0_mux_dataout~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~2_combout\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~1_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~3_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~0_combout\,
	combout => \inst82|auto_generated|l5_w2_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X6_Y6_N18
\inst82|auto_generated|l5_w2_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w2_n0_mux_dataout~8_combout\ = ( \inst20|inst|inst5~q\ & ( \inst18|inst|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\) # (\inst|inst|inst5~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((!\Read_Reg_Num_2[0]~input_o\)) # (\inst22|inst|inst5~q\))) ) ) ) # ( !\inst20|inst|inst5~q\ & ( \inst18|inst|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\) # (\inst|inst|inst5~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst22|inst|inst5~q\ & ((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst20|inst|inst5~q\ & ( !\inst18|inst|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst|inst|inst5~q\ & !\Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((!\Read_Reg_Num_2[0]~input_o\)) # (\inst22|inst|inst5~q\))) ) ) ) # ( !\inst20|inst|inst5~q\ & ( !\inst18|inst|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst|inst|inst5~q\ & !\Read_Reg_Num_2[0]~input_o\)))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst22|inst|inst5~q\ & ((\Read_Reg_Num_2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst22|inst|ALT_INV_inst5~q\,
	datac => \inst|inst|ALT_INV_inst5~q\,
	datad => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datae => \inst20|inst|ALT_INV_inst5~q\,
	dataf => \inst18|inst|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w2_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X11_Y4_N54
\inst82|auto_generated|l5_w2_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w2_n0_mux_dataout~6_combout\ = ( \inst46|inst|inst5~q\ & ( \inst44|inst|inst5~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst40|inst|inst5~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst42|inst|inst5~q\))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst46|inst|inst5~q\ & ( \inst44|inst|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst40|inst|inst5~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst42|inst|inst5~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( \inst46|inst|inst5~q\ & ( !\inst44|inst|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst40|inst|inst5~q\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst42|inst|inst5~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\)))) ) ) ) # ( !\inst46|inst|inst5~q\ & ( !\inst44|inst|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst40|inst|inst5~q\))) # 
-- (\Read_Reg_Num_2[0]~input_o\ & (\inst42|inst|inst5~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \inst42|inst|ALT_INV_inst5~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst40|inst|ALT_INV_inst5~q\,
	datae => \inst46|inst|ALT_INV_inst5~q\,
	dataf => \inst44|inst|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w2_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X13_Y1_N24
\inst82|auto_generated|l5_w2_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w2_n0_mux_dataout~7_combout\ = ( \inst30|inst|inst5~q\ & ( \inst28|inst|inst5~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst|inst5~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst|inst5~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst30|inst|inst5~q\ & ( \inst28|inst|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst24|inst|inst5~q\)) # (\Read_Reg_Num_2[1]~input_o\))) # (\Read_Reg_Num_2[0]~input_o\ & (!\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst26|inst|inst5~q\)))) ) ) ) # ( \inst30|inst|inst5~q\ & ( !\inst28|inst|inst5~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (!\Read_Reg_Num_2[1]~input_o\ & (\inst24|inst|inst5~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (((\inst26|inst|inst5~q\)) # 
-- (\Read_Reg_Num_2[1]~input_o\))) ) ) ) # ( !\inst30|inst|inst5~q\ & ( !\inst28|inst|inst5~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst24|inst|inst5~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst26|inst|inst5~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst24|inst|ALT_INV_inst5~q\,
	datad => \inst26|inst|ALT_INV_inst5~q\,
	datae => \inst30|inst|ALT_INV_inst5~q\,
	dataf => \inst28|inst|ALT_INV_inst5~q\,
	combout => \inst82|auto_generated|l5_w2_n0_mux_dataout~7_combout\);

-- Location: LABCELL_X19_Y8_N42
\inst82|auto_generated|l5_w2_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w2_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_2[2]~input_o\ & ( \Read_Reg_Num_2[3]~input_o\ & ( \inst82|auto_generated|l5_w2_n0_mux_dataout~6_combout\ ) ) ) # ( !\Read_Reg_Num_2[2]~input_o\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- \inst82|auto_generated|l5_w2_n0_mux_dataout~6_combout\ ) ) ) # ( \Read_Reg_Num_2[2]~input_o\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( \inst82|auto_generated|l5_w2_n0_mux_dataout~7_combout\ ) ) ) # ( !\Read_Reg_Num_2[2]~input_o\ & ( 
-- !\Read_Reg_Num_2[3]~input_o\ & ( \inst82|auto_generated|l5_w2_n0_mux_dataout~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~8_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~6_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~7_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w2_n0_mux_dataout~9_combout\);

-- Location: LABCELL_X19_Y8_N36
\inst82|auto_generated|l5_w2_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w2_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w2_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & ((!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\) # 
-- ((\inst82|auto_generated|l5_w2_n0_mux_dataout~5_combout\)))) # (\Read_Reg_Num_2[4]~input_o\ & (((\inst82|auto_generated|l5_w2_n0_mux_dataout~4_combout\)))) ) ) # ( !\inst82|auto_generated|l5_w2_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & 
-- (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & (\inst82|auto_generated|l5_w2_n0_mux_dataout~5_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (((\inst82|auto_generated|l5_w2_n0_mux_dataout~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datab => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~5_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~4_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w2_n0_mux_dataout~9_combout\,
	combout => \inst82|auto_generated|l5_w2_n0_mux_dataout~10_combout\);

-- Location: MLABCELL_X15_Y3_N0
\inst82|auto_generated|l5_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w1_n0_mux_dataout~2_combout\ = ( \inst76|inst|inst6~q\ & ( \inst52|inst|inst6~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst68|inst|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst60|inst|inst6~q\)))) ) ) ) # ( !\inst76|inst|inst6~q\ & ( \inst52|inst|inst6~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((!\Read_Reg_Num_2[3]~input_o\)) # (\inst68|inst|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst60|inst|inst6~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst76|inst|inst6~q\ & ( !\inst52|inst|inst6~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst68|inst|inst6~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\Read_Reg_Num_2[3]~input_o\) # (\inst60|inst|inst6~q\)))) ) ) ) # ( !\inst76|inst|inst6~q\ & ( !\inst52|inst|inst6~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst68|inst|inst6~q\ & ((\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & 
-- (((\inst60|inst|inst6~q\ & !\Read_Reg_Num_2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst68|inst|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datac => \inst60|inst|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst76|inst|ALT_INV_inst6~q\,
	dataf => \inst52|inst|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w1_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X10_Y10_N6
\inst82|auto_generated|l5_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w1_n0_mux_dataout~0_combout\ = ( \inst72|inst|inst6~q\ & ( \inst64|inst|inst6~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst|inst6~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst|inst6~q\)))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst72|inst|inst6~q\ & ( \inst64|inst|inst6~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst|inst6~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst|inst6~q\))))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (((!\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( \inst72|inst|inst6~q\ & ( !\inst64|inst|inst6~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst|inst6~q\)) # (\Read_Reg_Num_2[2]~input_o\ & 
-- ((\inst56|inst|inst6~q\))))) # (\Read_Reg_Num_2[3]~input_o\ & (((\Read_Reg_Num_2[2]~input_o\)))) ) ) ) # ( !\inst72|inst|inst6~q\ & ( !\inst64|inst|inst6~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst|inst6~q\)) # 
-- (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst|inst6~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst48|inst|ALT_INV_inst6~q\,
	datab => \inst56|inst|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst72|inst|ALT_INV_inst6~q\,
	dataf => \inst64|inst|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w1_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X12_Y11_N6
\inst82|auto_generated|l5_w1_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w1_n0_mux_dataout~3_combout\ = ( \Read_Reg_Num_2[2]~input_o\ & ( \inst70|inst|inst6~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst62|inst|inst6~q\))) # (\Read_Reg_Num_2[3]~input_o\ & (\inst78|inst|inst6~q\)) ) ) ) # ( 
-- !\Read_Reg_Num_2[2]~input_o\ & ( \inst70|inst|inst6~q\ & ( (\Read_Reg_Num_2[3]~input_o\) # (\inst54|inst|inst6~q\) ) ) ) # ( \Read_Reg_Num_2[2]~input_o\ & ( !\inst70|inst|inst6~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst62|inst|inst6~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\ & (\inst78|inst|inst6~q\)) ) ) ) # ( !\Read_Reg_Num_2[2]~input_o\ & ( !\inst70|inst|inst6~q\ & ( (\inst54|inst|inst6~q\ & !\Read_Reg_Num_2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst78|inst|ALT_INV_inst6~q\,
	datab => \inst54|inst|ALT_INV_inst6~q\,
	datac => \inst62|inst|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	dataf => \inst70|inst|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w1_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X6_Y3_N42
\inst82|auto_generated|l5_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w1_n0_mux_dataout~1_combout\ = ( \inst74|inst|inst6~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst66|inst|inst6~q\) ) ) ) # ( !\inst74|inst|inst6~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst66|inst|inst6~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst74|inst|inst6~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst|inst6~q\)) ) ) ) # ( 
-- !\inst74|inst|inst6~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & ((\inst50|inst|inst6~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst58|inst|inst6~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst58|inst|ALT_INV_inst6~q\,
	datab => \inst50|inst|ALT_INV_inst6~q\,
	datac => \inst66|inst|ALT_INV_inst6~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst74|inst|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w1_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X6_Y3_N3
\inst82|auto_generated|l5_w1_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w1_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w1_n0_mux_dataout~3_combout\ & ( \inst82|auto_generated|l5_w1_n0_mux_dataout~1_combout\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst82|auto_generated|l5_w1_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w1_n0_mux_dataout~2_combout\))) # (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst82|auto_generated|l5_w1_n0_mux_dataout~3_combout\ & ( 
-- \inst82|auto_generated|l5_w1_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w1_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (\inst82|auto_generated|l5_w1_n0_mux_dataout~2_combout\)))) # (\Read_Reg_Num_2[0]~input_o\ & (!\Read_Reg_Num_2[1]~input_o\)) ) ) ) # ( \inst82|auto_generated|l5_w1_n0_mux_dataout~3_combout\ & ( !\inst82|auto_generated|l5_w1_n0_mux_dataout~1_combout\ & ( 
-- (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst82|auto_generated|l5_w1_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w1_n0_mux_dataout~2_combout\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (\Read_Reg_Num_2[1]~input_o\)) ) ) ) # ( !\inst82|auto_generated|l5_w1_n0_mux_dataout~3_combout\ & ( !\inst82|auto_generated|l5_w1_n0_mux_dataout~1_combout\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst82|auto_generated|l5_w1_n0_mux_dataout~0_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst82|auto_generated|l5_w1_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~2_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~0_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~3_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~1_combout\,
	combout => \inst82|auto_generated|l5_w1_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X12_Y5_N42
\inst82|auto_generated|l5_w1_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w1_n0_mux_dataout~8_combout\ = ( \inst20|inst|inst6~q\ & ( \inst|inst|inst6~q\ & ( (!\Read_Reg_Num_2[0]~input_o\) # ((!\Read_Reg_Num_2[1]~input_o\ & (\inst18|inst|inst6~q\)) # (\Read_Reg_Num_2[1]~input_o\ & 
-- ((\inst22|inst|inst6~q\)))) ) ) ) # ( !\inst20|inst|inst6~q\ & ( \inst|inst|inst6~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\)) # (\inst18|inst|inst6~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (((\Read_Reg_Num_2[0]~input_o\ & 
-- \inst22|inst|inst6~q\)))) ) ) ) # ( \inst20|inst|inst6~q\ & ( !\inst|inst|inst6~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\inst18|inst|inst6~q\ & (\Read_Reg_Num_2[0]~input_o\))) # (\Read_Reg_Num_2[1]~input_o\ & (((!\Read_Reg_Num_2[0]~input_o\) # 
-- (\inst22|inst|inst6~q\)))) ) ) ) # ( !\inst20|inst|inst6~q\ & ( !\inst|inst|inst6~q\ & ( (\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & (\inst18|inst|inst6~q\)) # (\Read_Reg_Num_2[1]~input_o\ & ((\inst22|inst|inst6~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|inst|ALT_INV_inst6~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst22|inst|ALT_INV_inst6~q\,
	datae => \inst20|inst|ALT_INV_inst6~q\,
	dataf => \inst|inst|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w1_n0_mux_dataout~8_combout\);

-- Location: LABCELL_X7_Y2_N42
\inst82|auto_generated|l5_w1_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w1_n0_mux_dataout~6_combout\ = ( \inst46|inst|inst6~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( (\Read_Reg_Num_2[0]~input_o\) # (\inst44|inst|inst6~q\) ) ) ) # ( !\inst46|inst|inst6~q\ & ( \Read_Reg_Num_2[1]~input_o\ & ( 
-- (\inst44|inst|inst6~q\ & !\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( \inst46|inst|inst6~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst|inst6~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst|inst6~q\))) ) ) ) # ( 
-- !\inst46|inst|inst6~q\ & ( !\Read_Reg_Num_2[1]~input_o\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst|inst6~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst|inst6~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst40|inst|ALT_INV_inst6~q\,
	datab => \inst44|inst|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \inst42|inst|ALT_INV_inst6~q\,
	datae => \inst46|inst|ALT_INV_inst6~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	combout => \inst82|auto_generated|l5_w1_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X12_Y3_N54
\inst82|auto_generated|l5_w1_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w1_n0_mux_dataout~7_combout\ = ( \inst30|inst|inst6~q\ & ( \inst28|inst|inst6~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst24|inst|inst6~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst26|inst|inst6~q\))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst30|inst|inst6~q\ & ( \inst28|inst|inst6~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\inst24|inst|inst6~q\) # (\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst26|inst|inst6~q\ & 
-- (!\Read_Reg_Num_2[1]~input_o\))) ) ) ) # ( \inst30|inst|inst6~q\ & ( !\inst28|inst|inst6~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\ & \inst24|inst|inst6~q\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)) # 
-- (\inst26|inst|inst6~q\))) ) ) ) # ( !\inst30|inst|inst6~q\ & ( !\inst28|inst|inst6~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & ((\inst24|inst|inst6~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (\inst26|inst|inst6~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst26|inst|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datad => \inst24|inst|ALT_INV_inst6~q\,
	datae => \inst30|inst|ALT_INV_inst6~q\,
	dataf => \inst28|inst|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w1_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X6_Y3_N12
\inst82|auto_generated|l5_w1_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w1_n0_mux_dataout~9_combout\ = ( \Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((\inst82|auto_generated|l5_w1_n0_mux_dataout~7_combout\))) # (\Read_Reg_Num_2[3]~input_o\ & 
-- (\inst82|auto_generated|l5_w1_n0_mux_dataout~6_combout\)) ) ) # ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w1_n0_mux_dataout~8_combout\)) # (\Read_Reg_Num_2[3]~input_o\ & 
-- ((\inst82|auto_generated|l5_w1_n0_mux_dataout~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110011001101010101001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~8_combout\,
	datab => \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~6_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~7_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w1_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X8_Y10_N48
\inst82|auto_generated|l5_w1_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w1_n0_mux_dataout~5_combout\ = ( \inst38|inst|inst6~q\ & ( \inst32|inst|inst6~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)) # (\inst36|inst|inst6~q\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\) # (\inst34|inst|inst6~q\)))) ) ) ) # ( !\inst38|inst|inst6~q\ & ( \inst32|inst|inst6~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((!\Read_Reg_Num_2[1]~input_o\)) # (\inst36|inst|inst6~q\))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\inst34|inst|inst6~q\ & !\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst38|inst|inst6~q\ & ( !\inst32|inst|inst6~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst36|inst|inst6~q\ & ((\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\Read_Reg_Num_2[1]~input_o\) # (\inst34|inst|inst6~q\)))) ) ) ) # ( !\inst38|inst|inst6~q\ & ( !\inst32|inst|inst6~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst36|inst|inst6~q\ & ((\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & 
-- (((\inst34|inst|inst6~q\ & !\Read_Reg_Num_2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst36|inst|ALT_INV_inst6~q\,
	datab => \inst34|inst|ALT_INV_inst6~q\,
	datac => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst38|inst|ALT_INV_inst6~q\,
	dataf => \inst32|inst|ALT_INV_inst6~q\,
	combout => \inst82|auto_generated|l5_w1_n0_mux_dataout~5_combout\);

-- Location: MLABCELL_X6_Y3_N54
\inst82|auto_generated|l5_w1_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w1_n0_mux_dataout~10_combout\ = ( \Read_Reg_Num_2[4]~input_o\ & ( \inst82|auto_generated|l5_w1_n0_mux_dataout~5_combout\ & ( \inst82|auto_generated|l5_w1_n0_mux_dataout~4_combout\ ) ) ) # ( !\Read_Reg_Num_2[4]~input_o\ & ( 
-- \inst82|auto_generated|l5_w1_n0_mux_dataout~5_combout\ & ( (\inst82|auto_generated|l5_w1_n0_mux_dataout~9_combout\) # (\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\) ) ) ) # ( \Read_Reg_Num_2[4]~input_o\ & ( 
-- !\inst82|auto_generated|l5_w1_n0_mux_dataout~5_combout\ & ( \inst82|auto_generated|l5_w1_n0_mux_dataout~4_combout\ ) ) ) # ( !\Read_Reg_Num_2[4]~input_o\ & ( !\inst82|auto_generated|l5_w1_n0_mux_dataout~5_combout\ & ( 
-- (!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\ & \inst82|auto_generated|l5_w1_n0_mux_dataout~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000011110000111101010101111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~4_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~9_combout\,
	datae => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w1_n0_mux_dataout~5_combout\,
	combout => \inst82|auto_generated|l5_w1_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X9_Y7_N48
\inst82|auto_generated|l5_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w0_n0_mux_dataout~1_combout\ = ( \inst74|inst|inst7~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\Read_Reg_Num_2[2]~input_o\) # (\inst66|inst|inst7~q\) ) ) ) # ( !\inst74|inst|inst7~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (\inst66|inst|inst7~q\ & !\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( \inst74|inst|inst7~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst50|inst|inst7~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst58|inst|inst7~q\))) ) ) ) # ( 
-- !\inst74|inst|inst7~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst50|inst|inst7~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst58|inst|inst7~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst50|inst|ALT_INV_inst7~q\,
	datab => \inst66|inst|ALT_INV_inst7~q\,
	datac => \inst58|inst|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst74|inst|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w0_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X19_Y4_N12
\inst82|auto_generated|l5_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w0_n0_mux_dataout~2_combout\ = ( \inst76|inst|inst7~q\ & ( \inst68|inst|inst7~q\ & ( ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst|inst7~q\))) # 
-- (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst76|inst|inst7~q\ & ( \inst68|inst|inst7~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\) # (\inst52|inst|inst7~q\)))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst|inst7~q\ & 
-- ((!\Read_Reg_Num_2[3]~input_o\)))) ) ) ) # ( \inst76|inst|inst7~q\ & ( !\inst68|inst|inst7~q\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (((\inst52|inst|inst7~q\ & !\Read_Reg_Num_2[3]~input_o\)))) # (\Read_Reg_Num_2[2]~input_o\ & (((\Read_Reg_Num_2[3]~input_o\)) 
-- # (\inst60|inst|inst7~q\))) ) ) ) # ( !\inst76|inst|inst7~q\ & ( !\inst68|inst|inst7~q\ & ( (!\Read_Reg_Num_2[3]~input_o\ & ((!\Read_Reg_Num_2[2]~input_o\ & ((\inst52|inst|inst7~q\))) # (\Read_Reg_Num_2[2]~input_o\ & (\inst60|inst|inst7~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst60|inst|ALT_INV_inst7~q\,
	datac => \inst52|inst|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datae => \inst76|inst|ALT_INV_inst7~q\,
	dataf => \inst68|inst|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w0_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X8_Y8_N9
\inst82|auto_generated|l5_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w0_n0_mux_dataout~0_combout\ = ( \inst72|inst|inst7~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( (\inst64|inst|inst7~q\) # (\Read_Reg_Num_2[2]~input_o\) ) ) ) # ( !\inst72|inst|inst7~q\ & ( \Read_Reg_Num_2[3]~input_o\ & ( 
-- (!\Read_Reg_Num_2[2]~input_o\ & \inst64|inst|inst7~q\) ) ) ) # ( \inst72|inst|inst7~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst|inst7~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst|inst7~q\))) ) ) ) # ( 
-- !\inst72|inst|inst7~q\ & ( !\Read_Reg_Num_2[3]~input_o\ & ( (!\Read_Reg_Num_2[2]~input_o\ & (\inst48|inst|inst7~q\)) # (\Read_Reg_Num_2[2]~input_o\ & ((\inst56|inst|inst7~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datab => \inst48|inst|ALT_INV_inst7~q\,
	datac => \inst64|inst|ALT_INV_inst7~q\,
	datad => \inst56|inst|ALT_INV_inst7~q\,
	datae => \inst72|inst|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	combout => \inst82|auto_generated|l5_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X10_Y6_N45
\inst82|auto_generated|l5_w0_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w0_n0_mux_dataout~3_combout\ = ( \inst78|inst|inst7~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( (\Read_Reg_Num_2[3]~input_o\) # (\inst62|inst|inst7~q\) ) ) ) # ( !\inst78|inst|inst7~q\ & ( \Read_Reg_Num_2[2]~input_o\ & ( 
-- (\inst62|inst|inst7~q\ & !\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( \inst78|inst|inst7~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst|inst7~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst70|inst|inst7~q\))) ) ) ) # ( 
-- !\inst78|inst|inst7~q\ & ( !\Read_Reg_Num_2[2]~input_o\ & ( (!\Read_Reg_Num_2[3]~input_o\ & (\inst54|inst|inst7~q\)) # (\Read_Reg_Num_2[3]~input_o\ & ((\inst70|inst|inst7~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst62|inst|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst54|inst|ALT_INV_inst7~q\,
	datad => \inst70|inst|ALT_INV_inst7~q\,
	datae => \inst78|inst|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	combout => \inst82|auto_generated|l5_w0_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X7_Y8_N0
\inst82|auto_generated|l5_w0_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w0_n0_mux_dataout~4_combout\ = ( \inst82|auto_generated|l5_w0_n0_mux_dataout~0_combout\ & ( \inst82|auto_generated|l5_w0_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\) # 
-- ((\inst82|auto_generated|l5_w0_n0_mux_dataout~1_combout\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((\inst82|auto_generated|l5_w0_n0_mux_dataout~2_combout\)) # (\Read_Reg_Num_2[0]~input_o\))) ) ) ) # ( !\inst82|auto_generated|l5_w0_n0_mux_dataout~0_combout\ & 
-- ( \inst82|auto_generated|l5_w0_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w0_n0_mux_dataout~1_combout\))) # (\Read_Reg_Num_2[1]~input_o\ & 
-- (((\inst82|auto_generated|l5_w0_n0_mux_dataout~2_combout\)) # (\Read_Reg_Num_2[0]~input_o\))) ) ) ) # ( \inst82|auto_generated|l5_w0_n0_mux_dataout~0_combout\ & ( !\inst82|auto_generated|l5_w0_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & 
-- ((!\Read_Reg_Num_2[0]~input_o\) # ((\inst82|auto_generated|l5_w0_n0_mux_dataout~1_combout\)))) # (\Read_Reg_Num_2[1]~input_o\ & (!\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w0_n0_mux_dataout~2_combout\)))) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w0_n0_mux_dataout~0_combout\ & ( !\inst82|auto_generated|l5_w0_n0_mux_dataout~3_combout\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (\Read_Reg_Num_2[0]~input_o\ & (\inst82|auto_generated|l5_w0_n0_mux_dataout~1_combout\))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (!\Read_Reg_Num_2[0]~input_o\ & ((\inst82|auto_generated|l5_w0_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~1_combout\,
	datad => \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~2_combout\,
	datae => \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~0_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~3_combout\,
	combout => \inst82|auto_generated|l5_w0_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X7_Y8_N18
\inst82|auto_generated|l5_w0_n0_mux_dataout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w0_n0_mux_dataout~5_combout\ = ( \inst38|inst|inst7~q\ & ( \inst34|inst|inst7~q\ & ( ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst|inst7~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst|inst7~q\))) # 
-- (\Read_Reg_Num_2[0]~input_o\) ) ) ) # ( !\inst38|inst|inst7~q\ & ( \inst34|inst|inst7~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (((\inst32|inst|inst7~q\)) # (\Read_Reg_Num_2[0]~input_o\))) # (\Read_Reg_Num_2[1]~input_o\ & (!\Read_Reg_Num_2[0]~input_o\ & 
-- (\inst36|inst|inst7~q\))) ) ) ) # ( \inst38|inst|inst7~q\ & ( !\inst34|inst|inst7~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & (!\Read_Reg_Num_2[0]~input_o\ & ((\inst32|inst|inst7~q\)))) # (\Read_Reg_Num_2[1]~input_o\ & (((\inst36|inst|inst7~q\)) # 
-- (\Read_Reg_Num_2[0]~input_o\))) ) ) ) # ( !\inst38|inst|inst7~q\ & ( !\inst34|inst|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & ((!\Read_Reg_Num_2[1]~input_o\ & ((\inst32|inst|inst7~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst36|inst|inst7~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datab => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datac => \inst36|inst|ALT_INV_inst7~q\,
	datad => \inst32|inst|ALT_INV_inst7~q\,
	datae => \inst38|inst|ALT_INV_inst7~q\,
	dataf => \inst34|inst|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w0_n0_mux_dataout~5_combout\);

-- Location: LABCELL_X16_Y5_N30
\inst82|auto_generated|l5_w0_n0_mux_dataout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w0_n0_mux_dataout~7_combout\ = ( \inst30|inst|inst7~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( (\inst26|inst|inst7~q\) # (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst30|inst|inst7~q\ & ( \Read_Reg_Num_2[0]~input_o\ & ( 
-- (!\Read_Reg_Num_2[1]~input_o\ & \inst26|inst|inst7~q\) ) ) ) # ( \inst30|inst|inst7~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst|inst7~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst|inst7~q\)) ) ) ) # ( 
-- !\inst30|inst|inst7~q\ & ( !\Read_Reg_Num_2[0]~input_o\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst24|inst|inst7~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst28|inst|inst7~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|inst|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst26|inst|ALT_INV_inst7~q\,
	datad => \inst24|inst|ALT_INV_inst7~q\,
	datae => \inst30|inst|ALT_INV_inst7~q\,
	dataf => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	combout => \inst82|auto_generated|l5_w0_n0_mux_dataout~7_combout\);

-- Location: MLABCELL_X15_Y2_N42
\inst82|auto_generated|l5_w0_n0_mux_dataout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w0_n0_mux_dataout~6_combout\ = ( \inst46|inst|inst7~q\ & ( \inst44|inst|inst7~q\ & ( ((!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst|inst7~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst|inst7~q\)))) # 
-- (\Read_Reg_Num_2[1]~input_o\) ) ) ) # ( !\inst46|inst|inst7~q\ & ( \inst44|inst|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\)) # (\inst40|inst|inst7~q\))) # (\Read_Reg_Num_2[0]~input_o\ & (((\inst42|inst|inst7~q\ & 
-- !\Read_Reg_Num_2[1]~input_o\)))) ) ) ) # ( \inst46|inst|inst7~q\ & ( !\inst44|inst|inst7~q\ & ( (!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst|inst7~q\ & ((!\Read_Reg_Num_2[1]~input_o\)))) # (\Read_Reg_Num_2[0]~input_o\ & (((\Read_Reg_Num_2[1]~input_o\) # 
-- (\inst42|inst|inst7~q\)))) ) ) ) # ( !\inst46|inst|inst7~q\ & ( !\inst44|inst|inst7~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((!\Read_Reg_Num_2[0]~input_o\ & (\inst40|inst|inst7~q\)) # (\Read_Reg_Num_2[0]~input_o\ & ((\inst42|inst|inst7~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	datab => \inst40|inst|ALT_INV_inst7~q\,
	datac => \inst42|inst|ALT_INV_inst7~q\,
	datad => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datae => \inst46|inst|ALT_INV_inst7~q\,
	dataf => \inst44|inst|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w0_n0_mux_dataout~6_combout\);

-- Location: LABCELL_X11_Y2_N27
\inst82|auto_generated|l5_w0_n0_mux_dataout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w0_n0_mux_dataout~8_combout\ = ( \Read_Reg_Num_2[0]~input_o\ & ( \inst|inst|inst7~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst|inst7~q\))) # (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst|inst7~q\)) ) ) ) # ( 
-- !\Read_Reg_Num_2[0]~input_o\ & ( \inst|inst|inst7~q\ & ( (!\Read_Reg_Num_2[1]~input_o\) # (\inst20|inst|inst7~q\) ) ) ) # ( \Read_Reg_Num_2[0]~input_o\ & ( !\inst|inst|inst7~q\ & ( (!\Read_Reg_Num_2[1]~input_o\ & ((\inst18|inst|inst7~q\))) # 
-- (\Read_Reg_Num_2[1]~input_o\ & (\inst22|inst|inst7~q\)) ) ) ) # ( !\Read_Reg_Num_2[0]~input_o\ & ( !\inst|inst|inst7~q\ & ( (\inst20|inst|inst7~q\ & \Read_Reg_Num_2[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|inst|ALT_INV_inst7~q\,
	datab => \ALT_INV_Read_Reg_Num_2[1]~input_o\,
	datac => \inst22|inst|ALT_INV_inst7~q\,
	datad => \inst18|inst|ALT_INV_inst7~q\,
	datae => \ALT_INV_Read_Reg_Num_2[0]~input_o\,
	dataf => \inst|inst|ALT_INV_inst7~q\,
	combout => \inst82|auto_generated|l5_w0_n0_mux_dataout~8_combout\);

-- Location: MLABCELL_X8_Y8_N3
\inst82|auto_generated|l5_w0_n0_mux_dataout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w0_n0_mux_dataout~9_combout\ = ( \inst82|auto_generated|l5_w0_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w0_n0_mux_dataout~8_combout\ & ( ((!\Read_Reg_Num_2[2]~input_o\) # 
-- (\inst82|auto_generated|l5_w0_n0_mux_dataout~7_combout\)) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst82|auto_generated|l5_w0_n0_mux_dataout~6_combout\ & ( \inst82|auto_generated|l5_w0_n0_mux_dataout~8_combout\ & ( (!\Read_Reg_Num_2[3]~input_o\ & 
-- ((!\Read_Reg_Num_2[2]~input_o\) # (\inst82|auto_generated|l5_w0_n0_mux_dataout~7_combout\))) ) ) ) # ( \inst82|auto_generated|l5_w0_n0_mux_dataout~6_combout\ & ( !\inst82|auto_generated|l5_w0_n0_mux_dataout~8_combout\ & ( 
-- ((\inst82|auto_generated|l5_w0_n0_mux_dataout~7_combout\ & \Read_Reg_Num_2[2]~input_o\)) # (\Read_Reg_Num_2[3]~input_o\) ) ) ) # ( !\inst82|auto_generated|l5_w0_n0_mux_dataout~6_combout\ & ( !\inst82|auto_generated|l5_w0_n0_mux_dataout~8_combout\ & ( 
-- (!\Read_Reg_Num_2[3]~input_o\ & (\inst82|auto_generated|l5_w0_n0_mux_dataout~7_combout\ & \Read_Reg_Num_2[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010010101010101111110101010000010101111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Read_Reg_Num_2[3]~input_o\,
	datac => \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~7_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[2]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~6_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~8_combout\,
	combout => \inst82|auto_generated|l5_w0_n0_mux_dataout~9_combout\);

-- Location: MLABCELL_X6_Y8_N36
\inst82|auto_generated|l5_w0_n0_mux_dataout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst82|auto_generated|l5_w0_n0_mux_dataout~10_combout\ = ( \inst82|auto_generated|l5_w0_n0_mux_dataout~5_combout\ & ( \inst82|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\) # 
-- (\inst82|auto_generated|l5_w0_n0_mux_dataout~4_combout\) ) ) ) # ( !\inst82|auto_generated|l5_w0_n0_mux_dataout~5_combout\ & ( \inst82|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & 
-- ((!\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w0_n0_mux_dataout~4_combout\)) ) ) ) # ( \inst82|auto_generated|l5_w0_n0_mux_dataout~5_combout\ & ( 
-- !\inst82|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( (!\Read_Reg_Num_2[4]~input_o\ & ((\inst82|auto_generated|l5_w31_n0_mux_dataout~6_combout\))) # (\Read_Reg_Num_2[4]~input_o\ & (\inst82|auto_generated|l5_w0_n0_mux_dataout~4_combout\)) ) ) ) # ( 
-- !\inst82|auto_generated|l5_w0_n0_mux_dataout~5_combout\ & ( !\inst82|auto_generated|l5_w0_n0_mux_dataout~9_combout\ & ( (\inst82|auto_generated|l5_w0_n0_mux_dataout~4_combout\ & \Read_Reg_Num_2[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110101010111110000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~4_combout\,
	datac => \inst82|auto_generated|ALT_INV_l5_w31_n0_mux_dataout~6_combout\,
	datad => \ALT_INV_Read_Reg_Num_2[4]~input_o\,
	datae => \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~5_combout\,
	dataf => \inst82|auto_generated|ALT_INV_l5_w0_n0_mux_dataout~9_combout\,
	combout => \inst82|auto_generated|l5_w0_n0_mux_dataout~10_combout\);

-- Location: LABCELL_X29_Y61_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


