// Seed: 260754319
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_5 = 32'd65
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire _id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  logic [1 : id_5] id_8;
  ;
  parameter id_9 = 1;
  logic id_10;
  module_0 modCall_1 (
      id_1,
      id_10
  );
  assign id_3[1'b0] = -1;
endmodule
