{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 10:37:47 2020 " "Info: Processing started: Fri Jul 17 10:37:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CPU" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "189 189 " "Warning: No exact pin location assignment(s) for 189 pins of 189 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_count " "Info: Pin pc_count not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pc_count } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 792 -736 -720 968 "pc_count" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_count } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[31\] " "Info: Pin ins\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[30\] " "Info: Pin ins\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[29\] " "Info: Pin ins\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[28\] " "Info: Pin ins\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[27\] " "Info: Pin ins\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[26\] " "Info: Pin ins\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[25\] " "Info: Pin ins\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[24\] " "Info: Pin ins\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[23\] " "Info: Pin ins\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[22\] " "Info: Pin ins\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[21\] " "Info: Pin ins\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[20\] " "Info: Pin ins\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[19\] " "Info: Pin ins\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[18\] " "Info: Pin ins\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[17\] " "Info: Pin ins\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[16\] " "Info: Pin ins\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[15\] " "Info: Pin ins\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[14\] " "Info: Pin ins\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[13\] " "Info: Pin ins\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[12\] " "Info: Pin ins\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[11\] " "Info: Pin ins\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[10\] " "Info: Pin ins\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[9\] " "Info: Pin ins\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[8\] " "Info: Pin ins\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[7\] " "Info: Pin ins\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[6\] " "Info: Pin ins\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[5\] " "Info: Pin ins\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[4\] " "Info: Pin ins\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[3\] " "Info: Pin ins\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[2\] " "Info: Pin ins\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[1\] " "Info: Pin ins\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins\[0\] " "Info: Pin ins\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -144 -304 -288 32 "ins\[31..0\]" "" } { 304 32 120 320 "ins\[15..11\]" "" } { 232 32 360 248 "ins\[20..16\]" "" } { 200 32 360 216 "ins\[25..21\]" "" } { 288 32 120 304 "ins\[25..21\]" "" } { 576 32 105 592 "ins\[15..0\]" "" } { 344 32 264 360 "ins\[15..0\]" "" } { 200 2216 2728 216 "ins\[10..6\]" "" } { 296 2216 2360 312 "ins\[15..0\]" "" } { 312 2216 2360 328 "ins\[31..26\]" "" } { 200 -1464 -1376 216 "ins\[3..0\]" "" } { 368 -960 53 384 "ins\[31..26\]" "" } { 184 -296 32 200 "ins\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ins_mem_en " "Info: Pin ins_mem_en not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ins_mem_en } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 792 -720 -704 968 "ins_mem_en" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins_mem_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel_mem_data " "Info: Pin sel_mem_data not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sel_mem_data } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 792 -704 -688 968 "sel_mem_data" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel_mem_data } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_rd_en_a " "Info: Pin reg_rd_en_a not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { reg_rd_en_a } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 792 -672 -656 968 "reg_rd_en_a" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_rd_en_a } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_rd_en_b " "Info: Pin reg_rd_en_b not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { reg_rd_en_b } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 792 -656 -640 968 "reg_rd_en_b" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_rd_en_b } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_wr_en " "Info: Pin reg_wr_en not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { reg_wr_en } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 792 -640 -624 968 "reg_wr_en" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_wr_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_out " "Info: Pin word_out not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { word_out } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 792 -688 -672 968 "word_out" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[31\] " "Info: Pin out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[30\] " "Info: Pin out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[29\] " "Info: Pin out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[28\] " "Info: Pin out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[27\] " "Info: Pin out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[26\] " "Info: Pin out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[25\] " "Info: Pin out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[24\] " "Info: Pin out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[23\] " "Info: Pin out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[22\] " "Info: Pin out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[21\] " "Info: Pin out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[20\] " "Info: Pin out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[19\] " "Info: Pin out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[18\] " "Info: Pin out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[17\] " "Info: Pin out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[16\] " "Info: Pin out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[15\] " "Info: Pin out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[14\] " "Info: Pin out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[13\] " "Info: Pin out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[12\] " "Info: Pin out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[11\] " "Info: Pin out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[10\] " "Info: Pin out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[9\] " "Info: Pin out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[8\] " "Info: Pin out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[7\] " "Info: Pin out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[6\] " "Info: Pin out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[5\] " "Info: Pin out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[4\] " "Info: Pin out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[3\] " "Info: Pin out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[2\] " "Info: Pin out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[1\] " "Info: Pin out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[0\] " "Info: Pin out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 272 2936 2952 448 "out\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[31\] " "Info: Pin out_mem\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[30\] " "Info: Pin out_mem\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[29\] " "Info: Pin out_mem\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[28\] " "Info: Pin out_mem\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[27\] " "Info: Pin out_mem\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[26\] " "Info: Pin out_mem\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[25\] " "Info: Pin out_mem\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[24\] " "Info: Pin out_mem\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[23\] " "Info: Pin out_mem\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[22\] " "Info: Pin out_mem\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[21\] " "Info: Pin out_mem\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[20\] " "Info: Pin out_mem\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[19\] " "Info: Pin out_mem\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[18\] " "Info: Pin out_mem\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[17\] " "Info: Pin out_mem\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[16\] " "Info: Pin out_mem\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[15\] " "Info: Pin out_mem\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[14\] " "Info: Pin out_mem\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[13\] " "Info: Pin out_mem\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[12\] " "Info: Pin out_mem\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[11\] " "Info: Pin out_mem\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[10\] " "Info: Pin out_mem\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[9\] " "Info: Pin out_mem\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[8\] " "Info: Pin out_mem\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[7\] " "Info: Pin out_mem\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[6\] " "Info: Pin out_mem\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[5\] " "Info: Pin out_mem\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[4\] " "Info: Pin out_mem\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[3\] " "Info: Pin out_mem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[2\] " "Info: Pin out_mem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[1\] " "Info: Pin out_mem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_mem\[0\] " "Info: Pin out_mem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_mem[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 616 2592 2608 792 "out_mem\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_mem[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Info: Pin pc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pc[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -136 -904 -888 40 "pc\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Info: Pin pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pc[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -136 -904 -888 40 "pc\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Info: Pin pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pc[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -136 -904 -888 40 "pc\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Info: Pin pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pc[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { -136 -904 -888 40 "pc\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[31\] " "Info: Pin qa\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[30\] " "Info: Pin qa\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[29\] " "Info: Pin qa\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[28\] " "Info: Pin qa\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[27\] " "Info: Pin qa\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[26\] " "Info: Pin qa\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[25\] " "Info: Pin qa\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[24\] " "Info: Pin qa\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[23\] " "Info: Pin qa\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[22\] " "Info: Pin qa\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[21\] " "Info: Pin qa\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[20\] " "Info: Pin qa\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[19\] " "Info: Pin qa\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[18\] " "Info: Pin qa\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[17\] " "Info: Pin qa\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[16\] " "Info: Pin qa\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[15\] " "Info: Pin qa\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[14\] " "Info: Pin qa\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[13\] " "Info: Pin qa\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[12\] " "Info: Pin qa\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[11\] " "Info: Pin qa\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[10\] " "Info: Pin qa\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[9\] " "Info: Pin qa\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[8\] " "Info: Pin qa\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[7\] " "Info: Pin qa\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[6\] " "Info: Pin qa\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[5\] " "Info: Pin qa\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[4\] " "Info: Pin qa\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[3\] " "Info: Pin qa\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[2\] " "Info: Pin qa\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[1\] " "Info: Pin qa\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa\[0\] " "Info: Pin qa\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 648 664 496 "qa\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa8\[7\] " "Info: Pin qa8\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa8[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 592 608 496 "qa8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa8[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa8\[6\] " "Info: Pin qa8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa8[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 592 608 496 "qa8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa8[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa8\[5\] " "Info: Pin qa8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa8[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 592 608 496 "qa8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa8[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa8\[4\] " "Info: Pin qa8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa8[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 592 608 496 "qa8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa8[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa8\[3\] " "Info: Pin qa8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa8[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 592 608 496 "qa8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa8[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa8\[2\] " "Info: Pin qa8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa8[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 592 608 496 "qa8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa8[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa8\[1\] " "Info: Pin qa8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa8[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 592 608 496 "qa8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa8[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa8\[0\] " "Info: Pin qa8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qa8[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 592 608 496 "qa8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa8[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[31\] " "Info: Pin qb\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[30\] " "Info: Pin qb\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[29\] " "Info: Pin qb\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[28\] " "Info: Pin qb\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[27\] " "Info: Pin qb\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[26\] " "Info: Pin qb\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[25\] " "Info: Pin qb\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[24\] " "Info: Pin qb\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[23\] " "Info: Pin qb\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[22\] " "Info: Pin qb\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[21\] " "Info: Pin qb\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[20\] " "Info: Pin qb\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[19\] " "Info: Pin qb\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[18\] " "Info: Pin qb\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[17\] " "Info: Pin qb\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[16\] " "Info: Pin qb\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[15\] " "Info: Pin qb\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[14\] " "Info: Pin qb\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[13\] " "Info: Pin qb\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[12\] " "Info: Pin qb\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[11\] " "Info: Pin qb\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[10\] " "Info: Pin qb\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[9\] " "Info: Pin qb\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[8\] " "Info: Pin qb\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[7\] " "Info: Pin qb\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[6\] " "Info: Pin qb\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[5\] " "Info: Pin qb\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[4\] " "Info: Pin qb\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[3\] " "Info: Pin qb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[2\] " "Info: Pin qb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[1\] " "Info: Pin qb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb\[0\] " "Info: Pin qb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 672 688 496 "qb\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb8\[7\] " "Info: Pin qb8\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb8[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 616 632 496 "qb8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb8[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb8\[6\] " "Info: Pin qb8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb8[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 616 632 496 "qb8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb8[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb8\[5\] " "Info: Pin qb8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb8[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 616 632 496 "qb8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb8[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb8\[4\] " "Info: Pin qb8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb8[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 616 632 496 "qb8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb8[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb8\[3\] " "Info: Pin qb8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb8[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 616 632 496 "qb8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb8[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb8\[2\] " "Info: Pin qb8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb8[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 616 632 496 "qb8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb8[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb8\[1\] " "Info: Pin qb8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb8[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 616 632 496 "qb8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb8[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb8\[0\] " "Info: Pin qb8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { qb8[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 320 616 632 496 "qb8\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb8[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clock } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 472 -1208 -1040 488 "clock" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_reg " "Info: Pin clock_reg not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clock_reg } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 792 336 352 960 "clock_reg" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_reg } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_reg (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock_reg (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clock_reg } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 792 336 352 960 "clock_reg" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clock } } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 472 -1208 -1040 488 "clock" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Start inferring scan chains for DSP blocks" {  } {  } 1 0 "Start inferring scan chains for DSP blocks" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Inferring scan chains for DSP blocks is complete" {  } {  } 1 0 "Inferring scan chains for DSP blocks is complete" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Extra Info: Packed 32 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "187 unused 3.3V 0 187 0 " "Info: Number of I/O pins in group: 187 (unused VREF, 3.3V VCCIO, 0 input, 187 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory CU_mp:inst2\|micro_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|ram_block1a20~porta_address_reg7 register CU_mp:inst2\|pc_micro:inst\|lpm_counter:lpm_counter_component\|cntr_4oj:auto_generated\|safe_q\[0\] -4.629 ns " "Info: Slack time is -4.629 ns between source memory \"CU_mp:inst2\|micro_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|ram_block1a20~porta_address_reg7\" and destination register \"CU_mp:inst2\|pc_micro:inst\|lpm_counter:lpm_counter_component\|cntr_4oj:auto_generated\|safe_q\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.430 ns + Largest memory register " "Info: + Largest memory to register requirement is 0.430 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 472 -1208 -1040 488 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clock~clkctrl 2 COMB Unassigned 332 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 332; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 472 -1208 -1040 488 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns CU_mp:inst2\|pc_micro:inst\|lpm_counter:lpm_counter_component\|cntr_4oj:auto_generated\|safe_q\[0\] 3 REG Unassigned 22 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 22; REG Node = 'CU_mp:inst2\|pc_micro:inst\|lpm_counter:lpm_counter_component\|cntr_4oj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clock~clkctrl CU_mp:inst2|pc_micro:inst|lpm_counter:lpm_counter_component|cntr_4oj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4oj.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/cntr_4oj.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 472 -1208 -1040 488 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.443 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 472 -1208 -1040 488 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clock~clkctrl 2 COMB Unassigned 332 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 332; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 472 -1208 -1040 488 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns CU_mp:inst2\|pc_micro:inst\|lpm_counter:lpm_counter_component\|cntr_4oj:auto_generated\|safe_q\[0\] 3 REG Unassigned 22 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 22; REG Node = 'CU_mp:inst2\|pc_micro:inst\|lpm_counter:lpm_counter_component\|cntr_4oj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clock~clkctrl CU_mp:inst2|pc_micro:inst|lpm_counter:lpm_counter_component|cntr_4oj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4oj.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/cntr_4oj.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 472 -1208 -1040 488 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.283 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to source register is 2.283 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 472 -1208 -1040 488 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clock~clkctrl 2 COMB Unassigned 332 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 332; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 472 -1208 -1040 488 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.458 ns) 2.283 ns CU_mp:inst2\|micro_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|ram_block1a20~porta_address_reg7 3 MEM Unassigned 1 " "Info: 3: + IC(0.697 ns) + CELL(0.458 ns) = 2.283 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'CU_mp:inst2\|micro_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|ram_block1a20~porta_address_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { clock~clkctrl CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|ram_block1a20~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_7881.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/altsyncram_7881.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.245 ns ( 54.53 % ) " "Info: Total cell delay = 1.245 ns ( 54.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 45.47 % ) " "Info: Total interconnect delay = 1.038 ns ( 45.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 472 -1208 -1040 488 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.283 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to source register is 2.283 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 472 -1208 -1040 488 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clock~clkctrl 2 COMB Unassigned 332 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 332; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 472 -1208 -1040 488 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.458 ns) 2.283 ns CU_mp:inst2\|micro_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|ram_block1a20~porta_address_reg7 3 MEM Unassigned 1 " "Info: 3: + IC(0.697 ns) + CELL(0.458 ns) = 2.283 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'CU_mp:inst2\|micro_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|ram_block1a20~porta_address_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { clock~clkctrl CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|ram_block1a20~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_7881.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/altsyncram_7881.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.245 ns ( 54.53 % ) " "Info: Total cell delay = 1.245 ns ( 54.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 45.47 % ) " "Info: Total interconnect delay = 1.038 ns ( 45.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/CPU.bdf" { { 472 -1208 -1040 488 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns   " "Info:   Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_7881.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/altsyncram_7881.tdf" 434 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_4oj.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/cntr_4oj.tdf" 92 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.059 ns - Longest memory register " "Info: - Longest memory to register delay is 5.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU_mp:inst2\|micro_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|ram_block1a20~porta_address_reg7 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'CU_mp:inst2\|micro_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|ram_block1a20~porta_address_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|ram_block1a20~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_7881.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/altsyncram_7881.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns CU_mp:inst2\|micro_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|q_a\[20\] 2 MEM Unassigned 8 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = Unassigned; Fanout = 8; MEM Node = 'CU_mp:inst2\|micro_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|q_a\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|ram_block1a20~porta_address_reg7 CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|q_a[20] } "NODE_NAME" } } { "db/altsyncram_7881.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/altsyncram_7881.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.085 ns) + CELL(0.378 ns) 2.256 ns CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~8 3 COMB Unassigned 1 " "Info: 3: + IC(0.085 ns) + CELL(0.378 ns) = 2.256 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|q_a[20] CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~8 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/mux_9pc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 2.657 ns CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~15 4 COMB Unassigned 1 " "Info: 4: + IC(0.129 ns) + CELL(0.272 ns) = 2.657 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~8 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~15 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/mux_9pc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.053 ns) 3.152 ns CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~16 5 COMB Unassigned 1 " "Info: 5: + IC(0.442 ns) + CELL(0.053 ns) = 3.152 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~15 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~16 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/mux_9pc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 3.553 ns CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~17 6 COMB Unassigned 1 " "Info: 6: + IC(0.348 ns) + CELL(0.053 ns) = 3.553 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~16 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~17 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/mux_9pc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 3.954 ns CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~18 7 COMB Unassigned 1 " "Info: 7: + IC(0.348 ns) + CELL(0.053 ns) = 3.954 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~17 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~18 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/mux_9pc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 4.355 ns CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l4_w0_n0_mux_dataout~2 8 COMB Unassigned 8 " "Info: 8: + IC(0.348 ns) + CELL(0.053 ns) = 4.355 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l4_w0_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~18 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l4_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/mux_9pc.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.503 ns) 5.059 ns CU_mp:inst2\|pc_micro:inst\|lpm_counter:lpm_counter_component\|cntr_4oj:auto_generated\|safe_q\[0\] 9 REG Unassigned 22 " "Info: 9: + IC(0.201 ns) + CELL(0.503 ns) = 5.059 ns; Loc. = Unassigned; Fanout = 22; REG Node = 'CU_mp:inst2\|pc_micro:inst\|lpm_counter:lpm_counter_component\|cntr_4oj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l4_w0_n0_mux_dataout~2 CU_mp:inst2|pc_micro:inst|lpm_counter:lpm_counter_component|cntr_4oj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4oj.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/cntr_4oj.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.158 ns ( 62.42 % ) " "Info: Total cell delay = 3.158 ns ( 62.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 37.58 % ) " "Info: Total interconnect delay = 1.901 ns ( 37.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.059 ns" { CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|ram_block1a20~porta_address_reg7 CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|q_a[20] CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~8 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~15 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~16 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~17 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~18 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l4_w0_n0_mux_dataout~2 CU_mp:inst2|pc_micro:inst|lpm_counter:lpm_counter_component|cntr_4oj:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.059 ns" { CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|ram_block1a20~porta_address_reg7 CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|q_a[20] CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~8 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~15 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~16 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~17 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~18 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l4_w0_n0_mux_dataout~2 CU_mp:inst2|pc_micro:inst|lpm_counter:lpm_counter_component|cntr_4oj:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.059 ns memory register " "Info: Estimated most critical path is memory to register delay of 5.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU_mp:inst2\|micro_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|ram_block1a20~porta_address_reg7 1 MEM M4K_X20_Y19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y19; Fanout = 1; MEM Node = 'CU_mp:inst2\|micro_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|ram_block1a20~porta_address_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|ram_block1a20~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_7881.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/altsyncram_7881.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns CU_mp:inst2\|micro_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|q_a\[20\] 2 MEM M4K_X20_Y19 8 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M4K_X20_Y19; Fanout = 8; MEM Node = 'CU_mp:inst2\|micro_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|q_a\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|ram_block1a20~porta_address_reg7 CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|q_a[20] } "NODE_NAME" } } { "db/altsyncram_7881.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/altsyncram_7881.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.085 ns) + CELL(0.378 ns) 2.256 ns CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~8 3 COMB LAB_X21_Y19 1 " "Info: 3: + IC(0.085 ns) + CELL(0.378 ns) = 2.256 ns; Loc. = LAB_X21_Y19; Fanout = 1; COMB Node = 'CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|q_a[20] CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~8 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/mux_9pc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 2.657 ns CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~15 4 COMB LAB_X21_Y19 1 " "Info: 4: + IC(0.129 ns) + CELL(0.272 ns) = 2.657 ns; Loc. = LAB_X21_Y19; Fanout = 1; COMB Node = 'CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~8 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~15 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/mux_9pc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.053 ns) 3.152 ns CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~16 5 COMB LAB_X22_Y19 1 " "Info: 5: + IC(0.442 ns) + CELL(0.053 ns) = 3.152 ns; Loc. = LAB_X22_Y19; Fanout = 1; COMB Node = 'CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~15 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~16 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/mux_9pc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 3.553 ns CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~17 6 COMB LAB_X22_Y19 1 " "Info: 6: + IC(0.348 ns) + CELL(0.053 ns) = 3.553 ns; Loc. = LAB_X22_Y19; Fanout = 1; COMB Node = 'CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~16 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~17 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/mux_9pc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 3.954 ns CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~18 7 COMB LAB_X22_Y19 1 " "Info: 7: + IC(0.348 ns) + CELL(0.053 ns) = 3.954 ns; Loc. = LAB_X22_Y19; Fanout = 1; COMB Node = 'CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l1_w0_n4_mux_dataout~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~17 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~18 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/mux_9pc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 4.355 ns CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l4_w0_n0_mux_dataout~2 8 COMB LAB_X22_Y19 8 " "Info: 8: + IC(0.348 ns) + CELL(0.053 ns) = 4.355 ns; Loc. = LAB_X22_Y19; Fanout = 8; COMB Node = 'CU_mp:inst2\|mux10to1_1bit:inst7\|lpm_mux:lpm_mux_component\|mux_9pc:auto_generated\|l4_w0_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~18 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l4_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/mux_9pc.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.503 ns) 5.059 ns CU_mp:inst2\|pc_micro:inst\|lpm_counter:lpm_counter_component\|cntr_4oj:auto_generated\|safe_q\[0\] 9 REG LAB_X22_Y19 22 " "Info: 9: + IC(0.201 ns) + CELL(0.503 ns) = 5.059 ns; Loc. = LAB_X22_Y19; Fanout = 22; REG Node = 'CU_mp:inst2\|pc_micro:inst\|lpm_counter:lpm_counter_component\|cntr_4oj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l4_w0_n0_mux_dataout~2 CU_mp:inst2|pc_micro:inst|lpm_counter:lpm_counter_component|cntr_4oj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4oj.tdf" "" { Text "C:/Users/Mohammad/Desktop/mem/CR_CPU/db/cntr_4oj.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.158 ns ( 62.42 % ) " "Info: Total cell delay = 3.158 ns ( 62.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 37.58 % ) " "Info: Total interconnect delay = 1.901 ns ( 37.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.059 ns" { CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|ram_block1a20~porta_address_reg7 CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|q_a[20] CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~8 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~15 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~16 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~17 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l1_w0_n4_mux_dataout~18 CU_mp:inst2|mux10to1_1bit:inst7|lpm_mux:lpm_mux_component|mux_9pc:auto_generated|l4_w0_n0_mux_dataout~2 CU_mp:inst2|pc_micro:inst|lpm_counter:lpm_counter_component|cntr_4oj:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "2 " "Info: Fitter merged 2 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M512_X24_Y16 " "Info: Physical RAM block M512_X24_Y16 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a0 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a1 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a2 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a3 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a4 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a5 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a6 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a7 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a0 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a1 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a2 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a3 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a4 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a5 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a6 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a7 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M512_X24_Y15 " "Info: Physical RAM block M512_X24_Y15 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a0 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a1 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a2 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a3 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a4 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a5 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a6 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a7 " "Info: RAM slice: registers_mem:inst9\|regs3_8bit:inst18\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a0 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a1 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a2 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a3 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a4 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a5 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a6 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a7 " "Info: RAM slice: registers_mem:inst9\|regs4_8bit:inst19\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_2ep1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Fitter merged %1!llu! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "187 " "Warning: Found 187 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_count 0 " "Info: Pin \"pc_count\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[31\] 0 " "Info: Pin \"ins\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[30\] 0 " "Info: Pin \"ins\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[29\] 0 " "Info: Pin \"ins\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[28\] 0 " "Info: Pin \"ins\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[27\] 0 " "Info: Pin \"ins\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[26\] 0 " "Info: Pin \"ins\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[25\] 0 " "Info: Pin \"ins\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[24\] 0 " "Info: Pin \"ins\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[23\] 0 " "Info: Pin \"ins\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[22\] 0 " "Info: Pin \"ins\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[21\] 0 " "Info: Pin \"ins\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[20\] 0 " "Info: Pin \"ins\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[19\] 0 " "Info: Pin \"ins\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[18\] 0 " "Info: Pin \"ins\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[17\] 0 " "Info: Pin \"ins\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[16\] 0 " "Info: Pin \"ins\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[15\] 0 " "Info: Pin \"ins\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[14\] 0 " "Info: Pin \"ins\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[13\] 0 " "Info: Pin \"ins\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[12\] 0 " "Info: Pin \"ins\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[11\] 0 " "Info: Pin \"ins\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[10\] 0 " "Info: Pin \"ins\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[9\] 0 " "Info: Pin \"ins\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[8\] 0 " "Info: Pin \"ins\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[7\] 0 " "Info: Pin \"ins\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[6\] 0 " "Info: Pin \"ins\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[5\] 0 " "Info: Pin \"ins\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[4\] 0 " "Info: Pin \"ins\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[3\] 0 " "Info: Pin \"ins\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[2\] 0 " "Info: Pin \"ins\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[1\] 0 " "Info: Pin \"ins\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins\[0\] 0 " "Info: Pin \"ins\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ins_mem_en 0 " "Info: Pin \"ins_mem_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sel_mem_data 0 " "Info: Pin \"sel_mem_data\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_rd_en_a 0 " "Info: Pin \"reg_rd_en_a\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_rd_en_b 0 " "Info: Pin \"reg_rd_en_b\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_wr_en 0 " "Info: Pin \"reg_wr_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_out 0 " "Info: Pin \"word_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[31\] 0 " "Info: Pin \"out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[30\] 0 " "Info: Pin \"out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[29\] 0 " "Info: Pin \"out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[28\] 0 " "Info: Pin \"out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[27\] 0 " "Info: Pin \"out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[26\] 0 " "Info: Pin \"out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[25\] 0 " "Info: Pin \"out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[24\] 0 " "Info: Pin \"out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[23\] 0 " "Info: Pin \"out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[22\] 0 " "Info: Pin \"out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[21\] 0 " "Info: Pin \"out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[20\] 0 " "Info: Pin \"out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[19\] 0 " "Info: Pin \"out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[18\] 0 " "Info: Pin \"out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[17\] 0 " "Info: Pin \"out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[16\] 0 " "Info: Pin \"out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[15\] 0 " "Info: Pin \"out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[14\] 0 " "Info: Pin \"out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[13\] 0 " "Info: Pin \"out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[12\] 0 " "Info: Pin \"out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[11\] 0 " "Info: Pin \"out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[10\] 0 " "Info: Pin \"out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[9\] 0 " "Info: Pin \"out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[8\] 0 " "Info: Pin \"out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[7\] 0 " "Info: Pin \"out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[6\] 0 " "Info: Pin \"out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[5\] 0 " "Info: Pin \"out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[4\] 0 " "Info: Pin \"out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[3\] 0 " "Info: Pin \"out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[2\] 0 " "Info: Pin \"out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[1\] 0 " "Info: Pin \"out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[0\] 0 " "Info: Pin \"out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[31\] 0 " "Info: Pin \"out_mem\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[30\] 0 " "Info: Pin \"out_mem\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[29\] 0 " "Info: Pin \"out_mem\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[28\] 0 " "Info: Pin \"out_mem\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[27\] 0 " "Info: Pin \"out_mem\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[26\] 0 " "Info: Pin \"out_mem\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[25\] 0 " "Info: Pin \"out_mem\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[24\] 0 " "Info: Pin \"out_mem\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[23\] 0 " "Info: Pin \"out_mem\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[22\] 0 " "Info: Pin \"out_mem\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[21\] 0 " "Info: Pin \"out_mem\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[20\] 0 " "Info: Pin \"out_mem\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[19\] 0 " "Info: Pin \"out_mem\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[18\] 0 " "Info: Pin \"out_mem\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[17\] 0 " "Info: Pin \"out_mem\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[16\] 0 " "Info: Pin \"out_mem\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[15\] 0 " "Info: Pin \"out_mem\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[14\] 0 " "Info: Pin \"out_mem\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[13\] 0 " "Info: Pin \"out_mem\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[12\] 0 " "Info: Pin \"out_mem\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[11\] 0 " "Info: Pin \"out_mem\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[10\] 0 " "Info: Pin \"out_mem\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[9\] 0 " "Info: Pin \"out_mem\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[8\] 0 " "Info: Pin \"out_mem\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[7\] 0 " "Info: Pin \"out_mem\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[6\] 0 " "Info: Pin \"out_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[5\] 0 " "Info: Pin \"out_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[4\] 0 " "Info: Pin \"out_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[3\] 0 " "Info: Pin \"out_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[2\] 0 " "Info: Pin \"out_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[1\] 0 " "Info: Pin \"out_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_mem\[0\] 0 " "Info: Pin \"out_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Info: Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Info: Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Info: Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Info: Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[31\] 0 " "Info: Pin \"qa\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[30\] 0 " "Info: Pin \"qa\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[29\] 0 " "Info: Pin \"qa\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[28\] 0 " "Info: Pin \"qa\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[27\] 0 " "Info: Pin \"qa\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[26\] 0 " "Info: Pin \"qa\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[25\] 0 " "Info: Pin \"qa\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[24\] 0 " "Info: Pin \"qa\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[23\] 0 " "Info: Pin \"qa\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[22\] 0 " "Info: Pin \"qa\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[21\] 0 " "Info: Pin \"qa\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[20\] 0 " "Info: Pin \"qa\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[19\] 0 " "Info: Pin \"qa\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[18\] 0 " "Info: Pin \"qa\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[17\] 0 " "Info: Pin \"qa\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[16\] 0 " "Info: Pin \"qa\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[15\] 0 " "Info: Pin \"qa\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[14\] 0 " "Info: Pin \"qa\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[13\] 0 " "Info: Pin \"qa\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[12\] 0 " "Info: Pin \"qa\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[11\] 0 " "Info: Pin \"qa\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[10\] 0 " "Info: Pin \"qa\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[9\] 0 " "Info: Pin \"qa\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[8\] 0 " "Info: Pin \"qa\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[7\] 0 " "Info: Pin \"qa\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[6\] 0 " "Info: Pin \"qa\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[5\] 0 " "Info: Pin \"qa\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[4\] 0 " "Info: Pin \"qa\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[3\] 0 " "Info: Pin \"qa\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[2\] 0 " "Info: Pin \"qa\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[1\] 0 " "Info: Pin \"qa\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa\[0\] 0 " "Info: Pin \"qa\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa8\[7\] 0 " "Info: Pin \"qa8\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa8\[6\] 0 " "Info: Pin \"qa8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa8\[5\] 0 " "Info: Pin \"qa8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa8\[4\] 0 " "Info: Pin \"qa8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa8\[3\] 0 " "Info: Pin \"qa8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa8\[2\] 0 " "Info: Pin \"qa8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa8\[1\] 0 " "Info: Pin \"qa8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa8\[0\] 0 " "Info: Pin \"qa8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[31\] 0 " "Info: Pin \"qb\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[30\] 0 " "Info: Pin \"qb\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[29\] 0 " "Info: Pin \"qb\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[28\] 0 " "Info: Pin \"qb\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[27\] 0 " "Info: Pin \"qb\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[26\] 0 " "Info: Pin \"qb\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[25\] 0 " "Info: Pin \"qb\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[24\] 0 " "Info: Pin \"qb\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[23\] 0 " "Info: Pin \"qb\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[22\] 0 " "Info: Pin \"qb\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[21\] 0 " "Info: Pin \"qb\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[20\] 0 " "Info: Pin \"qb\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[19\] 0 " "Info: Pin \"qb\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[18\] 0 " "Info: Pin \"qb\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[17\] 0 " "Info: Pin \"qb\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[16\] 0 " "Info: Pin \"qb\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[15\] 0 " "Info: Pin \"qb\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[14\] 0 " "Info: Pin \"qb\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[13\] 0 " "Info: Pin \"qb\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[12\] 0 " "Info: Pin \"qb\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[11\] 0 " "Info: Pin \"qb\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[10\] 0 " "Info: Pin \"qb\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[9\] 0 " "Info: Pin \"qb\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[8\] 0 " "Info: Pin \"qb\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[7\] 0 " "Info: Pin \"qb\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[6\] 0 " "Info: Pin \"qb\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[5\] 0 " "Info: Pin \"qb\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[4\] 0 " "Info: Pin \"qb\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[3\] 0 " "Info: Pin \"qb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[2\] 0 " "Info: Pin \"qb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[1\] 0 " "Info: Pin \"qb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb\[0\] 0 " "Info: Pin \"qb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb8\[7\] 0 " "Info: Pin \"qb8\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb8\[6\] 0 " "Info: Pin \"qb8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb8\[5\] 0 " "Info: Pin \"qb8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb8\[4\] 0 " "Info: Pin \"qb8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb8\[3\] 0 " "Info: Pin \"qb8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb8\[2\] 0 " "Info: Pin \"qb8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb8\[1\] 0 " "Info: Pin \"qb8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb8\[0\] 0 " "Info: Pin \"qb8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 10:37:58 2020 " "Info: Processing ended: Fri Jul 17 10:37:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
