//
// Verilog format test patterns produced by Tessent Shell 2022.4
// Filename       : ./tsdb_outdir/patterns/firebird7_in_gate1.patterns_signoff/ICLNetwork.v.0.vec
// Idstamp        : 2022.4:ec94:6099:0:0000
// Date           : Sun Oct 29 14:29:23 2023
//
// Format of broadside vector:
//   PI_bits PO_bits MASK_bits Increment_bit Timeplate_bits(1) PatType_bits(3)
//   VecType_bits(4)
//   Increment_bit  - indicates when to increment pattern count
//   Timeplate_bits - encodes timeplate number to use
//   PatType_bits   - encodes pattern type
//   VecType_bits   - encodes vector type

// Scan test block

// Pattern 0 Cycle 0 Timestamp 0 ns 
000000000000000000000000000001000110000
 // Start Pattern (0) MSG
// Pattern_set firebird7_in 
000000000000000000000000000101000110000
// + System reset 
// Simulation Cycle 0  Timestamp 0 ns
0001000000001X0Z10101011
0001100000001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_0_1 
// Unloading: 0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
0001100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
0001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0001101010001X0Z10101011
// + Shift Cycles 
000110101100101Z10101011
000000000000000000000000000111110110000
000110101000101Z10101011
000000000000000000000000001000000110000
000110101100101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
000110001100101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
0001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_1 
// Unloading: 1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
// Simulation Cycle 10  Timestamp 1000 ns
0001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0001101010001X0Z10101011
// + Shift Cycles 
000110101100111Z10101011
000000000000000000000000000111110110000
000110101000101Z10101011
000000000000000000000000001000000110000
000110101000111Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
000110001000111Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0001100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
0001100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
0000100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_0_1 
// Unloading: 0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
0001100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
// Simulation Cycle 20  Timestamp 2000 ns
0001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0001101010001X0Z10101011
// + Shift Cycles 
000110101100101Z10101011
000000000000000000000000000111110110000
000110101000101Z10101011
000000000000000000000000001000000110000
000110101100101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
000110001100101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
0001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_1 
// Unloading: 1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
0001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0001101010001X0Z10101011
// + Shift Cycles 
000110101100111Z10101011
000000000000000000000000000111110110000
// Simulation Cycle 30  Timestamp 3000 ns
000110101000101Z10101011
000000000000000000000000001000000110000
000110101000111Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
000110001000111Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0001100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
0001100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001010110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
0010100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 1 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], load value = 0 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_1_1_0_1 
// Unloading: 0_0_0_0_X_0 
// + Associated TAP transition: IDLE -> DRSELECT 
0011100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
0011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
001110101100101Z10101011
000000000000000000000000000111110110000
// Simulation Cycle 40  Timestamp 4000 ns
0011101010001X0Z10101011
001110101100101Z10101011
000000000000000000000000001100010110000
001110101100101Z10101011
000000000000000000000000001000000110000
001110101000101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
001110001000101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
0011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001100110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1 
000000000000000000000000001101000110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 1 
000000000000000000000000001101010110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], expected value = 0 
000000000000000000000000001101100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_1_0_1 
// Unloading: 0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
0011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
001110101100111Z10101011
000000000000000000000000000111110110000
001110101000101Z10101011
000000000000000000000000001101110110000
// Simulation Cycle 50  Timestamp 5000 ns
001110101100111Z10101011
000000000000000000000000001100010110000
001110101000111Z10101011
000000000000000000000000001000000110000
001110101000101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
001110001000101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0011100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001110000110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 0: sib = 1'b0 -> DiagnosisReadyScanMux = ijtag_si 
000000000000000000000000001110010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 0: ctl_group_sib = 1'b0 -> ctl_sib_mux_inst = tdr_bypass_sib_inst 
000000000000000000000000001110100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 0: tdr_bypass_sib_inst = 1'b0 -> tdr_bypass_sib_mux_inst = si 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 5:5    R 5:5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 4:4    R 4:4   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W 3:3    R 3:3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_X_0_X_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
0011100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1 
000000000000000000000000001011100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 0 
000000000000000000000000001111000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 0 
000000000000000000000000001111010110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1 
000000000000000000000000001111100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 1 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], load value = 0 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
0011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
001110101100101Z10101011
000000000000000000000000000111110110000
0011101010001X0Z10101011
// Simulation Cycle 60  Timestamp 6000 ns
001110101100101Z10101011
000000000000000000000000001100010110000
0011101011001X0Z10101011
001110101000101Z10101011
000000000000000000000000001111110110000
001110101000101Z10101011
000000000000000000000000010000000110000
001110101100101Z10101011
000000000000000000000000001000000110000
001110101100101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
001110001100101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
0011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1 
000000000000000000000000001101000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 0 
000000000000000000000000010000010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 0 
000000000000000000000000010000100110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1 
000000000000000000000000010000110110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 1 
000000000000000000000000001101010110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], expected value = 0 
000000000000000000000000001101100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 5:5    R 5:5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 4:4    R 4:4   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W 3:3    R 3:3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_1_1_0_1 
// Unloading: 1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
0011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 70  Timestamp 7000 ns
001110101100111Z10101011
000000000000000000000000000111110110000
001110101000101Z10101011
000000000000000000000000001101110110000
001110101100111Z10101011
000000000000000000000000001100010110000
001110101100111Z10101011
000000000000000000000000010001000110000
001110101000101Z10101011
000000000000000000000000001111110110000
001110101000101Z10101011
000000000000000000000000010000000110000
001110101000111Z10101011
000000000000000000000000001000000110000
001110101000111Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
001110001000111Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0011100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001110000110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 1: sib = 1'b1 -> DiagnosisReadyScanMux = tdr 
000000000000000000000000010001010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 0: ctl_group_sib = 1'b0 -> ctl_sib_mux_inst = tdr_bypass_sib_inst 
000000000000000000000000001110100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 0: tdr_bypass_sib_inst = 1'b0 -> tdr_bypass_sib_mux_inst = si 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 9:9    R 9:9   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 6:6    R 6:6   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 5:5    R 5:5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W 4:4    R 4:4   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr 
//        W 3:3    R 3:3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_X_0_X_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
// Simulation Cycle 80  Timestamp 8000 ns
0011100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1 
000000000000000000000000001011100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 1 
000000000000000000000000010001100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 0 
000000000000000000000000001111010110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr, load value = 0 
000000000000000000000000010001110110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1 
000000000000000000000000001111100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 1 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], load value = 0 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
0011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
001110101100101Z10101011
000000000000000000000000000111110110000
0011101010001X0Z10101011
001110101100101Z10101011
000000000000000000000000001100010110000
0011101011001X0Z10101011
001110101000101Z10101011
000000000000000000000000010010000110000
001110101000101Z10101011
000000000000000000000000001111110110000
001110101100101Z10101011
000000000000000000000000010000000110000
// Simulation Cycle 90  Timestamp 9000 ns
001110101100101Z10101011
000000000000000000000000001000000110000
001110101100101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
001110001100101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
0011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1 
000000000000000000000000001101000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 1 
000000000000000000000000010010010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 0 
000000000000000000000000010000100110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr, expected value = 0 
000000000000000000000000010010100110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1 
000000000000000000000000010000110110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 1 
000000000000000000000000001101010110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], expected value = 0 
000000000000000000000000001101100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 9:9    R 9:9   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 6:6    R 6:6   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 5:5    R 5:5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W 4:4    R 4:4   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr 
//        W 3:3    R 3:3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1_0_0_1_0_1 
// Unloading: 1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
0011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
001110101100111Z10101011
000000000000000000000000000111110110000
001110101000101Z10101011
000000000000000000000000001101110110000
001110101100111Z10101011
000000000000000000000000001100010110000
001110101000111Z10101011
000000000000000000000000010001000110000
// Simulation Cycle 100  Timestamp 10000 ns
001110101000101Z10101011
000000000000000000000000010010000110000
001110101100101Z10101011
000000000000000000000000001111110110000
001110101000111Z10101011
000000000000000000000000010000000110000
001110101000111Z10101011
000000000000000000000000001000000110000
001110101000111Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
001110001000111Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0011100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001110000110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 0: sib = 1'b0 -> DiagnosisReadyScanMux = ijtag_si 
000000000000000000000000001110010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 1: ctl_group_sib = 1'b1 -> ctl_sib_mux_inst = mbist_go_0 
000000000000000000000000010010110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.fromBistMux_0, selection 1: bistEn_int[0], BIST_SETUP_tdr[1], ChainBypassMode = 3'bxxx -> fromBistMux_0 = tdr_bypass_sib_inst 
000000000000000000000000010011000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 0: tdr_bypass_sib_inst = 1'b0 -> tdr_bypass_sib_mux_inst = si 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0 
//        W  5: 5    R  5: 5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0 
//        W  4: 4    R  4: 4   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  3: 3    R  3: 3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_X_X_0_X_0_X_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
0011100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1 
000000000000000000000000001011100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 1 
000000000000000000000000010001100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0, load value = 1 
000000000000000000000000010011010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0, load value = 0 
000000000000000000000000010011100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 0 
000000000000000000000000001111010110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1 
000000000000000000000000001111100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 1 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], load value = 0 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
0011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 110  Timestamp 11000 ns
001110101100101Z10101011
000000000000000000000000000111110110000
0011101010001X0Z10101011
001110101100101Z10101011
000000000000000000000000001100010110000
0011101011001X0Z10101011
001110101000101Z10101011
000000000000000000000000001111110110000
0011101010001X0Z10101011
0011101011001X0Z10101011
001110101100101Z10101011
000000000000000000000000010000000110000
001110101100101Z10101011
000000000000000000000000001000000110000
001110101100101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 120  Timestamp 12000 ns
001110001000101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
0011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1 
000000000000000000000000001101000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 1 
000000000000000000000000010010010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0, expected value = 1 
000000000000000000000000010011110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0, expected value = 0 
000000000000000000000000010100000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 0 
000000000000000000000000010000100110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1 
000000000000000000000000010000110110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 1 
000000000000000000000000001101010110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], expected value = 0 
000000000000000000000000001101100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0 
//        W  5: 5    R  5: 5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0 
//        W  4: 4    R  4: 4   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  3: 3    R  3: 3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_1_0_0_0_0_1_0_1 
// Unloading: 0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
0011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
001110101100111Z10101011
000000000000000000000000000111110110000
001110101000101Z10101011
000000000000000000000000001101110110000
001110101100111Z10101011
000000000000000000000000001100010110000
001110101000111Z10101011
000000000000000000000000010001000110000
001110101000101Z10101011
000000000000000000000000001111110110000
001110101000101Z10101011
000000000000000000000000010100010110000
// Simulation Cycle 130  Timestamp 13000 ns
001110101000111Z10101011
000000000000000000000000010100100110000
001110101100111Z10101011
000000000000000000000000010000000110000
001110101000111Z10101011
000000000000000000000000001000000110000
001110101000111Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
001110001000101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0011100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001110000110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 0: sib = 1'b0 -> DiagnosisReadyScanMux = ijtag_si 
000000000000000000000000001110010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 0: ctl_group_sib = 1'b0 -> ctl_sib_mux_inst = tdr_bypass_sib_inst 
000000000000000000000000001110100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 1: tdr_bypass_sib_inst = 1'b1 -> tdr_bypass_sib_mux_inst = ENABLE_MEM_RESET_tdr 
000000000000000000000000010100110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 27:27    R 27:27   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 26:26    R 26:26   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 25:25    R 25:25   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 24:22    R 24:22   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 21:21    R 21:21   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 20:20    R 20:20   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 19:19    R 19:19   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 18:18    R 18:18   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 17:17    R 17:17   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 16:16    R 16:16   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W 15:15    R 15:15   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr 
//        W 14:14    R 14:14   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr 
//        W 13:13    R 13:13   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W 12:12    R 12:12   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr 
//        W 11:11    R 11:11   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr 
//        W 10:10    R 10:10   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  9: 9    R  9: 9   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  8: 8    R  8: 8   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  5: 5    R  5: 5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  4: 4    R  4: 4   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  3: 3    R  3: 3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_000_1_1_1_1_1_1_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_XXX_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_0_0_X_0_X_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
0011100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0], load value = 000 
000000000000000000000000010101000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr, load value = 1 
000000000000000000000000010101010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr, load value = 1 
000000000000000000000000010101100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr, load value = 1 
000000000000000000000000010101110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr, load value = 1 
000000000000000000000000010110000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr, load value = 1 
000000000000000000000000010110010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr, load value = 1 
000000000000000000000000010110100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr, load value = 1 
000000000000000000000000010110110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr, load value = 1 
000000000000000000000000010111000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr, load value = 0 
000000000000000000000000010111010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr, load value = 0 
000000000000000000000000010111100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr, load value = 0 
000000000000000000000000010111110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr, load value = 0 
000000000000000000000000011000000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr, load value = 1 
000000000000000000000000011000010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr, load value = 1 
000000000000000000000000011000100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr, load value = 1 
000000000000000000000000011000110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr, load value = 1 
000000000000000000000000011001000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 0 
000000000000000000000000001111000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 0 
000000000000000000000000001111010110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1 
000000000000000000000000001111100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 1 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], load value = 0 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
0011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
001110101100101Z10101011
000000000000000000000000000111110110000
// Simulation Cycle 140  Timestamp 14000 ns
0011101010001X0Z10101011
001110101100101Z10101011
000000000000000000000000001100010110000
0011101011001X0Z10101011
001110101000101Z10101011
000000000000000000000000001111110110000
001110101000101Z10101011
000000000000000000000000010000000110000
0011101011001X0Z10101011
0011101011001X0Z10101011
0011101011001X0Z10101011
0011101011001X0Z10101011
0011101010001X0Z10101011
// Simulation Cycle 150  Timestamp 15000 ns
0011101010001X0Z10101011
0011101010001X0Z10101011
0011101010001X0Z10101011
0011101011001X0Z10101011
0011101011001X0Z10101011
0011101011001X0Z10101011
0011101011001X0Z10101011
0011101011001X0Z10101011
0011101011001X0Z10101011
0011101011001X0Z10101011
// Simulation Cycle 160  Timestamp 16000 ns
0011101011001X0Z10101011
0011101010001X0Z10101011
0011101010001X0Z10101011
0011101010001X0Z10101011
001110101000101Z10101011
000000000000000000000000001000000110000
001110101000101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
001110001000101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
0011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001100110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001001100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0], expected value = 000 
000000000000000000000000011001010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr, expected value = 1 
000000000000000000000000011001100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr, expected value = 1 
000000000000000000000000011001110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr, expected value = 1 
000000000000000000000000011010000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr, expected value = 1 
000000000000000000000000011010010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr, expected value = 1 
000000000000000000000000011010100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr, expected value = 1 
000000000000000000000000011010110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr, expected value = 1 
000000000000000000000000011011000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr, expected value = 1 
000000000000000000000000011011010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr, expected value = 0 
000000000000000000000000011011100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr, expected value = 0 
000000000000000000000000011011110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr, expected value = 0 
000000000000000000000000011100000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr, expected value = 0 
000000000000000000000000011100010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr, expected value = 1 
000000000000000000000000011100100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr, expected value = 1 
000000000000000000000000011100110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr, expected value = 1 
000000000000000000000000011101000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr, expected value = 1 
000000000000000000000000011101010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 0 
000000000000000000000000010000010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 0 
000000000000000000000000010000100110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1 
000000000000000000000000010000110110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 1 
000000000000000000000000001101010110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], expected value = 0 
000000000000000000000000001101100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 27:27    R 27:27   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 26:26    R 26:26   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 25:25    R 25:25   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 24:22    R 24:22   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 21:21    R 21:21   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 20:20    R 20:20   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 19:19    R 19:19   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 18:18    R 18:18   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 17:17    R 17:17   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 16:16    R 16:16   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W 15:15    R 15:15   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr 
//        W 14:14    R 14:14   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr 
//        W 13:13    R 13:13   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W 12:12    R 12:12   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr 
//        W 11:11    R 11:11   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr 
//        W 10:10    R 10:10   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  9: 9    R  9: 9   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  8: 8    R  8: 8   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  5: 5    R  5: 5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  4: 4    R  4: 4   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  3: 3    R  3: 3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_1_000_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
// Unloading: 0_0_0_000_1_1_1_1_1_1_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
0011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 170  Timestamp 17000 ns
001110101000111Z10101011
000000000000000000000000000111110110000
001110101000101Z10101011
000000000000000000000000001101110110000
001110101000111Z10101011
000000000000000000000000001100010110000
001110101000111Z10101011
000000000000000000000000010001000110000
001110101000101Z10101011
000000000000000000000000001111110110000
001110101000101Z10101011
000000000000000000000000010000000110000
001110101000111Z10101011
000000000000000000000000011101100110000
001110101000111Z10101011
000000000000000000000000011101110110000
001110101000111Z10101011
000000000000000000000000011110000110000
001110101000111Z10101011
000000000000000000000000011110010110000
// Simulation Cycle 180  Timestamp 18000 ns
001110101000101Z10101011
000000000000000000000000011110100110000
001110101000101Z10101011
000000000000000000000000011110110110000
001110101000101Z10101011
000000000000000000000000011111000110000
001110101000101Z10101011
000000000000000000000000011111010110000
001110101000111Z10101011
000000000000000000000000011111100110000
001110101000111Z10101011
000000000000000000000000011111110110000
001110101000111Z10101011
000000000000000000000000100000000110000
001110101000111Z10101011
000000000000000000000000100000010110000
001110101000111Z10101011
000000000000000000000000100000100110000
001110101000111Z10101011
000000000000000000000000100000110110000
// Simulation Cycle 190  Timestamp 19000 ns
001110101100111Z10101011
000000000000000000000000100001000110000
001110101000111Z10101011
000000000000000000000000100001010110000
001110101000101Z10101011
000000000000000000000000100001100110000
001110101000101Z10101011
000000000000000000000000100001110110000
001110101000101Z10101011
000000000000000000000000100010000110000
001110101100101Z10101011
000000000000000000000000001000000110000
001110101000101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
001110001000101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0011100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100010010110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100010100110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100010110110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100011000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
0011100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100011100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000000100100000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100100010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
// Simulation Cycle 200  Timestamp 20000 ns
0011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
001110101100101Z10101011
000000000000000000000000000111110110000
001110101000101Z10101011
000000000000000000000000001000000110000
001110101100101Z10101011
000000000000000000000000100100100110000
001110101100101Z10101011
000000000000000000000000100100110110000
001110101000101Z10101011
000000000000000000000000100101000110000
001110101000101Z10101011
000000000000000000000000100101010110000
001110101100101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
001110001100101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
// Simulation Cycle 210  Timestamp 21000 ns
0011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100101100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000000100110000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_1_1_0 
// Unloading: 1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
0011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
001110101000111Z10101011
000000000000000000000000000111110110000
001110101100101Z10101011
000000000000000000000000001000000110000
001110101100111Z10101011
000000000000000000000000100100100110000
001110101000111Z10101011
000000000000000000000000100100110110000
001110101000101Z10101011
000000000000000000000000100101000110000
001110101000101Z10101011
000000000000000000000000100101010110000
001110101000111Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 220  Timestamp 22000 ns
001110001000111Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0011100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
0011100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100010010110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100110100110000
//   firebird7_in_gate1_tessent_scanmux_spare_red_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000000100110110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100010110110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100011000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
0010100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100011100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000000100100000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100100010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
0011100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
0011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
001110101100101Z10101011
000000000000000000000000000111110110000
001110101000101Z10101011
000000000000000000000000001000000110000
001110101100101Z10101011
000000000000000000000000100100100110000
// Simulation Cycle 230  Timestamp 23000 ns
001110101100101Z10101011
000000000000000000000000100100110110000
001110101000101Z10101011
000000000000000000000000100101000110000
001110101000101Z10101011
000000000000000000000000100101010110000
001110101100101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
001110001100101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
0011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100101100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000000100110000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_1_1_0 
// Unloading: 1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
0011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
001110101000111Z10101011
000000000000000000000000000111110110000
001110101100101Z10101011
000000000000000000000000001000000110000
// Simulation Cycle 240  Timestamp 24000 ns
001110101100111Z10101011
000000000000000000000000100100100110000
001110101000111Z10101011
000000000000000000000000100100110110000
001110101000101Z10101011
000000000000000000000000100101000110000
001110101000101Z10101011
000000000000000000000000100101010110000
001110101000111Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
001110001000111Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0011100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
0011100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100010010110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100110100110000
//   firebird7_in_gate1_tessent_scanmux_spare_red_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000100111000110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100010110110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100011000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
1010100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100011100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 0 
000000000000000000000000100111010110000
//   firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0], load value = 10011110 
000000000000000000000000100111100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100100010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 10: 3    R 10: 3   firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_0_0_0_10011110_1_0_1 
// Unloading: 0_0_0_0_0_XXXXXXXX_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1011100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
// Simulation Cycle 250  Timestamp 25000 ns
1011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101100101Z10101011
000000000000000000000000000111110110000
101110101000101Z10101011
000000000000000000000000001000000110000
101110101100101Z10101011
000000000000000000000000100100100110000
1011101010001X0Z10101011
1011101011001X0Z10101011
1011101011001X0Z10101011
1011101011001X0Z10101011
1011101011001X0Z10101011
// Simulation Cycle 260  Timestamp 26000 ns
1011101010001X0Z10101011
1011101010001X0Z10101011
1011101011001X0Z10101011
101110101000101Z10101011
000000000000000000000000100100110110000
101110101000101Z10101011
000000000000000000000000100101000110000
101110101000101Z10101011
000000000000000000000000100101010110000
101110101100101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001100101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100101100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 0 
000000000000000000000000100111110110000
//   firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0], expected value = 10011110 
000000000000000000000000101000000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 10: 3    R 10: 3   firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1_00000000_0_1_0 
// Unloading: 1_1_0_0_0_10011110_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
// Simulation Cycle 270  Timestamp 27000 ns
1011101010001X0Z10101011
// + Shift Cycles 
101110101000111Z10101011
000000000000000000000000000111110110000
101110101100101Z10101011
000000000000000000000000001000000110000
101110101000111Z10101011
000000000000000000000000100100100110000
101110101000101Z10101011
000000000000000000000000101000010110000
101110101000111Z10101011
000000000000000000000000101000100110000
101110101000111Z10101011
000000000000000000000000101000110110000
101110101000111Z10101011
000000000000000000000000101001000110000
101110101000111Z10101011
000000000000000000000000101001010110000
101110101000101Z10101011
000000000000000000000000101001100110000
// Simulation Cycle 280  Timestamp 28000 ns
101110101000101Z10101011
000000000000000000000000101001110110000
101110101000111Z10101011
000000000000000000000000101010000110000
101110101100101Z10101011
000000000000000000000000100100110110000
101110101000101Z10101011
000000000000000000000000100101000110000
101110101000101Z10101011
000000000000000000000000100101010110000
101110101000111Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001000111Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1011100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1011100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100010010110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100010100110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000101010010110000
//   firebird7_in_gate1_tessent_scanmux_spare_orange_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000000101010100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100011000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
1010100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100011100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000000100100000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100100010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
// Simulation Cycle 290  Timestamp 29000 ns
1011100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101100101Z10101011
000000000000000000000000000111110110000
101110101000101Z10101011
000000000000000000000000001000000110000
101110101100101Z10101011
000000000000000000000000100100100110000
101110101100101Z10101011
000000000000000000000000100100110110000
101110101000101Z10101011
000000000000000000000000100101000110000
101110101000101Z10101011
000000000000000000000000100101010110000
101110101100101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 300  Timestamp 30000 ns
101110001100101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100101100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000000100110000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1_0_1_0 
// Unloading: 1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101000111Z10101011
000000000000000000000000000111110110000
101110101100101Z10101011
000000000000000000000000001000000110000
101110101000111Z10101011
000000000000000000000000100100100110000
101110101100111Z10101011
000000000000000000000000100100110110000
101110101000101Z10101011
000000000000000000000000100101000110000
101110101000101Z10101011
000000000000000000000000100101010110000
// Simulation Cycle 310  Timestamp 31000 ns
101110101000111Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001000111Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1011100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1011100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100010010110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100010100110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000101010010110000
//   firebird7_in_gate1_tessent_scanmux_spare_orange_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000101010110110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100011000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
1110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100011100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0], load value = 00111100 
000000000000000000000000101011000110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000000100100000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100100010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 11: 4    R 11: 4   firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0] 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_0_0_00111100_1_1_0_1 
// Unloading: 0_0_0_0_XXXXXXXX_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101100101Z10101011
000000000000000000000000000111110110000
111110101000101Z10101011
000000000000000000000000001000000110000
// Simulation Cycle 320  Timestamp 32000 ns
111110101100101Z10101011
000000000000000000000000100100100110000
111110101100101Z10101011
000000000000000000000000100100110110000
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101010001X0Z10101011
1111101010001X0Z10101011
// Simulation Cycle 330  Timestamp 33000 ns
111110101000101Z10101011
000000000000000000000000100101000110000
111110101000101Z10101011
000000000000000000000000100101010110000
111110101100101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001100101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100101100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0], expected value = 00111100 
000000000000000000000000101011010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000000100110000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 11: 4    R 11: 4   firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0] 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_1_00000000_0_0_1_0 
// Unloading: 1_1_0_0_00111100_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101000111Z10101011
000000000000000000000000000111110110000
111110101100101Z10101011
000000000000000000000000001000000110000
111110101000111Z10101011
000000000000000000000000100100100110000
// Simulation Cycle 340  Timestamp 34000 ns
111110101000111Z10101011
000000000000000000000000100100110110000
111110101000101Z10101011
000000000000000000000000101011100110000
111110101000101Z10101011
000000000000000000000000101011110110000
111110101000111Z10101011
000000000000000000000000101100000110000
111110101000111Z10101011
000000000000000000000000101100010110000
111110101000111Z10101011
000000000000000000000000101100100110000
111110101000111Z10101011
000000000000000000000000101100110110000
111110101000101Z10101011
000000000000000000000000101101000110000
111110101000101Z10101011
000000000000000000000000101101010110000
111110101100101Z10101011
000000000000000000000000100101000110000
// Simulation Cycle 350  Timestamp 35000 ns
111110101000101Z10101011
000000000000000000000000100101010110000
111110101000111Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001000111Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1111100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100010010110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100010100110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100010110110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000101101100110000
//   firebird7_in_gate1_tessent_scanmux_spare_insysbist_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000000101101110110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
1100100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100011100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000000100100000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100100010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1101100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1101110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101101010001X0Z10101011
// + Shift Cycles 
110110101100101Z10101011
000000000000000000000000000111110110000
// Simulation Cycle 360  Timestamp 36000 ns
110110101000101Z10101011
000000000000000000000000001000000110000
110110101100101Z10101011
000000000000000000000000100100100110000
110110101100101Z10101011
000000000000000000000000100100110110000
110110101000101Z10101011
000000000000000000000000100101000110000
110110101000101Z10101011
000000000000000000000000100101010110000
110110101100101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110110001100101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1101100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100101100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000000100110000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_1_0_0_1_0 
// Unloading: 1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1101100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1101101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 370  Timestamp 37000 ns
110110101000111Z10101011
000000000000000000000000000111110110000
110110101100101Z10101011
000000000000000000000000001000000110000
110110101000111Z10101011
000000000000000000000000100100100110000
110110101000111Z10101011
000000000000000000000000100100110110000
110110101100101Z10101011
000000000000000000000000100101000110000
110110101000101Z10101011
000000000000000000000000100101010110000
110110101000111Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110110001000111Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1101100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1101100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100010010110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100010100110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100010110110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000101101100110000
//   firebird7_in_gate1_tessent_scanmux_spare_insysbist_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000101110000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
// Simulation Cycle 380  Timestamp 38000 ns
1110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100011100110000
//   firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0], load value = 01111000 
000000000000000000000000101110010110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000000100100000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100100010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 12: 5    R 12: 5   firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0] 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_0_01111000_0_1_1_0_1 
// Unloading: 0_0_0_XXXXXXXX_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101100101Z10101011
000000000000000000000000000111110110000
111110101000101Z10101011
000000000000000000000000001000000110000
111110101100101Z10101011
000000000000000000000000100100100110000
111110101100101Z10101011
000000000000000000000000100100110110000
111110101000101Z10101011
000000000000000000000000100101000110000
1111101010001X0Z10101011
// Simulation Cycle 390  Timestamp 39000 ns
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101010001X0Z10101011
111110101000101Z10101011
000000000000000000000000100101010110000
111110101100101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001100101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
// Simulation Cycle 400  Timestamp 40000 ns
1111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100101100110000
//   firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0], expected value = 01111000 
000000000000000000000000101110100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000000100110000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 12: 5    R 12: 5   firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0] 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_1_00000000_0_0_0_1_0 
// Unloading: 1_1_0_01111000_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101000111Z10101011
000000000000000000000000000111110110000
111110101100101Z10101011
000000000000000000000000001000000110000
111110101000111Z10101011
000000000000000000000000100100100110000
111110101000111Z10101011
000000000000000000000000100100110110000
111110101000101Z10101011
000000000000000000000000100101000110000
111110101000101Z10101011
000000000000000000000000101110110110000
111110101000101Z10101011
000000000000000000000000101111000110000
// Simulation Cycle 410  Timestamp 41000 ns
111110101000101Z10101011
000000000000000000000000101111010110000
111110101000111Z10101011
000000000000000000000000101111100110000
111110101000111Z10101011
000000000000000000000000101111110110000
111110101000111Z10101011
000000000000000000000000110000000110000
111110101000111Z10101011
000000000000000000000000110000010110000
111110101000101Z10101011
000000000000000000000000110000100110000
111110101100101Z10101011
000000000000000000000000100101010110000
111110101000111Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001000111Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100010010110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100010100110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100010110110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100011000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110000110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 13: 6    R 13: 6   firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0] 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_11110000_0_0_1_1_0_1 
// Unloading: 0_0_XXXXXXXX_0_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
// Simulation Cycle 420  Timestamp 42000 ns
1111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0], load value = 11110000 
000000000000000000000000110001000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100011100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000000100100000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100100010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101100101Z10101011
000000000000000000000000000111110110000
111110101000101Z10101011
000000000000000000000000001000000110000
111110101100101Z10101011
000000000000000000000000100100100110000
111110101100101Z10101011
000000000000000000000000100100110110000
111110101000101Z10101011
000000000000000000000000100101000110000
111110101000101Z10101011
000000000000000000000000100101010110000
1111101010001X0Z10101011
// Simulation Cycle 430  Timestamp 43000 ns
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
111110101100101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001100101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0], expected value = 11110000 
000000000000000000000000110001010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100101100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000000100110000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 13: 6    R 13: 6   firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0] 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_1_00000000_0_0_0_0_0_0 
// Unloading: 1_1_11110000_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
// Simulation Cycle 440  Timestamp 44000 ns
1111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101000111Z10101011
000000000000000000000000000111110110000
111110101000101Z10101011
000000000000000000000000001000000110000
111110101000111Z10101011
000000000000000000000000100100100110000
111110101000111Z10101011
000000000000000000000000100100110110000
111110101000101Z10101011
000000000000000000000000100101000110000
111110101000101Z10101011
000000000000000000000000100101010110000
111110101000101Z10101011
000000000000000000000000110001100110000
111110101000101Z10101011
000000000000000000000000110001110110000
// Simulation Cycle 450  Timestamp 45000 ns
111110101000101Z10101011
000000000000000000000000110010000110000
111110101000101Z10101011
000000000000000000000000110010010110000
111110101000111Z10101011
000000000000000000000000110010100110000
111110101000111Z10101011
000000000000000000000000110010110110000
111110101000111Z10101011
000000000000000000000000110011000110000
111110101000111Z10101011
000000000000000000000000110011010110000
111110101100111Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001000111Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1111100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110011100110000
//   firebird7_in_gate1_tessent_scanmux_array_pwrmgmt_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000000110011110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
// Simulation Cycle 460  Timestamp 46000 ns
1100100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_0_1 
// Unloading: 0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1101100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1101110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101101010001X0Z10101011
// + Shift Cycles 
110110101100101Z10101011
000000000000000000000000000111110110000
110110101000101Z10101011
000000000000000000000000001000000110000
110110101100101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110110001100101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1101100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_1_0_0 
// Unloading: 1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1101100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
// Simulation Cycle 470  Timestamp 47000 ns
1101101010001X0Z10101011
// + Shift Cycles 
110110101000111Z10101011
000000000000000000000000000111110110000
110110101000101Z10101011
000000000000000000000000001000000110000
110110101100111Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110110001000111Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1101100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1101100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110011100110000
//   firebird7_in_gate1_tessent_scanmux_array_pwrmgmt_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110100000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
// + Scan path activation 
1110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0], load value = 1001 
000000000000000000000000110100010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 6:3    R 6:3   ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0] 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1001_1_0_1 
// Unloading: 0_XXXX_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
// Simulation Cycle 480  Timestamp 48000 ns
1111101010001X0Z10101011
// + Shift Cycles 
111110101100101Z10101011
000000000000000000000000000111110110000
111110101000101Z10101011
000000000000000000000000001000000110000
111110101100101Z10101011
000000000000000000000000001000010110000
1111101011001X0Z10101011
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101011001X0Z10101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001100101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0], expected value = 1001 
000000000000000000000000110100100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 6:3    R 6:3   ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0] 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_0000_0_0_0 
// Unloading: 1_1001_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
// Simulation Cycle 490  Timestamp 49000 ns
1111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101000111Z10101011
000000000000000000000000000111110110000
111110101000101Z10101011
000000000000000000000000001000000110000
111110101000111Z10101011
000000000000000000000000001000010110000
111110101000111Z10101011
000000000000000000000000110100110110000
111110101000101Z10101011
000000000000000000000000110101000110000
111110101000101Z10101011
000000000000000000000000110101010110000
111110101000111Z10101011
000000000000000000000000110101100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001100111Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
// Simulation Cycle 500  Timestamp 50000 ns
1111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1111100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101110110000
//   firebird7_in_gate1_tessent_scanmux_array_trim_fuse_override_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000000110110000110000
// + Scan path activation 
0110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_0_1 
// Unloading: 0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
0111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
0111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0111101010001X0Z10101011
// + Shift Cycles 
011110101100101Z10101011
000000000000000000000000000111110110000
011110101000101Z10101011
000000000000000000000000001000000110000
011110101100101Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
011110001100101Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
// Simulation Cycle 510  Timestamp 51000 ns
0111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_0_0_0 
// Unloading: 1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
0111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0111101010001X0Z10101011
// + Shift Cycles 
011110101000111Z10101011
000000000000000000000000000111110110000
011110101000101Z10101011
000000000000000000000000001000000110000
011110101000111Z10101011
000000000000000000000000001000010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
011110001100111Z10101011
000000000000000000000000001000100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
0111100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101110110000
//   firebird7_in_gate1_tessent_scanmux_array_trim_fuse_override_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110110010110000
// + Scan path activation 
1110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110100110000
//   ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0], load value = 00111100001111111100 
000000000000000000000000110110100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000000111100110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 23:4    R 23:4   ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0] 
//        W  3:3    R  3:3   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  2:2    R  2:2   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  1:1    R  1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0:0    R  0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 00111100001111111100_1_1_0_1 
// Unloading: XXXXXXXXXXXXXXXXXXXX_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
// Simulation Cycle 520  Timestamp 52000 ns
1111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101100101Z10101011
000000000000000000000000000111110110000
111110101000101Z10101011
000000000000000000000000001000000110000
111110101100101Z10101011
000000000000000000000000001000010110000
111110101100101Z10101011
000000000000000000000000001000100110000
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101011001X0Z10101011
// Simulation Cycle 530  Timestamp 53000 ns
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101010001X0Z10101011
// Simulation Cycle 540  Timestamp 54000 ns
1111101010001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101010001X0Z10101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111100010001X0Z10101011
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001000110110000
//   ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0], expected value = 00111100001111111100 
000000000000000000000000110110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001001000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001001010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001001110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 23:4    R 23:4   ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0] 
//        W  3:3    R  3:3   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  2:2    R  2:2   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  1:1    R  1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0:0    R  0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 00000000000000000000_0_0_0_0 
// Unloading: 00111100001111111100_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 550  Timestamp 55000 ns
111110101000111Z10101011
000000000000000000000000000111110110000
111110101000101Z10101011
000000000000000000000000001000000110000
111110101000111Z10101011
000000000000000000000000001000010110000
111110101000111Z10101011
000000000000000000000000001000100110000
111110101000101Z10101011
000000000000000000000000110111000110000
111110101000101Z10101011
000000000000000000000000110111010110000
111110101000111Z10101011
000000000000000000000000110111100110000
111110101000111Z10101011
000000000000000000000000110111110110000
111110101000111Z10101011
000000000000000000000000111000000110000
111110101000111Z10101011
000000000000000000000000111000010110000
// Simulation Cycle 560  Timestamp 56000 ns
111110101000111Z10101011
000000000000000000000000111000100110000
111110101000111Z10101011
000000000000000000000000111000110110000
111110101000111Z10101011
000000000000000000000000111001000110000
111110101000111Z10101011
000000000000000000000000111001010110000
111110101000101Z10101011
000000000000000000000000111001100110000
111110101000101Z10101011
000000000000000000000000111001110110000
111110101000101Z10101011
000000000000000000000000111010000110000
111110101000101Z10101011
000000000000000000000000111010010110000
111110101000111Z10101011
000000000000000000000000111010100110000
111110101000111Z10101011
000000000000000000000000111010110110000
// Simulation Cycle 570  Timestamp 57000 ns
111110101000111Z10101011
000000000000000000000000111011000110000
111110101000111Z10101011
000000000000000000000000111011010110000
111110101000101Z10101011
000000000000000000000000111011100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001000101Z10101011
000000000000000000000000111011110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1111100010001X0Z10101011
// end of Vec file MSG
000000000000000000000000000000110110000
