INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/HW3/nonpiplined/MAC_unpipelined_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_unpipelined_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/HW3/nonpiplined/bfloat16_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bfloat16_add_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/HW3/nonpiplined/bfloat16_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bfloat16_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/HW3/nonpiplined/tb_MAC_unpipelined_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAC_unpipelined_top
