Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/smithlb/Documents/CSSE232/New folder/ProcessorIntegrationStep1/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to C:/Users/smithlb/Documents/CSSE232/New folder/ProcessorIntegrationStep1/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "clock_always.v" in library work
ERROR:HDLCompilers:28 - "clock_always.v" line 3 'clk' has not been declared
ERROR:HDLCompilers:28 - "clock_always.v" line 7 'clk' has not been declared
ERROR:HDLCompilers:28 - "clock_always.v" line 7 'clk' has not been declared
Module <clock> compiled
Analysis of file <".prj"> failed.
--> 

Total memory usage is 212980 kilobytes

Number of errors   :    3 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

