<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: CIDU Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.4.0</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__NMSIS__Core__CIDU.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CIDU Functions</div>  </div>
</div><!--header-->
<div class="contents">

<p>Functions that manage external interrupts, inter core interrupts and semaphores.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__NMSIS__Core__Distribute__Interrupt"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__Distribute__Interrupt.html">External Interrupt Distribution Functions</a></td></tr>
<tr class="memdesc:group__NMSIS__Core__Distribute__Interrupt"><td class="mdescLeft">&#160;</td><td class="mdescRight">Functions that distribute external interrupts to cores. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__NMSIS__Core__ICI"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICI.html">Inter Core Interrupt Functions</a></td></tr>
<tr class="memdesc:group__NMSIS__Core__ICI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Functions that implement Inter Core Interrupt mechanism. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__NMSIS__Core__Semaphore"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__Semaphore.html">Semaphore Functions</a></td></tr>
<tr class="memdesc:group__NMSIS__Core__Semaphore"><td class="mdescLeft">&#160;</td><td class="mdescRight">Functions that configure and use semaphoresSemaphore is very useful for multi-core cluster without SMP enable. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaadfdda6d2718d54ba56e2c3bd5be199c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#gaadfdda6d2718d54ba56e2c3bd5be199c">CIDU_BASE</a>&#160;&#160;&#160;__CIDU_BASEADDR</td></tr>
<tr class="separator:gaadfdda6d2718d54ba56e2c3bd5be199c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7743b9302d2b80ebe1e28fa0f056d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#gabb7743b9302d2b80ebe1e28fa0f056d4">CIDU_RECEIVE_INTERRUPT_EN</a>(core_id)&#160;&#160;&#160;(0x1U &lt;&lt; core_id)</td></tr>
<tr class="memdesc:gabb7743b9302d2b80ebe1e28fa0f056d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the core can receive corresponding interrupt.  <a href="group__NMSIS__Core__CIDU.html#gabb7743b9302d2b80ebe1e28fa0f056d4">More...</a><br /></td></tr>
<tr class="separator:gabb7743b9302d2b80ebe1e28fa0f056d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6534a19ca91b304625d70ea06169528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#gae6534a19ca91b304625d70ea06169528">CIDU_CORE_INT_STATUS_OFS</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:gae6534a19ca91b304625d70ea06169528"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core n Inter Core Interrupt status register base offset.  <a href="group__NMSIS__Core__CIDU.html#gae6534a19ca91b304625d70ea06169528">More...</a><br /></td></tr>
<tr class="separator:gae6534a19ca91b304625d70ea06169528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e885749db739d12dd3c3444afc3f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#ga21e885749db739d12dd3c3444afc3f4e">CIDU_SEMAPHORE_OFS</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:ga21e885749db739d12dd3c3444afc3f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Semaphore n register base offset.  <a href="group__NMSIS__Core__CIDU.html#ga21e885749db739d12dd3c3444afc3f4e">More...</a><br /></td></tr>
<tr class="separator:ga21e885749db739d12dd3c3444afc3f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031700572d4c31f74e1d826a2a444b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#ga031700572d4c31f74e1d826a2a444b8a">CIDU_ICI_SHADOW_OFS</a>&#160;&#160;&#160;0x3FFC</td></tr>
<tr class="memdesc:ga031700572d4c31f74e1d826a2a444b8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ICI Interrupt source core ID and target core ID register offset.  <a href="group__NMSIS__Core__CIDU.html#ga031700572d4c31f74e1d826a2a444b8a">More...</a><br /></td></tr>
<tr class="separator:ga031700572d4c31f74e1d826a2a444b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17ebcf8898d6348d5c257090629517f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#gad17ebcf8898d6348d5c257090629517f">CIDU_INT_INDICATOR_OFS</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="memdesc:gad17ebcf8898d6348d5c257090629517f"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt n indicator register base offset.  <a href="group__NMSIS__Core__CIDU.html#gad17ebcf8898d6348d5c257090629517f">More...</a><br /></td></tr>
<tr class="separator:gad17ebcf8898d6348d5c257090629517f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6eddcaa5944ab28074718f6e30bec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#ga5b6eddcaa5944ab28074718f6e30bec8">CIDU_INT_MASK_OFS</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="memdesc:ga5b6eddcaa5944ab28074718f6e30bec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt n mask (mask interrupt n to cores or not when interrupt n indicator on)register base offset.  <a href="group__NMSIS__Core__CIDU.html#ga5b6eddcaa5944ab28074718f6e30bec8">More...</a><br /></td></tr>
<tr class="separator:ga5b6eddcaa5944ab28074718f6e30bec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31755a9096b8a9ecc8da8f561fed7ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#ga31755a9096b8a9ecc8da8f561fed7ed3">CIDU_CORE_NUM_OFS</a>&#160;&#160;&#160;0xC084</td></tr>
<tr class="memdesc:ga31755a9096b8a9ecc8da8f561fed7ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static configuration core num register offset.  <a href="group__NMSIS__Core__CIDU.html#ga31755a9096b8a9ecc8da8f561fed7ed3">More...</a><br /></td></tr>
<tr class="separator:ga31755a9096b8a9ecc8da8f561fed7ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ec1e74bd5d8dcb3934b1ea0257f772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#ga02ec1e74bd5d8dcb3934b1ea0257f772">CIDU_INT_NUM_OFS</a>&#160;&#160;&#160;0xC090</td></tr>
<tr class="memdesc:ga02ec1e74bd5d8dcb3934b1ea0257f772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static configuration external interrupt number register offset.  <a href="group__NMSIS__Core__CIDU.html#ga02ec1e74bd5d8dcb3934b1ea0257f772">More...</a><br /></td></tr>
<tr class="separator:ga02ec1e74bd5d8dcb3934b1ea0257f772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d94e37e48cb6ba9bc4b9fd0199ac49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#ga20d94e37e48cb6ba9bc4b9fd0199ac49">CIDU_CORE_INT_STATUS_ADDR</a>(n)&#160;&#160;&#160;(unsigned long)((<a class="el" href="group__NMSIS__Core__CIDU.html#gaadfdda6d2718d54ba56e2c3bd5be199c">CIDU_BASE</a>) + (<a class="el" href="group__NMSIS__Core__CIDU.html#gae6534a19ca91b304625d70ea06169528">CIDU_CORE_INT_STATUS_OFS</a>) + ((n) &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga20d94e37e48cb6ba9bc4b9fd0199ac49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core n Inter Core Interrupt status register address.  <a href="group__NMSIS__Core__CIDU.html#ga20d94e37e48cb6ba9bc4b9fd0199ac49">More...</a><br /></td></tr>
<tr class="separator:ga20d94e37e48cb6ba9bc4b9fd0199ac49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb87793dbe1c9659fa16c8a4e81ced7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#gabdb87793dbe1c9659fa16c8a4e81ced7">CIDU_SEMAPHORE_ADDR</a>(n)&#160;&#160;&#160;(unsigned long)((<a class="el" href="group__NMSIS__Core__CIDU.html#gaadfdda6d2718d54ba56e2c3bd5be199c">CIDU_BASE</a>) + (<a class="el" href="group__NMSIS__Core__CIDU.html#ga21e885749db739d12dd3c3444afc3f4e">CIDU_SEMAPHORE_OFS</a>) + ((n) &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabdb87793dbe1c9659fa16c8a4e81ced7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Semaphore n register address.  <a href="group__NMSIS__Core__CIDU.html#gabdb87793dbe1c9659fa16c8a4e81ced7">More...</a><br /></td></tr>
<tr class="separator:gabdb87793dbe1c9659fa16c8a4e81ced7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac75256facc14f73f90cb50ce9a1f64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#gaac75256facc14f73f90cb50ce9a1f64b">CIDU_ICI_SHADOW_ADDR</a>&#160;&#160;&#160;(unsigned long)((<a class="el" href="group__NMSIS__Core__CIDU.html#gaadfdda6d2718d54ba56e2c3bd5be199c">CIDU_BASE</a>) + (<a class="el" href="group__NMSIS__Core__CIDU.html#ga031700572d4c31f74e1d826a2a444b8a">CIDU_ICI_SHADOW_OFS</a>))</td></tr>
<tr class="memdesc:gaac75256facc14f73f90cb50ce9a1f64b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ICI Interrupt source core ID and target core ID register address.  <a href="group__NMSIS__Core__CIDU.html#gaac75256facc14f73f90cb50ce9a1f64b">More...</a><br /></td></tr>
<tr class="separator:gaac75256facc14f73f90cb50ce9a1f64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8608352ce3d0ee9b1d41b489ecfe12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#ga6f8608352ce3d0ee9b1d41b489ecfe12">CIDU_INT_INDICATOR_ADDR</a>(n)&#160;&#160;&#160;(unsigned long)((<a class="el" href="group__NMSIS__Core__CIDU.html#gaadfdda6d2718d54ba56e2c3bd5be199c">CIDU_BASE</a>) + (<a class="el" href="group__NMSIS__Core__CIDU.html#gad17ebcf8898d6348d5c257090629517f">CIDU_INT_INDICATOR_OFS</a>) + ((n) &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6f8608352ce3d0ee9b1d41b489ecfe12"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt n indicator register address.  <a href="group__NMSIS__Core__CIDU.html#ga6f8608352ce3d0ee9b1d41b489ecfe12">More...</a><br /></td></tr>
<tr class="separator:ga6f8608352ce3d0ee9b1d41b489ecfe12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c4acbd3af23ebbd2bdad33610138b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#gab7c4acbd3af23ebbd2bdad33610138b0">CIDU_INT_MASK_ADDR</a>(n)&#160;&#160;&#160;(unsigned long)((<a class="el" href="group__NMSIS__Core__CIDU.html#gaadfdda6d2718d54ba56e2c3bd5be199c">CIDU_BASE</a>) + (<a class="el" href="group__NMSIS__Core__CIDU.html#ga5b6eddcaa5944ab28074718f6e30bec8">CIDU_INT_MASK_OFS</a>) + ((n) &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab7c4acbd3af23ebbd2bdad33610138b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt n mask (mask interrupt n to cores or not when interrupt n indicator on)register address.  <a href="group__NMSIS__Core__CIDU.html#gab7c4acbd3af23ebbd2bdad33610138b0">More...</a><br /></td></tr>
<tr class="separator:gab7c4acbd3af23ebbd2bdad33610138b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94aab29597dd69e28442a099d0e87325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#ga94aab29597dd69e28442a099d0e87325">CIDU_CORE_NUM_ADDR</a>&#160;&#160;&#160;(unsigned long)((<a class="el" href="group__NMSIS__Core__CIDU.html#gaadfdda6d2718d54ba56e2c3bd5be199c">CIDU_BASE</a>) + (<a class="el" href="group__NMSIS__Core__CIDU.html#ga31755a9096b8a9ecc8da8f561fed7ed3">CIDU_CORE_NUM_OFS</a>))</td></tr>
<tr class="memdesc:ga94aab29597dd69e28442a099d0e87325"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static configuration core num register address.  <a href="group__NMSIS__Core__CIDU.html#ga94aab29597dd69e28442a099d0e87325">More...</a><br /></td></tr>
<tr class="separator:ga94aab29597dd69e28442a099d0e87325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6e3b3de513de14debbbe6be059c95a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#ga3e6e3b3de513de14debbbe6be059c95a">CIDU_INT_NUM_ADDR</a>&#160;&#160;&#160;(unsigned long)((<a class="el" href="group__NMSIS__Core__CIDU.html#gaadfdda6d2718d54ba56e2c3bd5be199c">CIDU_BASE</a>) + (<a class="el" href="group__NMSIS__Core__CIDU.html#ga02ec1e74bd5d8dcb3934b1ea0257f772">CIDU_INT_NUM_OFS</a>))</td></tr>
<tr class="memdesc:ga3e6e3b3de513de14debbbe6be059c95a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static configuration external interrupt number register address.  <a href="group__NMSIS__Core__CIDU.html#ga3e6e3b3de513de14debbbe6be059c95a">More...</a><br /></td></tr>
<tr class="separator:ga3e6e3b3de513de14debbbe6be059c95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc440d027c43c1fd902697cf5176db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#ga0fc440d027c43c1fd902697cf5176db1">CIDU_ICI_SEND_CORE_ID_POS</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga0fc440d027c43c1fd902697cf5176db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3cf311a569953e97ae258745ee5939f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#ga3cf311a569953e97ae258745ee5939f3">CIDU_GetCoreNum</a> (void)</td></tr>
<tr class="memdesc:ga3cf311a569953e97ae258745ee5939f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get core number in the cluster.  <a href="group__NMSIS__Core__CIDU.html#ga3cf311a569953e97ae258745ee5939f3">More...</a><br /></td></tr>
<tr class="separator:ga3cf311a569953e97ae258745ee5939f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bedb5c6d0cff2b2584eaec2cfe65a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CIDU.html#ga71bedb5c6d0cff2b2584eaec2cfe65a9">CIDU_GetIntNum</a> (void)</td></tr>
<tr class="memdesc:ga71bedb5c6d0cff2b2584eaec2cfe65a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get external interrupt number.  <a href="group__NMSIS__Core__CIDU.html#ga71bedb5c6d0cff2b2584eaec2cfe65a9">More...</a><br /></td></tr>
<tr class="separator:ga71bedb5c6d0cff2b2584eaec2cfe65a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions that manage external interrupts, inter core interrupts and semaphores. </p>
<p>Nuclei provide Cluster Interrupt Distribution Unit (CIDU) for scenarios that a SMP system is designed for real time application or both Linux and real time application, and Nuclei processor core can optionally support CIDU. The CIDU is used to distribute external interrupts to the core’s ECLIC, also it provides Inter Core Interrupt (ICI) and Semaphores Mechanism. Its features are as follows:</p>
<ul>
<li>Support up to 16 Cores in one cluster</li>
<li>Support up to 4096 external interrupts sources</li>
<li>Support up to 16 Inter Core Interrupts</li>
<li>Support 32 Semaphores </li>
</ul>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaadfdda6d2718d54ba56e2c3bd5be199c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadfdda6d2718d54ba56e2c3bd5be199c">&#9670;&nbsp;</a></span>CIDU_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_BASE&#160;&#160;&#160;__CIDU_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00064">64</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="ga20d94e37e48cb6ba9bc4b9fd0199ac49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20d94e37e48cb6ba9bc4b9fd0199ac49">&#9670;&nbsp;</a></span>CIDU_CORE_INT_STATUS_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_CORE_INT_STATUS_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(unsigned long)((<a class="el" href="group__NMSIS__Core__CIDU.html#gaadfdda6d2718d54ba56e2c3bd5be199c">CIDU_BASE</a>) + (<a class="el" href="group__NMSIS__Core__CIDU.html#gae6534a19ca91b304625d70ea06169528">CIDU_CORE_INT_STATUS_OFS</a>) + ((n) &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Core n Inter Core Interrupt status register address. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00075">75</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="gae6534a19ca91b304625d70ea06169528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6534a19ca91b304625d70ea06169528">&#9670;&nbsp;</a></span>CIDU_CORE_INT_STATUS_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_CORE_INT_STATUS_OFS&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Core n Inter Core Interrupt status register base offset. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00067">67</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="ga94aab29597dd69e28442a099d0e87325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94aab29597dd69e28442a099d0e87325">&#9670;&nbsp;</a></span>CIDU_CORE_NUM_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_CORE_NUM_ADDR&#160;&#160;&#160;(unsigned long)((<a class="el" href="group__NMSIS__Core__CIDU.html#gaadfdda6d2718d54ba56e2c3bd5be199c">CIDU_BASE</a>) + (<a class="el" href="group__NMSIS__Core__CIDU.html#ga31755a9096b8a9ecc8da8f561fed7ed3">CIDU_CORE_NUM_OFS</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Static configuration core num register address. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00080">80</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="ga31755a9096b8a9ecc8da8f561fed7ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31755a9096b8a9ecc8da8f561fed7ed3">&#9670;&nbsp;</a></span>CIDU_CORE_NUM_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_CORE_NUM_OFS&#160;&#160;&#160;0xC084</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Static configuration core num register offset. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00072">72</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="ga0fc440d027c43c1fd902697cf5176db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fc440d027c43c1fd902697cf5176db1">&#9670;&nbsp;</a></span>CIDU_ICI_SEND_CORE_ID_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_ICI_SEND_CORE_ID_POS&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00085">85</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="gaac75256facc14f73f90cb50ce9a1f64b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac75256facc14f73f90cb50ce9a1f64b">&#9670;&nbsp;</a></span>CIDU_ICI_SHADOW_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_ICI_SHADOW_ADDR&#160;&#160;&#160;(unsigned long)((<a class="el" href="group__NMSIS__Core__CIDU.html#gaadfdda6d2718d54ba56e2c3bd5be199c">CIDU_BASE</a>) + (<a class="el" href="group__NMSIS__Core__CIDU.html#ga031700572d4c31f74e1d826a2a444b8a">CIDU_ICI_SHADOW_OFS</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ICI Interrupt source core ID and target core ID register address. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00077">77</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="ga031700572d4c31f74e1d826a2a444b8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga031700572d4c31f74e1d826a2a444b8a">&#9670;&nbsp;</a></span>CIDU_ICI_SHADOW_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_ICI_SHADOW_OFS&#160;&#160;&#160;0x3FFC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ICI Interrupt source core ID and target core ID register offset. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00069">69</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="ga6f8608352ce3d0ee9b1d41b489ecfe12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f8608352ce3d0ee9b1d41b489ecfe12">&#9670;&nbsp;</a></span>CIDU_INT_INDICATOR_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_INT_INDICATOR_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(unsigned long)((<a class="el" href="group__NMSIS__Core__CIDU.html#gaadfdda6d2718d54ba56e2c3bd5be199c">CIDU_BASE</a>) + (<a class="el" href="group__NMSIS__Core__CIDU.html#gad17ebcf8898d6348d5c257090629517f">CIDU_INT_INDICATOR_OFS</a>) + ((n) &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt n indicator register address. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00078">78</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="gad17ebcf8898d6348d5c257090629517f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad17ebcf8898d6348d5c257090629517f">&#9670;&nbsp;</a></span>CIDU_INT_INDICATOR_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_INT_INDICATOR_OFS&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt n indicator register base offset. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00070">70</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="gab7c4acbd3af23ebbd2bdad33610138b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7c4acbd3af23ebbd2bdad33610138b0">&#9670;&nbsp;</a></span>CIDU_INT_MASK_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_INT_MASK_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(unsigned long)((<a class="el" href="group__NMSIS__Core__CIDU.html#gaadfdda6d2718d54ba56e2c3bd5be199c">CIDU_BASE</a>) + (<a class="el" href="group__NMSIS__Core__CIDU.html#ga5b6eddcaa5944ab28074718f6e30bec8">CIDU_INT_MASK_OFS</a>) + ((n) &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt n mask (mask interrupt n to cores or not when interrupt n indicator on)register address. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00079">79</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="ga5b6eddcaa5944ab28074718f6e30bec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b6eddcaa5944ab28074718f6e30bec8">&#9670;&nbsp;</a></span>CIDU_INT_MASK_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_INT_MASK_OFS&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt n mask (mask interrupt n to cores or not when interrupt n indicator on)register base offset. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00071">71</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="ga3e6e3b3de513de14debbbe6be059c95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e6e3b3de513de14debbbe6be059c95a">&#9670;&nbsp;</a></span>CIDU_INT_NUM_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_INT_NUM_ADDR&#160;&#160;&#160;(unsigned long)((<a class="el" href="group__NMSIS__Core__CIDU.html#gaadfdda6d2718d54ba56e2c3bd5be199c">CIDU_BASE</a>) + (<a class="el" href="group__NMSIS__Core__CIDU.html#ga02ec1e74bd5d8dcb3934b1ea0257f772">CIDU_INT_NUM_OFS</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Static configuration external interrupt number register address. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00081">81</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="ga02ec1e74bd5d8dcb3934b1ea0257f772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02ec1e74bd5d8dcb3934b1ea0257f772">&#9670;&nbsp;</a></span>CIDU_INT_NUM_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_INT_NUM_OFS&#160;&#160;&#160;0xC090</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Static configuration external interrupt number register offset. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00073">73</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="gabb7743b9302d2b80ebe1e28fa0f056d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb7743b9302d2b80ebe1e28fa0f056d4">&#9670;&nbsp;</a></span>CIDU_RECEIVE_INTERRUPT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_RECEIVE_INTERRUPT_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">core_id</td><td>)</td>
          <td>&#160;&#160;&#160;(0x1U &lt;&lt; core_id)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates the core can receive corresponding interrupt. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00065">65</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="gabdb87793dbe1c9659fa16c8a4e81ced7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdb87793dbe1c9659fa16c8a4e81ced7">&#9670;&nbsp;</a></span>CIDU_SEMAPHORE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_SEMAPHORE_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(unsigned long)((<a class="el" href="group__NMSIS__Core__CIDU.html#gaadfdda6d2718d54ba56e2c3bd5be199c">CIDU_BASE</a>) + (<a class="el" href="group__NMSIS__Core__CIDU.html#ga21e885749db739d12dd3c3444afc3f4e">CIDU_SEMAPHORE_OFS</a>) + ((n) &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Semaphore n register address. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00076">76</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<a id="ga21e885749db739d12dd3c3444afc3f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21e885749db739d12dd3c3444afc3f4e">&#9670;&nbsp;</a></span>CIDU_SEMAPHORE_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CIDU_SEMAPHORE_OFS&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Semaphore n register base offset. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00068">68</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga3cf311a569953e97ae258745ee5939f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cf311a569953e97ae258745ee5939f3">&#9670;&nbsp;</a></span>CIDU_GetCoreNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t CIDU_GetCoreNum </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get core number in the cluster. </p>
<p>Indicate the static configuration core num in the cluster. </p><dl class="section return"><dt>Returns</dt><dd>core number configured </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>In a Nulcei multi-core system, each core has an identifiable serial number, the serial number starts from 0 and is continuous, also the number is static.</li>
<li>CORE_NUM register is read only. </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00097">97</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;{</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    uint32_t val;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    uint32_t* addr = (uint32_t*)<a class="code" href="group__NMSIS__Core__CIDU.html#ga94aab29597dd69e28442a099d0e87325">CIDU_CORE_NUM_ADDR</a>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    val = <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gaf898279e3db81302391a698214744865">__LW</a>(addr);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">return</span> val;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CIDU_html_ga94aab29597dd69e28442a099d0e87325"><div class="ttname"><a href="group__NMSIS__Core__CIDU.html#ga94aab29597dd69e28442a099d0e87325">CIDU_CORE_NUM_ADDR</a></div><div class="ttdeci">#define CIDU_CORE_NUM_ADDR</div><div class="ttdoc">Static configuration core num register address.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cidu_8h_source.html#l00080">core_feature_cidu.h:80</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CPU__Intrinsic_html_gaf898279e3db81302391a698214744865"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gaf898279e3db81302391a698214744865">__LW</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __LW(volatile void *addr)</div><div class="ttdoc">Load 32bit value from address (32 bit)</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l02102">core_feature_base.h:2102</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l02102">__LW()</a>, and <a class="el" href="core__feature__cidu_8h_source.html#l00080">CIDU_CORE_NUM_ADDR</a>.</p>

</div>
</div>
<a id="ga71bedb5c6d0cff2b2584eaec2cfe65a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71bedb5c6d0cff2b2584eaec2cfe65a9">&#9670;&nbsp;</a></span>CIDU_GetIntNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t CIDU_GetIntNum </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get external interrupt number. </p>
<p>Indicate the static configuration external interrupt number </p><dl class="section return"><dt>Returns</dt><dd>interrupt number configured </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>INT_NUM register is read only. </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cidu_8h_source.html#l00114">114</a> of file <a class="el" href="core__feature__cidu_8h_source.html">core_feature_cidu.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;{</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    uint32_t val;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    uint32_t* addr = (uint32_t*)<a class="code" href="group__NMSIS__Core__CIDU.html#ga3e6e3b3de513de14debbbe6be059c95a">CIDU_INT_NUM_ADDR</a>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    val = <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gaf898279e3db81302391a698214744865">__LW</a>(addr);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">return</span> val;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CIDU_html_ga3e6e3b3de513de14debbbe6be059c95a"><div class="ttname"><a href="group__NMSIS__Core__CIDU.html#ga3e6e3b3de513de14debbbe6be059c95a">CIDU_INT_NUM_ADDR</a></div><div class="ttdeci">#define CIDU_INT_NUM_ADDR</div><div class="ttdoc">Static configuration external interrupt number register address.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cidu_8h_source.html#l00081">core_feature_cidu.h:81</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l02102">__LW()</a>, and <a class="el" href="core__feature__cidu_8h_source.html#l00081">CIDU_INT_NUM_ADDR</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed May 14 2025 04:08:26 for NMSIS-Core by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
