// Seed: 3173994255
module module_0 ();
  wire  id_2;
  uwire id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge 1) begin
    id_6 = #id_7 id_1 > id_2;
    if (id_7) begin
      $display();
      id_4 <= id_1;
    end
  end
  wire id_8;
  assign id_6 = id_4 == 1;
  wand id_9;
  assign id_9 = 1;
  module_0();
  wire id_10;
  assign id_6 = 1'b0;
endmodule
