

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_21_6_5_3_0_config6_mult_s'
================================================================
* Date:           Fri Jul 18 02:22:09 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myhls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.138 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      833|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|        0|      600|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       42|     -|
|Register             |        -|      -|      190|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      190|     1475|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_6ns_13_1_0_U87  |mul_8ns_6ns_13_1_0  |        0|   0|  0|  40|    0|
    |mul_8ns_6s_14_1_0_U79   |mul_8ns_6s_14_1_0   |        0|   0|  0|  40|    0|
    |mul_8ns_6s_14_1_0_U88   |mul_8ns_6s_14_1_0   |        0|   0|  0|  40|    0|
    |mul_8ns_7ns_14_1_0_U91  |mul_8ns_7ns_14_1_0  |        0|   0|  0|  40|    0|
    |mul_8ns_7s_15_1_0_U86   |mul_8ns_7s_15_1_0   |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_15_1_0_U78  |mul_8ns_8ns_15_1_0  |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_15_1_0_U80  |mul_8ns_8ns_15_1_0  |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_15_1_0_U81  |mul_8ns_8ns_15_1_0  |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_15_1_0_U82  |mul_8ns_8ns_15_1_0  |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_15_1_0_U83  |mul_8ns_8ns_15_1_0  |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_15_1_0_U85  |mul_8ns_8ns_15_1_0  |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_15_1_0_U89  |mul_8ns_8ns_15_1_0  |        0|   0|  0|  40|    0|
    |mul_8ns_8s_16_1_0_U77   |mul_8ns_8s_16_1_0   |        0|   0|  0|  40|    0|
    |mul_8ns_8s_16_1_0_U84   |mul_8ns_8s_16_1_0   |        0|   0|  0|  40|    0|
    |mul_8ns_8s_16_1_0_U90   |mul_8ns_8s_16_1_0   |        0|   0|  0|  40|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0| 600|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln58_4327_fu_1924_p2  |         +|   0|  0|  24|          17|          13|
    |add_ln58_4328_fu_1934_p2  |         +|   0|  0|  22|          15|          13|
    |add_ln58_4329_fu_1948_p2  |         +|   0|  0|  17|          17|          17|
    |add_ln58_4330_fu_1958_p2  |         +|   0|  0|  18|          18|          18|
    |add_ln58_4331_fu_1980_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_4332_fu_1986_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_4333_fu_2218_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln58_4334_fu_2022_p2  |         +|   0|  0|  17|          17|          17|
    |add_ln58_4335_fu_2028_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln58_4336_fu_2038_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln58_4337_fu_2234_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln58_4338_fu_2247_p2  |         +|   0|  0|  18|          18|          18|
    |add_ln58_4339_fu_2056_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln58_4340_fu_2066_p2  |         +|   0|  0|  18|          18|          18|
    |add_ln58_4341_fu_2072_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln58_4342_fu_2082_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln58_4343_fu_2263_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln58_4344_fu_2297_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln58_4345_fu_2303_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln58_4346_fu_2313_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln58_4347_fu_2327_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln58_4348_fu_2337_p2  |         +|   0|  0|  27|          20|          20|
    |add_ln58_4349_fu_2351_p2  |         +|   0|  0|  18|          18|          18|
    |add_ln58_4350_fu_2361_p2  |         +|   0|  0|  22|          15|          15|
    |add_ln58_4351_fu_2371_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln58_fu_1910_p2       |         +|   0|  0|  23|          16|          15|
    |add_ln73_320_fu_2130_p2   |         +|   0|  0|  21|          14|          14|
    |add_ln73_fu_1742_p2       |         +|   0|  0|  22|          15|          15|
    |sub_ln58_fu_2012_p2       |         -|   0|  0|  23|          16|          16|
    |sub_ln73_1351_fu_1760_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln73_1352_fu_1807_p2  |         -|   0|  0|  23|           1|          16|
    |sub_ln73_1353_fu_1834_p2  |         -|   0|  0|  23|           1|          16|
    |sub_ln73_1354_fu_1866_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln73_1355_fu_2102_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln73_1356_fu_1900_p2  |         -|   0|  0|  22|          15|          15|
    |sub_ln73_1357_fu_2174_p2  |         -|   0|  0|  22|          15|          15|
    |sub_ln73_1358_fu_2206_p2  |         -|   0|  0|  23|           1|          16|
    |sub_ln73_fu_1699_p2       |         -|   0|  0|  23|          16|          16|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 833|         592|         630|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|   21|         63|
    |ap_return_1  |  14|          3|   21|         63|
    |ap_return_2  |  14|          3|   21|         63|
    +-------------+----+-----------+-----+-----------+
    |Total        |  42|          9|   63|        189|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_14_reg_2404           |   8|   0|    8|          0|
    |add_ln58_4332_reg_2412  |  16|   0|   16|          0|
    |add_ln58_4334_reg_2422  |  17|   0|   17|          0|
    |add_ln58_4336_reg_2427  |  17|   0|   17|          0|
    |add_ln58_4340_reg_2432  |  18|   0|   18|          0|
    |add_ln58_4342_reg_2437  |  18|   0|   18|          0|
    |ap_ce_reg               |   1|   0|    1|          0|
    |ap_return_0_int_reg     |  21|   0|   21|          0|
    |ap_return_1_int_reg     |  21|   0|   21|          0|
    |ap_return_2_int_reg     |  21|   0|   21|          0|
    |sub_ln58_reg_2417       |  16|   0|   16|          0|
    |sub_ln73_1354_reg_2399  |  16|   0|   16|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 190|   0|  190|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|                                   RTL Ports                                  | Dir | Bits|  Protocol  |                                  Source Object                                  |    C Type    |
+------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|ap_clk                                                                        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<21, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_rst                                                                        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<21, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_return_0                                                                   |  out|   21|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<21, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_return_1                                                                   |  out|   21|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<21, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_return_2                                                                   |  out|   21|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<21, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_ce                                                                         |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<21, 6, 5, 3, 0>, config6_mult>|  return value|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17  |   in|    8|     ap_none|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16  |   in|    8|     ap_none|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15  |   in|    8|     ap_none|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14  |   in|    8|     ap_none|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13  |   in|    8|     ap_none|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12  |   in|    8|     ap_none|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11  |   in|    8|     ap_none|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10  |   in|    8|     ap_none|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9   |   in|    8|     ap_none|      void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9|       pointer|
+------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+

