#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Aug 10 02:18:55 2025
# Process ID: 430120
# Current directory: /home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.runs/top_qubit_processor_fixed_0_1_synth_1
# Command line: vivado -log top_qubit_processor_fixed_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_qubit_processor_fixed_0_1.tcl
# Log file: /home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.runs/top_qubit_processor_fixed_0_1_synth_1/top_qubit_processor_fixed_0_1.vds
# Journal file: /home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.runs/top_qubit_processor_fixed_0_1_synth_1/vivado.jou
# Running On: soulbird-Yoga-C940, OS: Linux, CPU Frequency: 1500.000 MHz, CPU Physical cores: 4, Host memory: 16545 MB
#-----------------------------------------------------------
source top_qubit_processor_fixed_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1323.469 ; gain = 120.992 ; free physical = 2319 ; free virtual = 20388
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/soulbird/hls_prac/qc/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_qubit_processor_fixed_0_1
Command: synth_design -top top_qubit_processor_fixed_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 430171
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1960.840 ; gain = 370.801 ; free physical = 1491 ; free virtual = 19561
Synthesis current peak Physical Memory [PSS] (MB): peak = 1516.489; parent = 1273.064; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2934.578; parent = 1963.812; children = 970.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_qubit_processor_fixed_0_1' [/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.gen/sources_1/bd/top/ip/top_qubit_processor_fixed_0_1/synth/top_qubit_processor_fixed_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'qubit_processor_fixed' [/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.gen/sources_1/bd/top/ipshared/3dc4/hdl/verilog/qubit_processor_fixed.v:10]
INFO: [Synth 8-6157] synthesizing module 'qubit_processor_fixed_control_s_axi' [/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.gen/sources_1/bd/top/ipshared/3dc4/hdl/verilog/qubit_processor_fixed_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.gen/sources_1/bd/top/ipshared/3dc4/hdl/verilog/qubit_processor_fixed_control_s_axi.v:281]
INFO: [Synth 8-6155] done synthesizing module 'qubit_processor_fixed_control_s_axi' (0#1) [/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.gen/sources_1/bd/top/ipshared/3dc4/hdl/verilog/qubit_processor_fixed_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'qubit_processor_fixed_mul_17s_14ns_29_4_1' [/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.gen/sources_1/bd/top/ipshared/3dc4/hdl/verilog/qubit_processor_fixed_mul_17s_14ns_29_4_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'qubit_processor_fixed_mul_17s_14ns_29_4_1' (0#1) [/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.gen/sources_1/bd/top/ipshared/3dc4/hdl/verilog/qubit_processor_fixed_mul_17s_14ns_29_4_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'qubit_processor_fixed' (0#1) [/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.gen/sources_1/bd/top/ipshared/3dc4/hdl/verilog/qubit_processor_fixed.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_qubit_processor_fixed_0_1' (0#1) [/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.gen/sources_1/bd/top/ip/top_qubit_processor_fixed_0_1/synth/top_qubit_processor_fixed_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.gen/sources_1/bd/top/ipshared/3dc4/hdl/verilog/qubit_processor_fixed_control_s_axi.v:382]
WARNING: [Synth 8-7129] Port reset in module qubit_processor_fixed_mul_17s_14ns_29_4_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module qubit_processor_fixed_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2035.746 ; gain = 445.707 ; free physical = 1578 ; free virtual = 19646
Synthesis current peak Physical Memory [PSS] (MB): peak = 1579.630; parent = 1336.236; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3006.516; parent = 2035.750; children = 970.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2053.559 ; gain = 463.520 ; free physical = 1578 ; free virtual = 19646
Synthesis current peak Physical Memory [PSS] (MB): peak = 1579.630; parent = 1336.236; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3024.328; parent = 2053.562; children = 970.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2053.559 ; gain = 463.520 ; free physical = 1578 ; free virtual = 19646
Synthesis current peak Physical Memory [PSS] (MB): peak = 1579.630; parent = 1336.236; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3024.328; parent = 2053.562; children = 970.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2053.559 ; gain = 0.000 ; free physical = 1571 ; free virtual = 19638
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.gen/sources_1/bd/top/ip/top_qubit_processor_fixed_0_1/constraints/qubit_processor_fixed_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.gen/sources_1/bd/top/ip/top_qubit_processor_fixed_0_1/constraints/qubit_processor_fixed_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.runs/top_qubit_processor_fixed_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.runs/top_qubit_processor_fixed_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2213.309 ; gain = 0.000 ; free physical = 1484 ; free virtual = 19553
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2213.309 ; gain = 0.000 ; free physical = 1484 ; free virtual = 19553
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1600 ; free virtual = 19668
Synthesis current peak Physical Memory [PSS] (MB): peak = 1579.630; parent = 1336.236; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.062; parent = 2181.297; children = 970.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1597 ; free virtual = 19665
Synthesis current peak Physical Memory [PSS] (MB): peak = 1579.630; parent = 1336.236; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.062; parent = 2181.297; children = 970.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.runs/top_qubit_processor_fixed_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1597 ; free virtual = 19665
Synthesis current peak Physical Memory [PSS] (MB): peak = 1579.630; parent = 1336.236; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.062; parent = 2181.297; children = 970.766
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'qubit_processor_fixed_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'qubit_processor_fixed_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'qubit_processor_fixed_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'qubit_processor_fixed_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1593 ; free virtual = 19662
Synthesis current peak Physical Memory [PSS] (MB): peak = 1579.630; parent = 1336.236; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.062; parent = 2181.297; children = 970.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 4     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 32    
	               15 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 36    
+---Muxes : 
	  18 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	   2 Input   14 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_17s_14ns_29_4_1_U2/buff1_reg, operation Mode is: (A''*(B:0x16a0)')'.
DSP Report: register ret_V_reg_455_reg is absorbed into DSP mul_17s_14ns_29_4_1_U2/buff1_reg.
DSP Report: register mul_17s_14ns_29_4_1_U2/a_reg0_reg is absorbed into DSP mul_17s_14ns_29_4_1_U2/buff1_reg.
DSP Report: register mul_17s_14ns_29_4_1_U1/buff1_reg is absorbed into DSP mul_17s_14ns_29_4_1_U2/buff1_reg.
DSP Report: register mul_17s_14ns_29_4_1_U2/buff1_reg is absorbed into DSP mul_17s_14ns_29_4_1_U2/buff1_reg.
DSP Report: register mul_17s_14ns_29_4_1_U2/buff0_reg is absorbed into DSP mul_17s_14ns_29_4_1_U2/buff1_reg.
DSP Report: operator mul_17s_14ns_29_4_1_U2/tmp_product is absorbed into DSP mul_17s_14ns_29_4_1_U2/buff1_reg.
DSP Report: Generating DSP mul_17s_14ns_29_4_1_U4/buff1_reg, operation Mode is: (A''*(B:0x16a0)')'.
DSP Report: register ret_V_1_reg_460_reg is absorbed into DSP mul_17s_14ns_29_4_1_U4/buff1_reg.
DSP Report: register mul_17s_14ns_29_4_1_U4/a_reg0_reg is absorbed into DSP mul_17s_14ns_29_4_1_U4/buff1_reg.
DSP Report: register mul_17s_14ns_29_4_1_U1/buff1_reg is absorbed into DSP mul_17s_14ns_29_4_1_U4/buff1_reg.
DSP Report: register mul_17s_14ns_29_4_1_U4/buff1_reg is absorbed into DSP mul_17s_14ns_29_4_1_U4/buff1_reg.
DSP Report: register mul_17s_14ns_29_4_1_U4/buff0_reg is absorbed into DSP mul_17s_14ns_29_4_1_U4/buff1_reg.
DSP Report: operator mul_17s_14ns_29_4_1_U4/tmp_product is absorbed into DSP mul_17s_14ns_29_4_1_U4/buff1_reg.
DSP Report: Generating DSP mul_17s_14ns_29_4_1_U1/buff1_reg, operation Mode is: (A''*(B:0x16a0)')'.
DSP Report: register mul_17s_14ns_29_4_1_U1/buff1_reg is absorbed into DSP mul_17s_14ns_29_4_1_U1/buff1_reg.
DSP Report: register ret_V_2_reg_465_reg is absorbed into DSP mul_17s_14ns_29_4_1_U1/buff1_reg.
DSP Report: register mul_17s_14ns_29_4_1_U1/a_reg0_reg is absorbed into DSP mul_17s_14ns_29_4_1_U1/buff1_reg.
DSP Report: register mul_17s_14ns_29_4_1_U1/buff1_reg is absorbed into DSP mul_17s_14ns_29_4_1_U1/buff1_reg.
DSP Report: register mul_17s_14ns_29_4_1_U1/buff0_reg is absorbed into DSP mul_17s_14ns_29_4_1_U1/buff1_reg.
DSP Report: operator mul_17s_14ns_29_4_1_U1/tmp_product is absorbed into DSP mul_17s_14ns_29_4_1_U1/buff1_reg.
DSP Report: Generating DSP mul_17s_14ns_29_4_1_U3/buff1_reg, operation Mode is: (A''*(B:0x16a0)')'.
DSP Report: register mul_17s_14ns_29_4_1_U1/buff1_reg is absorbed into DSP mul_17s_14ns_29_4_1_U3/buff1_reg.
DSP Report: register ret_V_3_reg_470_reg is absorbed into DSP mul_17s_14ns_29_4_1_U3/buff1_reg.
DSP Report: register mul_17s_14ns_29_4_1_U3/a_reg0_reg is absorbed into DSP mul_17s_14ns_29_4_1_U3/buff1_reg.
DSP Report: register mul_17s_14ns_29_4_1_U3/buff1_reg is absorbed into DSP mul_17s_14ns_29_4_1_U3/buff1_reg.
DSP Report: register mul_17s_14ns_29_4_1_U3/buff0_reg is absorbed into DSP mul_17s_14ns_29_4_1_U3/buff1_reg.
DSP Report: operator mul_17s_14ns_29_4_1_U3/tmp_product is absorbed into DSP mul_17s_14ns_29_4_1_U3/buff1_reg.
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[31] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[30] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[29] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[28] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[27] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[26] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[25] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[24] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[23] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[22] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[21] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[20] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[19] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[18] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[17] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[16] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[3] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[2] in module qubit_processor_fixed is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module qubit_processor_fixed.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module qubit_processor_fixed.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1563 ; free virtual = 19637
Synthesis current peak Physical Memory [PSS] (MB): peak = 1579.630; parent = 1336.236; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.062; parent = 2181.297; children = 970.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                               | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|qubit_processor_fixed                     | (A''*(B:0x16a0)')' | 17     | 15     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|qubit_processor_fixed                     | (A''*(B:0x16a0)')' | 17     | 15     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|qubit_processor_fixed_mul_17s_14ns_29_4_1 | (A''*(B:0x16a0)')' | 17     | 15     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|qubit_processor_fixed_mul_17s_14ns_29_4_1 | (A''*(B:0x16a0)')' | 17     | 15     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1440 ; free virtual = 19514
Synthesis current peak Physical Memory [PSS] (MB): peak = 1647.068; parent = 1404.650; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.062; parent = 2181.297; children = 970.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1431 ; free virtual = 19505
Synthesis current peak Physical Memory [PSS] (MB): peak = 1647.951; parent = 1405.533; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.062; parent = 2181.297; children = 970.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1426 ; free virtual = 19501
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.166; parent = 1407.762; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.062; parent = 2181.297; children = 970.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1416 ; free virtual = 19490
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.627; parent = 1408.223; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.062; parent = 2181.297; children = 970.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1416 ; free virtual = 19490
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.643; parent = 1408.238; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.062; parent = 2181.297; children = 970.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1416 ; free virtual = 19491
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.686; parent = 1408.281; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.062; parent = 2181.297; children = 970.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1416 ; free virtual = 19490
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.686; parent = 1408.281; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.062; parent = 2181.297; children = 970.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1416 ; free virtual = 19490
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.686; parent = 1408.281; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.062; parent = 2181.297; children = 970.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1416 ; free virtual = 19490
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.686; parent = 1408.281; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.062; parent = 2181.297; children = 970.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|qubit_processor_fixed | icmp_ln49_reg_475_pp0_iter4_reg_reg[0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qubit_processor_fixed | in_beta_real_read_reg_430_pp0_iter5_reg_reg[15]  | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|qubit_processor_fixed | icmp_ln49_2_reg_483_pp0_iter5_reg_reg[0]         | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qubit_processor_fixed | or_ln49_reg_489_pp0_iter4_reg_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qubit_processor_fixed | in_beta_imag_read_reg_424_pp0_iter5_reg_reg[15]  | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|qubit_processor_fixed | in_alpha_real_read_reg_442_pp0_iter5_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|qubit_processor_fixed | in_alpha_imag_read_reg_436_pp0_iter5_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+----------------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|qubit_processor_fixed_mul_17s_14ns_29_4_1 | ((A''*B)')' | 30     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|qubit_processor_fixed                     | ((A''*B)')' | 30     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|qubit_processor_fixed_mul_17s_14ns_29_4_1 | ((A''*B)')' | 30     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|qubit_processor_fixed                     | ((A''*B)')' | 30     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    20|
|2     |DSP48E1 |     4|
|3     |LUT1    |     4|
|4     |LUT2    |    70|
|5     |LUT3    |    71|
|6     |LUT4    |    78|
|7     |LUT5    |    23|
|8     |LUT6    |    64|
|9     |MUXF7   |     1|
|10    |SRL16E  |    67|
|11    |FDRE    |   379|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1416 ; free virtual = 19490
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.775; parent = 1408.371; children = 243.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.062; parent = 2181.297; children = 970.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2213.309 ; gain = 463.520 ; free physical = 1487 ; free virtual = 19562
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2213.309 ; gain = 623.270 ; free physical = 1487 ; free virtual = 19561
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2213.309 ; gain = 0.000 ; free physical = 1589 ; free virtual = 19664
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2213.309 ; gain = 0.000 ; free physical = 1536 ; free virtual = 19610
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: be46cb96
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:57 . Memory (MB): peak = 2213.309 ; gain = 889.840 ; free physical = 1745 ; free virtual = 19820
INFO: [Common 17-1381] The checkpoint '/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.runs/top_qubit_processor_fixed_0_1_synth_1/top_qubit_processor_fixed_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_qubit_processor_fixed_0_1, cache-ID = 9dfb40fb03320f5f
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/soulbird/hls_prac/qc/vivado/qubit_operations/qubit_operations.runs/top_qubit_processor_fixed_0_1_synth_1/top_qubit_processor_fixed_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_qubit_processor_fixed_0_1_utilization_synth.rpt -pb top_qubit_processor_fixed_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 10 02:20:09 2025...
