;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 9/14/2016 5:31:07 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x11B90000  	4537
0x0008	0x16110000  	5649
0x000C	0x16110000  	5649
0x0010	0x16110000  	5649
0x0014	0x16110000  	5649
0x0018	0x16110000  	5649
0x001C	0x16110000  	5649
0x0020	0x16110000  	5649
0x0024	0x16110000  	5649
0x0028	0x16110000  	5649
0x002C	0x16110000  	5649
0x0030	0x16110000  	5649
0x0034	0x16110000  	5649
0x0038	0x16110000  	5649
0x003C	0x16110000  	5649
0x0040	0x16110000  	5649
0x0044	0x16110000  	5649
0x0048	0x16110000  	5649
0x004C	0x16110000  	5649
0x0050	0x16110000  	5649
0x0054	0x16110000  	5649
0x0058	0x11A10000  	4513
0x005C	0x10E50000  	4325
0x0060	0x16110000  	5649
0x0064	0x16110000  	5649
0x0068	0x16110000  	5649
0x006C	0x16110000  	5649
0x0070	0x16110000  	5649
0x0074	0x16110000  	5649
0x0078	0x16110000  	5649
0x007C	0x16110000  	5649
0x0080	0x16110000  	5649
0x0084	0x16110000  	5649
0x0088	0x16110000  	5649
0x008C	0x16110000  	5649
0x0090	0x16110000  	5649
0x0094	0x16110000  	5649
0x0098	0x16110000  	5649
0x009C	0x16110000  	5649
0x00A0	0x16110000  	5649
0x00A4	0x16110000  	5649
0x00A8	0x16110000  	5649
0x00AC	0x16110000  	5649
0x00B0	0x16110000  	5649
0x00B4	0x16110000  	5649
0x00B8	0x16110000  	5649
0x00BC	0x16110000  	5649
0x00C0	0x16110000  	5649
0x00C4	0x16110000  	5649
0x00C8	0x16110000  	5649
0x00CC	0x16110000  	5649
0x00D0	0x16110000  	5649
0x00D4	0x16190000  	5657
0x00D8	0x10FD0000  	4349
0x00DC	0x16110000  	5649
0x00E0	0x16110000  	5649
0x00E4	0x16110000  	5649
0x00E8	0x16110000  	5649
0x00EC	0x16110000  	5649
0x00F0	0x16110000  	5649
0x00F4	0x16110000  	5649
0x00F8	0x16110000  	5649
0x00FC	0x16110000  	5649
0x0100	0x16110000  	5649
0x0104	0x16110000  	5649
0x0108	0x16110000  	5649
0x010C	0x16110000  	5649
0x0110	0x16110000  	5649
0x0114	0x16110000  	5649
0x0118	0x16110000  	5649
0x011C	0x16110000  	5649
0x0120	0x16110000  	5649
0x0124	0x16110000  	5649
0x0128	0x16110000  	5649
0x012C	0x16110000  	5649
0x0130	0x16110000  	5649
0x0134	0x16110000  	5649
0x0138	0x16110000  	5649
0x013C	0x16110000  	5649
0x0140	0x16110000  	5649
0x0144	0x16110000  	5649
0x0148	0x16110000  	5649
0x014C	0x16110000  	5649
0x0150	0x16110000  	5649
0x0154	0x16110000  	5649
0x0158	0x16110000  	5649
0x015C	0x16110000  	5649
0x0160	0x16110000  	5649
0x0164	0x16110000  	5649
0x0168	0x16110000  	5649
0x016C	0x16110000  	5649
0x0170	0x16110000  	5649
0x0174	0x16110000  	5649
0x0178	0x16110000  	5649
0x017C	0x16110000  	5649
0x0180	0x16110000  	5649
0x0184	0x16110000  	5649
; end of ____SysVT
_main:
;main.c, 57 :: 		void main() {
0x11B8	0xF000F87A  BL	4784
0x11BC	0xF000FA7E  BL	5820
0x11C0	0xF000FBFE  BL	6592
0x11C4	0xF000F862  BL	4748
0x11C8	0xF000FBAC  BL	6436
;main.c, 59 :: 		motor_1_init();                             //Initialize hardware for motor 1
0x11CC	0xF7FFFF18  BL	_motor_1_init+0
;main.c, 60 :: 		motor_1_pwm_init();                         //Initialize PWM for motor 1
0x11D0	0xF7FFFE64  BL	_motor_1_pwm_init+0
;main.c, 61 :: 		interrupt_init();                           //Initialize external hardware interrupts
0x11D4	0xF7FFFEE2  BL	_interrupt_init+0
;main.c, 62 :: 		UART_Wired_init();
0x11D8	0xF7FFFEBE  BL	_UART_Wired_init+0
;main.c, 63 :: 		UART_BT_init();
0x11DC	0xF7FFFE80  BL	_UART_BT_init+0
;main.c, 64 :: 		NVIC_IntEnable(IVT_INT_USART1);
0x11E0	0xF2400035  MOVW	R0, #53
0x11E4	0xF7FFFDDC  BL	_NVIC_IntEnable+0
;main.c, 65 :: 		NVIC_IntEnable(IVT_INT_USART2);
0x11E8	0xF2400036  MOVW	R0, #54
0x11EC	0xF7FFFDD8  BL	_NVIC_IntEnable+0
;main.c, 66 :: 		SYSCFGEN_bit = 1;
0x11F0	0x2201    MOVS	R2, #1
0x11F2	0xB252    SXTB	R2, R2
0x11F4	0x481A    LDR	R0, [PC, #104]
0x11F6	0x6002    STR	R2, [R0, #0]
;main.c, 67 :: 		SYSCFG_EXTICR1=0b0010001000000000;
0x11F8	0xF2422100  MOVW	R1, #8704
0x11FC	0x4819    LDR	R0, [PC, #100]
0x11FE	0x6001    STR	R1, [R0, #0]
;main.c, 68 :: 		EXTI_IMR = EXTI_IMR | 0b1100;
0x1200	0x4819    LDR	R0, [PC, #100]
0x1202	0x6800    LDR	R0, [R0, #0]
0x1204	0xF040010C  ORR	R1, R0, #12
0x1208	0x4817    LDR	R0, [PC, #92]
0x120A	0x6001    STR	R1, [R0, #0]
;main.c, 69 :: 		EXTI_RTSR =  0b0;
0x120C	0x2100    MOVS	R1, #0
0x120E	0x4817    LDR	R0, [PC, #92]
0x1210	0x6001    STR	R1, [R0, #0]
;main.c, 70 :: 		EXTI_FTSR = EXTI_RTSR | 0b1100;
0x1212	0x4816    LDR	R0, [PC, #88]
0x1214	0x6800    LDR	R0, [R0, #0]
0x1216	0xF040010C  ORR	R1, R0, #12
0x121A	0x4815    LDR	R0, [PC, #84]
0x121C	0x6001    STR	R1, [R0, #0]
;main.c, 72 :: 		RXNEIE_USART1_CR1_bit =1;
0x121E	0x4815    LDR	R0, [PC, #84]
0x1220	0x6002    STR	R2, [R0, #0]
;main.c, 73 :: 		RXNEIE_USART2_CR1_bit =1;
0x1222	0x4815    LDR	R0, [PC, #84]
0x1224	0x6002    STR	R2, [R0, #0]
;main.c, 74 :: 		TCIE_bit = 1;
0x1226	0x4815    LDR	R0, [PC, #84]
0x1228	0x6002    STR	R2, [R0, #0]
;main.c, 75 :: 		TXEIE_bit = 1;
0x122A	0x4815    LDR	R0, [PC, #84]
0x122C	0x6002    STR	R2, [R0, #0]
;main.c, 77 :: 		while(1) {                                  //Infinite loop
L_main0:
;main.c, 78 :: 		motor_1_pwm_sweep();                 //Call motor sweep function
0x122E	0xF7FFFF2F  BL	_motor_1_pwm_sweep+0
;main.c, 80 :: 		if(change_direction_flag) {            //Check if it's time to change motor direction
0x1232	0x4814    LDR	R0, [PC, #80]
0x1234	0x8800    LDRH	R0, [R0, #0]
0x1236	0xB108    CBZ	R0, L_main2
;main.c, 81 :: 		motor_1_toggle_direction();       //Call motor direction change function
0x1238	0xF7FFFE12  BL	_motor_1_toggle_direction+0
;main.c, 82 :: 		}
L_main2:
;main.c, 84 :: 		if(motor_enable_flag) {                //Check if motor enable button has been pressed
0x123C	0x4812    LDR	R0, [PC, #72]
0x123E	0x8800    LDRH	R0, [R0, #0]
0x1240	0xB108    CBZ	R0, L_main3
;main.c, 85 :: 		all_motors_toggle_enable();       //Call motor enable toggle function
0x1242	0xF7FFFD51  BL	_all_motors_toggle_enable+0
;main.c, 86 :: 		}
L_main3:
;main.c, 88 :: 		delay_ms(1);                           //Delay for functionality
0x1246	0xF64D27BE  MOVW	R7, #55998
0x124A	0xF2C00700  MOVT	R7, #0
0x124E	0xBF00    NOP
0x1250	0xBF00    NOP
L_main4:
0x1252	0x1E7F    SUBS	R7, R7, #1
0x1254	0xD1FD    BNE	L_main4
0x1256	0xBF00    NOP
0x1258	0xBF00    NOP
0x125A	0xBF00    NOP
;main.c, 89 :: 		}
0x125C	0xE7E7    B	L_main0
;main.c, 90 :: 		}
L_end_main:
L__main_end_loop:
0x125E	0xE7FE    B	L__main_end_loop
0x1260	0x08B84247  	SYSCFGEN_bit+0
0x1264	0x38084001  	SYSCFG_EXTICR1+0
0x1268	0x3C004001  	EXTI_IMR+0
0x126C	0x3C084001  	EXTI_RTSR+0
0x1270	0x3C0C4001  	EXTI_FTSR+0
0x1274	0x01944222  	RXNEIE_USART1_CR1_bit+0
0x1278	0x81944208  	RXNEIE_USART2_CR1_bit+0
0x127C	0x8210424C  	TCIE_bit+0
0x1280	0x009C4226  	TXEIE_bit+0
0x1284	0x00542000  	_change_direction_flag+0
0x1288	0x00262000  	_motor_enable_flag+0
; end of _main
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x0DA0	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x0DA2	0x2804    CMP	R0, #4
0x0DA4	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x0DA6	0x4919    LDR	R1, [PC, #100]
0x0DA8	0x6809    LDR	R1, [R1, #0]
0x0DAA	0xF4413280  ORR	R2, R1, #65536
0x0DAE	0x4917    LDR	R1, [PC, #92]
0x0DB0	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x0DB2	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x0DB4	0x2805    CMP	R0, #5
0x0DB6	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x0DB8	0x4914    LDR	R1, [PC, #80]
0x0DBA	0x6809    LDR	R1, [R1, #0]
0x0DBC	0xF4413200  ORR	R2, R1, #131072
0x0DC0	0x4912    LDR	R1, [PC, #72]
0x0DC2	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x0DC4	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x0DC6	0x2806    CMP	R0, #6
0x0DC8	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x0DCA	0x4910    LDR	R1, [PC, #64]
0x0DCC	0x6809    LDR	R1, [R1, #0]
0x0DCE	0xF4412280  ORR	R2, R1, #262144
0x0DD2	0x490E    LDR	R1, [PC, #56]
0x0DD4	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x0DD6	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x0DD8	0x280F    CMP	R0, #15
0x0DDA	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x0DDC	0x490C    LDR	R1, [PC, #48]
0x0DDE	0x6809    LDR	R1, [R1, #0]
0x0DE0	0xF0410202  ORR	R2, R1, #2
0x0DE4	0x490A    LDR	R1, [PC, #40]
0x0DE6	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x0DE8	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x0DEA	0x2810    CMP	R0, #16
0x0DEC	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x0DEE	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0DF2	0x0961    LSRS	R1, R4, #5
0x0DF4	0x008A    LSLS	R2, R1, #2
0x0DF6	0x4907    LDR	R1, [PC, #28]
0x0DF8	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x0DFA	0xF004021F  AND	R2, R4, #31
0x0DFE	0xF04F0101  MOV	R1, #1
0x0E02	0x4091    LSLS	R1, R2
0x0E04	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x0E06	0xB001    ADD	SP, SP, #4
0x0E08	0x4770    BX	LR
0x0E0A	0xBF00    NOP
0x0E0C	0xED24E000  	SCB_SHCRS+0
0x0E10	0xE010E000  	STK_CTRL+0
0x0E14	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x0E34	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x0E36	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x0E3A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x0E3E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x0E42	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x0E44	0xB001    ADD	SP, SP, #4
0x0E46	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x1034	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x1036	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x103A	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x103E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x1042	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x1044	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x1048	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x104A	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x104C	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x104E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x1052	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x1056	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x1058	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x105C	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x105E	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x1060	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x1064	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x1068	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x106A	0xB001    ADD	SP, SP, #4
0x106C	0x4770    BX	LR
; end of ___FillZeros
_motor_1_init:
;main.c, 98 :: 		void motor_1_init() {
0x1000	0xB081    SUB	SP, SP, #4
0x1002	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 99 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_14 | _GPIO_PINMASK_15);        //Enable digital output for enable pin (D0) and direction pin (D1)
0x1006	0xF24C0100  MOVW	R1, #49152
0x100A	0x4807    LDR	R0, [PC, #28]
0x100C	0xF7FFFE44  BL	_GPIO_Digital_Output+0
;main.c, 100 :: 		GPIOE_ODR.B14 = 0;                                                           //Turn on motor enable (active low)
0x1010	0x2100    MOVS	R1, #0
0x1012	0xB249    SXTB	R1, R1
0x1014	0x4805    LDR	R0, [PC, #20]
0x1016	0x6001    STR	R1, [R0, #0]
;main.c, 101 :: 		GPIOE_ODR.B15 = 1;                                                           //Set initial direction
0x1018	0x2101    MOVS	R1, #1
0x101A	0xB249    SXTB	R1, R1
0x101C	0x4804    LDR	R0, [PC, #16]
0x101E	0x6001    STR	R1, [R0, #0]
;main.c, 102 :: 		}
L_end_motor_1_init:
0x1020	0xF8DDE000  LDR	LR, [SP, #0]
0x1024	0xB001    ADD	SP, SP, #4
0x1026	0x4770    BX	LR
0x1028	0x10004002  	GPIOE_BASE+0
0x102C	0x02B84242  	GPIOE_ODR+0
0x1030	0x02BC4242  	GPIOE_ODR+0
; end of _motor_1_init
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0C98	0xB081    SUB	SP, SP, #4
0x0C9A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x0C9E	0x4A04    LDR	R2, [PC, #16]
0x0CA0	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0CA2	0xF7FFFAC5  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x0CA6	0xF8DDE000  LDR	LR, [SP, #0]
0x0CAA	0xB001    ADD	SP, SP, #4
0x0CAC	0x4770    BX	LR
0x0CAE	0xBF00    NOP
0x0CB0	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0230	0xB084    SUB	SP, SP, #16
0x0232	0xF8CDE000  STR	LR, [SP, #0]
0x0236	0xB28D    UXTH	R5, R1
0x0238	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x023A	0x4B86    LDR	R3, [PC, #536]
0x023C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0240	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0242	0x4618    MOV	R0, R3
0x0244	0xF7FFFFA0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0248	0xF1B50FFF  CMP	R5, #255
0x024C	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x024E	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0250	0x4B81    LDR	R3, [PC, #516]
0x0252	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0256	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0258	0x4B80    LDR	R3, [PC, #512]
0x025A	0x429E    CMP	R6, R3
0x025C	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x025E	0xF2455355  MOVW	R3, #21845
0x0262	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0266	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0268	0x1D3D    ADDS	R5, R7, #4
0x026A	0x682C    LDR	R4, [R5, #0]
0x026C	0xF06F03FF  MVN	R3, #255
0x0270	0xEA040303  AND	R3, R4, R3, LSL #0
0x0274	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0276	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x027A	0x682C    LDR	R4, [R5, #0]
0x027C	0xF64F73FF  MOVW	R3, #65535
0x0280	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0284	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0286	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0288	0x2E42    CMP	R6, #66
0x028A	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x028C	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x028E	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0290	0xF64F73FF  MOVW	R3, #65535
0x0294	0x429D    CMP	R5, R3
0x0296	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0298	0x4B70    LDR	R3, [PC, #448]
0x029A	0x429E    CMP	R6, R3
0x029C	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x029E	0xF04F3355  MOV	R3, #1431655765
0x02A2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x02A4	0x1D3C    ADDS	R4, R7, #4
0x02A6	0x2300    MOVS	R3, #0
0x02A8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x02AA	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x02AE	0xF04F33FF  MOV	R3, #-1
0x02B2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x02B4	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x02B6	0x2E42    CMP	R6, #66
0x02B8	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x02BA	0x2300    MOVS	R3, #0
0x02BC	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x02BE	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x02C0	0xF0060301  AND	R3, R6, #1
0x02C4	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x02C6	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x02C8	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x02CA	0xF0060308  AND	R3, R6, #8
0x02CE	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x02D0	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x02D2	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x02D4	0xF0060304  AND	R3, R6, #4
0x02D8	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x02DA	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x02DC	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x02DE	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x02E0	0xF4062301  AND	R3, R6, #528384
0x02E4	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x02E6	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x02E8	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x02EA	0xF4066300  AND	R3, R6, #2048
0x02EE	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x02F0	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x02F2	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x02F4	0xF4066380  AND	R3, R6, #1024
0x02F8	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x02FA	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x02FC	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x02FE	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0300	0xF0060320  AND	R3, R6, #32
0x0304	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0306	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0308	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x030A	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x030C	0xF4067380  AND	R3, R6, #256
0x0310	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x0312	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0314	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0316	0xF0060380  AND	R3, R6, #128
0x031A	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x031C	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x031E	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0320	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x0322	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0326	0x9201    STR	R2, [SP, #4]
0x0328	0xFA1FF985  UXTH	R9, R5
0x032C	0x46B0    MOV	R8, R6
0x032E	0x4606    MOV	R6, R0
0x0330	0x4618    MOV	R0, R3
0x0332	0x460A    MOV	R2, R1
0x0334	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0336	0xF1BA0F10  CMP	R10, #16
0x033A	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x033E	0xF04F0301  MOV	R3, #1
0x0342	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0346	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x034A	0x42A3    CMP	R3, R4
0x034C	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0350	0xEA4F044A  LSL	R4, R10, #1
0x0354	0xF04F0303  MOV	R3, #3
0x0358	0x40A3    LSLS	R3, R4
0x035A	0x43DC    MVN	R4, R3
0x035C	0x683B    LDR	R3, [R7, #0]
0x035E	0x4023    ANDS	R3, R4
0x0360	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x0362	0xEA4F034A  LSL	R3, R10, #1
0x0366	0xFA06F403  LSL	R4, R6, R3
0x036A	0x683B    LDR	R3, [R7, #0]
0x036C	0x4323    ORRS	R3, R4
0x036E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0370	0xF008030C  AND	R3, R8, #12
0x0374	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x0376	0xF2070508  ADDW	R5, R7, #8
0x037A	0xEA4F044A  LSL	R4, R10, #1
0x037E	0xF04F0303  MOV	R3, #3
0x0382	0x40A3    LSLS	R3, R4
0x0384	0x43DC    MVN	R4, R3
0x0386	0x682B    LDR	R3, [R5, #0]
0x0388	0x4023    ANDS	R3, R4
0x038A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x038C	0xF2070508  ADDW	R5, R7, #8
0x0390	0xEA4F034A  LSL	R3, R10, #1
0x0394	0xFA02F403  LSL	R4, R2, R3
0x0398	0x682B    LDR	R3, [R5, #0]
0x039A	0x4323    ORRS	R3, R4
0x039C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x039E	0x1D3D    ADDS	R5, R7, #4
0x03A0	0xFA1FF48A  UXTH	R4, R10
0x03A4	0xF04F0301  MOV	R3, #1
0x03A8	0x40A3    LSLS	R3, R4
0x03AA	0x43DC    MVN	R4, R3
0x03AC	0x682B    LDR	R3, [R5, #0]
0x03AE	0x4023    ANDS	R3, R4
0x03B0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x03B2	0x1D3D    ADDS	R5, R7, #4
0x03B4	0xFA1FF48A  UXTH	R4, R10
0x03B8	0xB28B    UXTH	R3, R1
0x03BA	0xFA03F404  LSL	R4, R3, R4
0x03BE	0xB2A4    UXTH	R4, R4
0x03C0	0x682B    LDR	R3, [R5, #0]
0x03C2	0x4323    ORRS	R3, R4
0x03C4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x03C6	0xF207050C  ADDW	R5, R7, #12
0x03CA	0xFA1FF38A  UXTH	R3, R10
0x03CE	0x005C    LSLS	R4, R3, #1
0x03D0	0xB2A4    UXTH	R4, R4
0x03D2	0xF04F0303  MOV	R3, #3
0x03D6	0x40A3    LSLS	R3, R4
0x03D8	0x43DC    MVN	R4, R3
0x03DA	0x682B    LDR	R3, [R5, #0]
0x03DC	0x4023    ANDS	R3, R4
0x03DE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x03E0	0xF207050C  ADDW	R5, R7, #12
0x03E4	0xEA4F034A  LSL	R3, R10, #1
0x03E8	0xFA00F403  LSL	R4, R0, R3
0x03EC	0x682B    LDR	R3, [R5, #0]
0x03EE	0x4323    ORRS	R3, R4
0x03F0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x03F2	0xF0080308  AND	R3, R8, #8
0x03F6	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x03F8	0xF4080370  AND	R3, R8, #15728640
0x03FC	0x0D1B    LSRS	R3, R3, #20
0x03FE	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x0402	0xF1BA0F07  CMP	R10, #7
0x0406	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0408	0xF2070324  ADDW	R3, R7, #36
0x040C	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x040E	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x0412	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0414	0xF2070320  ADDW	R3, R7, #32
0x0418	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x041A	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x041C	0x00AC    LSLS	R4, R5, #2
0x041E	0xF04F030F  MOV	R3, #15
0x0422	0x40A3    LSLS	R3, R4
0x0424	0x43DC    MVN	R4, R3
0x0426	0x9B02    LDR	R3, [SP, #8]
0x0428	0x681B    LDR	R3, [R3, #0]
0x042A	0xEA030404  AND	R4, R3, R4, LSL #0
0x042E	0x9B02    LDR	R3, [SP, #8]
0x0430	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0432	0xF89D400C  LDRB	R4, [SP, #12]
0x0436	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0438	0x409C    LSLS	R4, R3
0x043A	0x9B02    LDR	R3, [SP, #8]
0x043C	0x681B    LDR	R3, [R3, #0]
0x043E	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0442	0x9B02    LDR	R3, [SP, #8]
0x0444	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0446	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x044A	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x044C	0xF8DDE000  LDR	LR, [SP, #0]
0x0450	0xB004    ADD	SP, SP, #16
0x0452	0x4770    BX	LR
0x0454	0xFC00FFFF  	#-1024
0x0458	0x0000FFFF  	#-65536
0x045C	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x018A	0x491E    LDR	R1, [PC, #120]
0x018C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0190	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x0192	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0194	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0196	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0198	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x019A	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x019C	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x019E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01A0	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01A2	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01A4	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01A6	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01A8	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01AA	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01AC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01AE	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01B0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01B2	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01B4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01B6	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01BA	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01BC	0x4912    LDR	R1, [PC, #72]
0x01BE	0x4288    CMP	R0, R1
0x01C0	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01C2	0x4912    LDR	R1, [PC, #72]
0x01C4	0x4288    CMP	R0, R1
0x01C6	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01C8	0x4911    LDR	R1, [PC, #68]
0x01CA	0x4288    CMP	R0, R1
0x01CC	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01CE	0x4911    LDR	R1, [PC, #68]
0x01D0	0x4288    CMP	R0, R1
0x01D2	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01D4	0x4910    LDR	R1, [PC, #64]
0x01D6	0x4288    CMP	R0, R1
0x01D8	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01DA	0x4910    LDR	R1, [PC, #64]
0x01DC	0x4288    CMP	R0, R1
0x01DE	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01E0	0x490F    LDR	R1, [PC, #60]
0x01E2	0x4288    CMP	R0, R1
0x01E4	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x01E6	0x490F    LDR	R1, [PC, #60]
0x01E8	0x4288    CMP	R0, R1
0x01EA	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x01EC	0x490E    LDR	R1, [PC, #56]
0x01EE	0x4288    CMP	R0, R1
0x01F0	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01F2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x01F4	0x490D    LDR	R1, [PC, #52]
0x01F6	0x6809    LDR	R1, [R1, #0]
0x01F8	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01FC	0x490B    LDR	R1, [PC, #44]
0x01FE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0200	0xB001    ADD	SP, SP, #4
0x0202	0x4770    BX	LR
0x0204	0xFC00FFFF  	#-1024
0x0208	0x00004002  	#1073872896
0x020C	0x04004002  	#1073873920
0x0210	0x08004002  	#1073874944
0x0214	0x0C004002  	#1073875968
0x0218	0x10004002  	#1073876992
0x021C	0x14004002  	#1073878016
0x0220	0x18004002  	#1073879040
0x0224	0x1C004002  	#1073880064
0x0228	0x20004002  	#1073881088
0x022C	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_motor_1_pwm_init:
;main.c, 106 :: 		void motor_1_pwm_init() {
0x0E9C	0xB081    SUB	SP, SP, #4
0x0E9E	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 107 :: 		pwm_period = PWM_TIM1_Init(pwm_frequency);                                  //Set PWM base frequency to 100Hz
0x0EA2	0x480A    LDR	R0, [PC, #40]
0x0EA4	0x8800    LDRH	R0, [R0, #0]
0x0EA6	0xF7FFFEE9  BL	_PWM_TIM1_Init+0
0x0EAA	0x4909    LDR	R1, [PC, #36]
0x0EAC	0x8008    STRH	R0, [R1, #0]
;main.c, 108 :: 		PWM_TIM1_Set_Duty(current_duty, _PWM_NON_INVERTED, _PWM_CHANNEL1);          //PWM duty cycle to "current_duty" on Timer 1, channel 1
0x0EAE	0x4809    LDR	R0, [PC, #36]
0x0EB0	0x8800    LDRH	R0, [R0, #0]
0x0EB2	0x2200    MOVS	R2, #0
0x0EB4	0x2100    MOVS	R1, #0
0x0EB6	0xF7FFFED1  BL	_PWM_TIM1_Set_Duty+0
;main.c, 109 :: 		PWM_TIM1_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM1_CH1_PE9);                  //Start PWM
0x0EBA	0x4907    LDR	R1, [PC, #28]
0x0EBC	0x2000    MOVS	R0, #0
0x0EBE	0xF7FFFEF9  BL	_PWM_TIM1_Start+0
;main.c, 110 :: 		}
L_end_motor_1_pwm_init:
0x0EC2	0xF8DDE000  LDR	LR, [SP, #0]
0x0EC6	0xB001    ADD	SP, SP, #4
0x0EC8	0x4770    BX	LR
0x0ECA	0xBF00    NOP
0x0ECC	0x00222000  	_pwm_frequency+0
0x0ED0	0x00F62000  	_pwm_period+0
0x0ED4	0x00242000  	_current_duty+0
0x0ED8	0x18940000  	__GPIO_MODULE_TIM1_CH1_PE9+0
; end of _motor_1_pwm_init
_PWM_TIM1_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 194 :: 		
; freq_hz start address is: 0 (R0)
0x0C7C	0xB081    SUB	SP, SP, #4
0x0C7E	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 195 :: 		
0x0C82	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x0C84	0x4803    LDR	R0, [PC, #12]
0x0C86	0xF7FFFCD5  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 196 :: 		
L_end_PWM_TIM1_Init:
0x0C8A	0xF8DDE000  LDR	LR, [SP, #0]
0x0C8E	0xB001    ADD	SP, SP, #4
0x0C90	0x4770    BX	LR
0x0C92	0xBF00    NOP
0x0C94	0x00004001  	TIM1_CR1+0
; end of _PWM_TIM1_Init
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 35 :: 		
; freq_hz start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0634	0xB081    SUB	SP, SP, #4
0x0636	0xF8CDE000  STR	LR, [SP, #0]
0x063A	0x460C    MOV	R4, R1
0x063C	0x4601    MOV	R1, R0
; freq_hz end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 4 (R1)
; freq_hz start address is: 16 (R4)
;__Lib_PWM_1234589_12_10_11_13_14.c, 39 :: 		
0x063E	0xF06F02FF  MVN	R2, #255
0x0642	0xEA010202  AND	R2, R1, R2, LSL #0
; _PWM_Base start address is: 0 (R0)
0x0646	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 41 :: 		
0x0648	0xE03B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0
; _PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 43 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2:
;__Lib_PWM_1234589_12_10_11_13_14.c, 44 :: 		
0x064A	0x2301    MOVS	R3, #1
0x064C	0xB25B    SXTB	R3, R3
0x064E	0x4A41    LDR	R2, [PC, #260]
0x0650	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 45 :: 		
0x0652	0xE05A    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 48 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3:
;__Lib_PWM_1234589_12_10_11_13_14.c, 49 :: 		
0x0654	0x2301    MOVS	R3, #1
0x0656	0xB25B    SXTB	R3, R3
0x0658	0x4A3F    LDR	R2, [PC, #252]
0x065A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 50 :: 		
0x065C	0xE055    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 53 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4:
;__Lib_PWM_1234589_12_10_11_13_14.c, 54 :: 		
0x065E	0x2301    MOVS	R3, #1
0x0660	0xB25B    SXTB	R3, R3
0x0662	0x4A3E    LDR	R2, [PC, #248]
0x0664	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 55 :: 		
0x0666	0xE050    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 58 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5:
;__Lib_PWM_1234589_12_10_11_13_14.c, 59 :: 		
0x0668	0x2301    MOVS	R3, #1
0x066A	0xB25B    SXTB	R3, R3
0x066C	0x4A3C    LDR	R2, [PC, #240]
0x066E	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 60 :: 		
0x0670	0xE04B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 63 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6:
;__Lib_PWM_1234589_12_10_11_13_14.c, 64 :: 		
0x0672	0x2301    MOVS	R3, #1
0x0674	0xB25B    SXTB	R3, R3
0x0676	0x4A3B    LDR	R2, [PC, #236]
0x0678	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 65 :: 		
0x067A	0xE046    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 68 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7:
;__Lib_PWM_1234589_12_10_11_13_14.c, 69 :: 		
0x067C	0x2301    MOVS	R3, #1
0x067E	0xB25B    SXTB	R3, R3
0x0680	0x4A39    LDR	R2, [PC, #228]
0x0682	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 70 :: 		
0x0684	0xE041    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 73 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8:
;__Lib_PWM_1234589_12_10_11_13_14.c, 74 :: 		
0x0686	0x2301    MOVS	R3, #1
0x0688	0xB25B    SXTB	R3, R3
0x068A	0x4A38    LDR	R2, [PC, #224]
0x068C	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 75 :: 		
0x068E	0xE03C    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 78 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9:
;__Lib_PWM_1234589_12_10_11_13_14.c, 79 :: 		
0x0690	0x2301    MOVS	R3, #1
0x0692	0xB25B    SXTB	R3, R3
0x0694	0x4A36    LDR	R2, [PC, #216]
0x0696	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 80 :: 		
0x0698	0xE037    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 83 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10:
;__Lib_PWM_1234589_12_10_11_13_14.c, 84 :: 		
0x069A	0x2301    MOVS	R3, #1
0x069C	0xB25B    SXTB	R3, R3
0x069E	0x4A35    LDR	R2, [PC, #212]
0x06A0	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 85 :: 		
0x06A2	0xE032    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 88 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11:
;__Lib_PWM_1234589_12_10_11_13_14.c, 89 :: 		
0x06A4	0x2301    MOVS	R3, #1
0x06A6	0xB25B    SXTB	R3, R3
0x06A8	0x4A33    LDR	R2, [PC, #204]
0x06AA	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 90 :: 		
0x06AC	0xE02D    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 93 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12:
;__Lib_PWM_1234589_12_10_11_13_14.c, 94 :: 		
0x06AE	0x2301    MOVS	R3, #1
0x06B0	0xB25B    SXTB	R3, R3
0x06B2	0x4A32    LDR	R2, [PC, #200]
0x06B4	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 95 :: 		
0x06B6	0xE028    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 98 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13:
;__Lib_PWM_1234589_12_10_11_13_14.c, 99 :: 		
0x06B8	0x2301    MOVS	R3, #1
0x06BA	0xB25B    SXTB	R3, R3
0x06BC	0x4A30    LDR	R2, [PC, #192]
0x06BE	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 100 :: 		
0x06C0	0xE023    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 102 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0:
; _PWM_Base start address is: 0 (R0)
0x06C2	0x4A30    LDR	R2, [PC, #192]
0x06C4	0x4290    CMP	R0, R2
0x06C6	0xD0C0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2
0x06C8	0xF1B04F80  CMP	R0, #1073741824
0x06CC	0xD0C2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3
0x06CE	0x4A2E    LDR	R2, [PC, #184]
0x06D0	0x4290    CMP	R0, R2
0x06D2	0xD0C4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4
0x06D4	0x4A2D    LDR	R2, [PC, #180]
0x06D6	0x4290    CMP	R0, R2
0x06D8	0xD0C6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5
0x06DA	0x4A2D    LDR	R2, [PC, #180]
0x06DC	0x4290    CMP	R0, R2
0x06DE	0xD0C8    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6
0x06E0	0x4A2C    LDR	R2, [PC, #176]
0x06E2	0x4290    CMP	R0, R2
0x06E4	0xD0CA    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7
0x06E6	0x4A2C    LDR	R2, [PC, #176]
0x06E8	0x4290    CMP	R0, R2
0x06EA	0xD0CC    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8
0x06EC	0x4A2B    LDR	R2, [PC, #172]
0x06EE	0x4290    CMP	R0, R2
0x06F0	0xD0CE    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9
0x06F2	0x4A2B    LDR	R2, [PC, #172]
0x06F4	0x4290    CMP	R0, R2
0x06F6	0xD0D0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10
0x06F8	0x4A2A    LDR	R2, [PC, #168]
0x06FA	0x4290    CMP	R0, R2
0x06FC	0xD0D2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11
0x06FE	0x4A2A    LDR	R2, [PC, #168]
0x0700	0x4290    CMP	R0, R2
0x0702	0xD0D4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12
0x0704	0x4A29    LDR	R2, [PC, #164]
0x0706	0x4290    CMP	R0, R2
0x0708	0xD0D6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13
; _PWM_Base end address is: 0 (R0)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1:
;__Lib_PWM_1234589_12_10_11_13_14.c, 104 :: 		
0x070A	0xF7FFFF69  BL	_Get_Fosc_kHz+0
; clk start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 106 :: 		
0x070E	0x680B    LDR	R3, [R1, #0]
0x0710	0xF06F0210  MVN	R2, #16
0x0714	0xEA030202  AND	R2, R3, R2, LSL #0
0x0718	0x600A    STR	R2, [R1, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 108 :: 		
0x071A	0xF24032E8  MOVW	R2, #1000
0x071E	0x4342    MULS	R2, R0, R2
; clk end address is: 0 (R0)
0x0720	0xFBB2F3F4  UDIV	R3, R2, R4
; freq_hz end address is: 16 (R4)
; per_reg start address is: 0 (R0)
0x0724	0x4618    MOV	R0, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 109 :: 		
0x0726	0xF64F72FF  MOVW	R2, #65535
0x072A	0xFBB3F2F2  UDIV	R2, R3, R2
; prescaler start address is: 16 (R4)
0x072E	0x4614    MOV	R4, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 110 :: 		
0x0730	0xF2010328  ADDW	R3, R1, #40
0x0734	0xB292    UXTH	R2, R2
0x0736	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 112 :: 		
0x0738	0x1C62    ADDS	R2, R4, #1
; prescaler end address is: 16 (R4)
0x073A	0xFBB0F2F2  UDIV	R2, R0, R2
0x073E	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 114 :: 		
0x0740	0xF201032C  ADDW	R3, R1, #44
; PWM_Base end address is: 4 (R1)
0x0744	0xB292    UXTH	R2, R2
0x0746	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 116 :: 		
0x0748	0xB280    UXTH	R0, R0
; per_reg end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 117 :: 		
L_end_PWM_TIMx_Init:
0x074A	0xF8DDE000  LDR	LR, [SP, #0]
0x074E	0xB001    ADD	SP, SP, #4
0x0750	0x4770    BX	LR
0x0752	0xBF00    NOP
0x0754	0x08804247  	RCC_APB2ENR+0
0x0758	0x08004247  	RCC_APB1ENR+0
0x075C	0x08044247  	RCC_APB1ENR+0
0x0760	0x08084247  	RCC_APB1ENR+0
0x0764	0x080C4247  	RCC_APB1ENR+0
0x0768	0x08844247  	RCC_APB2ENR+0
0x076C	0x08C04247  	RCC_APB2ENR+0
0x0770	0x08C44247  	RCC_APB2ENR+0
0x0774	0x08C84247  	RCC_APB2ENR+0
0x0778	0x08184247  	RCC_APB1ENR+0
0x077C	0x081C4247  	RCC_APB1ENR+0
0x0780	0x08204247  	RCC_APB1ENR+0
0x0784	0x00004001  	#1073807360
0x0788	0x04004000  	#1073742848
0x078C	0x08004000  	#1073743872
0x0790	0x0C004000  	#1073744896
0x0794	0x04004001  	#1073808384
0x0798	0x40004001  	#1073823744
0x079C	0x44004001  	#1073824768
0x07A0	0x48004001  	#1073825792
0x07A4	0x18004000  	#1073747968
0x07A8	0x1C004000  	#1073748992
0x07AC	0x20004000  	#1073750016
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x05E0	0x4801    LDR	R0, [PC, #4]
0x05E2	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x05E4	0x4770    BX	LR
0x05E6	0xBF00    NOP
0x05E8	0x00F82000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_PWM_TIM1_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 198 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x0C5C	0xB081    SUB	SP, SP, #4
0x0C5E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 199 :: 		
0x0C62	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x0C64	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x0C66	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x0C68	0x4803    LDR	R0, [PC, #12]
0x0C6A	0xF7FFFF43  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 200 :: 		
L_end_PWM_TIM1_Set_Duty:
0x0C6E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C72	0xB001    ADD	SP, SP, #4
0x0C74	0x4770    BX	LR
0x0C76	0xBF00    NOP
0x0C78	0x00004001  	TIM1_CR1+0
; end of _PWM_TIM1_Set_Duty
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 121 :: 		
; channel start address is: 12 (R3)
; inverted start address is: 8 (R2)
; duty_ratio start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0AF4	0xB081    SUB	SP, SP, #4
0x0AF6	0xB2D5    UXTB	R5, R2
; channel end address is: 12 (R3)
; inverted end address is: 8 (R2)
; duty_ratio end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; duty_ratio start address is: 4 (R1)
; inverted start address is: 20 (R5)
; channel start address is: 12 (R3)
;__Lib_PWM_1234589_12_10_11_13_14.c, 126 :: 		
0x0AF8	0xF2000420  ADDW	R4, R0, #32
0x0AFC	0x6822    LDR	R2, [R4, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 127 :: 		
0x0AFE	0x2D01    CMP	R5, #1
0x0B00	0xD108    BNE	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14
; inverted end address is: 20 (R5)
;__Lib_PWM_1234589_12_10_11_13_14.c, 128 :: 		
0x0B02	0x009C    LSLS	R4, R3, #2
0x0B04	0xB224    SXTH	R4, R4
0x0B06	0x1C65    ADDS	R5, R4, #1
0x0B08	0xB22D    SXTH	R5, R5
0x0B0A	0xF04F0401  MOV	R4, #1
0x0B0E	0x40AC    LSLS	R4, R5
0x0B10	0x4322    ORRS	R2, R4
0x0B12	0xE008    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14:
;__Lib_PWM_1234589_12_10_11_13_14.c, 130 :: 		
0x0B14	0x009C    LSLS	R4, R3, #2
0x0B16	0xB224    SXTH	R4, R4
0x0B18	0x1C65    ADDS	R5, R4, #1
0x0B1A	0xB22D    SXTH	R5, R5
0x0B1C	0xF04F0401  MOV	R4, #1
0x0B20	0x40AC    LSLS	R4, R5
0x0B22	0x43E4    MVN	R4, R4
0x0B24	0x4022    ANDS	R2, R4
; tmpLong end address is: 8 (R2)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15:
;__Lib_PWM_1234589_12_10_11_13_14.c, 131 :: 		
; tmpLong start address is: 8 (R2)
0x0B26	0xF2000420  ADDW	R4, R0, #32
0x0B2A	0x6022    STR	R2, [R4, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 134 :: 		
0x0B2C	0xF2000534  ADDW	R5, R0, #52
; PWM_Base end address is: 0 (R0)
0x0B30	0x009C    LSLS	R4, R3, #2
; channel end address is: 12 (R3)
0x0B32	0x192C    ADDS	R4, R5, R4
0x0B34	0x6021    STR	R1, [R4, #0]
; duty_ratio end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 135 :: 		
L_end_PWM_TIMx_Set_Duty:
0x0B36	0xB001    ADD	SP, SP, #4
0x0B38	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
_PWM_TIM1_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 202 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x0CB4	0xB081    SUB	SP, SP, #4
0x0CB6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 203 :: 		
0x0CBA	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0CBC	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x0CBE	0x4803    LDR	R0, [PC, #12]
0x0CC0	0xF7FFFD86  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 204 :: 		
L_end_PWM_TIM1_Start:
0x0CC4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CC8	0xB001    ADD	SP, SP, #4
0x0CCA	0x4770    BX	LR
0x0CCC	0x00004001  	TIM1_CR1+0
; end of _PWM_TIM1_Start
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 139 :: 		
; module start address is: 8 (R2)
; channel start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x07D0	0xB083    SUB	SP, SP, #12
0x07D2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; channel end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; channel start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 142 :: 		
0x07D6	0xF88D1004  STRB	R1, [SP, #4]
; module end address is: 8 (R2)
0x07DA	0x9002    STR	R0, [SP, #8]
0x07DC	0x4610    MOV	R0, R2
0x07DE	0xF7FFFF05  BL	_GPIO_Alternate_Function_Enable+0
0x07E2	0x9802    LDR	R0, [SP, #8]
0x07E4	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_PWM_1234589_12_10_11_13_14.c, 145 :: 		
0x07E8	0xF2000320  ADDW	R3, R0, #32
0x07EC	0x681A    LDR	R2, [R3, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 146 :: 		
0x07EE	0x008C    LSLS	R4, R1, #2
0x07F0	0xB224    SXTH	R4, R4
0x07F2	0xF04F0301  MOV	R3, #1
0x07F6	0x40A3    LSLS	R3, R4
0x07F8	0x431A    ORRS	R2, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 147 :: 		
0x07FA	0xF2000320  ADDW	R3, R0, #32
0x07FE	0x601A    STR	R2, [R3, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 150 :: 		
0x0800	0xF2000444  ADDW	R4, R0, #68
0x0804	0x6823    LDR	R3, [R4, #0]
0x0806	0xF4434300  ORR	R3, R3, #32768
0x080A	0x6023    STR	R3, [R4, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 152 :: 		
0x080C	0xF2000218  ADDW	R2, R0, #24
; tmpLongPtr start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
0x0810	0x2901    CMP	R1, #1
0x0812	0xD901    BLS	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
0x0814	0x1D12    ADDS	R2, R2, #4
; tmpLongPtr end address is: 8 (R2)
0x0816	0xE7FF    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19:
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16:
;__Lib_PWM_1234589_12_10_11_13_14.c, 157 :: 		
; tmpLongPtr start address is: 8 (R2)
0x0818	0x084B    LSRS	R3, R1, #1
0x081A	0xB2DB    UXTB	R3, R3
0x081C	0x005B    LSLS	R3, R3, #1
0x081E	0xB21B    SXTH	R3, R3
0x0820	0x428B    CMP	R3, R1
0x0822	0xD00A    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17
; channel end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 159 :: 		
0x0824	0x6814    LDR	R4, [R2, #0]
0x0826	0xF46F53D8  MVN	R3, #6912
0x082A	0xEA040303  AND	R3, R4, R3, LSL #0
0x082E	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 161 :: 		
0x0830	0x6813    LDR	R3, [R2, #0]
0x0832	0xF44343C0  ORR	R3, R3, #24576
0x0836	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 162 :: 		
0x0838	0xE009    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17:
;__Lib_PWM_1234589_12_10_11_13_14.c, 165 :: 		
; tmpLongPtr start address is: 8 (R2)
0x083A	0x6814    LDR	R4, [R2, #0]
0x083C	0xF06F031B  MVN	R3, #27
0x0840	0xEA040303  AND	R3, R4, R3, LSL #0
0x0844	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 167 :: 		
0x0846	0x6813    LDR	R3, [R2, #0]
0x0848	0xF0430360  ORR	R3, R3, #96
0x084C	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 168 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18:
;__Lib_PWM_1234589_12_10_11_13_14.c, 171 :: 		
0x084E	0x6803    LDR	R3, [R0, #0]
0x0850	0xF0430301  ORR	R3, R3, #1
0x0854	0x6003    STR	R3, [R0, #0]
; PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 172 :: 		
L_end_PWM_TIMx_Start:
0x0856	0xF8DDE000  LDR	LR, [SP, #0]
0x085A	0xB003    ADD	SP, SP, #12
0x085C	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x05EC	0xB083    SUB	SP, SP, #12
0x05EE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x05F2	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x05F4	0x00A1    LSLS	R1, R4, #2
0x05F6	0x1841    ADDS	R1, R0, R1
0x05F8	0x6809    LDR	R1, [R1, #0]
0x05FA	0xF1B13FFF  CMP	R1, #-1
0x05FE	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x0600	0xF2000134  ADDW	R1, R0, #52
0x0604	0x00A3    LSLS	R3, R4, #2
0x0606	0x18C9    ADDS	R1, R1, R3
0x0608	0x6809    LDR	R1, [R1, #0]
0x060A	0x460A    MOV	R2, R1
0x060C	0x18C1    ADDS	R1, R0, R3
0x060E	0x6809    LDR	R1, [R1, #0]
0x0610	0x9001    STR	R0, [SP, #4]
0x0612	0xF8AD4008  STRH	R4, [SP, #8]
0x0616	0x4608    MOV	R0, R1
0x0618	0x4611    MOV	R1, R2
0x061A	0xF7FFFF21  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x061E	0xF8BD4008  LDRH	R4, [SP, #8]
0x0622	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x0624	0x1C64    ADDS	R4, R4, #1
0x0626	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x0628	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x062A	0xF8DDE000  LDR	LR, [SP, #0]
0x062E	0xB003    ADD	SP, SP, #12
0x0630	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0460	0xB083    SUB	SP, SP, #12
0x0462	0xF8CDE000  STR	LR, [SP, #0]
0x0466	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0468	0xF00403FF  AND	R3, R4, #255
0x046C	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x046E	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0470	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x0474	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x0476	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x0478	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x047C	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x047E	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x0480	0x4A2D    LDR	R2, [PC, #180]
0x0482	0x9202    STR	R2, [SP, #8]
0x0484	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x0486	0x4A2D    LDR	R2, [PC, #180]
0x0488	0x9202    STR	R2, [SP, #8]
0x048A	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x048C	0x4A2C    LDR	R2, [PC, #176]
0x048E	0x9202    STR	R2, [SP, #8]
0x0490	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x0492	0x4A2C    LDR	R2, [PC, #176]
0x0494	0x9202    STR	R2, [SP, #8]
0x0496	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x0498	0x4A2B    LDR	R2, [PC, #172]
0x049A	0x9202    STR	R2, [SP, #8]
0x049C	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x049E	0x4A2B    LDR	R2, [PC, #172]
0x04A0	0x9202    STR	R2, [SP, #8]
0x04A2	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x04A4	0x4A2A    LDR	R2, [PC, #168]
0x04A6	0x9202    STR	R2, [SP, #8]
0x04A8	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x04AA	0x4A2A    LDR	R2, [PC, #168]
0x04AC	0x9202    STR	R2, [SP, #8]
0x04AE	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x04B0	0x4A29    LDR	R2, [PC, #164]
0x04B2	0x9202    STR	R2, [SP, #8]
0x04B4	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x04B6	0x2800    CMP	R0, #0
0x04B8	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x04BA	0x2801    CMP	R0, #1
0x04BC	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x04BE	0x2802    CMP	R0, #2
0x04C0	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x04C2	0x2803    CMP	R0, #3
0x04C4	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x04C6	0x2804    CMP	R0, #4
0x04C8	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x04CA	0x2805    CMP	R0, #5
0x04CC	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x04CE	0x2806    CMP	R0, #6
0x04D0	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x04D2	0x2807    CMP	R0, #7
0x04D4	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x04D6	0x2808    CMP	R0, #8
0x04D8	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x04DA	0x2201    MOVS	R2, #1
0x04DC	0xB212    SXTH	R2, R2
0x04DE	0xFA02F20C  LSL	R2, R2, R12
0x04E2	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x04E6	0x9802    LDR	R0, [SP, #8]
0x04E8	0x460A    MOV	R2, R1
0x04EA	0xF8BD1004  LDRH	R1, [SP, #4]
0x04EE	0xF7FFFE9F  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x04F2	0x9A02    LDR	R2, [SP, #8]
0x04F4	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x04F8	0xF1BC0F07  CMP	R12, #7
0x04FC	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x04FE	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0500	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x0502	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x0506	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0508	0x9101    STR	R1, [SP, #4]
0x050A	0x4601    MOV	R1, R0
0x050C	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x050E	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0510	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x0512	0x0083    LSLS	R3, R0, #2
0x0514	0xF04F020F  MOV	R2, #15
0x0518	0x409A    LSLS	R2, R3
0x051A	0x43D3    MVN	R3, R2
0x051C	0x680A    LDR	R2, [R1, #0]
0x051E	0x401A    ANDS	R2, R3
0x0520	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x0522	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x0524	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0528	0x680A    LDR	R2, [R1, #0]
0x052A	0x431A    ORRS	R2, R3
0x052C	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x052E	0xF8DDE000  LDR	LR, [SP, #0]
0x0532	0xB003    ADD	SP, SP, #12
0x0534	0x4770    BX	LR
0x0536	0xBF00    NOP
0x0538	0x00004002  	#1073872896
0x053C	0x04004002  	#1073873920
0x0540	0x08004002  	#1073874944
0x0544	0x0C004002  	#1073875968
0x0548	0x10004002  	#1073876992
0x054C	0x14004002  	#1073878016
0x0550	0x18004002  	#1073879040
0x0554	0x1C004002  	#1073880064
0x0558	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_interrupt_init:
;main.c, 172 :: 		void interrupt_init() {
0x0F9C	0xB081    SUB	SP, SP, #4
0x0F9E	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 174 :: 		GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_0 | _GPIO_PINMASK_1);  // Enable digital input through buttons D0 and D1
0x0FA2	0x2103    MOVS	R1, #3
0x0FA4	0x4810    LDR	R0, [PC, #64]
0x0FA6	0xF7FFFE4D  BL	_GPIO_Digital_Input+0
;main.c, 178 :: 		SYSCFGEN_bit = 1;                    // Enable clock for alternate pin functions
0x0FAA	0x2101    MOVS	R1, #1
0x0FAC	0xB249    SXTB	R1, R1
0x0FAE	0x480F    LDR	R0, [PC, #60]
0x0FB0	0x6001    STR	R1, [R0, #0]
;main.c, 179 :: 		SYSCFG_EXTICR1 = 0x00000033;         // Map external interrupt on PD0 and PD1         **Changed to 3300 from 0300 to (Ref Man p.294)
0x0FB2	0x2133    MOVS	R1, #51
0x0FB4	0x480E    LDR	R0, [PC, #56]
0x0FB6	0x6001    STR	R1, [R0, #0]
;main.c, 180 :: 		EXTI_RTSR = 0x00000003;              // Set interrupt on Rising edge (PD0 and PD1)
0x0FB8	0x2103    MOVS	R1, #3
0x0FBA	0x480E    LDR	R0, [PC, #56]
0x0FBC	0x6001    STR	R1, [R0, #0]
;main.c, 181 :: 		EXTI_FTSR = 0x00000000;              // Set Interrupt on Falling edge (none)
0x0FBE	0x2100    MOVS	R1, #0
0x0FC0	0x480D    LDR	R0, [PC, #52]
0x0FC2	0x6001    STR	R1, [R0, #0]
;main.c, 182 :: 		EXTI_IMR |= 0x00000003;              // Unmask bits 0 and 1 to interrupt on those lines
0x0FC4	0x480D    LDR	R0, [PC, #52]
0x0FC6	0x6800    LDR	R0, [R0, #0]
0x0FC8	0xF0400103  ORR	R1, R0, #3
0x0FCC	0x480B    LDR	R0, [PC, #44]
0x0FCE	0x6001    STR	R1, [R0, #0]
;main.c, 183 :: 		NVIC_IntEnable(IVT_INT_EXTI0);      //Enable external interrupt for enable pin
0x0FD0	0xF2400016  MOVW	R0, #22
0x0FD4	0xF7FFFEE4  BL	_NVIC_IntEnable+0
;main.c, 184 :: 		NVIC_IntEnable(IVT_INT_EXTI1);      //Enable external interrupt for direction pin
0x0FD8	0xF2400017  MOVW	R0, #23
0x0FDC	0xF7FFFEE0  BL	_NVIC_IntEnable+0
;main.c, 185 :: 		}
L_end_interrupt_init:
0x0FE0	0xF8DDE000  LDR	LR, [SP, #0]
0x0FE4	0xB001    ADD	SP, SP, #4
0x0FE6	0x4770    BX	LR
0x0FE8	0x0C004002  	GPIOD_BASE+0
0x0FEC	0x08B84247  	SYSCFGEN_bit+0
0x0FF0	0x38084001  	SYSCFG_EXTICR1+0
0x0FF4	0x3C084001  	EXTI_RTSR+0
0x0FF8	0x3C0C4001  	EXTI_FTSR+0
0x0FFC	0x3C004001  	EXTI_IMR+0
; end of _interrupt_init
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0C44	0xB081    SUB	SP, SP, #4
0x0C46	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x0C4A	0xF04F0242  MOV	R2, #66
0x0C4E	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0C50	0xF7FFFAEE  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x0C54	0xF8DDE000  LDR	LR, [SP, #0]
0x0C58	0xB001    ADD	SP, SP, #4
0x0C5A	0x4770    BX	LR
; end of _GPIO_Digital_Input
_UART_Wired_init:
;main.c, 148 :: 		void UART_Wired_init() {
0x0F58	0xB081    SUB	SP, SP, #4
0x0F5A	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 149 :: 		UART1_Init(115200);              // Initialize UART module at 115200 bps
0x0F5E	0xF44F30E1  MOV	R0, #115200
0x0F62	0xF7FFFDEB  BL	_UART1_Init+0
;main.c, 150 :: 		Delay_ms(100);                  // Wait for UART module to stabilize
0x0F66	0xF24727FE  MOVW	R7, #29438
0x0F6A	0xF2C00755  MOVT	R7, #85
0x0F6E	0xBF00    NOP
0x0F70	0xBF00    NOP
L_UART_Wired_init10:
0x0F72	0x1E7F    SUBS	R7, R7, #1
0x0F74	0xD1FD    BNE	L_UART_Wired_init10
0x0F76	0xBF00    NOP
0x0F78	0xBF00    NOP
0x0F7A	0xBF00    NOP
;main.c, 152 :: 		UART1_Write_Text("Start FTDI Wired");
0x0F7C	0x4806    LDR	R0, [PC, #24]
0x0F7E	0xF7FFFFDB  BL	_UART1_Write_Text+0
;main.c, 153 :: 		UART1_Write(13);
0x0F82	0x200D    MOVS	R0, #13
0x0F84	0xF7FFFE3C  BL	_UART1_Write+0
;main.c, 154 :: 		UART1_Write(10);
0x0F88	0x200A    MOVS	R0, #10
0x0F8A	0xF7FFFE39  BL	_UART1_Write+0
;main.c, 155 :: 		}
L_end_UART_Wired_init:
0x0F8E	0xF8DDE000  LDR	LR, [SP, #0]
0x0F92	0xB001    ADD	SP, SP, #4
0x0F94	0x4770    BX	LR
0x0F96	0xBF00    NOP
0x0F98	0x00002000  	?lstr5_main+0
; end of _UART_Wired_init
_UART1_Init:
;__Lib_UART_123_45_6.c, 439 :: 		
; baud_rate start address is: 0 (R0)
0x0B3C	0xB081    SUB	SP, SP, #4
0x0B3E	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 440 :: 		
0x0B42	0x4A09    LDR	R2, [PC, #36]
0x0B44	0xF2400100  MOVW	R1, #0
0x0B48	0xB404    PUSH	(R2)
0x0B4A	0xB402    PUSH	(R1)
0x0B4C	0xF2400300  MOVW	R3, #0
0x0B50	0xF2400200  MOVW	R2, #0
0x0B54	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0B56	0x4805    LDR	R0, [PC, #20]
0x0B58	0xF7FFFE82  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x0B5C	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 441 :: 		
L_end_UART1_Init:
0x0B5E	0xF8DDE000  LDR	LR, [SP, #0]
0x0B62	0xB001    ADD	SP, SP, #4
0x0B64	0x4770    BX	LR
0x0B66	0xBF00    NOP
0x0B68	0x17BC0000  	__GPIO_MODULE_USART1_PA9_10+0
0x0B6C	0x10004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0860	0xB08B    SUB	SP, SP, #44
0x0862	0xF8CDE000  STR	LR, [SP, #0]
0x0866	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x0868	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x086C	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x086E	0xAC06    ADD	R4, SP, #24
0x0870	0xF8AD3004  STRH	R3, [SP, #4]
0x0874	0xF8AD2008  STRH	R2, [SP, #8]
0x0878	0x9103    STR	R1, [SP, #12]
0x087A	0x9004    STR	R0, [SP, #16]
0x087C	0x4620    MOV	R0, R4
0x087E	0xF7FFFE6D  BL	_RCC_GetClocksFrequency+0
0x0882	0x9804    LDR	R0, [SP, #16]
0x0884	0x9903    LDR	R1, [SP, #12]
0x0886	0xF8BD2008  LDRH	R2, [SP, #8]
0x088A	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x088E	0x4C71    LDR	R4, [PC, #452]
0x0890	0x42A0    CMP	R0, R4
0x0892	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x0894	0x2501    MOVS	R5, #1
0x0896	0xB26D    SXTB	R5, R5
0x0898	0x4C6F    LDR	R4, [PC, #444]
0x089A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x089C	0x4D6F    LDR	R5, [PC, #444]
0x089E	0x4C70    LDR	R4, [PC, #448]
0x08A0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x08A2	0x4D70    LDR	R5, [PC, #448]
0x08A4	0x4C70    LDR	R4, [PC, #448]
0x08A6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x08A8	0x4D70    LDR	R5, [PC, #448]
0x08AA	0x4C71    LDR	R4, [PC, #452]
0x08AC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x08AE	0x4D71    LDR	R5, [PC, #452]
0x08B0	0x4C71    LDR	R4, [PC, #452]
0x08B2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x08B4	0x9C09    LDR	R4, [SP, #36]
0x08B6	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x08B8	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x08BA	0x4C70    LDR	R4, [PC, #448]
0x08BC	0x42A0    CMP	R0, R4
0x08BE	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x08C0	0x2501    MOVS	R5, #1
0x08C2	0xB26D    SXTB	R5, R5
0x08C4	0x4C6E    LDR	R4, [PC, #440]
0x08C6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x08C8	0x4D6E    LDR	R5, [PC, #440]
0x08CA	0x4C65    LDR	R4, [PC, #404]
0x08CC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x08CE	0x4D6E    LDR	R5, [PC, #440]
0x08D0	0x4C65    LDR	R4, [PC, #404]
0x08D2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x08D4	0x4D6D    LDR	R5, [PC, #436]
0x08D6	0x4C66    LDR	R4, [PC, #408]
0x08D8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x08DA	0x4D6D    LDR	R5, [PC, #436]
0x08DC	0x4C66    LDR	R4, [PC, #408]
0x08DE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x08E0	0x9C08    LDR	R4, [SP, #32]
0x08E2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x08E4	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x08E6	0x4C6B    LDR	R4, [PC, #428]
0x08E8	0x42A0    CMP	R0, R4
0x08EA	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x08EC	0x2501    MOVS	R5, #1
0x08EE	0xB26D    SXTB	R5, R5
0x08F0	0x4C69    LDR	R4, [PC, #420]
0x08F2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x08F4	0x4D69    LDR	R5, [PC, #420]
0x08F6	0x4C5A    LDR	R4, [PC, #360]
0x08F8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x08FA	0x4D69    LDR	R5, [PC, #420]
0x08FC	0x4C5A    LDR	R4, [PC, #360]
0x08FE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x0900	0x4D68    LDR	R5, [PC, #416]
0x0902	0x4C5B    LDR	R4, [PC, #364]
0x0904	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x0906	0x4D68    LDR	R5, [PC, #416]
0x0908	0x4C5B    LDR	R4, [PC, #364]
0x090A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x090C	0x9C08    LDR	R4, [SP, #32]
0x090E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x0910	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x0912	0x4C66    LDR	R4, [PC, #408]
0x0914	0x42A0    CMP	R0, R4
0x0916	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x0918	0x2501    MOVS	R5, #1
0x091A	0xB26D    SXTB	R5, R5
0x091C	0x4C64    LDR	R4, [PC, #400]
0x091E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x0920	0x4D64    LDR	R5, [PC, #400]
0x0922	0x4C4F    LDR	R4, [PC, #316]
0x0924	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x0926	0x4D64    LDR	R5, [PC, #400]
0x0928	0x4C4F    LDR	R4, [PC, #316]
0x092A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x092C	0x4D63    LDR	R5, [PC, #396]
0x092E	0x4C50    LDR	R4, [PC, #320]
0x0930	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x0932	0x4D63    LDR	R5, [PC, #396]
0x0934	0x4C50    LDR	R4, [PC, #320]
0x0936	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x0938	0x9C08    LDR	R4, [SP, #32]
0x093A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x093C	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x093E	0x4C61    LDR	R4, [PC, #388]
0x0940	0x42A0    CMP	R0, R4
0x0942	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x0944	0x2501    MOVS	R5, #1
0x0946	0xB26D    SXTB	R5, R5
0x0948	0x4C5F    LDR	R4, [PC, #380]
0x094A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x094C	0x4D5F    LDR	R5, [PC, #380]
0x094E	0x4C44    LDR	R4, [PC, #272]
0x0950	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x0952	0x4D5F    LDR	R5, [PC, #380]
0x0954	0x4C44    LDR	R4, [PC, #272]
0x0956	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x0958	0x4D5E    LDR	R5, [PC, #376]
0x095A	0x4C45    LDR	R4, [PC, #276]
0x095C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x095E	0x4D5E    LDR	R5, [PC, #376]
0x0960	0x4C45    LDR	R4, [PC, #276]
0x0962	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x0964	0x9C08    LDR	R4, [SP, #32]
0x0966	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x0968	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x096A	0x4C5C    LDR	R4, [PC, #368]
0x096C	0x42A0    CMP	R0, R4
0x096E	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x0970	0x2501    MOVS	R5, #1
0x0972	0xB26D    SXTB	R5, R5
0x0974	0x4C5A    LDR	R4, [PC, #360]
0x0976	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x0978	0x4D5A    LDR	R5, [PC, #360]
0x097A	0x4C39    LDR	R4, [PC, #228]
0x097C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x097E	0x4D5A    LDR	R5, [PC, #360]
0x0980	0x4C39    LDR	R4, [PC, #228]
0x0982	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x0984	0x4D59    LDR	R5, [PC, #356]
0x0986	0x4C3A    LDR	R4, [PC, #232]
0x0988	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x098A	0x4D59    LDR	R5, [PC, #356]
0x098C	0x4C3A    LDR	R4, [PC, #232]
0x098E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x0990	0x9C09    LDR	R4, [SP, #36]
0x0992	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x0994	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x0998	0xF8AD2008  STRH	R2, [SP, #8]
0x099C	0x9103    STR	R1, [SP, #12]
0x099E	0x9004    STR	R0, [SP, #16]
0x09A0	0x4630    MOV	R0, R6
0x09A2	0xF7FFFE23  BL	_GPIO_Alternate_Function_Enable+0
0x09A6	0x9804    LDR	R0, [SP, #16]
0x09A8	0x9903    LDR	R1, [SP, #12]
0x09AA	0xF8BD2008  LDRH	R2, [SP, #8]
0x09AE	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x09B2	0xF2000510  ADDW	R5, R0, #16
0x09B6	0x2400    MOVS	R4, #0
0x09B8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x09BA	0xF2000510  ADDW	R5, R0, #16
0x09BE	0x682C    LDR	R4, [R5, #0]
0x09C0	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x09C2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x09C4	0xF200050C  ADDW	R5, R0, #12
0x09C8	0x2400    MOVS	R4, #0
0x09CA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x09CC	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x09CE	0xF4426280  ORR	R2, R2, #1024
0x09D2	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x09D4	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x09D6	0xF200050C  ADDW	R5, R0, #12
0x09DA	0x682C    LDR	R4, [R5, #0]
0x09DC	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x09DE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x09E0	0xF200060C  ADDW	R6, R0, #12
0x09E4	0x2501    MOVS	R5, #1
0x09E6	0x6834    LDR	R4, [R6, #0]
0x09E8	0xF365344D  BFI	R4, R5, #13, #1
0x09EC	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x09EE	0xF200060C  ADDW	R6, R0, #12
0x09F2	0x2501    MOVS	R5, #1
0x09F4	0x6834    LDR	R4, [R6, #0]
0x09F6	0xF36504C3  BFI	R4, R5, #3, #1
0x09FA	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x09FC	0xF200060C  ADDW	R6, R0, #12
0x0A00	0x2501    MOVS	R5, #1
0x0A02	0x6834    LDR	R4, [R6, #0]
0x0A04	0xF3650482  BFI	R4, R5, #2, #1
0x0A08	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x0A0A	0xF2000514  ADDW	R5, R0, #20
0x0A0E	0x2400    MOVS	R4, #0
0x0A10	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x0A12	0x9D05    LDR	R5, [SP, #20]
0x0A14	0x2419    MOVS	R4, #25
0x0A16	0x4365    MULS	R5, R4, R5
0x0A18	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x0A1A	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x0A1E	0x2464    MOVS	R4, #100
0x0A20	0xFBB7F4F4  UDIV	R4, R7, R4
0x0A24	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x0A26	0x0935    LSRS	R5, R6, #4
0x0A28	0x2464    MOVS	R4, #100
0x0A2A	0x436C    MULS	R4, R5, R4
0x0A2C	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x0A2E	0x0124    LSLS	R4, R4, #4
0x0A30	0xF2040532  ADDW	R5, R4, #50
0x0A34	0x2464    MOVS	R4, #100
0x0A36	0xFBB5F4F4  UDIV	R4, R5, R4
0x0A3A	0xF004040F  AND	R4, R4, #15
0x0A3E	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x0A42	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x0A46	0xB2A4    UXTH	R4, R4
0x0A48	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x0A4A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A4E	0xB00B    ADD	SP, SP, #44
0x0A50	0x4770    BX	LR
0x0A52	0xBF00    NOP
0x0A54	0x10004001  	USART1_SR+0
0x0A58	0x08904247  	RCC_APB2ENR+0
0x0A5C	0x0C010000  	_UART1_Write+0
0x0A60	0x01002000  	_UART_Wr_Ptr+0
0x0A64	0x0E490000  	_UART1_Read+0
0x0A68	0x01042000  	_UART_Rd_Ptr+0
0x0A6C	0x0D890000  	_UART1_Data_Ready+0
0x0A70	0x01082000  	_UART_Rdy_Ptr+0
0x0A74	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0A78	0x010C2000  	_UART_Tx_Idle_Ptr+0
0x0A7C	0x44004000  	USART2_SR+0
0x0A80	0x08444247  	RCC_APB1ENR+0
0x0A84	0x0BB10000  	_UART2_Write+0
0x0A88	0x0D250000  	_UART2_Read+0
0x0A8C	0x0CD10000  	_UART2_Data_Ready+0
0x0A90	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0A94	0x48004000  	USART3_SR+0
0x0A98	0x08484247  	RCC_APB1ENR+0
0x0A9C	0xFFFFFFFF  	_UART3_Write+0
0x0AA0	0xFFFFFFFF  	_UART3_Read+0
0x0AA4	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0AA8	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0AAC	0x4C004000  	UART4_SR+0
0x0AB0	0x084C4247  	RCC_APB1ENR+0
0x0AB4	0xFFFFFFFF  	_UART4_Write+0
0x0AB8	0xFFFFFFFF  	_UART4_Read+0
0x0ABC	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0AC0	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0AC4	0x50004000  	UART5_SR+0
0x0AC8	0x08504247  	RCC_APB1ENR+0
0x0ACC	0xFFFFFFFF  	_UART5_Write+0
0x0AD0	0xFFFFFFFF  	_UART5_Read+0
0x0AD4	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0AD8	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x0ADC	0x14004001  	USART6_SR+0
0x0AE0	0x08944247  	RCC_APB2ENR+0
0x0AE4	0xFFFFFFFF  	_UART6_Write+0
0x0AE8	0xFFFFFFFF  	_UART6_Read+0
0x0AEC	0xFFFFFFFF  	_UART6_Data_Ready+0
0x0AF0	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x055C	0xB082    SUB	SP, SP, #8
0x055E	0xF8CDE000  STR	LR, [SP, #0]
0x0562	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0564	0x4619    MOV	R1, R3
0x0566	0x9101    STR	R1, [SP, #4]
0x0568	0xF000F83A  BL	_Get_Fosc_kHz+0
0x056C	0xF24031E8  MOVW	R1, #1000
0x0570	0xFB00F201  MUL	R2, R0, R1
0x0574	0x9901    LDR	R1, [SP, #4]
0x0576	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0578	0x4917    LDR	R1, [PC, #92]
0x057A	0x6809    LDR	R1, [R1, #0]
0x057C	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x0580	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x0582	0x4916    LDR	R1, [PC, #88]
0x0584	0x1889    ADDS	R1, R1, R2
0x0586	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0588	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x058A	0x1D1A    ADDS	R2, R3, #4
0x058C	0x6819    LDR	R1, [R3, #0]
0x058E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0590	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x0592	0x4911    LDR	R1, [PC, #68]
0x0594	0x6809    LDR	R1, [R1, #0]
0x0596	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x059A	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x059C	0x490F    LDR	R1, [PC, #60]
0x059E	0x1889    ADDS	R1, R1, R2
0x05A0	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x05A2	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x05A4	0xF2030208  ADDW	R2, R3, #8
0x05A8	0x1D19    ADDS	R1, R3, #4
0x05AA	0x6809    LDR	R1, [R1, #0]
0x05AC	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x05AE	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x05B0	0x4909    LDR	R1, [PC, #36]
0x05B2	0x6809    LDR	R1, [R1, #0]
0x05B4	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x05B8	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x05BA	0x4908    LDR	R1, [PC, #32]
0x05BC	0x1889    ADDS	R1, R1, R2
0x05BE	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x05C0	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x05C2	0xF203020C  ADDW	R2, R3, #12
0x05C6	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x05C8	0x6809    LDR	R1, [R1, #0]
0x05CA	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x05CC	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x05CE	0xF8DDE000  LDR	LR, [SP, #0]
0x05D2	0xB002    ADD	SP, SP, #8
0x05D4	0x4770    BX	LR
0x05D6	0xBF00    NOP
0x05D8	0x38084002  	RCC_CFGR+0
0x05DC	0x007C2000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_UART1_Write_Text:
;__Lib_UART_123_45_6.c, 78 :: 		
; uart_text start address is: 0 (R0)
0x0F38	0xB081    SUB	SP, SP, #4
0x0F3A	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 79 :: 		
0x0F3E	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x0F40	0x4803    LDR	R0, [PC, #12]
0x0F42	0xF7FFFE43  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 80 :: 		
L_end_UART1_Write_Text:
0x0F46	0xF8DDE000  LDR	LR, [SP, #0]
0x0F4A	0xB001    ADD	SP, SP, #4
0x0F4C	0x4770    BX	LR
0x0F4E	0xBF00    NOP
0x0F50	0x10004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0BCC	0xB081    SUB	SP, SP, #4
0x0BCE	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x0BD2	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x0BD4	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x0BD6	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x0BD8	0x4605    MOV	R5, R0
0x0BDA	0xB2D8    UXTB	R0, R3
0x0BDC	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x0BDE	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x0BE0	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x0BE2	0x4628    MOV	R0, R5
0x0BE4	0xF7FFFDE4  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x0BE8	0x1C72    ADDS	R2, R6, #1
0x0BEA	0xB2D2    UXTB	R2, R2
0x0BEC	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x0BEE	0x18A2    ADDS	R2, R4, R2
0x0BF0	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x0BF2	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x0BF4	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x0BF6	0xF8DDE000  LDR	LR, [SP, #0]
0x0BFA	0xB001    ADD	SP, SP, #4
0x0BFC	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x07B0	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x07B2	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x07B6	0x4601    MOV	R1, R0
0x07B8	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x07BC	0x680B    LDR	R3, [R1, #0]
0x07BE	0xF3C312C0  UBFX	R2, R3, #7, #1
0x07C2	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x07C4	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x07C6	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x07C8	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x07CA	0xB001    ADD	SP, SP, #4
0x07CC	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_UART1_Write:
;__Lib_UART_123_45_6.c, 41 :: 		
; _data start address is: 0 (R0)
0x0C00	0xB081    SUB	SP, SP, #4
0x0C02	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 42 :: 		
0x0C06	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0C08	0x4803    LDR	R0, [PC, #12]
0x0C0A	0xF7FFFDD1  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 43 :: 		
L_end_UART1_Write:
0x0C0E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C12	0xB001    ADD	SP, SP, #4
0x0C14	0x4770    BX	LR
0x0C16	0xBF00    NOP
0x0C18	0x10004001  	USART1_SR+0
; end of _UART1_Write
_UART_BT_init:
;main.c, 157 :: 		void UART_BT_init() {
0x0EE0	0xB081    SUB	SP, SP, #4
0x0EE2	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 159 :: 		UART2_Init_Advanced(115200, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x0EE6	0x4812    LDR	R0, [PC, #72]
0x0EE8	0xB401    PUSH	(R0)
0x0EEA	0xF2400300  MOVW	R3, #0
0x0EEE	0xF2400200  MOVW	R2, #0
0x0EF2	0xF2400100  MOVW	R1, #0
0x0EF6	0xF44F30E1  MOV	R0, #115200
0x0EFA	0xF7FFFE8F  BL	_UART2_Init_Advanced+0
0x0EFE	0xB001    ADD	SP, SP, #4
;main.c, 160 :: 		Delay_ms(100);                  // Wait for UART module to stabilize
0x0F00	0xF24727FE  MOVW	R7, #29438
0x0F04	0xF2C00755  MOVT	R7, #85
L_UART_BT_init12:
0x0F08	0x1E7F    SUBS	R7, R7, #1
0x0F0A	0xD1FD    BNE	L_UART_BT_init12
0x0F0C	0xBF00    NOP
0x0F0E	0xBF00    NOP
0x0F10	0xBF00    NOP
0x0F12	0xBF00    NOP
0x0F14	0xBF00    NOP
;main.c, 164 :: 		UART2_Write_Text("Start Bluetooth");
0x0F16	0x4807    LDR	R0, [PC, #28]
0x0F18	0xF000F8AA  BL	_UART2_Write_Text+0
;main.c, 165 :: 		UART2_Write(13);
0x0F1C	0x200D    MOVS	R0, #13
0x0F1E	0xF7FFFE47  BL	_UART2_Write+0
;main.c, 166 :: 		UART2_Write(10);
0x0F22	0x200A    MOVS	R0, #10
0x0F24	0xF7FFFE44  BL	_UART2_Write+0
;main.c, 167 :: 		}
L_end_UART_BT_init:
0x0F28	0xF8DDE000  LDR	LR, [SP, #0]
0x0F2C	0xB001    ADD	SP, SP, #4
0x0F2E	0x4770    BX	LR
0x0F30	0x18280000  	__GPIO_MODULE_USART2_PD56+0
0x0F34	0x00112000  	?lstr6_main+0
; end of _UART_BT_init
_UART2_Init_Advanced:
;__Lib_UART_123_45_6.c, 410 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0C1C	0xB081    SUB	SP, SP, #4
0x0C1E	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0C22	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 412 :: 		
0x0C24	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0C26	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0C28	0xB408    PUSH	(R3)
0x0C2A	0xB293    UXTH	R3, R2
0x0C2C	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0C2E	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0C30	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0C32	0xF7FFFE15  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x0C36	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 413 :: 		
L_end_UART2_Init_Advanced:
0x0C38	0xF8DDE000  LDR	LR, [SP, #0]
0x0C3C	0xB001    ADD	SP, SP, #4
0x0C3E	0x4770    BX	LR
0x0C40	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
_UART2_Write_Text:
;__Lib_UART_123_45_6.c, 82 :: 		
; uart_text start address is: 0 (R0)
0x1070	0xB081    SUB	SP, SP, #4
0x1072	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 83 :: 		
0x1076	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x1078	0x4803    LDR	R0, [PC, #12]
0x107A	0xF7FFFDA7  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 84 :: 		
L_end_UART2_Write_Text:
0x107E	0xF8DDE000  LDR	LR, [SP, #0]
0x1082	0xB001    ADD	SP, SP, #4
0x1084	0x4770    BX	LR
0x1086	0xBF00    NOP
0x1088	0x44004000  	USART2_SR+0
; end of _UART2_Write_Text
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x0BB0	0xB081    SUB	SP, SP, #4
0x0BB2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x0BB6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0BB8	0x4803    LDR	R0, [PC, #12]
0x0BBA	0xF7FFFDF9  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x0BBE	0xF8DDE000  LDR	LR, [SP, #0]
0x0BC2	0xB001    ADD	SP, SP, #4
0x0BC4	0x4770    BX	LR
0x0BC6	0xBF00    NOP
0x0BC8	0x44004000  	USART2_SR+0
; end of _UART2_Write
_motor_1_pwm_sweep:
;main.c, 114 :: 		void motor_1_pwm_sweep() {
0x1090	0xB081    SUB	SP, SP, #4
0x1092	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 115 :: 		if(current_duty < pwm_period) {                                             //Check duty cycle is < 100%
0x1096	0x4811    LDR	R0, [PC, #68]
0x1098	0x8801    LDRH	R1, [R0, #0]
0x109A	0x4811    LDR	R0, [PC, #68]
0x109C	0x8800    LDRH	R0, [R0, #0]
0x109E	0x4288    CMP	R0, R1
0x10A0	0xD204    BCS	L_motor_1_pwm_sweep6
;main.c, 116 :: 		current_duty += 10;                                                    //Increment duty cycle by 10ms
0x10A2	0x490F    LDR	R1, [PC, #60]
0x10A4	0x8808    LDRH	R0, [R1, #0]
0x10A6	0x300A    ADDS	R0, #10
0x10A8	0x8008    STRH	R0, [R1, #0]
;main.c, 117 :: 		}
0x10AA	0xE00D    B	L_motor_1_pwm_sweep7
L_motor_1_pwm_sweep6:
;main.c, 119 :: 		current_duty = 0;                                                      //Reset duty cycle to 0
0x10AC	0x2100    MOVS	R1, #0
0x10AE	0x480C    LDR	R0, [PC, #48]
0x10B0	0x8001    STRH	R1, [R0, #0]
;main.c, 121 :: 		delay_ms(50);                                                          //Delay 50ms to prevent hard direction change on motor gears
0x10B2	0xF64B177E  MOVW	R7, #47486
0x10B6	0xF2C0072A  MOVT	R7, #42
L_motor_1_pwm_sweep8:
0x10BA	0x1E7F    SUBS	R7, R7, #1
0x10BC	0xD1FD    BNE	L_motor_1_pwm_sweep8
0x10BE	0xBF00    NOP
0x10C0	0xBF00    NOP
0x10C2	0xBF00    NOP
0x10C4	0xBF00    NOP
0x10C6	0xBF00    NOP
;main.c, 122 :: 		}
L_motor_1_pwm_sweep7:
;main.c, 123 :: 		PWM_TIM1_Set_Duty(current_duty, _PWM_NON_INVERTED, _PWM_CHANNEL1);          //Activate new duty cycle
0x10C8	0x4805    LDR	R0, [PC, #20]
0x10CA	0x8800    LDRH	R0, [R0, #0]
0x10CC	0x2200    MOVS	R2, #0
0x10CE	0x2100    MOVS	R1, #0
0x10D0	0xF7FFFDC4  BL	_PWM_TIM1_Set_Duty+0
;main.c, 124 :: 		}
L_end_motor_1_pwm_sweep:
0x10D4	0xF8DDE000  LDR	LR, [SP, #0]
0x10D8	0xB001    ADD	SP, SP, #4
0x10DA	0x4770    BX	LR
0x10DC	0x00F62000  	_pwm_period+0
0x10E0	0x00242000  	_current_duty+0
; end of _motor_1_pwm_sweep
_motor_1_toggle_direction:
;main.c, 128 :: 		void motor_1_toggle_direction() {
0x0E60	0xB081    SUB	SP, SP, #4
0x0E62	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 130 :: 		motor1Direction = ~motor1Direction;
0x0E66	0x4909    LDR	R1, [PC, #36]
0x0E68	0x6808    LDR	R0, [R1, #0]
0x0E6A	0xF0800101  EOR	R1, R0, #1
0x0E6E	0x4807    LDR	R0, [PC, #28]
0x0E70	0x6001    STR	R1, [R0, #0]
;main.c, 131 :: 		change_direction_flag = 0;                                                  //Disable change direction flag
0x0E72	0x2100    MOVS	R1, #0
0x0E74	0x4806    LDR	R0, [PC, #24]
0x0E76	0x8001    STRH	R1, [R0, #0]
;main.c, 132 :: 		UART1_Write_Text("Direction changed\n");                                    //And send data via UART
0x0E78	0x4806    LDR	R0, [PC, #24]
0x0E7A	0xF000F85D  BL	_UART1_Write_Text+0
;main.c, 133 :: 		UART2_Write_Text("Direction changed\n");                                    //And send data via UART
0x0E7E	0x4806    LDR	R0, [PC, #24]
0x0E80	0xF000F8F6  BL	_UART2_Write_Text+0
;main.c, 134 :: 		}
L_end_motor_1_toggle_direction:
0x0E84	0xF8DDE000  LDR	LR, [SP, #0]
0x0E88	0xB001    ADD	SP, SP, #4
0x0E8A	0x4770    BX	LR
0x0E8C	0x02BC4242  	GPIOE_ODR+0
0x0E90	0x00542000  	_change_direction_flag+0
0x0E94	0x00562000  	?lstr1_main+0
0x0E98	0x00692000  	?lstr2_main+0
; end of _motor_1_toggle_direction
_all_motors_toggle_enable:
;main.c, 138 :: 		void all_motors_toggle_enable() {
0x0CE8	0xB081    SUB	SP, SP, #4
0x0CEA	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 139 :: 		GPIOE_ODR.B14 = ~GPIOE_ODR.B14;                                               //Toggle enable pins on ALL motor driver chips
0x0CEE	0x4909    LDR	R1, [PC, #36]
0x0CF0	0x6808    LDR	R0, [R1, #0]
0x0CF2	0xF0800101  EOR	R1, R0, #1
0x0CF6	0x4807    LDR	R0, [PC, #28]
0x0CF8	0x6001    STR	R1, [R0, #0]
;main.c, 140 :: 		motor_enable_flag = 0;                                                      //Reset motor enable flag
0x0CFA	0x2100    MOVS	R1, #0
0x0CFC	0x4806    LDR	R0, [PC, #24]
0x0CFE	0x8001    STRH	R1, [R0, #0]
;main.c, 141 :: 		UART1_Write_Text("Motor Enable changed\n");                                    //And send data via UART
0x0D00	0x4806    LDR	R0, [PC, #24]
0x0D02	0xF000F919  BL	_UART1_Write_Text+0
;main.c, 142 :: 		UART2_Write_Text("Motor Enable changed\n");                                    //And send data via UART
0x0D06	0x4806    LDR	R0, [PC, #24]
0x0D08	0xF000F9B2  BL	_UART2_Write_Text+0
;main.c, 143 :: 		}
L_end_all_motors_toggle_enable:
0x0D0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D10	0xB001    ADD	SP, SP, #4
0x0D12	0x4770    BX	LR
0x0D14	0x02B84242  	GPIOE_ODR+0
0x0D18	0x00262000  	_motor_enable_flag+0
0x0D1C	0x00282000  	?lstr3_main+0
0x0D20	0x003E2000  	?lstr4_main+0
; end of _all_motors_toggle_enable
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x12B0	0xB082    SUB	SP, SP, #8
0x12B2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x12B6	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x12B8	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x12BA	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x12BC	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12BE	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x12C0	0x2803    CMP	R0, #3
0x12C2	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x12C6	0x4893    LDR	R0, [PC, #588]
0x12C8	0x4281    CMP	R1, R0
0x12CA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x12CC	0x4892    LDR	R0, [PC, #584]
0x12CE	0x6800    LDR	R0, [R0, #0]
0x12D0	0xF0400105  ORR	R1, R0, #5
0x12D4	0x4890    LDR	R0, [PC, #576]
0x12D6	0x6001    STR	R1, [R0, #0]
0x12D8	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12DA	0x4890    LDR	R0, [PC, #576]
0x12DC	0x4281    CMP	R1, R0
0x12DE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x12E0	0x488D    LDR	R0, [PC, #564]
0x12E2	0x6800    LDR	R0, [R0, #0]
0x12E4	0xF0400104  ORR	R1, R0, #4
0x12E8	0x488B    LDR	R0, [PC, #556]
0x12EA	0x6001    STR	R1, [R0, #0]
0x12EC	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12EE	0x488C    LDR	R0, [PC, #560]
0x12F0	0x4281    CMP	R1, R0
0x12F2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x12F4	0x4888    LDR	R0, [PC, #544]
0x12F6	0x6800    LDR	R0, [R0, #0]
0x12F8	0xF0400103  ORR	R1, R0, #3
0x12FC	0x4886    LDR	R0, [PC, #536]
0x12FE	0x6001    STR	R1, [R0, #0]
0x1300	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1302	0xF64E2060  MOVW	R0, #60000
0x1306	0x4281    CMP	R1, R0
0x1308	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x130A	0x4883    LDR	R0, [PC, #524]
0x130C	0x6800    LDR	R0, [R0, #0]
0x130E	0xF0400102  ORR	R1, R0, #2
0x1312	0x4881    LDR	R0, [PC, #516]
0x1314	0x6001    STR	R1, [R0, #0]
0x1316	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1318	0xF2475030  MOVW	R0, #30000
0x131C	0x4281    CMP	R1, R0
0x131E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x1320	0x487D    LDR	R0, [PC, #500]
0x1322	0x6800    LDR	R0, [R0, #0]
0x1324	0xF0400101  ORR	R1, R0, #1
0x1328	0x487B    LDR	R0, [PC, #492]
0x132A	0x6001    STR	R1, [R0, #0]
0x132C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x132E	0x487A    LDR	R0, [PC, #488]
0x1330	0x6801    LDR	R1, [R0, #0]
0x1332	0xF06F0007  MVN	R0, #7
0x1336	0x4001    ANDS	R1, R0
0x1338	0x4877    LDR	R0, [PC, #476]
0x133A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x133C	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x133E	0x2802    CMP	R0, #2
0x1340	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x1344	0x4877    LDR	R0, [PC, #476]
0x1346	0x4281    CMP	R1, R0
0x1348	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x134A	0x4873    LDR	R0, [PC, #460]
0x134C	0x6800    LDR	R0, [R0, #0]
0x134E	0xF0400106  ORR	R1, R0, #6
0x1352	0x4871    LDR	R0, [PC, #452]
0x1354	0x6001    STR	R1, [R0, #0]
0x1356	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1358	0x4870    LDR	R0, [PC, #448]
0x135A	0x4281    CMP	R1, R0
0x135C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x135E	0x486E    LDR	R0, [PC, #440]
0x1360	0x6800    LDR	R0, [R0, #0]
0x1362	0xF0400105  ORR	R1, R0, #5
0x1366	0x486C    LDR	R0, [PC, #432]
0x1368	0x6001    STR	R1, [R0, #0]
0x136A	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x136C	0x486E    LDR	R0, [PC, #440]
0x136E	0x4281    CMP	R1, R0
0x1370	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x1372	0x4869    LDR	R0, [PC, #420]
0x1374	0x6800    LDR	R0, [R0, #0]
0x1376	0xF0400104  ORR	R1, R0, #4
0x137A	0x4867    LDR	R0, [PC, #412]
0x137C	0x6001    STR	R1, [R0, #0]
0x137E	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1380	0x486A    LDR	R0, [PC, #424]
0x1382	0x4281    CMP	R1, R0
0x1384	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x1386	0x4864    LDR	R0, [PC, #400]
0x1388	0x6800    LDR	R0, [R0, #0]
0x138A	0xF0400103  ORR	R1, R0, #3
0x138E	0x4862    LDR	R0, [PC, #392]
0x1390	0x6001    STR	R1, [R0, #0]
0x1392	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1394	0xF64B3080  MOVW	R0, #48000
0x1398	0x4281    CMP	R1, R0
0x139A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x139C	0x485E    LDR	R0, [PC, #376]
0x139E	0x6800    LDR	R0, [R0, #0]
0x13A0	0xF0400102  ORR	R1, R0, #2
0x13A4	0x485C    LDR	R0, [PC, #368]
0x13A6	0x6001    STR	R1, [R0, #0]
0x13A8	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13AA	0xF64550C0  MOVW	R0, #24000
0x13AE	0x4281    CMP	R1, R0
0x13B0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x13B2	0x4859    LDR	R0, [PC, #356]
0x13B4	0x6800    LDR	R0, [R0, #0]
0x13B6	0xF0400101  ORR	R1, R0, #1
0x13BA	0x4857    LDR	R0, [PC, #348]
0x13BC	0x6001    STR	R1, [R0, #0]
0x13BE	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x13C0	0x4855    LDR	R0, [PC, #340]
0x13C2	0x6801    LDR	R1, [R0, #0]
0x13C4	0xF06F0007  MVN	R0, #7
0x13C8	0x4001    ANDS	R1, R0
0x13CA	0x4853    LDR	R0, [PC, #332]
0x13CC	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x13CE	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x13D0	0x2801    CMP	R0, #1
0x13D2	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x13D6	0x4851    LDR	R0, [PC, #324]
0x13D8	0x4281    CMP	R1, R0
0x13DA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x13DC	0x484E    LDR	R0, [PC, #312]
0x13DE	0x6800    LDR	R0, [R0, #0]
0x13E0	0xF0400107  ORR	R1, R0, #7
0x13E4	0x484C    LDR	R0, [PC, #304]
0x13E6	0x6001    STR	R1, [R0, #0]
0x13E8	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13EA	0x4851    LDR	R0, [PC, #324]
0x13EC	0x4281    CMP	R1, R0
0x13EE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x13F0	0x4849    LDR	R0, [PC, #292]
0x13F2	0x6800    LDR	R0, [R0, #0]
0x13F4	0xF0400106  ORR	R1, R0, #6
0x13F8	0x4847    LDR	R0, [PC, #284]
0x13FA	0x6001    STR	R1, [R0, #0]
0x13FC	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13FE	0x4848    LDR	R0, [PC, #288]
0x1400	0x4281    CMP	R1, R0
0x1402	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x1404	0x4844    LDR	R0, [PC, #272]
0x1406	0x6800    LDR	R0, [R0, #0]
0x1408	0xF0400105  ORR	R1, R0, #5
0x140C	0x4842    LDR	R0, [PC, #264]
0x140E	0x6001    STR	R1, [R0, #0]
0x1410	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1412	0x4846    LDR	R0, [PC, #280]
0x1414	0x4281    CMP	R1, R0
0x1416	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x1418	0x483F    LDR	R0, [PC, #252]
0x141A	0x6800    LDR	R0, [R0, #0]
0x141C	0xF0400104  ORR	R1, R0, #4
0x1420	0x483D    LDR	R0, [PC, #244]
0x1422	0x6001    STR	R1, [R0, #0]
0x1424	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1426	0xF24D20F0  MOVW	R0, #54000
0x142A	0x4281    CMP	R1, R0
0x142C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x142E	0x483A    LDR	R0, [PC, #232]
0x1430	0x6800    LDR	R0, [R0, #0]
0x1432	0xF0400103  ORR	R1, R0, #3
0x1436	0x4838    LDR	R0, [PC, #224]
0x1438	0x6001    STR	R1, [R0, #0]
0x143A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x143C	0xF64840A0  MOVW	R0, #36000
0x1440	0x4281    CMP	R1, R0
0x1442	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x1444	0x4834    LDR	R0, [PC, #208]
0x1446	0x6800    LDR	R0, [R0, #0]
0x1448	0xF0400102  ORR	R1, R0, #2
0x144C	0x4832    LDR	R0, [PC, #200]
0x144E	0x6001    STR	R1, [R0, #0]
0x1450	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1452	0xF2446050  MOVW	R0, #18000
0x1456	0x4281    CMP	R1, R0
0x1458	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x145A	0x482F    LDR	R0, [PC, #188]
0x145C	0x6800    LDR	R0, [R0, #0]
0x145E	0xF0400101  ORR	R1, R0, #1
0x1462	0x482D    LDR	R0, [PC, #180]
0x1464	0x6001    STR	R1, [R0, #0]
0x1466	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x1468	0x482B    LDR	R0, [PC, #172]
0x146A	0x6801    LDR	R1, [R0, #0]
0x146C	0xF06F0007  MVN	R0, #7
0x1470	0x4001    ANDS	R1, R0
0x1472	0x4829    LDR	R0, [PC, #164]
0x1474	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x1476	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1478	0x2800    CMP	R0, #0
0x147A	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x147E	0x482D    LDR	R0, [PC, #180]
0x1480	0x4281    CMP	R1, R0
0x1482	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x1484	0x4824    LDR	R0, [PC, #144]
0x1486	0x6800    LDR	R0, [R0, #0]
0x1488	0xF0400107  ORR	R1, R0, #7
0x148C	0x4822    LDR	R0, [PC, #136]
0x148E	0x6001    STR	R1, [R0, #0]
0x1490	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1492	0x4825    LDR	R0, [PC, #148]
0x1494	0x4281    CMP	R1, R0
0x1496	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x1498	0x481F    LDR	R0, [PC, #124]
0x149A	0x6800    LDR	R0, [R0, #0]
0x149C	0xF0400106  ORR	R1, R0, #6
0x14A0	0x481D    LDR	R0, [PC, #116]
0x14A2	0x6001    STR	R1, [R0, #0]
0x14A4	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14A6	0x4824    LDR	R0, [PC, #144]
0x14A8	0x4281    CMP	R1, R0
0x14AA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x14AC	0x481A    LDR	R0, [PC, #104]
0x14AE	0x6800    LDR	R0, [R0, #0]
0x14B0	0xF0400105  ORR	R1, R0, #5
0x14B4	0x4818    LDR	R0, [PC, #96]
0x14B6	0x6001    STR	R1, [R0, #0]
0x14B8	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14BA	0xF5B14F7A  CMP	R1, #64000
0x14BE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x14C0	0x4815    LDR	R0, [PC, #84]
0x14C2	0x6800    LDR	R0, [R0, #0]
0x14C4	0xF0400104  ORR	R1, R0, #4
0x14C8	0x4813    LDR	R0, [PC, #76]
0x14CA	0x6001    STR	R1, [R0, #0]
0x14CC	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14CE	0xF64B3080  MOVW	R0, #48000
0x14D2	0x4281    CMP	R1, R0
0x14D4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x14D6	0x4810    LDR	R0, [PC, #64]
0x14D8	0x6800    LDR	R0, [R0, #0]
0x14DA	0xF0400103  ORR	R1, R0, #3
0x14DE	0x480E    LDR	R0, [PC, #56]
0x14E0	0x6001    STR	R1, [R0, #0]
0x14E2	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14E4	0xF5B14FFA  CMP	R1, #32000
0x14E8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x14EA	0x480B    LDR	R0, [PC, #44]
0x14EC	0x6800    LDR	R0, [R0, #0]
0x14EE	0xF0400102  ORR	R1, R0, #2
0x14F2	0x4809    LDR	R0, [PC, #36]
0x14F4	0x6001    STR	R1, [R0, #0]
0x14F6	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14F8	0xF5B15F7A  CMP	R1, #16000
0x14FC	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x14FE	0xE01D    B	#58
0x1500	0x00800101  	#16842880
0x1504	0x54190440  	#71324697
0x1508	0x00023D60  	#1029701634
0x150C	0x00030000  	#3
0x1510	0x90400002  	#168000
0x1514	0x49F00002  	#150000
0x1518	0x3C004002  	FLASH_ACR+0
0x151C	0xD4C00001  	#120000
0x1520	0x5F900001  	#90000
0x1524	0x32800002  	#144000
0x1528	0x77000001  	#96000
0x152C	0x19400001  	#72000
0x1530	0xA5E00001  	#108000
0x1534	0xB5800001  	#112000
0x1538	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x153C	0x482D    LDR	R0, [PC, #180]
0x153E	0x6800    LDR	R0, [R0, #0]
0x1540	0xF0400101  ORR	R1, R0, #1
0x1544	0x482B    LDR	R0, [PC, #172]
0x1546	0x6001    STR	R1, [R0, #0]
0x1548	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x154A	0x482A    LDR	R0, [PC, #168]
0x154C	0x6801    LDR	R1, [R0, #0]
0x154E	0xF06F0007  MVN	R0, #7
0x1552	0x4001    ANDS	R1, R0
0x1554	0x4827    LDR	R0, [PC, #156]
0x1556	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x1558	0x2101    MOVS	R1, #1
0x155A	0xB249    SXTB	R1, R1
0x155C	0x4826    LDR	R0, [PC, #152]
0x155E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x1560	0x4826    LDR	R0, [PC, #152]
0x1562	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x1564	0xF7FFFBEA  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x1568	0x4825    LDR	R0, [PC, #148]
0x156A	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x156C	0x4825    LDR	R0, [PC, #148]
0x156E	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x1570	0x4825    LDR	R0, [PC, #148]
0x1572	0xEA020100  AND	R1, R2, R0, LSL #0
0x1576	0x4825    LDR	R0, [PC, #148]
0x1578	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x157A	0xF0020001  AND	R0, R2, #1
0x157E	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x1580	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1582	0x4822    LDR	R0, [PC, #136]
0x1584	0x6800    LDR	R0, [R0, #0]
0x1586	0xF0000002  AND	R0, R0, #2
0x158A	0x2800    CMP	R0, #0
0x158C	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x158E	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1590	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x1592	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1594	0xF4023080  AND	R0, R2, #65536
0x1598	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x159A	0x481C    LDR	R0, [PC, #112]
0x159C	0x6800    LDR	R0, [R0, #0]
0x159E	0xF4003000  AND	R0, R0, #131072
0x15A2	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x15A4	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x15A6	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x15A8	0x460A    MOV	R2, R1
0x15AA	0x9901    LDR	R1, [SP, #4]
0x15AC	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x15AE	0x9101    STR	R1, [SP, #4]
0x15B0	0x4611    MOV	R1, R2
0x15B2	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x15B4	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x15B8	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x15BA	0x4814    LDR	R0, [PC, #80]
0x15BC	0x6800    LDR	R0, [R0, #0]
0x15BE	0xF0407180  ORR	R1, R0, #16777216
0x15C2	0x4812    LDR	R0, [PC, #72]
0x15C4	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x15C6	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x15C8	0x4810    LDR	R0, [PC, #64]
0x15CA	0x6800    LDR	R0, [R0, #0]
0x15CC	0xF0007000  AND	R0, R0, #33554432
0x15D0	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x15D2	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x15D4	0x460A    MOV	R2, R1
0x15D6	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x15D8	0x480A    LDR	R0, [PC, #40]
0x15DA	0x6800    LDR	R0, [R0, #0]
0x15DC	0xF000010C  AND	R1, R0, #12
0x15E0	0x0090    LSLS	R0, R2, #2
0x15E2	0xF000000C  AND	R0, R0, #12
0x15E6	0x4281    CMP	R1, R0
0x15E8	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x15EA	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x15EC	0xF8DDE000  LDR	LR, [SP, #0]
0x15F0	0xB002    ADD	SP, SP, #8
0x15F2	0x4770    BX	LR
0x15F4	0x3C004002  	FLASH_ACR+0
0x15F8	0x80204247  	FLASH_ACR+0
0x15FC	0x80244247  	FLASH_ACR+0
0x1600	0x38044002  	RCC_PLLCFGR+0
0x1604	0x38084002  	RCC_CFGR+0
0x1608	0xFFFF000F  	#1048575
0x160C	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x0D3C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x0D3E	0x480D    LDR	R0, [PC, #52]
0x0D40	0x6800    LDR	R0, [R0, #0]
0x0D42	0xF0400101  ORR	R1, R0, #1
0x0D46	0x480B    LDR	R0, [PC, #44]
0x0D48	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x0D4A	0x2100    MOVS	R1, #0
0x0D4C	0x480A    LDR	R0, [PC, #40]
0x0D4E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x0D50	0x4808    LDR	R0, [PC, #32]
0x0D52	0x6801    LDR	R1, [R0, #0]
0x0D54	0x4809    LDR	R0, [PC, #36]
0x0D56	0x4001    ANDS	R1, R0
0x0D58	0x4806    LDR	R0, [PC, #24]
0x0D5A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x0D5C	0x4908    LDR	R1, [PC, #32]
0x0D5E	0x4809    LDR	R0, [PC, #36]
0x0D60	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x0D62	0x4804    LDR	R0, [PC, #16]
0x0D64	0x6801    LDR	R1, [R0, #0]
0x0D66	0xF46F2080  MVN	R0, #262144
0x0D6A	0x4001    ANDS	R1, R0
0x0D6C	0x4801    LDR	R0, [PC, #4]
0x0D6E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x0D70	0xB001    ADD	SP, SP, #4
0x0D72	0x4770    BX	LR
0x0D74	0x38004002  	RCC_CR+0
0x0D78	0x38084002  	RCC_CFGR+0
0x0D7C	0xFFFFFEF6  	#-17367041
0x0D80	0x30102400  	#603992080
0x0D84	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x128C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x128E	0x4904    LDR	R1, [PC, #16]
0x1290	0x4804    LDR	R0, [PC, #16]
0x1292	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x1294	0x4904    LDR	R1, [PC, #16]
0x1296	0x4805    LDR	R0, [PC, #20]
0x1298	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x129A	0xB001    ADD	SP, SP, #4
0x129C	0x4770    BX	LR
0x129E	0xBF00    NOP
0x12A0	0x90400002  	#168000
0x12A4	0x00F82000  	___System_CLOCK_IN_KHZ+0
0x12A8	0x00030000  	#3
0x12AC	0x00FC2000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x1610	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x1612	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x1614	0xB001    ADD	SP, SP, #4
0x1616	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x16BC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x16BE	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x16C2	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x16C6	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x16C8	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x16CC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x16CE	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x16D0	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x16D2	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x16D4	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x16D6	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x16DA	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x16DE	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x16E2	0xB001    ADD	SP, SP, #4
0x16E4	0x4770    BX	LR
; end of ___EnableFPU
0x1924	0xB500    PUSH	(R14)
0x1926	0xF8DFB024  LDR	R11, [PC, #36]
0x192A	0xF8DFA024  LDR	R10, [PC, #36]
0x192E	0xF8DFC024  LDR	R12, [PC, #36]
0x1932	0xF7FFFA7F  BL	3636
0x1936	0xF8DFB020  LDR	R11, [PC, #32]
0x193A	0xF8DFA020  LDR	R10, [PC, #32]
0x193E	0xF8DFC020  LDR	R12, [PC, #32]
0x1942	0xF7FFFA77  BL	3636
0x1946	0xBD00    POP	(R15)
0x1948	0x4770    BX	LR
0x194A	0xBF00    NOP
0x194C	0x00002000  	#536870912
0x1950	0x00212000  	#536870945
0x1954	0x19000000  	#6400
0x1958	0x00222000  	#536870946
0x195C	0x00F62000  	#536871158
0x1960	0x16E60000  	#5862
0x19C0	0xB500    PUSH	(R14)
0x19C2	0xF8DFB010  LDR	R11, [PC, #16]
0x19C6	0xF8DFA010  LDR	R10, [PC, #16]
0x19CA	0xF7FFFB33  BL	4148
0x19CE	0xBD00    POP	(R15)
0x19D0	0x4770    BX	LR
0x19D2	0xBF00    NOP
0x19D4	0x00002000  	#536870912
0x19D8	0x01102000  	#536871184
_USART1_INT:
;main.c, 197 :: 		void USART1_INT() iv IVT_INT_USART1 ics ICS_AUTO {
0x1618	0xE92D0FF0  PUSH	(R4, R5, R6, R7, R8, R9, R10, R11)
0x161C	0xB081    SUB	SP, SP, #4
0x161E	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 198 :: 		if(UART1_Data_ready()) {      //If data is received from Wired UART
0x1622	0xF7FFFBB1  BL	_UART1_Data_Ready+0
0x1626	0x2800    CMP	R0, #0
0x1628	0xD031    BEQ	L_USART1_INT14
;main.c, 199 :: 		uart_rd = UART1_Read();   //Read the received data
0x162A	0xF7FFFC0D  BL	_UART1_Read+0
0x162E	0x491B    LDR	R1, [PC, #108]
0x1630	0x7008    STRB	R0, [R1, #0]
;main.c, 201 :: 		if(uart_rd == 'd') {
0x1632	0xB2C0    UXTB	R0, R0
0x1634	0x2864    CMP	R0, #100
0x1636	0xD103    BNE	L_USART1_INT15
;main.c, 202 :: 		change_direction_flag = 1;
0x1638	0x2101    MOVS	R1, #1
0x163A	0x4819    LDR	R0, [PC, #100]
0x163C	0x8001    STRH	R1, [R0, #0]
;main.c, 203 :: 		}
0x163E	0xE026    B	L_USART1_INT16
L_USART1_INT15:
;main.c, 205 :: 		else if(uart_rd == 'e') {
0x1640	0x4816    LDR	R0, [PC, #88]
0x1642	0x7800    LDRB	R0, [R0, #0]
0x1644	0x2865    CMP	R0, #101
0x1646	0xD103    BNE	L_USART1_INT17
;main.c, 206 :: 		motor_enable_flag = 1;
0x1648	0x2101    MOVS	R1, #1
0x164A	0x4816    LDR	R0, [PC, #88]
0x164C	0x8001    STRH	R1, [R0, #0]
;main.c, 207 :: 		}
0x164E	0xE01E    B	L_USART1_INT18
L_USART1_INT17:
;main.c, 209 :: 		else if(uart_rd == 's') {
0x1650	0x4812    LDR	R0, [PC, #72]
0x1652	0x7800    LDRB	R0, [R0, #0]
0x1654	0x2873    CMP	R0, #115
0x1656	0xD11A    BNE	L_USART1_INT19
;main.c, 210 :: 		if(pwm_stopped == 0) {
0x1658	0x4813    LDR	R0, [PC, #76]
0x165A	0x8800    LDRH	R0, [R0, #0]
0x165C	0xB960    CBNZ	R0, L_USART1_INT20
;main.c, 211 :: 		PWM_TIM1_Stop(_PWM_CHANNEL1);
0x165E	0x2000    MOVS	R0, #0
0x1660	0xF7FFFBDA  BL	_PWM_TIM1_Stop+0
;main.c, 212 :: 		pwm_stopped = 1;
0x1664	0x2101    MOVS	R1, #1
0x1666	0x4810    LDR	R0, [PC, #64]
0x1668	0x8001    STRH	R1, [R0, #0]
;main.c, 213 :: 		UART1_Write_Text("PWM Stopped\n");                                    //And send data via UART
0x166A	0x4810    LDR	R0, [PC, #64]
0x166C	0xF7FFFC64  BL	_UART1_Write_Text+0
;main.c, 214 :: 		UART2_Write_Text("PWM Stopped\n");                                    //And send data via UART
0x1670	0x480F    LDR	R0, [PC, #60]
0x1672	0xF7FFFCFD  BL	_UART2_Write_Text+0
;main.c, 215 :: 		}
0x1676	0xE00A    B	L_USART1_INT21
L_USART1_INT20:
;main.c, 218 :: 		motor_1_pwm_init();
0x1678	0xF7FFFC10  BL	_motor_1_pwm_init+0
;main.c, 219 :: 		pwm_stopped = 0;
0x167C	0x2100    MOVS	R1, #0
0x167E	0x480A    LDR	R0, [PC, #40]
0x1680	0x8001    STRH	R1, [R0, #0]
;main.c, 220 :: 		UART1_Write_Text("PWM Started\n");                                    //And send data via UART
0x1682	0x480C    LDR	R0, [PC, #48]
0x1684	0xF7FFFC58  BL	_UART1_Write_Text+0
;main.c, 221 :: 		UART2_Write_Text("PWM Started\n");                                    //And send data via UART
0x1688	0x480B    LDR	R0, [PC, #44]
0x168A	0xF7FFFCF1  BL	_UART2_Write_Text+0
;main.c, 222 :: 		}
L_USART1_INT21:
;main.c, 223 :: 		}
L_USART1_INT19:
L_USART1_INT18:
L_USART1_INT16:
;main.c, 224 :: 		}
L_USART1_INT14:
;main.c, 226 :: 		}
L_end_USART1_INT:
0x168E	0xF8DDE000  LDR	LR, [SP, #0]
0x1692	0xB001    ADD	SP, SP, #4
0x1694	0xE8BD0FF0  POP	(R4, R5, R6, R7, R8, R9, R10, R11)
0x1698	0x4770    BX	LR
0x169A	0xBF00    NOP
0x169C	0x00212000  	_uart_rd+0
0x16A0	0x00542000  	_change_direction_flag+0
0x16A4	0x00262000  	_motor_enable_flag+0
0x16A8	0x008C2000  	_pwm_stopped+0
0x16AC	0x008E2000  	?lstr7_main+0
0x16B0	0x009B2000  	?lstr8_main+0
0x16B4	0x00A82000  	?lstr9_main+0
0x16B8	0x00B52000  	?lstr10_main+0
; end of _USART1_INT
_UART1_Data_Ready:
;__Lib_UART_123_45_6.c, 140 :: 		
0x0D88	0xB081    SUB	SP, SP, #4
0x0D8A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 141 :: 		
0x0D8E	0x4803    LDR	R0, [PC, #12]
0x0D90	0xF7FFFEEE  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 142 :: 		
L_end_UART1_Data_Ready:
0x0D94	0xF8DDE000  LDR	LR, [SP, #0]
0x0D98	0xB001    ADD	SP, SP, #4
0x0D9A	0x4770    BX	LR
0x0D9C	0x10004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_6_UARTx_Data_Ready:
;__Lib_UART_123_45_6.c, 135 :: 		
; UART_Base start address is: 0 (R0)
0x0B70	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 137 :: 		
0x0B72	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0B74	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45_6.c, 138 :: 		
L_end_UARTx_Data_Ready:
0x0B78	0xB001    ADD	SP, SP, #4
0x0B7A	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Data_Ready
_UART1_Read:
;__Lib_UART_123_45_6.c, 110 :: 		
0x0E48	0xB081    SUB	SP, SP, #4
0x0E4A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 111 :: 		
0x0E4E	0x4803    LDR	R0, [PC, #12]
0x0E50	0xF7FFFE94  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 112 :: 		
L_end_UART1_Read:
0x0E54	0xF8DDE000  LDR	LR, [SP, #0]
0x0E58	0xB001    ADD	SP, SP, #4
0x0E5A	0x4770    BX	LR
0x0E5C	0x10004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_6_UARTx_Read:
;__Lib_UART_123_45_6.c, 102 :: 		
; UART_Base start address is: 0 (R0)
0x0B7C	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 104 :: 		
L___Lib_UART_123_45_6_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x0B7E	0x6802    LDR	R2, [R0, #0]
0x0B80	0xF3C21140  UBFX	R1, R2, #5, #1
0x0B84	0xB901    CBNZ	R1, L___Lib_UART_123_45_6_UARTx_Read5
0x0B86	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Read4
L___Lib_UART_123_45_6_UARTx_Read5:
;__Lib_UART_123_45_6.c, 107 :: 		
0x0B88	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x0B8A	0x6809    LDR	R1, [R1, #0]
0x0B8C	0xB288    UXTH	R0, R1
;__Lib_UART_123_45_6.c, 108 :: 		
L_end_UARTx_Read:
0x0B8E	0xB001    ADD	SP, SP, #4
0x0B90	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Read
_PWM_TIM1_Stop:
;__Lib_PWM_1234589_12_10_11_13_14.c, 206 :: 		
; channel start address is: 0 (R0)
0x0E18	0xB081    SUB	SP, SP, #4
0x0E1A	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 207 :: 		
0x0E1E	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x0E20	0x4803    LDR	R0, [PC, #12]
0x0E22	0xF7FFFEB7  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Stop+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 208 :: 		
L_end_PWM_TIM1_Stop:
0x0E26	0xF8DDE000  LDR	LR, [SP, #0]
0x0E2A	0xB001    ADD	SP, SP, #4
0x0E2C	0x4770    BX	LR
0x0E2E	0xBF00    NOP
0x0E30	0x00004001  	TIM1_CR1+0
; end of _PWM_TIM1_Stop
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Stop:
;__Lib_PWM_1234589_12_10_11_13_14.c, 176 :: 		
; channel start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0B94	0xB081    SUB	SP, SP, #4
; channel end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 177 :: 		
0x0B96	0xF2000420  ADDW	R4, R0, #32
; PWM_Base end address is: 0 (R0)
0x0B9A	0x008B    LSLS	R3, R1, #2
0x0B9C	0xB21B    SXTH	R3, R3
; channel end address is: 4 (R1)
0x0B9E	0xF04F0201  MOV	R2, #1
0x0BA2	0x409A    LSLS	R2, R3
0x0BA4	0x43D3    MVN	R3, R2
0x0BA6	0x6822    LDR	R2, [R4, #0]
0x0BA8	0x401A    ANDS	R2, R3
0x0BAA	0x6022    STR	R2, [R4, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 178 :: 		
L_end_PWM_TIMx_Stop:
0x0BAC	0xB001    ADD	SP, SP, #4
0x0BAE	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Stop
_USART2_INT:
;main.c, 228 :: 		void USART2_INT() iv IVT_INT_USART2 ics ICS_AUTO {
0x10FC	0xE92D0FF0  PUSH	(R4, R5, R6, R7, R8, R9, R10, R11)
0x1100	0xB081    SUB	SP, SP, #4
0x1102	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 229 :: 		if (UART2_Data_Ready()) {     //If data is received from Bluetooth UART
0x1106	0xF7FFFDE3  BL	_UART2_Data_Ready+0
0x110A	0x2800    CMP	R0, #0
0x110C	0xD031    BEQ	L_USART2_INT22
;main.c, 230 :: 		uart_rd = UART2_Read();  //Read the received data
0x110E	0xF7FFFE09  BL	_UART2_Read+0
0x1112	0x491B    LDR	R1, [PC, #108]
0x1114	0x7008    STRB	R0, [R1, #0]
;main.c, 232 :: 		if(uart_rd == 'd') {
0x1116	0xB2C0    UXTB	R0, R0
0x1118	0x2864    CMP	R0, #100
0x111A	0xD103    BNE	L_USART2_INT23
;main.c, 233 :: 		change_direction_flag = 1;
0x111C	0x2101    MOVS	R1, #1
0x111E	0x4819    LDR	R0, [PC, #100]
0x1120	0x8001    STRH	R1, [R0, #0]
;main.c, 234 :: 		}
0x1122	0xE026    B	L_USART2_INT24
L_USART2_INT23:
;main.c, 236 :: 		else if(uart_rd == 'e') {
0x1124	0x4816    LDR	R0, [PC, #88]
0x1126	0x7800    LDRB	R0, [R0, #0]
0x1128	0x2865    CMP	R0, #101
0x112A	0xD103    BNE	L_USART2_INT25
;main.c, 237 :: 		motor_enable_flag = 1;
0x112C	0x2101    MOVS	R1, #1
0x112E	0x4816    LDR	R0, [PC, #88]
0x1130	0x8001    STRH	R1, [R0, #0]
;main.c, 238 :: 		}
0x1132	0xE01E    B	L_USART2_INT26
L_USART2_INT25:
;main.c, 240 :: 		else if(uart_rd == 's') {
0x1134	0x4812    LDR	R0, [PC, #72]
0x1136	0x7800    LDRB	R0, [R0, #0]
0x1138	0x2873    CMP	R0, #115
0x113A	0xD11A    BNE	L_USART2_INT27
;main.c, 241 :: 		if(pwm_stopped == 0) {
0x113C	0x4813    LDR	R0, [PC, #76]
0x113E	0x8800    LDRH	R0, [R0, #0]
0x1140	0xB960    CBNZ	R0, L_USART2_INT28
;main.c, 242 :: 		PWM_TIM1_Stop(_PWM_CHANNEL1);
0x1142	0x2000    MOVS	R0, #0
0x1144	0xF7FFFE68  BL	_PWM_TIM1_Stop+0
;main.c, 243 :: 		pwm_stopped = 1;
0x1148	0x2101    MOVS	R1, #1
0x114A	0x4810    LDR	R0, [PC, #64]
0x114C	0x8001    STRH	R1, [R0, #0]
;main.c, 244 :: 		UART1_Write_Text("PWM Stopped\n");                                    //And send data via UART
0x114E	0x4810    LDR	R0, [PC, #64]
0x1150	0xF7FFFEF2  BL	_UART1_Write_Text+0
;main.c, 245 :: 		UART2_Write_Text("PWM Stopped\n");                                    //And send data via UART
0x1154	0x480F    LDR	R0, [PC, #60]
0x1156	0xF7FFFF8B  BL	_UART2_Write_Text+0
;main.c, 246 :: 		}
0x115A	0xE00A    B	L_USART2_INT29
L_USART2_INT28:
;main.c, 249 :: 		motor_1_pwm_init();
0x115C	0xF7FFFE9E  BL	_motor_1_pwm_init+0
;main.c, 250 :: 		pwm_stopped = 0;
0x1160	0x2100    MOVS	R1, #0
0x1162	0x480A    LDR	R0, [PC, #40]
0x1164	0x8001    STRH	R1, [R0, #0]
;main.c, 251 :: 		UART1_Write_Text("PWM Started\n");                                    //And send data via UART
0x1166	0x480C    LDR	R0, [PC, #48]
0x1168	0xF7FFFEE6  BL	_UART1_Write_Text+0
;main.c, 252 :: 		UART2_Write_Text("PWM Started\n");                                    //And send data via UART
0x116C	0x480B    LDR	R0, [PC, #44]
0x116E	0xF7FFFF7F  BL	_UART2_Write_Text+0
;main.c, 253 :: 		}
L_USART2_INT29:
;main.c, 254 :: 		}
L_USART2_INT27:
L_USART2_INT26:
L_USART2_INT24:
;main.c, 255 :: 		}
L_USART2_INT22:
;main.c, 256 :: 		}
L_end_USART2_INT:
0x1172	0xF8DDE000  LDR	LR, [SP, #0]
0x1176	0xB001    ADD	SP, SP, #4
0x1178	0xE8BD0FF0  POP	(R4, R5, R6, R7, R8, R9, R10, R11)
0x117C	0x4770    BX	LR
0x117E	0xBF00    NOP
0x1180	0x00212000  	_uart_rd+0
0x1184	0x00542000  	_change_direction_flag+0
0x1188	0x00262000  	_motor_enable_flag+0
0x118C	0x008C2000  	_pwm_stopped+0
0x1190	0x00C22000  	?lstr11_main+0
0x1194	0x00CF2000  	?lstr12_main+0
0x1198	0x00DC2000  	?lstr13_main+0
0x119C	0x00E92000  	?lstr14_main+0
; end of _USART2_INT
_UART2_Data_Ready:
;__Lib_UART_123_45_6.c, 144 :: 		
0x0CD0	0xB081    SUB	SP, SP, #4
0x0CD2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 145 :: 		
0x0CD6	0x4803    LDR	R0, [PC, #12]
0x0CD8	0xF7FFFF4A  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 146 :: 		
L_end_UART2_Data_Ready:
0x0CDC	0xF8DDE000  LDR	LR, [SP, #0]
0x0CE0	0xB001    ADD	SP, SP, #4
0x0CE2	0x4770    BX	LR
0x0CE4	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Read:
;__Lib_UART_123_45_6.c, 114 :: 		
0x0D24	0xB081    SUB	SP, SP, #4
0x0D26	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 115 :: 		
0x0D2A	0x4803    LDR	R0, [PC, #12]
0x0D2C	0xF7FFFF26  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 116 :: 		
L_end_UART2_Read:
0x0D30	0xF8DDE000  LDR	LR, [SP, #0]
0x0D34	0xB001    ADD	SP, SP, #4
0x0D36	0x4770    BX	LR
0x0D38	0x44004000  	USART2_SR+0
; end of _UART2_Read
_EnableInt:
;main.c, 187 :: 		void EnableInt() iv IVT_INT_EXTI0 ics ICS_AUTO {
;main.c, 188 :: 		EXTI_PR.B0 = 1;                     // clear flag
0x11A0	0x2101    MOVS	R1, #1
0x11A2	0xB249    SXTB	R1, R1
0x11A4	0x4802    LDR	R0, [PC, #8]
0x11A6	0x6001    STR	R1, [R0, #0]
;main.c, 189 :: 		motor_enable_flag = 1;    // Toggle Direction(Pin)
0x11A8	0x2101    MOVS	R1, #1
0x11AA	0x4802    LDR	R0, [PC, #8]
0x11AC	0x8001    STRH	R1, [R0, #0]
;main.c, 190 :: 		}
L_end_EnableInt:
0x11AE	0x4770    BX	LR
0x11B0	0x82804227  	EXTI_PR+0
0x11B4	0x00262000  	_motor_enable_flag+0
; end of _EnableInt
_DirectionInt:
;main.c, 192 :: 		void DirectionInt() iv IVT_INT_EXTI1 ics ICS_AUTO {
;main.c, 193 :: 		EXTI_PR.B1 = 1;                     // clear flag
0x10E4	0x2101    MOVS	R1, #1
0x10E6	0xB249    SXTB	R1, R1
0x10E8	0x4802    LDR	R0, [PC, #8]
0x10EA	0x6001    STR	R1, [R0, #0]
;main.c, 194 :: 		change_direction_flag = 1;
0x10EC	0x2101    MOVS	R1, #1
0x10EE	0x4802    LDR	R0, [PC, #8]
0x10F0	0x8001    STRH	R1, [R0, #0]
;main.c, 195 :: 		}
L_end_DirectionInt:
0x10F2	0x4770    BX	LR
0x10F4	0x82844227  	EXTI_PR+0
0x10F8	0x00542000  	_change_direction_flag+0
; end of _DirectionInt
;main.c,0 :: ?ICS_pwm_frequency [2]
0x16E6	0x0064 ;?ICS_pwm_frequency+0
; end of ?ICS_pwm_frequency
;main.c,0 :: ?ICS_current_duty [2]
0x16E8	0x0000 ;?ICS_current_duty+0
; end of ?ICS_current_duty
;main.c,0 :: ?ICS_motor_enable_flag [2]
0x16EA	0x0000 ;?ICS_motor_enable_flag+0
; end of ?ICS_motor_enable_flag
;main.c,0 :: ?ICS?lstr3_main [22]
0x16EC	0x6F746F4D ;?ICS?lstr3_main+0
0x16F0	0x6E452072 ;?ICS?lstr3_main+4
0x16F4	0x656C6261 ;?ICS?lstr3_main+8
0x16F8	0x61686320 ;?ICS?lstr3_main+12
0x16FC	0x6465676E ;?ICS?lstr3_main+16
0x1700	0x000A ;?ICS?lstr3_main+20
; end of ?ICS?lstr3_main
;main.c,0 :: ?ICS?lstr4_main [22]
0x1702	0x6F746F4D ;?ICS?lstr4_main+0
0x1706	0x6E452072 ;?ICS?lstr4_main+4
0x170A	0x656C6261 ;?ICS?lstr4_main+8
0x170E	0x61686320 ;?ICS?lstr4_main+12
0x1712	0x6465676E ;?ICS?lstr4_main+16
0x1716	0x000A ;?ICS?lstr4_main+20
; end of ?ICS?lstr4_main
;main.c,0 :: ?ICS_change_direction_flag [2]
0x1718	0x0000 ;?ICS_change_direction_flag+0
; end of ?ICS_change_direction_flag
;,0 :: _initBlock_6 [38]
; Containing: ?ICS?lstr1_main [19]
;             ?ICS?lstr2_main [19]
0x171A	0x65726944 ;_initBlock_6+0 : ?ICS?lstr1_main at 0x171A
0x171E	0x6F697463 ;_initBlock_6+4
0x1722	0x6863206E ;_initBlock_6+8
0x1726	0x65676E61 ;_initBlock_6+12
0x172A	0x44000A64 ;_initBlock_6+16 : ?ICS?lstr2_main at 0x172D
0x172E	0x63657269 ;_initBlock_6+20
0x1732	0x6E6F6974 ;_initBlock_6+24
0x1736	0x61686320 ;_initBlock_6+28
0x173A	0x6465676E ;_initBlock_6+32
0x173E	0x000A ;_initBlock_6+36
; end of _initBlock_6
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x1740	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x1744	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x1748	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x174C	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;main.c,0 :: ?ICS_pwm_stopped [2]
0x1750	0x0000 ;?ICS_pwm_stopped+0
; end of ?ICS_pwm_stopped
;,0 :: _initBlock_9 [26]
; Containing: ?ICS?lstr7_main [13]
;             ?ICS?lstr8_main [13]
0x1752	0x204D5750 ;_initBlock_9+0 : ?ICS?lstr7_main at 0x1752
0x1756	0x706F7453 ;_initBlock_9+4
0x175A	0x0A646570 ;_initBlock_9+8
0x175E	0x4D575000 ;_initBlock_9+12 : ?ICS?lstr8_main at 0x175F
0x1762	0x6F745320 ;_initBlock_9+16
0x1766	0x64657070 ;_initBlock_9+20
0x176A	0x000A ;_initBlock_9+24
; end of _initBlock_9
;,0 :: _initBlock_10 [26]
; Containing: ?ICS?lstr9_main [13]
;             ?ICS?lstr10_main [13]
0x176C	0x204D5750 ;_initBlock_10+0 : ?ICS?lstr9_main at 0x176C
0x1770	0x72617453 ;_initBlock_10+4
0x1774	0x0A646574 ;_initBlock_10+8
0x1778	0x4D575000 ;_initBlock_10+12 : ?ICS?lstr10_main at 0x1779
0x177C	0x61745320 ;_initBlock_10+16
0x1780	0x64657472 ;_initBlock_10+20
0x1784	0x000A ;_initBlock_10+24
; end of _initBlock_10
;,0 :: _initBlock_11 [26]
; Containing: ?ICS?lstr11_main [13]
;             ?ICS?lstr12_main [13]
0x1786	0x204D5750 ;_initBlock_11+0 : ?ICS?lstr11_main at 0x1786
0x178A	0x706F7453 ;_initBlock_11+4
0x178E	0x0A646570 ;_initBlock_11+8
0x1792	0x4D575000 ;_initBlock_11+12 : ?ICS?lstr12_main at 0x1793
0x1796	0x6F745320 ;_initBlock_11+16
0x179A	0x64657070 ;_initBlock_11+20
0x179E	0x000A ;_initBlock_11+24
; end of _initBlock_11
;,0 :: _initBlock_12 [26]
; Containing: ?ICS?lstr13_main [13]
;             ?ICS?lstr14_main [13]
0x17A0	0x204D5750 ;_initBlock_12+0 : ?ICS?lstr13_main at 0x17A0
0x17A4	0x72617453 ;_initBlock_12+4
0x17A8	0x0A646574 ;_initBlock_12+8
0x17AC	0x4D575000 ;_initBlock_12+12 : ?ICS?lstr14_main at 0x17AD
0x17B0	0x61745320 ;_initBlock_12+16
0x17B4	0x64657472 ;_initBlock_12+20
0x17B8	0x000A ;_initBlock_12+24
; end of _initBlock_12
;__Lib_GPIO_32F4xx_Defs.c,789 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x17BC	0x00000709 ;__GPIO_MODULE_USART1_PA9_10+0
0x17C0	0x0000070A ;__GPIO_MODULE_USART1_PA9_10+4
0x17C4	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x17C8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x17CC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x17D0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x17D4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x17D8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x17DC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x17E0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x17E4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x17E8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x17EC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x17F0	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+52
0x17F4	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+56
0x17F8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x17FC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x1800	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x1804	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x1808	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x180C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x1810	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x1814	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x1818	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x181C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x1820	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x1824	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F4xx_Defs.c,801 :: __GPIO_MODULE_USART2_PD56 [108]
0x1828	0x00000735 ;__GPIO_MODULE_USART2_PD56+0
0x182C	0x00000736 ;__GPIO_MODULE_USART2_PD56+4
0x1830	0xFFFFFFFF ;__GPIO_MODULE_USART2_PD56+8
0x1834	0x00000000 ;__GPIO_MODULE_USART2_PD56+12
0x1838	0x00000000 ;__GPIO_MODULE_USART2_PD56+16
0x183C	0x00000000 ;__GPIO_MODULE_USART2_PD56+20
0x1840	0x00000000 ;__GPIO_MODULE_USART2_PD56+24
0x1844	0x00000000 ;__GPIO_MODULE_USART2_PD56+28
0x1848	0x00000000 ;__GPIO_MODULE_USART2_PD56+32
0x184C	0x00000000 ;__GPIO_MODULE_USART2_PD56+36
0x1850	0x00000000 ;__GPIO_MODULE_USART2_PD56+40
0x1854	0x00000000 ;__GPIO_MODULE_USART2_PD56+44
0x1858	0x00000000 ;__GPIO_MODULE_USART2_PD56+48
0x185C	0x00001018 ;__GPIO_MODULE_USART2_PD56+52
0x1860	0x00001018 ;__GPIO_MODULE_USART2_PD56+56
0x1864	0x00000000 ;__GPIO_MODULE_USART2_PD56+60
0x1868	0x00000000 ;__GPIO_MODULE_USART2_PD56+64
0x186C	0x00000000 ;__GPIO_MODULE_USART2_PD56+68
0x1870	0x00000000 ;__GPIO_MODULE_USART2_PD56+72
0x1874	0x00000000 ;__GPIO_MODULE_USART2_PD56+76
0x1878	0x00000000 ;__GPIO_MODULE_USART2_PD56+80
0x187C	0x00000000 ;__GPIO_MODULE_USART2_PD56+84
0x1880	0x00000000 ;__GPIO_MODULE_USART2_PD56+88
0x1884	0x00000000 ;__GPIO_MODULE_USART2_PD56+92
0x1888	0x00000000 ;__GPIO_MODULE_USART2_PD56+96
0x188C	0x00000000 ;__GPIO_MODULE_USART2_PD56+100
0x1890	0x00000000 ;__GPIO_MODULE_USART2_PD56+104
; end of __GPIO_MODULE_USART2_PD56
;__Lib_GPIO_32F4xx_Defs.c,448 :: __GPIO_MODULE_TIM1_CH1_PE9 [108]
0x1894	0x00000149 ;__GPIO_MODULE_TIM1_CH1_PE9+0
0x1898	0xFFFFFFFF ;__GPIO_MODULE_TIM1_CH1_PE9+4
0x189C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+8
0x18A0	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+12
0x18A4	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+16
0x18A8	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+20
0x18AC	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+24
0x18B0	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+28
0x18B4	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+32
0x18B8	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+36
0x18BC	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+40
0x18C0	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+44
0x18C4	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+48
0x18C8	0x00001018 ;__GPIO_MODULE_TIM1_CH1_PE9+52
0x18CC	0xFFFFFFFF ;__GPIO_MODULE_TIM1_CH1_PE9+56
0x18D0	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+60
0x18D4	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+64
0x18D8	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+68
0x18DC	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+72
0x18E0	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+76
0x18E4	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+80
0x18E8	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+84
0x18EC	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+88
0x18F0	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+92
0x18F4	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+96
0x18F8	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+100
0x18FC	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+104
; end of __GPIO_MODULE_TIM1_CH1_PE9
;,0 :: _initBlock_16 [33]
; Containing: ?ICS?lstr5_main [17]
;             ?ICS?lstr6_main [16]
0x1900	0x72617453 ;_initBlock_16+0 : ?ICS?lstr5_main at 0x1900
0x1904	0x54462074 ;_initBlock_16+4
0x1908	0x57204944 ;_initBlock_16+8
0x190C	0x64657269 ;_initBlock_16+12
0x1910	0x61745300 ;_initBlock_16+16 : ?ICS?lstr6_main at 0x1911
0x1914	0x42207472 ;_initBlock_16+20
0x1918	0x7465756C ;_initBlock_16+24
0x191C	0x68746F6F ;_initBlock_16+28
0x1920	0x00 ;_initBlock_16+32
; end of _initBlock_16
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [168]    _GPIO_Clk_Enable
0x0230     [560]    _GPIO_Config
0x0460     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x055C     [132]    _RCC_GetClocksFrequency
0x05E0      [12]    _Get_Fosc_kHz
0x05EC      [70]    _GPIO_Alternate_Function_Enable
0x0634     [380]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
0x07B0      [30]    __Lib_UART_123_45_6_UARTx_Write
0x07D0     [142]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
0x0860     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x0AF4      [70]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
0x0B3C      [52]    _UART1_Init
0x0B70      [12]    __Lib_UART_123_45_6_UARTx_Data_Ready
0x0B7C      [22]    __Lib_UART_123_45_6_UARTx_Read
0x0B94      [28]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Stop
0x0BB0      [28]    _UART2_Write
0x0BCC      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x0C00      [28]    _UART1_Write
0x0C1C      [40]    _UART2_Init_Advanced
0x0C44      [24]    _GPIO_Digital_Input
0x0C5C      [32]    _PWM_TIM1_Set_Duty
0x0C7C      [28]    _PWM_TIM1_Init
0x0C98      [28]    _GPIO_Digital_Output
0x0CB4      [28]    _PWM_TIM1_Start
0x0CD0      [24]    _UART2_Data_Ready
0x0CE8      [60]    _all_motors_toggle_enable
0x0D24      [24]    _UART2_Read
0x0D3C      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0D88      [24]    _UART1_Data_Ready
0x0DA0     [120]    _NVIC_IntEnable
0x0E18      [28]    _PWM_TIM1_Stop
0x0E34      [20]    ___CC2DW
0x0E48      [24]    _UART1_Read
0x0E60      [60]    _motor_1_toggle_direction
0x0E9C      [64]    _motor_1_pwm_init
0x0EE0      [88]    _UART_BT_init
0x0F38      [28]    _UART1_Write_Text
0x0F58      [68]    _UART_Wired_init
0x0F9C     [100]    _interrupt_init
0x1000      [52]    _motor_1_init
0x1034      [58]    ___FillZeros
0x1070      [28]    _UART2_Write_Text
0x1090      [84]    _motor_1_pwm_sweep
0x10E4      [24]    _DirectionInt
0x10FC     [164]    _USART2_INT
0x11A0      [24]    _EnableInt
0x11B8     [212]    _main
0x128C      [36]    __Lib_System_4XX_InitialSetUpFosc
0x12B0     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x1610       [8]    ___GenExcept
0x1618     [164]    _USART1_INT
0x16BC      [42]    ___EnableFPU
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [17]    ?lstr5_main
0x20000011      [16]    ?lstr6_main
0x20000021       [1]    _uart_rd
0x20000022       [2]    _pwm_frequency
0x20000024       [2]    _current_duty
0x20000026       [2]    _motor_enable_flag
0x20000028      [22]    ?lstr3_main
0x2000003E      [22]    ?lstr4_main
0x20000054       [2]    _change_direction_flag
0x20000056      [19]    ?lstr1_main
0x20000069      [19]    ?lstr2_main
0x2000007C      [16]    __Lib_System_4XX_APBAHBPrescTable
0x2000008C       [2]    _pwm_stopped
0x2000008E      [13]    ?lstr7_main
0x2000009B      [13]    ?lstr8_main
0x200000A8      [13]    ?lstr9_main
0x200000B5      [13]    ?lstr10_main
0x200000C2      [13]    ?lstr11_main
0x200000CF      [13]    ?lstr12_main
0x200000DC      [13]    ?lstr13_main
0x200000E9      [13]    ?lstr14_main
0x200000F6       [2]    _pwm_period
0x200000F8       [4]    ___System_CLOCK_IN_KHZ
0x200000FC       [4]    __VOLTAGE_RANGE
0x20000100       [4]    _UART_Wr_Ptr
0x20000104       [4]    _UART_Rd_Ptr
0x20000108       [4]    _UART_Rdy_Ptr
0x2000010C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x16E6       [2]    ?ICS_pwm_frequency
0x16E8       [2]    ?ICS_current_duty
0x16EA       [2]    ?ICS_motor_enable_flag
0x16EC      [22]    ?ICS?lstr3_main
0x1702      [22]    ?ICS?lstr4_main
0x1718       [2]    ?ICS_change_direction_flag
0x171A      [19]    ?ICS?lstr1_main
0x172D      [19]    ?ICS?lstr2_main
0x1740      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x1750       [2]    ?ICS_pwm_stopped
0x1752      [13]    ?ICS?lstr7_main
0x175F      [13]    ?ICS?lstr8_main
0x176C      [13]    ?ICS?lstr9_main
0x1779      [13]    ?ICS?lstr10_main
0x1786      [13]    ?ICS?lstr11_main
0x1793      [13]    ?ICS?lstr12_main
0x17A0      [13]    ?ICS?lstr13_main
0x17AD      [13]    ?ICS?lstr14_main
0x17BC     [108]    __GPIO_MODULE_USART1_PA9_10
0x1828     [108]    __GPIO_MODULE_USART2_PD56
0x1894     [108]    __GPIO_MODULE_TIM1_CH1_PE9
0x1900      [17]    ?ICS?lstr5_main
0x1911      [16]    ?ICS?lstr6_main
