Actel Corporation. 2002. Design Security in Nonvolatile Flash and Antifuse. Avaialble at http://www.actel.com/appnotes/DesignSecurity.pdf.
Dakshi Agrawal , Bruce Archambeault , Josyula R. Rao , Pankaj Rohatgi, The EM Side-Channel(s), Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems, p.29-45, August 13-15, 2002
Ajluni, C. 1995. Two new imaging techniques to improve IC defect indentification. Electron. Des. 43, 14 (July), 37--38.
Algotronix Ltd. Method and Apparatus for Secure Configuration of a Field Programmable Gate Array. PCT Patent Application PCT/GB00/04988.
Altera Corporation 2000. Nios Soft Core Embeded Processor. Altera Corporation. Available at http://www.altera.com/products/devices/nios/nio-index.html.
Altera Corporation 2002a. Excalibur Device Overview. Altera Corporation. Available at http:// www.altera.com/products/devices/arm/arm-index.html.
Altera Corporation 2002b. Stratix FPGA Family. Altera Corporation. Available at http://www. altera.com/products/devices/dev-index.jsp.
American National Standards Institute. 1998. ANSI X9.52-1998, Triple Data Encryption Algorithm Modes of Operation. American National Standards Institute. Available at http://webstore.ansi.org/ansidocstore/dept.asp?dept_id=80.
Amphion. High Performance AES Encryption Cores. Available at http://www.chipcenter.com/ networking/images/prod/prod226.pdf.
Ross J. Anderson , Markus G. Kuhn, Low Cost Attacks on Tamper Resistant Devices, Proceedings of the 5th International Workshop on Security Protocols, p.125-136, April 07-09, 1997
Ansi. 1981. American National Standards Data Encryption Algorithm X3.92-1981. American National Standards Association.
Aplan, J. M., Eaton, D. D., and Chan, A. K. 1999. Security Antifuse that Prevents Readout of some but not other Information from a Programmed Field Programmable Gate Array. United States Patent, Patent Number 5898776.
Aritome, S., Shirota, R., Hemink, G., Endoh, T., and Masuoka, F. 1993. Reliability issues of flash memory cells. Proc. IEEE 81, 5 (May), 776--788.
Peter M. Athanas , A. Lynn Abbott, Real-Time Image Processing on a Custom Computing Platform, Computer, v.28 n.2, p.16-24, February 1995[doi>10.1109/2.347995]
Austin, K. 1995. Data Security Arrangements for Semicondutor Programmable Devices. United States Patent, Patent Number 5388157.
Paul Barrett, Implementing the Rivest Shamir and Adleman public key encryption algorithm on a standard digital signal processor, Proceedings on Advances in cryptology---CRYPTO '86, p.311-323, January 1987, Santa Barbara, California, USA
Benaloh, J. and Dai, W. Fast modular reduction. Rump session of CRYPTO '95.
Eli Biham , Adi Shamir, Differential Fault Analysis of Secret Key Cryptosystems, Proceedings of the 17th Annual International Cryptology Conference on Advances in Cryptology, p.513-525, August 17-21, 1997
Ian F. Blake , G. Seroussi , N. P. Smart, Elliptic curves in cryptography, Cambridge University Press, New York, NY, 1999
Blum, T. 1999. Modular Exponentiation on Reconfigurable Hardware. M.S. thesis, ECE Department, Worcester Polytechnic Institute, Worcester, Massachusetts, USA.
Thomas Blum, Montgomery Modular Exponentiation on Reconfigurable Hardware, Proceedings of the 14th IEEE Symposium on Computer Arithmetic, p.70, April 14-16, 1999
Thomas Blum , Christof Paar, High-Radix Montgomery Modular Exponentiation on Reconfigurable Hardware, IEEE Transactions on Computers, v.50 n.7, p.759-764, July 2001[doi>10.1109/12.936241]
Bondalapati, K. and Prasanna, V. 2002. Reconfigurable computing systems. Proc. IEEE.
Dan Boneh , Richard A. DeMillo , Richard J. Lipton, On the importance of checking cryptographic protocols for faults, Proceedings of the 16th annual international conference on Theory and application of cryptographic techniques, May 11-15, 1997, Konstanz, Germany
Bora, P. and Czajka, T. 1999. Implementation of the Serpent Algorithm Using Altera FPGA Devices. Available at http://csrc.nist.gov/encryption/aes/round2/pubcmnts.htm.
Gaetano Borriello , Roy Want, Embedded computation meets the World Wide Web, Communications of the ACM, v.43 n.5, p.59-66, May 2000[doi>10.1145/332833.332839]
Brickell, E. F. 1982. A fast modular multiplication algorithm with applications to two key cryptography. In Advances in Cryptology---CRYPTO '82, D. Chaum and R. L. Rivest, and A. T. Sherman, eds. Plenum Publishing, New York, USA, 51--60.
Buell, D., Arnold, J., and Kleinfelder, W. 1996. Splash 2: FPGAs in a Custom Computing Machine. John Wiley and Sons.
Chameleon Systems Inc. Available at http://www.chameleonsystems.com/.
Chari, S., Jutla, C. S., Rao, J. R., and Rohatgi, P. 1999a. A cauttionary note regarding the evaluation of AES condidates on smart cards. In Proceedings of the Second AES Candidate Conference (AES2), Rome, Italy.
Chari, S., Jutla, C. S., Rao, J. R., and Rohatgi, P. 1999b. Towards sound approaches to counteract power-analysis attacks. In Advances in Cryptology---CRYPTO '99, M. Wiener, ed. Lecture Notes in Computer Science, vol. 1666. Springer-Verlag, Berlin, 398--412.
Chodowiec, P. and Gaj, K. 2003. Very compact FPGA implementation of the AES algorithm. In Workshop on Cryptographic Hardware and Embedded Systems---CHES 2003, C. Walter, Ç. K. Koç, and C. Paar, eds. Lecture Notes in Computer Science, vol. 2779. Springer-Verlag, Berlin, 319--333.
D V Chudnovsky , G V Chudnovsky, Sequences of numbers generated by addition in formal groups and new primality and factorization tests, Advances in Applied Mathematics, v.7 n.4, p.385-434, Dec. 1986[doi>10.1016/0196-8858(86)90023-0]
Clavier, C., Coron, J., and Dabbous, N. 2000. Differential power analysis in the presence of hardware countermeasures. In Workshop on Cryptographic Hardware and Embedded Systems---CHES 2000, Ç. K. Koç and C. Paar, eds. Lecture Notes in Computer Science, vol. 1965. Springer-Verlag, Berlin, 252--263.
Clavier, C. and Coron, J.-S. 2000. On Boolean and arithmetic masking against differential power analysis. In Workshop on Cryptographic Hardware and Embedded Systems---CHES 2000, Ç. K. Koç and C. Paar, eds. Lecture Notes in Computer Science, vol. 1965. Springer-Verlag, Berlin, 231--237.
Katherine Compton , Scott Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys (CSUR), v.34 n.2, p.171-210, June 2002[doi>10.1145/508352.508353]
Dandalis, A., Prasanna, V. K., and Rolim, J. D. P. 2000a. A comparative study of performance of AES final candidates using FPGAs. In Workshop on Cryptographic Hardware and Embedded Systems---CHES 2000, Ç. Koç and C. Paar, eds. Lecture Notes in Computer Science, vol. 1965. Springer-Verlag, Worcester, Massachusetts, USA, 125--140.
Andreas Dandalis , Viktor K. Prasanna , Jose D.  P. Rolim, An Adaptive Cryptographic Engine for IPSec Architectures, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.132, April 17-19, 2000
Nigel Davies , Hans-Werner Gellersen, Beyond Prototypes: Challenges in Deploying Ubiquitous Systems, IEEE Pervasive Computing, v.1 n.1, p.26-35, January 2002[doi>10.1109/MPRV.2002.993142]
Dominique de Waleffe , Jean-Jacques Quisquater, CORSAIR: A SMART Card for Public Key Cryptosystems, Proceedings of the 10th Annual International Cryptology Conference on Advances in Cryptology, p.502-513, August 11-15, 1990
Dhem, J.-F. 1994. Modified version of the Barret modular multiplication algorithm. UCL Technical Report CG-1994/1, Université Catholique de Louvain.
Dhem, J.-F. 1998. Design of an Efficient Public-key Cryptographic Library for RISC-Based Smart Cards. Ph.D. thesis, UCL---Université Catholique de Louvain, Louvain-la-Neuve, Belgium.
Dierks, T. and Allen, C. 1999. RFC 2246: The TLS Protocol Version 1.0. Corporation for National Research Initiatives, Internet Engineering Task Force, Network Working Group, Reston, Virginia, USA.
Diffie, W. and Hellman, M. E. 1976. New directions in cryptography. IEEE Trans. Inf. Theory IT-22, 644--654.
Dipert, B. 2000. Cunning Circuits Confound Crooks. Available at http://www.e-insite.net/ ednmag/contents/images/21df2.pdf.
Stephen R. Dussé , Burton S. Kaliski, Jr., A cryptographic library for the Motorola DSP56000, Proceedings of the workshop on the theory and application of cryptographic techniques on Advances in cryptology, p.230-244, February 1991, Aarhus, Denmark
Morris J. Dworkin, SP 800-38A 2001 edition. Recommendation for Block Cipher Modes of Operation: Methods and Techniques, National Institute of Standards & Technology, Gaithersburg, MD, 2001
Dworkin, M. 2002. Draft NIST SP 800-38B, Recommendation for Block Cipher Modes of Operation: The RMAC Authentication Mode---Methods and Techniques. National Institute of Standards and Technology/U.S. Department of Commerce. Available at http://csrc.nist.gov/encryption/tkmodes.html.
Elbirt, A. 1999. An FPGA Implementation and Performance Evaluation of the CAST-256 Block Cipher. Tech. Rep., Cryptography and Information Security Group, ECE Department, Worcester Polytechnic Institute, Worcester, Massachusetts, USA. May.
A. J. Elbirt , C. Paar, An FPGA implementation and performance evaluation of the Serpent block cipher, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.33-40, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329176]
Adam J. Elbirt , W. Yip , B. Chetwynd , C. Paar, An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.4, p.545-557, Aug. 2001[doi>10.1109/92.931230]
Elbirt, A., Yip, W., Chetwynd, B., and Paar, C. 2000. An FPGA implementation and performance evaluation of the AES block cipher candidate algorithm finalists. In The Third Advanced Encryption Standard Candidate Conference. National Institute of Standards and Technology, New York, New York, USA, 13--27.
Adam J. Elbirt , W. Yip , B. Chetwynd , C. Paar, An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.4, p.545-557, Aug. 2001[doi>10.1109/92.931230]
Stephen E. Eldridge , Colin D. Walter, Hardware Implementation of Montgomery's Modular Multiplication Algorithm, IEEE Transactions on Computers, v.42 n.6, p.693-699, June 1993[doi>10.1109/12.277287]
Erickson, C. R. 1999. Configuration Stream Encryption. United States Patent, Patent Number 5970142.
Federal Information Processing Standards. 1977. NIST FIPS PUB 46, Data Encryption Standard. Federal Information Processing Standards, National Bureau of Standards, U.S. Department of Commerce.
Ferreira, R., Malzahn, R., Marissen, P., Quisquater, J.-J., and Wille, T. 1996. FAME: A 3rd generation coprocessor for optimising public key cryptosystems in smart card applications. In Proceedings of CARDIS 1996, Smart Card Research and Advanced Applications, P. H. Hartel, P. Paradinas, and J.-J. Quisquater, eds. Stichting Mathematisch Centrum, CWI, Amsterdam, The Netherlands, 59--72.
Fischer, V. and Drutarovsky, M. 2001. Two methods of Rijndael implementation in reconfigurable hardware. In Workshop on Cryptographic Hardware and Embedded Systems---CHES 2001, Ç. K. Koç, D. Naccache, and C. Paar, eds. Lecture Notes in Computer Science, vol. 2162. Springer-Verlag, Berlin, 77--92.
A Unified Method for Iterative Computation of Modular Multiplication and Reduction Operations, Proceedings of the 1999 IEEE International Conference on Computer Design, p.80, October 10-13, 1999
Freier, A. O., Karlton, P., and Kocher, P. C. 1996. The SSL Protocol Version 3.0. Transport Layer Security Working Group INTERNET-DRAFT.
Gaj, K. and Chodowiec, P. 2000. Comparison of the hardware performance of the AES candidates using reconfigurable hardware. In The Third Advanced Encryption Standard Candidate Conference. National Institute of Standards and Technology, New York, New York, USA, 40--54.
Kris Gaj , Pawel Chodowiec, Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays, Proceedings of the 2001 Conference on Topics in Cryptology: The Cryptographer's Track at RSA, p.84-99, April 08-12, 2001
Daniel M. Gordon, A survey of fast exponentiation methods, Journal of Algorithms, v.27 n.1, p.129-146, April 1998[doi>10.1006/jagm.1997.0913]
Louis Goubin , Jacques Patarin, DES and Differential Power Analysis (The "Duplication" Method), Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.158-172, August 12-13, 1999
Guccione, S. A. and Levi, D. Jbits: A Java-Based Interface to FPGA Hardware. Tech. rep., Xilinx Corporation, San Jose, CA, USA. Available at http://www.io.com/guccione/Papers/Papers.html.
Peter Gutmann, Secure deletion of data from magnetic and solid-state memory, Proceedings of the 6th conference on USENIX Security Symposium, Focusing on Applications of Cryptography, p.8-8, July 22-25, 1996, San Jose, California
Peter Gutmann, Data remanence in semiconductor devices, Proceedings of the 10th conference on USENIX Security Symposium, p.4-4, August 13-17, 2001, Washington, D.C.
Haddad, S., Chang, C., Swaminathan, B., and Lien, J. 1989. Degradations due to hole trapping in flash memory cells. IEEE Electron Dev. Lett. 10, 3 (Mar.), 117--119.
J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
Kimmo U. Järvinen , Matti T. Tommiska , Jorma O. Skyttä, A fully pipelined memoryless 17.8 Gbps AES-128 encryptor, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA[doi>10.1145/611817.611848]
Jeffrey, G. P. 2002. Field Programmable Gate Arrays. United States Patent, Patent Number 6356637.
Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems, August 2002
Kaps, J. P. 1998. High speed FPGA architectures for the Data Encryption Standard. M.S. thesis, ECE Department, Worcester Polytechnic Institute, Worcester, Massachusetts, USA.
Kaps, J. P. and Paar, C. 1998. Fast DES implementation on FPGAs and its application to a universal key-search machine. In Fifth Annual Workshop on Selected Areas in Cryptography, Queen's University, Kingston, Ontario, Canada. S. Tavares and H. Meijer, eds. Lecture Notes in Computer Science, vol. 1556. Springer-Verlag, Berlin, Germany.
Kaps, J.-P. and Paar, C. 1999. DES auf FPGAs (DES on FPGAs, in German). Datenschutz Datensicherheit 23, 10, 565--569. Invited contribution.
Kean, T. 2001. Secure configuration of field programmable gate arrays. In International Conference on Field-Programmable Logic and Applications 2001 (FPL 2001). Lecture Notes in Computer Science, vol. 2147. Springer-Verlag, Berlin, 142--151.
Kelem, S. H. and Burnham, J. L. 2000. System and Method for PLD Bitstram Encryption. United States Patent, Patent Number 6118868.
Kent, S. and Atkinson, R. 1998. RFC 2401: Security Architecture for the Internet Protocol. Corporation for National Research Initiatives, Internet Engineering Task Force, Network Working Group, Reston, Virginia, USA.
Kessner, D. 2000. Copy Protection for SRAM based FPGA Designs. Available at http://www. free-ip.com/copyprotection.html.
Donald E. Knuth, The art of computer programming, volume 2 (3rd ed.): seminumerical algorithms, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1997
Koblitz, N. 1987. Elliptic curve cryptosystems. Math. Comput. 48, 203--209.
Çetin K. Koç , Ching Yu Hung, Bit-level systolic arrays for modular multiplication, Journal of VLSI Signal Processing Systems, v.3 n.3, p.215-223, Sept. 1991[doi>10.1007/BF00925832]
Koç, Ç. K., Naccache, D., and Paar, C., eds. 2001. Workshop on Cryptographic Hardware and Embedded Systems---CHES 2001. Lecture Notes in Computer Science, vol. 2162. Springer-Verlag, Berlin, Germany.
Koç, Ç. K. and Paar, C., eds. 1999. Workshop on Cryptographic Hardware and Embedded Systems---CHES'99. Lecture Notes in Computer Science, vol. 1717. Springer-Verlag, Berlin, Germany.
Koç, Ç. K. and Paar, C., eds. 2000. Workshop on Cryptographic Hardware and Embedded Systems---CHES 2000. Lecture Notes in Computer Science, vol. 1965. Springer-Verlag, Berlin, Germany.
Kocher, P., Jaffe, J., and Jun, B. 1999. Differential power analysis. In Advances in Cryptology---CRYPTO '99, M. Wiener, ed. Lecture Notes in Computer Science, vol. 1666. Springer-Verlag, Berlin, 388--397.
Oliver Kömmerling , Markus G. Kuhn, Design principles for tamper-resistant smartcard processors, Proceedings of the USENIX Workshop on Smartcard Technology on USENIX Workshop on Smartcard Technology, p.2-2, May 10-11, 1999, Chicago, Illinois
P. Kornerup, A Systolic, Linear-Array Multiplier for a Class of Right-Shift Algorithms, IEEE Transactions on Computers, v.43 n.8, p.892-898, August 1994[doi>10.1109/12.295851]
Xuejia Lai , James L. Massey, A proposal for a new block encryption standard, Proceedings of the workshop on the theory and application of cryptographic techniques on Advances in cryptology, p.389-404, February 1991, Aarhus, Denmark
Lai, X. and Massey, J. L. 1991. Markov ciphers and differential cryptanalysis. In Advances in Cryptology---EUROCRYPT '91, D. W. Davies, ed. Lecture Notes in Computer Science, vol. 547. Springer-Verlag, Berlin, Germany, 17--38.
Lai, X., Massey, Y., and Murphy, S. 1991. Markov ciphers and differential cryptoanalysis. In Advances in Cryptology---EUROCRYPT '91, D. W. Davies, ed. Lecture Notes in Computer Science, vol. 547. Springer-Verlag, Berlin, Germany.
Lenstra, A. and Verheul, E. 2001. Selecting cryptographic key sizes. J. Cryptol. 14, 4, 255--293.
Jason Leonard , William H. Mangione-Smith, A case study of partially evaluated hardware circuits: Key-specific DES, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.151-160, September 01-03, 1997
Lipmaa, H. 2002. Fast Software Implementations of AES. Available at http://www.tcs.hut. fi/helger/aes/rijndael.html.
Massey, J. L. and Lai, X. 1992. Device for Converting a Digital Block and the use Thereof. European Patent, Patent Number 482154.
McLoone, M. and McCanny, J. 2001. High performance single-chip FPGA rijndael algorithm. In Workshop on Cryptographic Hardware and Embedded Systems---CHES 2001, Ç. K. Koç, D. Naccache, and C. Paar, eds. Lecture Notes in Computer Science, vol. 2162. Springer-Verlag, Berlin, 65--76.
Menezes, A. and Johnson, D. 1999. The elliptic curve digitial signature algorithm (ECDSA). Tech. rep. CORR 99-34, Department of C & O, University of Waterloo, Ontario, Canada.
Alfred J. Menezes , Scott A. Vanstone , Paul C. Van Oorschot, Handbook of Applied Cryptography, CRC Press, Inc., Boca Raton, FL, 1996
Victor S Miller, Use of elliptic curves in cryptography, Lecture notes in computer sciences; 218 on Advances in cryptology---CRYPTO 85, p.417-426, June 1986, Santa Barbara, California, USA
Montgomery, P. L. 1985. Modular multiplication without trial division. Math. Computat. 44, 170 (Apr.), 519--521.
David Naccache , David M'Raïhi, Cryptographic Smart Cards, IEEE Micro, v.16 n.3, p.14-24, June 1996
Nechvatal, J., Barker, E., Bassham, L., Burr, W., Dworkin, M., Foti, J., and Roback, E. 2000. Report on the Development of the Adavanced Encryption Standard (AES). Available at csrc.nist.gov/encryption/aes/round2/r2report.pdf, National Institute of Standards and Technology/U.S. Department of Commerce. October 2.
Norris, M. J. and Simmons, G. J. 1981. Algorithms for high-speed modular arithmetic. Congressus Numeratium 31, 153--163.
Omura, J. K. 1990. A public key cell design for smart card chips. In International Symposium on Information Theory and its Applications. 983--985.
Orlando, G. and Paar, C. 2001. A scalable GF(p) elliptic curve processor architecture for programmable hardware. In Workshop on Cryptographic Hardware and Embedded Systems---CHES 2001, Ç. K. Koç, D. Naccache, and C. Paar, eds. Lecture Notes in Computer Science, vol. 2162. Springer-Verlag, Berlin, 348--363.
Örs, S., Oswald, E., and Preneel, B. 2003. Power-analysis attacks on an FPGA---First experimental results. In Workshop on Cryptographic Hardware and Embedded Systems---CHES 2003, C. Walter, Ç. K. Koç, and C. Paar, eds. Lecture Notes in Computer Science, vol. 2779. Springer-Verlag, Berlin, 35--50.
Holger Orup, Simplifying Quotient Determination in High-Radix Modular Multiplication, Proceedings of the 12th Symposium on Computer Arithmetic, p.193, July 19-21, 1995
Orup, H. and Kornerup, P. 1991. A high-radix hardware algorithm for calculating the exponential ME modulo N. In Proceedigns of the 10th IEEE Symposium on Computer Arithmetic (ARITH 10), P. Kornerup and D. W. Matula, eds. 51--56.
P1363 2000. IEEE P1363-2000: IEEE Standard Specifications for Public Key Cryptography. Available at http://standards.ieee.org/catalog/olis/busarch.html.
Pang, R. C., Wong, J., Frake, S. O., Sowards, J. W., Kondapalli, V. M., Goetting, F. E., Trimberger, S. M., and Rao, K. K. 2000. Nonvolatile/Battery-Backed Key in PLD. United States Patent, Patent Number 6366117.
Papadas, C., Ghibaudo, G., Pananakakis, G., Riva, C., Ghezzi, P., Gounelle, C., and Mortini, P. 1991. Retention characteristics of single-poly EEPROM cells. In European Symposium on Reliability of Electron Devices, Failure Physics and Analysis. 517.
Patterson, C. 2000a. A dynamic implementation of the serpent block cipher. In Workshop on Cryptographic Hardware and Embedded Systems---CHES 2000, Çetin K. Koç and C. Paar, eds. Lecture Notes in Computer Science, vol. 1965. Springer-Verlag, Berlin, 142--156.
Cameron Patterson, High Performance DES Encryption in Virtex(tm) FPGAs Using Jbits(tm), Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.113, April 17-19, 2000
Preneel, B., Van Rompay, B., Örs, S., Biryukov, A., Granboulan, L., Dottax, E., Dichtl, M., Schafheutle, M., Serf, P., Pyka, S., Biham, E., Barkan, E., Dunkelman, O., Stolin, J., Ciet, M., Quisquater, J.-J., Sica, F., Raddum, H., and Parker, M. 2003. Performance of Optimized Implementations of the NESSIE Primitives. Tech. rep. February 20. Available at http://www.cryptonessie.org/.
Quisquater, J.-J. Fast modular exponentiation without division. Rump session of EUROCRYPT '90.
Quisquater, J.-J. 1992. Encoding System according to the so-called RSA Method, by Means of a Microcontroller and Arrangement Implementing this System. United States Patent, Patent Number 5166978.
Quisquater, J.-J. and Couvreur, C. 1982. Fast decipherment algorithm for RSA public--key cryptosystem. Electron. Lett. 18, 905--907.
Jean-Jacques Quisquater , David Samyde, ElectroMagnetic Analysis (EMA): Measures and Counter-Measures for Smart Cards, Proceedings of the International Conference on Research in Smart Cards: Smart Card Programming and Security, p.200-210, September 19-21, 2001
Azra Rashid , Jason Leonard , William H. Mangione-Smith, Dynamic Circuit Generation for Solving Specific Problem Instances of Boolean Satisfiability, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.196, April 15-17, 1998
Riaz, M. and Heys, H. 1999. The FPGA implementation of RC6 and CAST-256 encryption algorithms. In Proceedings: IEEE 1999 Canadian Conference on Electrical and Computer Engineering, Edmonton, Alberta, Canada.
Richard, G. 1998. Digital Signature Technology Aids IP Protection. In EETimes---News. Available at http://www.eetimes.com/news/98/1000news/digital.html.
R. L. Rivest , A. Shamir , L. Adleman, A method for obtaining digital signatures and public-key cryptosystems, Communications of the ACM, v.21 n.2, p.120-126, Feb. 1978[doi>10.1145/359340.359342]
San, K., Kaya, C., and Ma, T. 1995. Effects of erase source bias on flash EPROM device reliability. IEEE Trans. Electron Dev. 42, 1 (Jan.), 150--159.
Patrick Schaumont , Ingrid Verbauwhede , Kurt Keutzer , Majid Sarrafzadeh, A quick safari through the reconfiguration jungle, Proceedings of the 38th annual Design Automation Conference, p.172-177, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378404]
Schneier, B. 1996. Applied Cryptography, 2nd ed. John Wiley & Sons Inc., New York, New York, USA.
Schroder, D. 1998. Semiconducor Material and Device Characterization, 2nd ed. John Wiley and Sons.
Seamann, G. 2000. FPGA Bitstreams and Open Designs. Available at http://www. opencollector.org/news/Bitstream.
Sedlak, H. 1987. The RSA cryptography processor. In Advances in Cryptology---EUROCRYPT '87, D. Chaum and W. L. Price, eds. Lecture Notes in Computer Science, vol. 304. Springer-Verlag, Berlin, Germany, 95--105.
Shamir, A. 2000. Protecting smart cards form power analysis with detached power supplies. In Workshop on Cryptographic Hardware and Embedded Systems---CHES 2000, Ç. K. Koç and C. Paar, eds. Lecture Notes in Computer Science, vol. 1965. Springer-Verlag, Berlin, 71--77.
Shand, M. and Vuillemin, J. 1993. Fast implementations of RSA cryptography. In Proceedigns of the 11th IEEE Symposium on Computer Arithmetic (ARITH-11), E. Swartzlander, Jr., M. J. Irwin, and G. Jullien, eds. 252--259.
Li Shang , Alireza S. Kaviani , Kusuma Bathala, Dynamic power consumption in Virtex™-II FPGA family, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503072]
Sergei P. Skorobogatov , Ross J. Anderson, Optical Fault Induction Attacks, Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems, p.2-12, August 13-15, 2002
Soden, J. and Anderson, R. 1993. IC failure analysis: techniques and tools for quality and reliability improvement. Proc. IEEE 81, 5 (May), 703--715.
François-Xavier Standaert , Gael Rouvroy , Jean-Jacques Quisquater , Jean-Didier Legat, A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAEL, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA[doi>10.1145/611817.611849]
Standaert, F.-X., Rouvroy, G., Quisquater, J.-J., and Legat, J.-D. 2003b. Efficient implementation of rijndael encryption in reconfigurable hardware: Improvements and design tradeoffs. In Workshop on Cryptographic Hardware and Embedded Systems---CHES 2003, C. Walter, Ç. K. Koç, and C. Paar, eds. Lecture Notes in Computer Science, vol. 2779. Springer-Verlag, Berlin, 334--350.
Standaert, F.-X., van Oldeneel tot Oldenzeel, L., Samyde, D., and Quisquater, J.-J. 2003. Power analysis of FPGAs: How practical is the attack. In 13th International Conference on Field Programmable Logic and Applications---FPL 2003, P. Cheung, G. Constantinides, and J. de Sousa, eds. Lecture Notes in Computer Science, vol. 2778. Springer-Verlag, Berlin.
Sung, C. and Wang, B. I. 1999. Method and Apparatus for Securing Programming Data of Programmable Logic Device. United States Patent, Patent Number 5970142.
Tao, J., Cheung, N., and Ho, C. 1993. Metal electromigration damage healing under bidirectional current stress. IEEE Trans. Elecron Dev. 14, 12 (Dec.), 554--556.
R. Reed Taylor , Seth Copen Goldstein, A High-Performance Flexible Architecture for Cryptography, Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.231-245, August 12-13, 1999
Russell Tessier , Wayne Burleson, Reconfigurable Computing for Digital Signal Processing: A Survey, Journal of VLSI Signal Processing Systems, v.28 n.1/2, p.7-27, May-June 2001[doi>10.1023/A:1008155020711]
Thomas, S., Anthony, D., Berson, T., and Gong, G. 2003. The W7 Stream Cipher Algorithm. Available at http://www.watersprings.org/pub/id/draft-thomas-w7cipher-03.txt. Internet Draft.
Trimberger, S., Pang, R., and Singh, A. 2000. A 12 Gbps DES encryptor/decryptor core in an FPGA. In Workshop on Cryptographic Hardware and Embedded Systems---CHES 2000, Ç. K. Koç and C. Paar, eds. Lecture Notes in Computer Science, vol. 1965. Springer-Verlag, Berlin, Worcester, Massachusetts, USA, 157--163.
Triscend Corporation. Available at http://www.triscend.com/.
U.S. Department of Commerce/National Institute of Standard and Technology. 2000. FIPS 186-2, Digital Signature Standard (DSS). U.S. Department of Commerce/National Institute of Standard and Technology. Available at http://csrc.nist.gov/encryption.
U.S. Department of Commerce/National Institute of Standard and Technology. 2001. FIPS PUB 197, Specification for the Advanced Encryption Standard (AES). U.S. Department of Commerce/National Institute of Standard and Technology. Available at http://csrc.nist.gov/ encryption/aes.
U.S. Department of Commerce/National Institute of Standards and Technology. 1999. NIST FIPS PUB 46-3, Data Encryption Standard (DES). U.S. Department of Commerce/National Institute of Standards and Technology. Available at http://csrc.nist.gov/encryption/ tkencryption.html.
van der Pol, J. and Koomen, J. 1990. Relation between the hot carrier lifetime of transistors and CMOS SRAM products. In International Reliability Physics Symposium (IRPS 1990). 178.
Jean E. Vuillemin , Patrice Bertin , Didier Roncin , Mark Shand , Hervé H. Touati , Philippe Boucard, Programmable active memories: reconfigurable systems come of age, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.1, p.56-69, March 1996[doi>10.1109/92.486081]
Colin D. Walter, Faster Modular Multiplication by Operand Scaling, Proceedings of the 11th Annual International Cryptology Conference on Advances in Cryptology, p.313-323, August 11-15, 1991
Weaver, N. and Wawrzynek, J. 2000. A comparison of the AES candidates amenability to FPGA implemenation. In The Third Advanced Encryption Standard Candidate Conference. National Institute of Standards and Technology, New York, New York, USA, 28--39.
D. Craig Wilcox , Lyndon G. Pierson , Perry J. Robertson , Edward L. Witzke , Karl Gass, A DES ASIC Suitable for Network Encryption at 10 Gbps and Beyond, Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.37-48, August 12-13, 1999
T. W. Williams , R. Kapur , M. R. Mercer , R. H. Dennard , W. Maly, Iddq Testing for High Performance CMOS - The Next Ten Years, Proceedings of the 1996 European conference on Design and Test, p.578, March 11-14, 1996
Wollinger, T., Wang, M., Guajardo, J., and Paar, C. 2000. How well are high-end DSPs suited for the AES algorithms? In The Third Advanced Encryption Standard Candidate Conference. National Institute of Standards and Technology, New York, New York, USA, 94--105.
Wong, S., Vassiliadis, S., and Cotofana, S. 2002. Future directions of (pprogrammable and reconfigurable) embedded processors. In Embedded Processor Design Challenges, Workshop on Systems, Architectures, Modeling, and Simulation---SAMOS 2002.
Huapeng Wu, Low Complexity Bit-Parallel Finite Field Arithmetic Using Polynomial Basis, Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.280-291, August 12-13, 1999
Xilinx Inc. Using Bitstream Encryption. Handbook of the Virtex II Platform. Available at http://www.xilinx.com.
Xilinx Inc. 1999. XC4000E and XC4000X Series Field Programmable Gate Arrays, Version 1.6. Xilinx Inc., San Jose, California, USA.
Xilinx Inc. 2001. Virtex 2.5V Field Programmable Gate Arrays, Version 2.5. Xilinx Inc., San Jose, California, USA.
Xilinx Inc. 2002. VirtexTM-II Platform FPGA Data Sheet. Xilinx Inc. Available at http://www.xilinx.com/partinfo/databook.htm.
Xilinx Inc. 2003. Virtex-II ProTM Platform FPGAs: Introduction and Overview, Version 2.4. Xilinx Inc. Available at http://direct.xilinx.com/bvdocs/publications/ds083.pdf.
Kun-Wah Yip , Tung-Sang Ng, Partial-encryption technique for intellectual property protection of FPGA-based products, IEEE Transactions on Consumer Electronics, v.46 n.1, p.183-190, February 2000[doi>10.1109/30.826397]
