[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 159.62 and height 54.4.
[INFO]: Running IO Placement (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/floorplan/4-place_io.log)...
[INFO]: Running Global Placement (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/placement/5-global.log)...
[INFO]: Running basic macro placement (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/placement/6-basic_mp.log)...
[INFO]: Running Tap/Decap Insertion (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/floorplan/7-tap.log)...
[INFO]: Power planning with power {VDD} and ground {VSS}...
[INFO]: Generating PDN (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/floorplan/8-pdn.log)...
[INFO]: Running Global Placement (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/placement/9-global.log)...
[INFO]: Skipping Placement Resizer Design Optimizations.
[INFO]: Running Detailed Placement (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/placement/10-detailed.log)...
[INFO]: Skipping Placement Resizer Timing Optimizations.
[INFO]: Skipping Global Routing Resizer Timing Optimizations.
[INFO]: Running Diode Insertion (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/routing/11-diodes.log)...
[INFO]: Running Detailed Placement (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/routing/12-diode_legalization.log)...
[INFO]: Running Fill Insertion (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/routing/13-fill.log)...
[INFO]: Running Global Routing (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/routing/14-global.log)...
[INFO]: Writing Verilog (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/routing/14-global_write_netlist.log)...
[INFO]: Running Detailed Routing (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/routing/16-detailed.log)...
[INFO]: No DRC violations after detailed routing.
[INFO]: Checking Wire Lengths (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/routing/17-wire_lengths.log)...
[INFO]: Running SPEF Extraction at the min process corner (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/18-parasitics_extraction.min.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/19-rcx_mcsta.min.log)...
[INFO]: Running SPEF Extraction at the max process corner (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/20-parasitics_extraction.max.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/21-rcx_mcsta.max.log)...
[INFO]: Running SPEF Extraction at the nom process corner (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/22-parasitics_extraction.nom.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/23-rcx_mcsta.nom.log)...
[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/24-rcx_sta.log)...
[INFO]: Creating IR Drop Report (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/25-irdrop.log)...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/26-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Streaming out GDSII with KLayout (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/27-gdsii-klayout.log)...
[INFO]: Running XOR on the layouts using KLayout (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/28-xor.log)...
[INFO]: Running Magic Spice Export from GDS (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/29-gds.spice.log)...
[INFO]: Writing Powered Verilog (logs: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/30-write_powered_def.log, adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/30-write_powered_verilog.log)...
[INFO]: Writing Verilog (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/30-write_powered_verilog.log)...
[INFO]: Running LVS (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/32-lvs.gds.log)...
[INFO]: Running Magic DRC (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/33-drc.log)...
[INFO]: Converting Magic DRC database to various tool-readable formats...
[INFO]: No DRC violations after GDS streaming out.
[INFO]: Running OpenROAD Antenna Rule Checker (log: adc_clkgen_with_edgedetect/runs/wurscht/logs/signoff/34-antenna.log)...
[INFO]: Your design contains macros, which is not supported by the current integration of the Circuit Validity Checker. So CVC won't run, however CVC is just a check so it's not critical to your design.
[INFO]: Saving current set of views in 'adc_clkgen_with_edgedetect/runs/wurscht/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'adc_clkgen_with_edgedetect/runs/wurscht/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'adc_clkgen_with_edgedetect/runs/wurscht/reports/metrics.csv'.
[INFO]: There are no max slew, max fanout or max capacitance violations in the design at the typical corner.
[INFO]: There are no hold violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow complete.
