{
	"author": [
		"Daniele Rossi",
		"N. Timoncini",
		"M. Spica",
		"Cecilia Metra"
	],
	"booktitle": "Proceedings of the 15th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2011",
	"dblpkey": "conf/date/RossiTSM11",
	"ieeearid": 5763257,
	"pages": "1620-1625",
	"publisher": "IEEE",
	"stemmed": [
		"error",
		"correct",
		"code",
		"analysi",
		"for",
		"cach",
		"memori",
		"high",
		"reliabl",
		"and",
		"perform"
	],
	"tag": [
		"analysis",
		"fault",
		"memory management",
		"performance",
		"reliability"
	],
	"title": "Error correcting code analysis for cache memory high reliability and performance",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2011
}