{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 19:20:18 2019 " "Info: Processing started: Thu May 02 19:20:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Soma_Subtrator -c Soma_Subtrator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Soma_Subtrator -c Soma_Subtrator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "V\[3\] NUMERO\[4\] 10.028 ns Longest " "Info: Longest tpd from source pin \"V\[3\]\" to destination pin \"NUMERO\[4\]\" is 10.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns V\[3\] 1 PIN PIN_V12 6 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 6; PIN Node = 'V\[3\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { V[3] } "NODE_NAME" } } { "Decodificador.bdf" "" { Schematic "C:/Users/alpvj/Desktop/Proj/ProjetoSD/Decodificador.bdf" { { -120 152 320 -104 "V\[3..0\]" "" } { -112 368 384 -16 "V\[3\]" "" } { -112 448 464 -16 "V\[2\]" "" } { -112 528 544 -16 "V\[1\]" "" } { -112 608 624 -16 "V\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.879 ns) + CELL(0.346 ns) 6.052 ns inst34~0 2 COMB LCCOMB_X22_Y20_N20 1 " "Info: 2: + IC(4.879 ns) + CELL(0.346 ns) = 6.052 ns; Loc. = LCCOMB_X22_Y20_N20; Fanout = 1; COMB Node = 'inst34~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.225 ns" { V[3] inst34~0 } "NODE_NAME" } } { "Decodificador.bdf" "" { Schematic "C:/Users/alpvj/Desktop/Proj/ProjetoSD/Decodificador.bdf" { { 688 856 920 736 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(2.134 ns) 10.028 ns NUMERO\[4\] 3 PIN PIN_F5 0 " "Info: 3: + IC(1.842 ns) + CELL(2.134 ns) = 10.028 ns; Loc. = PIN_F5; Fanout = 0; PIN Node = 'NUMERO\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.976 ns" { inst34~0 NUMERO[4] } "NODE_NAME" } } { "Decodificador.bdf" "" { Schematic "C:/Users/alpvj/Desktop/Proj/ProjetoSD/Decodificador.bdf" { { 1600 1136 1312 1616 "NUMERO\[6..0\]" "" } { 208 920 1016 224 "NUMERO\[6\]" "" } { 1288 936 1016 1304 "NUMERO\[1\]" "" } { 1040 920 1016 1056 "NUMERO\[2\]" "" } { 888 920 1016 904 "NUMERO\[3\]" "" } { 1560 936 1016 1576 "NUMERO\[0\]" "" } { 456 920 1016 472 "NUMERO\[5\]" "" } { 696 920 1016 712 "NUMERO\[4\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.307 ns ( 32.98 % ) " "Info: Total cell delay = 3.307 ns ( 32.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.721 ns ( 67.02 % ) " "Info: Total interconnect delay = 6.721 ns ( 67.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.028 ns" { V[3] inst34~0 NUMERO[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.028 ns" { V[3] {} V[3]~combout {} inst34~0 {} NUMERO[4] {} } { 0.000ns 0.000ns 4.879ns 1.842ns } { 0.000ns 0.827ns 0.346ns 2.134ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 19:20:18 2019 " "Info: Processing ended: Thu May 02 19:20:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
