{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604290348696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604290348696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 20:12:28 2020 " "Processing started: Sun Nov 01 20:12:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604290348696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290348696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290348696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604290348961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604290348961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock_ee271.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_clock_ee271.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alarm_Clock_EE271 " "Found entity 1: Alarm_Clock_EE271" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604290355568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290355568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alarm_Clock_EE271 " "Elaborating entity \"Alarm_Clock_EE271\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "pushBtn Alarm_Clock_EE271.v(46) " "Verilog HDL Event Control warning at Alarm_Clock_EE271.v(46): posedge or negedge of vector \"pushBtn\" depends solely on its least-significant bit" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 46 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Alarm_Clock_EE271.v(48) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(48): truncated value with size 32 to match size of target (3)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Alarm_Clock_EE271.v(60) " "Verilog HDL Case Statement warning at Alarm_Clock_EE271.v(60): incomplete case statement has no default case item" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 60 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg0 Alarm_Clock_EE271.v(59) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(59): inferring latch(es) for variable \"seg0\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[0\] Alarm_Clock_EE271.v(59) " "Inferred latch for \"seg0\[0\]\" at Alarm_Clock_EE271.v(59)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[1\] Alarm_Clock_EE271.v(59) " "Inferred latch for \"seg0\[1\]\" at Alarm_Clock_EE271.v(59)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[2\] Alarm_Clock_EE271.v(59) " "Inferred latch for \"seg0\[2\]\" at Alarm_Clock_EE271.v(59)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[3\] Alarm_Clock_EE271.v(59) " "Inferred latch for \"seg0\[3\]\" at Alarm_Clock_EE271.v(59)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[4\] Alarm_Clock_EE271.v(59) " "Inferred latch for \"seg0\[4\]\" at Alarm_Clock_EE271.v(59)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[5\] Alarm_Clock_EE271.v(59) " "Inferred latch for \"seg0\[5\]\" at Alarm_Clock_EE271.v(59)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[6\] Alarm_Clock_EE271.v(59) " "Inferred latch for \"seg0\[6\]\" at Alarm_Clock_EE271.v(59)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[7\] Alarm_Clock_EE271.v(59) " "Inferred latch for \"seg0\[7\]\" at Alarm_Clock_EE271.v(59)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 "|Alarm_Clock_EE271"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "currentState\[2\] Alarm_Clock_EE271.v(54) " "Can't resolve multiple constant drivers for net \"currentState\[2\]\" at Alarm_Clock_EE271.v(54)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 54 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Alarm_Clock_EE271.v(46) " "Constant driver at Alarm_Clock_EE271.v(46)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 46 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "currentState\[1\] Alarm_Clock_EE271.v(54) " "Can't resolve multiple constant drivers for net \"currentState\[1\]\" at Alarm_Clock_EE271.v(54)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 54 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "currentState\[0\] Alarm_Clock_EE271.v(54) " "Can't resolve multiple constant drivers for net \"currentState\[0\]\" at Alarm_Clock_EE271.v(54)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 54 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604290355599 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604290355631 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 01 20:12:35 2020 " "Processing ended: Sun Nov 01 20:12:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604290355631 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604290355631 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604290355631 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290355631 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604290356209 ""}
