// Seed: 1034559023
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  inout wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  input wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_22[1|1] = id_16 ? id_11 : id_25 == id_28;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_9 = id_6;
  wire id_19 = id_8;
  assign id_2 = id_16[1];
  wire id_20;
  wire id_21;
  wire id_22;
  wire id_23;
  assign id_10 = 1;
  wire id_24 = id_21;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_14,
      id_14,
      id_13,
      id_1,
      id_19,
      id_24,
      id_23,
      id_9,
      id_23,
      id_9,
      id_23,
      id_2,
      id_10,
      id_19,
      id_19,
      id_20,
      id_19,
      id_18,
      id_2,
      id_16,
      id_7,
      id_22,
      id_24,
      id_20,
      id_13,
      id_21,
      id_20
  );
  wire id_25;
  assign id_4 = id_11;
  wire id_26;
  assign id_4 = 1 ==? 1'b0;
endmodule
