

================================================================
== Vitis HLS Report for 'input_layer'
================================================================
* Date:           Tue Oct 29 15:19:11 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.215 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     7425|  8396673|  74.250 us|  83.967 ms|  7425|  8396673|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- NEURONS_LOOP_0  |     7424|  8396672|  58 ~ 65599|          -|          -|   128|        no|
        +------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%neuron_index = alloca i32 1"   --->   Operation 9 'alloca' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 10 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 11 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 12 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 13 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv3_i9_loc = alloca i64 1"   --->   Operation 14 'alloca' 'conv3_i9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator_loc = alloca i64 1"   --->   Operation 15 'alloca' 'membrane_leak_accumulator_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln64 = store i8 0, i8 %neuron_index" [src/RNI.cpp:64]   --->   Operation 16 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln64 = br void %WEIGHTS_LOOP_0" [src/RNI.cpp:64]   --->   Operation 17 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%neuron_index_2 = load i8 %neuron_index"   --->   Operation 18 'load' 'neuron_index_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.91ns)   --->   "%icmp_ln64 = icmp_eq  i8 %neuron_index_2, i8 128" [src/RNI.cpp:64]   --->   Operation 19 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.91ns)   --->   "%add_ln64 = add i8 %neuron_index_2, i8 1" [src/RNI.cpp:64]   --->   Operation 20 'add' 'add_ln64' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %WEIGHTS_LOOP_0.split, void %for.end33" [src/RNI.cpp:64]   --->   Operation 21 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i8 %neuron_index_2" [src/RNI.cpp:64]   --->   Operation 22 'zext' 'zext_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln64" [src/RNI.cpp:64]   --->   Operation 23 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:186->src/RNI.cpp:66]   --->   Operation 24 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i8 %neuron_index_2"   --->   Operation 25 'trunc' 'empty' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [src/RNI.cpp:79]   --->   Operation 26 'ret' 'ret_ln79' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:186->src/RNI.cpp:66]   --->   Operation 27 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln186 = call void @input_layer_Pipeline_NEURON_LEAK_LOOP, i16 %NEURONS_MEMBRANE_load, i16 %membrane_leak_accumulator_loc, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [src/RNI.cpp:186->src/RNI.cpp:66]   --->   Operation 28 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln186 = call void @input_layer_Pipeline_NEURON_LEAK_LOOP, i16 %NEURONS_MEMBRANE_load, i16 %membrane_leak_accumulator_loc, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [src/RNI.cpp:186->src/RNI.cpp:66]   --->   Operation 29 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %zext_ln64" [src/RNI.cpp:68]   --->   Operation 30 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [2/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:68]   --->   Operation 31 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%neuron_index_cast_cast = zext i7 %empty"   --->   Operation 32 'zext' 'neuron_index_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.87ns)   --->   "%add_i_i53 = add i8 %neuron_index_cast_cast, i8 1"   --->   Operation 33 'add' 'add_i_i53' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%conv_i46 = zext i8 %add_i_i53"   --->   Operation 34 'zext' 'conv_i46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_2 = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %conv_i46"   --->   Operation 35 'getelementptr' 'WEIGHTS_INDEX_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_2"   --->   Operation 36 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>

State 5 <SV = 4> <Delay = 6.65>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [src/RNI.cpp:64]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/RNI.cpp:64]   --->   Operation 38 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator_loc_load = load i16 %membrane_leak_accumulator_loc"   --->   Operation 39 'load' 'membrane_leak_accumulator_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln188 = store i16 %membrane_leak_accumulator_loc_load, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:188->src/RNI.cpp:66]   --->   Operation 40 'store' 'store_ln188' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_5 : Operation 41 [1/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:68]   --->   Operation 41 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>
ST_5 : Operation 42 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_2"   --->   Operation 42 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>
ST_5 : Operation 43 [1/1] (1.81ns)   --->   "%icmp_ln68 = icmp_ult  i14 %weight_index, i14 %WEIGHTS_INDEX_load" [src/RNI.cpp:68]   --->   Operation 43 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc31, void %for.body13.lr.ph" [src/RNI.cpp:68]   --->   Operation 44 'br' 'br_ln68' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 45 [2/2] (1.58ns)   --->   "%call_ln68 = call void @input_layer_Pipeline_WEIGHTS_LOOP_0, i14 %weight_index, i16 %membrane_leak_accumulator_loc_load, i14 %WEIGHTS_INDEX_load, i16 %p_read_8, i16 %p_read_7, i16 %p_read_6, i16 %p_read_5, i16 %conv3_i9_loc, i8 %WEIGHTS" [src/RNI.cpp:68]   --->   Operation 45 'call' 'call_ln68' <Predicate = (icmp_ln68)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln68 = call void @input_layer_Pipeline_WEIGHTS_LOOP_0, i14 %weight_index, i16 %membrane_leak_accumulator_loc_load, i14 %WEIGHTS_INDEX_load, i16 %p_read_8, i16 %p_read_7, i16 %p_read_6, i16 %p_read_5, i16 %conv3_i9_loc, i8 %WEIGHTS" [src/RNI.cpp:68]   --->   Operation 46 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.73>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%conv3_i9_loc_load = load i16 %conv3_i9_loc"   --->   Operation 47 'load' 'conv3_i9_loc_load' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln70 = store i16 %conv3_i9_loc_load, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:70]   --->   Operation 48 'store' 'store_ln70' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_7 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln77 = br void %for.inc31" [src/RNI.cpp:77]   --->   Operation 49 'br' 'br_ln77' <Predicate = (icmp_ln68)> <Delay = 1.58>
ST_7 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln194)   --->   "%empty_54 = phi i16 %conv3_i9_loc_load, void %for.body13.lr.ph, i16 %membrane_leak_accumulator_loc_load, void %WEIGHTS_LOOP_0.split"   --->   Operation 50 'phi' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln194)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %empty_54, i32 7, i32 15" [src/RNI.cpp:194->src/RNI.cpp:77]   --->   Operation 51 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.82ns) (out node of the LUT)   --->   "%icmp_ln194 = icmp_sgt  i9 %tmp, i9 0" [src/RNI.cpp:194->src/RNI.cpp:77]   --->   Operation 52 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %_Z34update_neuron_state_reset_membrane6ap_intILi16EES0_.exit, void %if.then.i" [src/RNI.cpp:194->src/RNI.cpp:77]   --->   Operation 53 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln64" [src/RNI.cpp:196->src/RNI.cpp:77]   --->   Operation 54 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln196 = store i1 1, i8 %NEURONS_STATE_addr" [src/RNI.cpp:196->src/RNI.cpp:77]   --->   Operation 55 'store' 'store_ln196' <Predicate = (icmp_ln194)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 244> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln197 = store i16 0, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:197->src/RNI.cpp:77]   --->   Operation 56 'store' 'store_ln197' <Predicate = (icmp_ln194)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln198 = br void %_Z34update_neuron_state_reset_membrane6ap_intILi16EES0_.exit" [src/RNI.cpp:198->src/RNI.cpp:77]   --->   Operation 57 'br' 'br_ln198' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln64 = store i8 %add_ln64, i8 %neuron_index" [src/RNI.cpp:64]   --->   Operation 58 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln64 = br void %WEIGHTS_LOOP_0" [src/RNI.cpp:64]   --->   Operation 59 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('neuron_index') [14]  (0.000 ns)
	'store' operation ('store_ln64', src/RNI.cpp:64) of constant 0 on local variable 'neuron_index' [21]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('neuron_index') on local variable 'neuron_index' [24]  (0.000 ns)
	'getelementptr' operation ('NEURONS_MEMBRANE_addr', src/RNI.cpp:64) [32]  (0.000 ns)
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:186->src/RNI.cpp:66) on array 'NEURONS_MEMBRANE' [33]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:186->src/RNI.cpp:66) on array 'NEURONS_MEMBRANE' [33]  (3.254 ns)

 <State 4>: 5.124ns
The critical path consists of the following:
	'add' operation ('add_i_i53') [41]  (1.870 ns)
	'getelementptr' operation ('WEIGHTS_INDEX_addr_2') [43]  (0.000 ns)
	'load' operation ('WEIGHTS_INDEX_load') on array 'WEIGHTS_INDEX' [44]  (3.254 ns)

 <State 5>: 6.654ns
The critical path consists of the following:
	'load' operation ('weight_index', src/RNI.cpp:68) on array 'WEIGHTS_INDEX' [38]  (3.254 ns)
	'icmp' operation ('icmp_ln68', src/RNI.cpp:68) [45]  (1.812 ns)
	multiplexor before 'phi' operation ('empty_54') with incoming values : ('membrane_leak_accumulator_loc_load') ('conv3_i9_loc_load') [53]  (1.588 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 5.733ns
The critical path consists of the following:
	'load' operation ('conv3_i9_loc_load') on local variable 'conv3_i9_loc' [49]  (0.000 ns)
	multiplexor before 'phi' operation ('empty_54') with incoming values : ('membrane_leak_accumulator_loc_load') ('conv3_i9_loc_load') [53]  (1.588 ns)
	'phi' operation ('empty_54') with incoming values : ('membrane_leak_accumulator_loc_load') ('conv3_i9_loc_load') [53]  (0.000 ns)
	'icmp' operation ('icmp_ln194', src/RNI.cpp:194->src/RNI.cpp:77) [55]  (1.823 ns)
	blocking operation 2.322 ns on control path)

 <State 8>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln197', src/RNI.cpp:197->src/RNI.cpp:77) of constant 0 on array 'NEURONS_MEMBRANE' [60]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
