
TP4_TP5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042a4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08004434  08004434  00005434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004514  08004514  0000606c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004514  08004514  00005514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800451c  0800451c  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800451c  0800451c  0000551c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004520  08004520  00005520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08004524  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f8  2000006c  08004590  0000606c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000264  08004590  00006264  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b2ca  00000000  00000000  0000609c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b53  00000000  00000000  00011366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c0  00000000  00000000  00012ec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000074d  00000000  00000000  00013880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026c24  00000000  00000000  00013fcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb4f  00000000  00000000  0003abf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb04f  00000000  00000000  00046740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013178f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d74  00000000  00000000  001317d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  00134548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800441c 	.word	0x0800441c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800441c 	.word	0x0800441c

080001d0 <myTimeEvaluationFunction>:

	.global myTimeEvaluationFunction
	.text

myTimeEvaluationFunction:
	PUSH {R4,R5}
 80001d0:	b430      	push	{r4, r5}
    MOV R4, #0
 80001d2:	f04f 0400 	mov.w	r4, #0
    MOV R5, #1
 80001d6:	f04f 0501 	mov.w	r5, #1
	CMP R5, R0          // Compare la variable de boucle (R5) avec N (R0)
 80001da:	4285      	cmp	r5, r0
    BGT Fin_waitN             // Si n > N, on passe directement à la fin (cas N<=0)
 80001dc:	dc05      	bgt.n	80001ea <Fin_waitN>

080001de <Boucle_waitN>:

Boucle_waitN:
    ADD R4, R4, #0		// Instruction simple à répéter
 80001de:	f104 0400 	add.w	r4, r4, #0
    ADD R5, R5, #1      // Incrémantation du compteur de boucle
 80001e2:	f105 0501 	add.w	r5, r5, #1
    CMP R5, R0          // Test pour sortir
 80001e6:	4285      	cmp	r5, r0
    BLE Boucle_waitN          // Si n <= N, on recommence
 80001e8:	ddf9      	ble.n	80001de <Boucle_waitN>

080001ea <Fin_waitN>:

Fin_waitN:
	POP {R4,R5}
 80001ea:	bc30      	pop	{r4, r5}
    BX LR
 80001ec:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <setup>:


#include <stm32l4xx.h>
#include <stm32l4xx_hal.h>

void setup(){
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0

	// Activation de l'horloge
	RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;
 80005c0:	4b1f      	ldr	r3, [pc, #124]	@ (8000640 <setup+0x84>)
 80005c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005c4:	4a1e      	ldr	r2, [pc, #120]	@ (8000640 <setup+0x84>)
 80005c6:	f043 0301 	orr.w	r3, r3, #1
 80005ca:	6593      	str	r3, [r2, #88]	@ 0x58
	// Initialisation du Timer 2

	// Sachant que la fréquence du processeur est 80MHz et qu'on la divise par
	// PSC+1 pour avoir la fréquence du timer, on prend PSC=79 pour
	// un timer à 1MHz soit 1µs
	TIM2->PSC = 79;
 80005cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005d0:	224f      	movs	r2, #79	@ 0x4f
 80005d2:	629a      	str	r2, [r3, #40]	@ 0x28
	// On va utiliser ce timer pour mesurer des temps dont on ne peut pas savoir à
	// l'avance si ils seront courts, on règle donc l'ARR au maximum
	TIM2->ARR = 0xFFFFFFFF;
 80005d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005d8:	f04f 32ff 	mov.w	r2, #4294967295
 80005dc:	62da      	str	r2, [r3, #44]	@ 0x2c

	TIM2->CNT = 0;			// On remet le compteur à 0
 80005de:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005e2:	2200      	movs	r2, #0
 80005e4:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM2->CR1 |= 1;			// On active le Timer en mettant le bit 0 à 1
 80005e6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005f0:	f043 0301 	orr.w	r3, r3, #1
 80005f4:	6013      	str	r3, [r2, #0]

	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 80005f6:	4b12      	ldr	r3, [pc, #72]	@ (8000640 <setup+0x84>)
 80005f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005fa:	4a11      	ldr	r2, [pc, #68]	@ (8000640 <setup+0x84>)
 80005fc:	f043 0301 	orr.w	r3, r3, #1
 8000600:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOCEN;
 8000602:	4b0f      	ldr	r3, [pc, #60]	@ (8000640 <setup+0x84>)
 8000604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000606:	4a0e      	ldr	r2, [pc, #56]	@ (8000640 <setup+0x84>)
 8000608:	f043 0304 	orr.w	r3, r3, #4
 800060c:	64d3      	str	r3, [r2, #76]	@ 0x4c

	GPIOA->MODER &= ~(3<<2*GPIO_PIN_5);
 800060e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000612:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1<<2*GPIO_PIN_5);
 800061a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800061e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &= ~(3<<2*GPIO_PIN_8);
 8000626:	4b07      	ldr	r3, [pc, #28]	@ (8000644 <setup+0x88>)
 8000628:	4a06      	ldr	r2, [pc, #24]	@ (8000644 <setup+0x88>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (1<<2*GPIO_PIN_8);
 800062e:	4b05      	ldr	r3, [pc, #20]	@ (8000644 <setup+0x88>)
 8000630:	4a04      	ldr	r2, [pc, #16]	@ (8000644 <setup+0x88>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	6013      	str	r3, [r2, #0]
}
 8000636:	bf00      	nop
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr
 8000640:	40021000 	.word	0x40021000
 8000644:	48000800 	.word	0x48000800

08000648 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch){
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000650:	1d39      	adds	r1, r7, #4
 8000652:	f04f 33ff 	mov.w	r3, #4294967295
 8000656:	2201      	movs	r2, #1
 8000658:	4803      	ldr	r0, [pc, #12]	@ (8000668 <__io_putchar+0x20>)
 800065a:	f002 f979 	bl	8002950 <HAL_UART_Transmit>
	return ch;
 800065e:	687b      	ldr	r3, [r7, #4]
}
 8000660:	4618      	mov	r0, r3
 8000662:	3708      	adds	r7, #8
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	20000088 	.word	0x20000088

0800066c <__io_getchar>:

int __io_getchar(void){
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 8000672:	2300      	movs	r3, #0
 8000674:	71fb      	strb	r3, [r7, #7]
	__HAL_UART_CLEAR_OREFLAG(&huart2);
 8000676:	4b0b      	ldr	r3, [pc, #44]	@ (80006a4 <__io_getchar+0x38>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	2208      	movs	r2, #8
 800067c:	621a      	str	r2, [r3, #32]
	HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800067e:	1df9      	adds	r1, r7, #7
 8000680:	f04f 33ff 	mov.w	r3, #4294967295
 8000684:	2201      	movs	r2, #1
 8000686:	4807      	ldr	r0, [pc, #28]	@ (80006a4 <__io_getchar+0x38>)
 8000688:	f002 f9f5 	bl	8002a76 <HAL_UART_Receive>
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800068c:	1df9      	adds	r1, r7, #7
 800068e:	f04f 33ff 	mov.w	r3, #4294967295
 8000692:	2201      	movs	r2, #1
 8000694:	4803      	ldr	r0, [pc, #12]	@ (80006a4 <__io_getchar+0x38>)
 8000696:	f002 f95b 	bl	8002950 <HAL_UART_Transmit>
	return ch;
 800069a:	79fb      	ldrb	r3, [r7, #7]
}
 800069c:	4618      	mov	r0, r3
 800069e:	3708      	adds	r7, #8
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000088 	.word	0x20000088

080006a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ae:	f000 fabd 	bl	8000c2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006b2:	f000 f83f 	bl	8000734 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006b6:	f000 f8bf 	bl	8000838 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006ba:	f000 f88d 	bl	80007d8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  setup();
 80006be:	f7ff ff7d 	bl	80005bc <setup>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  static int PIN_toggle = 1;
	  printf("\n\r- - - - - - - - - - -\n\r");
 80006c2:	4817      	ldr	r0, [pc, #92]	@ (8000720 <main+0x78>)
 80006c4:	f003 f83e 	bl	8003744 <iprintf>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, PIN_toggle);
 80006c8:	4b16      	ldr	r3, [pc, #88]	@ (8000724 <main+0x7c>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	461a      	mov	r2, r3
 80006d0:	2120      	movs	r1, #32
 80006d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006d6:	f000 fdb5 	bl	8001244 <HAL_GPIO_WritePin>
	  int cnt_bfr = TIM2->CNT;
 80006da:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80006de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006e0:	607b      	str	r3, [r7, #4]
	  myTimeEvaluationFunction(100);
 80006e2:	2064      	movs	r0, #100	@ 0x64
 80006e4:	f7ff fd74 	bl	80001d0 <myTimeEvaluationFunction>
	  int cnt_aftr = TIM2->CNT;
 80006e8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80006ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006ee:	603b      	str	r3, [r7, #0]
	  printf("Counter before : %d\n\r", cnt_bfr);
 80006f0:	6879      	ldr	r1, [r7, #4]
 80006f2:	480d      	ldr	r0, [pc, #52]	@ (8000728 <main+0x80>)
 80006f4:	f003 f826 	bl	8003744 <iprintf>
	  printf("Counter after : %d\n\r", cnt_aftr);
 80006f8:	6839      	ldr	r1, [r7, #0]
 80006fa:	480c      	ldr	r0, [pc, #48]	@ (800072c <main+0x84>)
 80006fc:	f003 f822 	bl	8003744 <iprintf>
	  printf("Execution Time = %d\n\r", cnt_aftr-cnt_bfr);
 8000700:	683a      	ldr	r2, [r7, #0]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	1ad3      	subs	r3, r2, r3
 8000706:	4619      	mov	r1, r3
 8000708:	4809      	ldr	r0, [pc, #36]	@ (8000730 <main+0x88>)
 800070a:	f003 f81b 	bl	8003744 <iprintf>
	  PIN_toggle=1-PIN_toggle;
 800070e:	4b05      	ldr	r3, [pc, #20]	@ (8000724 <main+0x7c>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	f1c3 0301 	rsb	r3, r3, #1
 8000716:	4a03      	ldr	r2, [pc, #12]	@ (8000724 <main+0x7c>)
 8000718:	6013      	str	r3, [r2, #0]
  {
 800071a:	bf00      	nop
 800071c:	e7d1      	b.n	80006c2 <main+0x1a>
 800071e:	bf00      	nop
 8000720:	08004434 	.word	0x08004434
 8000724:	20000000 	.word	0x20000000
 8000728:	08004450 	.word	0x08004450
 800072c:	08004468 	.word	0x08004468
 8000730:	08004480 	.word	0x08004480

08000734 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b096      	sub	sp, #88	@ 0x58
 8000738:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800073a:	f107 0314 	add.w	r3, r7, #20
 800073e:	2244      	movs	r2, #68	@ 0x44
 8000740:	2100      	movs	r1, #0
 8000742:	4618      	mov	r0, r3
 8000744:	f003 f853 	bl	80037ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000748:	463b      	mov	r3, r7
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	605a      	str	r2, [r3, #4]
 8000750:	609a      	str	r2, [r3, #8]
 8000752:	60da      	str	r2, [r3, #12]
 8000754:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000756:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800075a:	f000 fd99 	bl	8001290 <HAL_PWREx_ControlVoltageScaling>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000764:	f000 f8ce 	bl	8000904 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000768:	2302      	movs	r3, #2
 800076a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800076c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000770:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000772:	2310      	movs	r3, #16
 8000774:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000776:	2302      	movs	r3, #2
 8000778:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800077a:	2302      	movs	r3, #2
 800077c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800077e:	2301      	movs	r3, #1
 8000780:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000782:	230a      	movs	r3, #10
 8000784:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000786:	2307      	movs	r3, #7
 8000788:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800078a:	2302      	movs	r3, #2
 800078c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800078e:	2302      	movs	r3, #2
 8000790:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000792:	f107 0314 	add.w	r3, r7, #20
 8000796:	4618      	mov	r0, r3
 8000798:	f000 fdd0 	bl	800133c <HAL_RCC_OscConfig>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80007a2:	f000 f8af 	bl	8000904 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a6:	230f      	movs	r3, #15
 80007a8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007aa:	2303      	movs	r3, #3
 80007ac:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ae:	2300      	movs	r3, #0
 80007b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007b2:	2300      	movs	r3, #0
 80007b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007b6:	2300      	movs	r3, #0
 80007b8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007ba:	463b      	mov	r3, r7
 80007bc:	2104      	movs	r1, #4
 80007be:	4618      	mov	r0, r3
 80007c0:	f001 f998 	bl	8001af4 <HAL_RCC_ClockConfig>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007ca:	f000 f89b 	bl	8000904 <Error_Handler>
  }
}
 80007ce:	bf00      	nop
 80007d0:	3758      	adds	r7, #88	@ 0x58
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007dc:	4b14      	ldr	r3, [pc, #80]	@ (8000830 <MX_USART2_UART_Init+0x58>)
 80007de:	4a15      	ldr	r2, [pc, #84]	@ (8000834 <MX_USART2_UART_Init+0x5c>)
 80007e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007e2:	4b13      	ldr	r3, [pc, #76]	@ (8000830 <MX_USART2_UART_Init+0x58>)
 80007e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ea:	4b11      	ldr	r3, [pc, #68]	@ (8000830 <MX_USART2_UART_Init+0x58>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000830 <MX_USART2_UART_Init+0x58>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000830 <MX_USART2_UART_Init+0x58>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000830 <MX_USART2_UART_Init+0x58>)
 80007fe:	220c      	movs	r2, #12
 8000800:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000802:	4b0b      	ldr	r3, [pc, #44]	@ (8000830 <MX_USART2_UART_Init+0x58>)
 8000804:	2200      	movs	r2, #0
 8000806:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000808:	4b09      	ldr	r3, [pc, #36]	@ (8000830 <MX_USART2_UART_Init+0x58>)
 800080a:	2200      	movs	r2, #0
 800080c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800080e:	4b08      	ldr	r3, [pc, #32]	@ (8000830 <MX_USART2_UART_Init+0x58>)
 8000810:	2200      	movs	r2, #0
 8000812:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000814:	4b06      	ldr	r3, [pc, #24]	@ (8000830 <MX_USART2_UART_Init+0x58>)
 8000816:	2200      	movs	r2, #0
 8000818:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800081a:	4805      	ldr	r0, [pc, #20]	@ (8000830 <MX_USART2_UART_Init+0x58>)
 800081c:	f002 f84a 	bl	80028b4 <HAL_UART_Init>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000826:	f000 f86d 	bl	8000904 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800082a:	bf00      	nop
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	20000088 	.word	0x20000088
 8000834:	40004400 	.word	0x40004400

08000838 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b08a      	sub	sp, #40	@ 0x28
 800083c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083e:	f107 0314 	add.w	r3, r7, #20
 8000842:	2200      	movs	r2, #0
 8000844:	601a      	str	r2, [r3, #0]
 8000846:	605a      	str	r2, [r3, #4]
 8000848:	609a      	str	r2, [r3, #8]
 800084a:	60da      	str	r2, [r3, #12]
 800084c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800084e:	4b2b      	ldr	r3, [pc, #172]	@ (80008fc <MX_GPIO_Init+0xc4>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000852:	4a2a      	ldr	r2, [pc, #168]	@ (80008fc <MX_GPIO_Init+0xc4>)
 8000854:	f043 0304 	orr.w	r3, r3, #4
 8000858:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800085a:	4b28      	ldr	r3, [pc, #160]	@ (80008fc <MX_GPIO_Init+0xc4>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085e:	f003 0304 	and.w	r3, r3, #4
 8000862:	613b      	str	r3, [r7, #16]
 8000864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000866:	4b25      	ldr	r3, [pc, #148]	@ (80008fc <MX_GPIO_Init+0xc4>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086a:	4a24      	ldr	r2, [pc, #144]	@ (80008fc <MX_GPIO_Init+0xc4>)
 800086c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000870:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000872:	4b22      	ldr	r3, [pc, #136]	@ (80008fc <MX_GPIO_Init+0xc4>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800087e:	4b1f      	ldr	r3, [pc, #124]	@ (80008fc <MX_GPIO_Init+0xc4>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000882:	4a1e      	ldr	r2, [pc, #120]	@ (80008fc <MX_GPIO_Init+0xc4>)
 8000884:	f043 0301 	orr.w	r3, r3, #1
 8000888:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800088a:	4b1c      	ldr	r3, [pc, #112]	@ (80008fc <MX_GPIO_Init+0xc4>)
 800088c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	60bb      	str	r3, [r7, #8]
 8000894:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000896:	4b19      	ldr	r3, [pc, #100]	@ (80008fc <MX_GPIO_Init+0xc4>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089a:	4a18      	ldr	r2, [pc, #96]	@ (80008fc <MX_GPIO_Init+0xc4>)
 800089c:	f043 0302 	orr.w	r3, r3, #2
 80008a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008a2:	4b16      	ldr	r3, [pc, #88]	@ (80008fc <MX_GPIO_Init+0xc4>)
 80008a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a6:	f003 0302 	and.w	r3, r3, #2
 80008aa:	607b      	str	r3, [r7, #4]
 80008ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2120      	movs	r1, #32
 80008b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008b6:	f000 fcc5 	bl	8001244 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008c0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008ca:	f107 0314 	add.w	r3, r7, #20
 80008ce:	4619      	mov	r1, r3
 80008d0:	480b      	ldr	r0, [pc, #44]	@ (8000900 <MX_GPIO_Init+0xc8>)
 80008d2:	f000 fb0d 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008d6:	2320      	movs	r3, #32
 80008d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008da:	2301      	movs	r3, #1
 80008dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	2300      	movs	r3, #0
 80008e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e2:	2300      	movs	r3, #0
 80008e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008e6:	f107 0314 	add.w	r3, r7, #20
 80008ea:	4619      	mov	r1, r3
 80008ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008f0:	f000 fafe 	bl	8000ef0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008f4:	bf00      	nop
 80008f6:	3728      	adds	r7, #40	@ 0x28
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	40021000 	.word	0x40021000
 8000900:	48000800 	.word	0x48000800

08000904 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000908:	b672      	cpsid	i
}
 800090a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800090c:	bf00      	nop
 800090e:	e7fd      	b.n	800090c <Error_Handler+0x8>

08000910 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000910:	b480      	push	{r7}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000916:	4b0f      	ldr	r3, [pc, #60]	@ (8000954 <HAL_MspInit+0x44>)
 8000918:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800091a:	4a0e      	ldr	r2, [pc, #56]	@ (8000954 <HAL_MspInit+0x44>)
 800091c:	f043 0301 	orr.w	r3, r3, #1
 8000920:	6613      	str	r3, [r2, #96]	@ 0x60
 8000922:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <HAL_MspInit+0x44>)
 8000924:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000926:	f003 0301 	and.w	r3, r3, #1
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800092e:	4b09      	ldr	r3, [pc, #36]	@ (8000954 <HAL_MspInit+0x44>)
 8000930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000932:	4a08      	ldr	r2, [pc, #32]	@ (8000954 <HAL_MspInit+0x44>)
 8000934:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000938:	6593      	str	r3, [r2, #88]	@ 0x58
 800093a:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <HAL_MspInit+0x44>)
 800093c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800093e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000942:	603b      	str	r3, [r7, #0]
 8000944:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000946:	bf00      	nop
 8000948:	370c      	adds	r7, #12
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	40021000 	.word	0x40021000

08000958 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b0ac      	sub	sp, #176	@ 0xb0
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000960:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	60da      	str	r2, [r3, #12]
 800096e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000970:	f107 0314 	add.w	r3, r7, #20
 8000974:	2288      	movs	r2, #136	@ 0x88
 8000976:	2100      	movs	r1, #0
 8000978:	4618      	mov	r0, r3
 800097a:	f002 ff38 	bl	80037ee <memset>
  if(huart->Instance==USART2)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4a21      	ldr	r2, [pc, #132]	@ (8000a08 <HAL_UART_MspInit+0xb0>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d13b      	bne.n	8000a00 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000988:	2302      	movs	r3, #2
 800098a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800098c:	2300      	movs	r3, #0
 800098e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000990:	f107 0314 	add.w	r3, r7, #20
 8000994:	4618      	mov	r0, r3
 8000996:	f001 fad1 	bl	8001f3c <HAL_RCCEx_PeriphCLKConfig>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80009a0:	f7ff ffb0 	bl	8000904 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009a4:	4b19      	ldr	r3, [pc, #100]	@ (8000a0c <HAL_UART_MspInit+0xb4>)
 80009a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009a8:	4a18      	ldr	r2, [pc, #96]	@ (8000a0c <HAL_UART_MspInit+0xb4>)
 80009aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80009b0:	4b16      	ldr	r3, [pc, #88]	@ (8000a0c <HAL_UART_MspInit+0xb4>)
 80009b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009b8:	613b      	str	r3, [r7, #16]
 80009ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009bc:	4b13      	ldr	r3, [pc, #76]	@ (8000a0c <HAL_UART_MspInit+0xb4>)
 80009be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c0:	4a12      	ldr	r2, [pc, #72]	@ (8000a0c <HAL_UART_MspInit+0xb4>)
 80009c2:	f043 0301 	orr.w	r3, r3, #1
 80009c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009c8:	4b10      	ldr	r3, [pc, #64]	@ (8000a0c <HAL_UART_MspInit+0xb4>)
 80009ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009cc:	f003 0301 	and.w	r3, r3, #1
 80009d0:	60fb      	str	r3, [r7, #12]
 80009d2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80009d4:	230c      	movs	r3, #12
 80009d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009da:	2302      	movs	r3, #2
 80009dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	2300      	movs	r3, #0
 80009e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009e6:	2303      	movs	r3, #3
 80009e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009ec:	2307      	movs	r3, #7
 80009ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80009f6:	4619      	mov	r1, r3
 80009f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009fc:	f000 fa78 	bl	8000ef0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a00:	bf00      	nop
 8000a02:	37b0      	adds	r7, #176	@ 0xb0
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	40004400 	.word	0x40004400
 8000a0c:	40021000 	.word	0x40021000

08000a10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a14:	bf00      	nop
 8000a16:	e7fd      	b.n	8000a14 <NMI_Handler+0x4>

08000a18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <HardFault_Handler+0x4>

08000a20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a24:	bf00      	nop
 8000a26:	e7fd      	b.n	8000a24 <MemManage_Handler+0x4>

08000a28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a2c:	bf00      	nop
 8000a2e:	e7fd      	b.n	8000a2c <BusFault_Handler+0x4>

08000a30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a34:	bf00      	nop
 8000a36:	e7fd      	b.n	8000a34 <UsageFault_Handler+0x4>

08000a38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a3c:	bf00      	nop
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr

08000a46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a46:	b480      	push	{r7}
 8000a48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a4a:	bf00      	nop
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr

08000a54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a58:	bf00      	nop
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr

08000a62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a62:	b580      	push	{r7, lr}
 8000a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a66:	f000 f93d 	bl	8000ce4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a6a:	bf00      	nop
 8000a6c:	bd80      	pop	{r7, pc}

08000a6e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a6e:	b580      	push	{r7, lr}
 8000a70:	b086      	sub	sp, #24
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	60f8      	str	r0, [r7, #12]
 8000a76:	60b9      	str	r1, [r7, #8]
 8000a78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	617b      	str	r3, [r7, #20]
 8000a7e:	e00a      	b.n	8000a96 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a80:	f7ff fdf4 	bl	800066c <__io_getchar>
 8000a84:	4601      	mov	r1, r0
 8000a86:	68bb      	ldr	r3, [r7, #8]
 8000a88:	1c5a      	adds	r2, r3, #1
 8000a8a:	60ba      	str	r2, [r7, #8]
 8000a8c:	b2ca      	uxtb	r2, r1
 8000a8e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	3301      	adds	r3, #1
 8000a94:	617b      	str	r3, [r7, #20]
 8000a96:	697a      	ldr	r2, [r7, #20]
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	429a      	cmp	r2, r3
 8000a9c:	dbf0      	blt.n	8000a80 <_read+0x12>
  }

  return len;
 8000a9e:	687b      	ldr	r3, [r7, #4]
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	3718      	adds	r7, #24
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b086      	sub	sp, #24
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	60f8      	str	r0, [r7, #12]
 8000ab0:	60b9      	str	r1, [r7, #8]
 8000ab2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	617b      	str	r3, [r7, #20]
 8000ab8:	e009      	b.n	8000ace <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	1c5a      	adds	r2, r3, #1
 8000abe:	60ba      	str	r2, [r7, #8]
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f7ff fdc0 	bl	8000648 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	3301      	adds	r3, #1
 8000acc:	617b      	str	r3, [r7, #20]
 8000ace:	697a      	ldr	r2, [r7, #20]
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	429a      	cmp	r2, r3
 8000ad4:	dbf1      	blt.n	8000aba <_write+0x12>
  }
  return len;
 8000ad6:	687b      	ldr	r3, [r7, #4]
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3718      	adds	r7, #24
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}

08000ae0 <_close>:

int _close(int file)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ae8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	370c      	adds	r7, #12
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr

08000af8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b08:	605a      	str	r2, [r3, #4]
  return 0;
 8000b0a:	2300      	movs	r3, #0
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	370c      	adds	r7, #12
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr

08000b18 <_isatty>:

int _isatty(int file)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b20:	2301      	movs	r3, #1
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr

08000b2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	b085      	sub	sp, #20
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	60f8      	str	r0, [r7, #12]
 8000b36:	60b9      	str	r1, [r7, #8]
 8000b38:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b3a:	2300      	movs	r3, #0
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	3714      	adds	r7, #20
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr

08000b48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b50:	4a14      	ldr	r2, [pc, #80]	@ (8000ba4 <_sbrk+0x5c>)
 8000b52:	4b15      	ldr	r3, [pc, #84]	@ (8000ba8 <_sbrk+0x60>)
 8000b54:	1ad3      	subs	r3, r2, r3
 8000b56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b5c:	4b13      	ldr	r3, [pc, #76]	@ (8000bac <_sbrk+0x64>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d102      	bne.n	8000b6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b64:	4b11      	ldr	r3, [pc, #68]	@ (8000bac <_sbrk+0x64>)
 8000b66:	4a12      	ldr	r2, [pc, #72]	@ (8000bb0 <_sbrk+0x68>)
 8000b68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b6a:	4b10      	ldr	r3, [pc, #64]	@ (8000bac <_sbrk+0x64>)
 8000b6c:	681a      	ldr	r2, [r3, #0]
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4413      	add	r3, r2
 8000b72:	693a      	ldr	r2, [r7, #16]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d207      	bcs.n	8000b88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b78:	f002 fe88 	bl	800388c <__errno>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	220c      	movs	r2, #12
 8000b80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b82:	f04f 33ff 	mov.w	r3, #4294967295
 8000b86:	e009      	b.n	8000b9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b88:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <_sbrk+0x64>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b8e:	4b07      	ldr	r3, [pc, #28]	@ (8000bac <_sbrk+0x64>)
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4413      	add	r3, r2
 8000b96:	4a05      	ldr	r2, [pc, #20]	@ (8000bac <_sbrk+0x64>)
 8000b98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b9a:	68fb      	ldr	r3, [r7, #12]
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3718      	adds	r7, #24
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20018000 	.word	0x20018000
 8000ba8:	00000400 	.word	0x00000400
 8000bac:	20000110 	.word	0x20000110
 8000bb0:	20000268 	.word	0x20000268

08000bb4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000bb8:	4b06      	ldr	r3, [pc, #24]	@ (8000bd4 <SystemInit+0x20>)
 8000bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bbe:	4a05      	ldr	r2, [pc, #20]	@ (8000bd4 <SystemInit+0x20>)
 8000bc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000bc8:	bf00      	nop
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	e000ed00 	.word	0xe000ed00

08000bd8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000bd8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c10 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bdc:	f7ff ffea 	bl	8000bb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000be0:	480c      	ldr	r0, [pc, #48]	@ (8000c14 <LoopForever+0x6>)
  ldr r1, =_edata
 8000be2:	490d      	ldr	r1, [pc, #52]	@ (8000c18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000be4:	4a0d      	ldr	r2, [pc, #52]	@ (8000c1c <LoopForever+0xe>)
  movs r3, #0
 8000be6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000be8:	e002      	b.n	8000bf0 <LoopCopyDataInit>

08000bea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bee:	3304      	adds	r3, #4

08000bf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bf4:	d3f9      	bcc.n	8000bea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8000c20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bf8:	4c0a      	ldr	r4, [pc, #40]	@ (8000c24 <LoopForever+0x16>)
  movs r3, #0
 8000bfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bfc:	e001      	b.n	8000c02 <LoopFillZerobss>

08000bfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c00:	3204      	adds	r2, #4

08000c02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c04:	d3fb      	bcc.n	8000bfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c06:	f002 fe47 	bl	8003898 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c0a:	f7ff fd4d 	bl	80006a8 <main>

08000c0e <LoopForever>:

LoopForever:
    b LoopForever
 8000c0e:	e7fe      	b.n	8000c0e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c10:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c18:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000c1c:	08004524 	.word	0x08004524
  ldr r2, =_sbss
 8000c20:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000c24:	20000264 	.word	0x20000264

08000c28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c28:	e7fe      	b.n	8000c28 <ADC1_2_IRQHandler>
	...

08000c2c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c32:	2300      	movs	r3, #0
 8000c34:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c36:	4b0c      	ldr	r3, [pc, #48]	@ (8000c68 <HAL_Init+0x3c>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4a0b      	ldr	r2, [pc, #44]	@ (8000c68 <HAL_Init+0x3c>)
 8000c3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c40:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c42:	2003      	movs	r0, #3
 8000c44:	f000 f920 	bl	8000e88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c48:	2000      	movs	r0, #0
 8000c4a:	f000 f80f 	bl	8000c6c <HAL_InitTick>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d002      	beq.n	8000c5a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000c54:	2301      	movs	r3, #1
 8000c56:	71fb      	strb	r3, [r7, #7]
 8000c58:	e001      	b.n	8000c5e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c5a:	f7ff fe59 	bl	8000910 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	3708      	adds	r7, #8
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	40022000 	.word	0x40022000

08000c6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b084      	sub	sp, #16
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c74:	2300      	movs	r3, #0
 8000c76:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c78:	4b17      	ldr	r3, [pc, #92]	@ (8000cd8 <HAL_InitTick+0x6c>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d023      	beq.n	8000cc8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c80:	4b16      	ldr	r3, [pc, #88]	@ (8000cdc <HAL_InitTick+0x70>)
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	4b14      	ldr	r3, [pc, #80]	@ (8000cd8 <HAL_InitTick+0x6c>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	4619      	mov	r1, r3
 8000c8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c96:	4618      	mov	r0, r3
 8000c98:	f000 f91d 	bl	8000ed6 <HAL_SYSTICK_Config>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d10f      	bne.n	8000cc2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2b0f      	cmp	r3, #15
 8000ca6:	d809      	bhi.n	8000cbc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	6879      	ldr	r1, [r7, #4]
 8000cac:	f04f 30ff 	mov.w	r0, #4294967295
 8000cb0:	f000 f8f5 	bl	8000e9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cb4:	4a0a      	ldr	r2, [pc, #40]	@ (8000ce0 <HAL_InitTick+0x74>)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6013      	str	r3, [r2, #0]
 8000cba:	e007      	b.n	8000ccc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	73fb      	strb	r3, [r7, #15]
 8000cc0:	e004      	b.n	8000ccc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	73fb      	strb	r3, [r7, #15]
 8000cc6:	e001      	b.n	8000ccc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3710      	adds	r7, #16
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	2000000c 	.word	0x2000000c
 8000cdc:	20000004 	.word	0x20000004
 8000ce0:	20000008 	.word	0x20000008

08000ce4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ce8:	4b06      	ldr	r3, [pc, #24]	@ (8000d04 <HAL_IncTick+0x20>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	461a      	mov	r2, r3
 8000cee:	4b06      	ldr	r3, [pc, #24]	@ (8000d08 <HAL_IncTick+0x24>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	4a04      	ldr	r2, [pc, #16]	@ (8000d08 <HAL_IncTick+0x24>)
 8000cf6:	6013      	str	r3, [r2, #0]
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	2000000c 	.word	0x2000000c
 8000d08:	20000114 	.word	0x20000114

08000d0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d10:	4b03      	ldr	r3, [pc, #12]	@ (8000d20 <HAL_GetTick+0x14>)
 8000d12:	681b      	ldr	r3, [r3, #0]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	20000114 	.word	0x20000114

08000d24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f003 0307 	and.w	r3, r3, #7
 8000d32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d34:	4b0c      	ldr	r3, [pc, #48]	@ (8000d68 <__NVIC_SetPriorityGrouping+0x44>)
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d3a:	68ba      	ldr	r2, [r7, #8]
 8000d3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d40:	4013      	ands	r3, r2
 8000d42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d56:	4a04      	ldr	r2, [pc, #16]	@ (8000d68 <__NVIC_SetPriorityGrouping+0x44>)
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	60d3      	str	r3, [r2, #12]
}
 8000d5c:	bf00      	nop
 8000d5e:	3714      	adds	r7, #20
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d70:	4b04      	ldr	r3, [pc, #16]	@ (8000d84 <__NVIC_GetPriorityGrouping+0x18>)
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	0a1b      	lsrs	r3, r3, #8
 8000d76:	f003 0307 	and.w	r3, r3, #7
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	6039      	str	r1, [r7, #0]
 8000d92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	db0a      	blt.n	8000db2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	b2da      	uxtb	r2, r3
 8000da0:	490c      	ldr	r1, [pc, #48]	@ (8000dd4 <__NVIC_SetPriority+0x4c>)
 8000da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da6:	0112      	lsls	r2, r2, #4
 8000da8:	b2d2      	uxtb	r2, r2
 8000daa:	440b      	add	r3, r1
 8000dac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000db0:	e00a      	b.n	8000dc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	b2da      	uxtb	r2, r3
 8000db6:	4908      	ldr	r1, [pc, #32]	@ (8000dd8 <__NVIC_SetPriority+0x50>)
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	f003 030f 	and.w	r3, r3, #15
 8000dbe:	3b04      	subs	r3, #4
 8000dc0:	0112      	lsls	r2, r2, #4
 8000dc2:	b2d2      	uxtb	r2, r2
 8000dc4:	440b      	add	r3, r1
 8000dc6:	761a      	strb	r2, [r3, #24]
}
 8000dc8:	bf00      	nop
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	e000e100 	.word	0xe000e100
 8000dd8:	e000ed00 	.word	0xe000ed00

08000ddc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b089      	sub	sp, #36	@ 0x24
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	60f8      	str	r0, [r7, #12]
 8000de4:	60b9      	str	r1, [r7, #8]
 8000de6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000df0:	69fb      	ldr	r3, [r7, #28]
 8000df2:	f1c3 0307 	rsb	r3, r3, #7
 8000df6:	2b04      	cmp	r3, #4
 8000df8:	bf28      	it	cs
 8000dfa:	2304      	movcs	r3, #4
 8000dfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	3304      	adds	r3, #4
 8000e02:	2b06      	cmp	r3, #6
 8000e04:	d902      	bls.n	8000e0c <NVIC_EncodePriority+0x30>
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	3b03      	subs	r3, #3
 8000e0a:	e000      	b.n	8000e0e <NVIC_EncodePriority+0x32>
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e10:	f04f 32ff 	mov.w	r2, #4294967295
 8000e14:	69bb      	ldr	r3, [r7, #24]
 8000e16:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1a:	43da      	mvns	r2, r3
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	401a      	ands	r2, r3
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e24:	f04f 31ff 	mov.w	r1, #4294967295
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2e:	43d9      	mvns	r1, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e34:	4313      	orrs	r3, r2
         );
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3724      	adds	r7, #36	@ 0x24
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
	...

08000e44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	3b01      	subs	r3, #1
 8000e50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e54:	d301      	bcc.n	8000e5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e56:	2301      	movs	r3, #1
 8000e58:	e00f      	b.n	8000e7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e84 <SysTick_Config+0x40>)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	3b01      	subs	r3, #1
 8000e60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e62:	210f      	movs	r1, #15
 8000e64:	f04f 30ff 	mov.w	r0, #4294967295
 8000e68:	f7ff ff8e 	bl	8000d88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e6c:	4b05      	ldr	r3, [pc, #20]	@ (8000e84 <SysTick_Config+0x40>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e72:	4b04      	ldr	r3, [pc, #16]	@ (8000e84 <SysTick_Config+0x40>)
 8000e74:	2207      	movs	r2, #7
 8000e76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e78:	2300      	movs	r3, #0
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	e000e010 	.word	0xe000e010

08000e88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e90:	6878      	ldr	r0, [r7, #4]
 8000e92:	f7ff ff47 	bl	8000d24 <__NVIC_SetPriorityGrouping>
}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b086      	sub	sp, #24
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	60b9      	str	r1, [r7, #8]
 8000ea8:	607a      	str	r2, [r7, #4]
 8000eaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000eb0:	f7ff ff5c 	bl	8000d6c <__NVIC_GetPriorityGrouping>
 8000eb4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	68b9      	ldr	r1, [r7, #8]
 8000eba:	6978      	ldr	r0, [r7, #20]
 8000ebc:	f7ff ff8e 	bl	8000ddc <NVIC_EncodePriority>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ec6:	4611      	mov	r1, r2
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff ff5d 	bl	8000d88 <__NVIC_SetPriority>
}
 8000ece:	bf00      	nop
 8000ed0:	3718      	adds	r7, #24
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b082      	sub	sp, #8
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f7ff ffb0 	bl	8000e44 <SysTick_Config>
 8000ee4:	4603      	mov	r3, r0
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
	...

08000ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b087      	sub	sp, #28
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000efa:	2300      	movs	r3, #0
 8000efc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000efe:	e17f      	b.n	8001200 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	2101      	movs	r1, #1
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	f000 8171 	beq.w	80011fa <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f003 0303 	and.w	r3, r3, #3
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d005      	beq.n	8000f30 <HAL_GPIO_Init+0x40>
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f003 0303 	and.w	r3, r3, #3
 8000f2c:	2b02      	cmp	r3, #2
 8000f2e:	d130      	bne.n	8000f92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	2203      	movs	r2, #3
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	43db      	mvns	r3, r3
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	4013      	ands	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	68da      	ldr	r2, [r3, #12]
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	693a      	ldr	r2, [r7, #16]
 8000f56:	4313      	orrs	r3, r2
 8000f58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	693a      	ldr	r2, [r7, #16]
 8000f5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f66:	2201      	movs	r2, #1
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6e:	43db      	mvns	r3, r3
 8000f70:	693a      	ldr	r2, [r7, #16]
 8000f72:	4013      	ands	r3, r2
 8000f74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	091b      	lsrs	r3, r3, #4
 8000f7c:	f003 0201 	and.w	r2, r3, #1
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	fa02 f303 	lsl.w	r3, r2, r3
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f003 0303 	and.w	r3, r3, #3
 8000f9a:	2b03      	cmp	r3, #3
 8000f9c:	d118      	bne.n	8000fd0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	43db      	mvns	r3, r3
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	08db      	lsrs	r3, r3, #3
 8000fba:	f003 0201 	and.w	r2, r3, #1
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	693a      	ldr	r2, [r7, #16]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	693a      	ldr	r2, [r7, #16]
 8000fce:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f003 0303 	and.w	r3, r3, #3
 8000fd8:	2b03      	cmp	r3, #3
 8000fda:	d017      	beq.n	800100c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	2203      	movs	r2, #3
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	43db      	mvns	r3, r3
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	689a      	ldr	r2, [r3, #8]
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	4313      	orrs	r3, r2
 8001004:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	693a      	ldr	r2, [r7, #16]
 800100a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f003 0303 	and.w	r3, r3, #3
 8001014:	2b02      	cmp	r3, #2
 8001016:	d123      	bne.n	8001060 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	08da      	lsrs	r2, r3, #3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	3208      	adds	r2, #8
 8001020:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001024:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	f003 0307 	and.w	r3, r3, #7
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	220f      	movs	r2, #15
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	43db      	mvns	r3, r3
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	4013      	ands	r3, r2
 800103a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	691a      	ldr	r2, [r3, #16]
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	f003 0307 	and.w	r3, r3, #7
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	4313      	orrs	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	08da      	lsrs	r2, r3, #3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	3208      	adds	r2, #8
 800105a:	6939      	ldr	r1, [r7, #16]
 800105c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	2203      	movs	r2, #3
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	43db      	mvns	r3, r3
 8001072:	693a      	ldr	r2, [r7, #16]
 8001074:	4013      	ands	r3, r2
 8001076:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	f003 0203 	and.w	r2, r3, #3
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	693a      	ldr	r2, [r7, #16]
 800108a:	4313      	orrs	r3, r2
 800108c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	693a      	ldr	r2, [r7, #16]
 8001092:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800109c:	2b00      	cmp	r3, #0
 800109e:	f000 80ac 	beq.w	80011fa <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010a2:	4b5f      	ldr	r3, [pc, #380]	@ (8001220 <HAL_GPIO_Init+0x330>)
 80010a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010a6:	4a5e      	ldr	r2, [pc, #376]	@ (8001220 <HAL_GPIO_Init+0x330>)
 80010a8:	f043 0301 	orr.w	r3, r3, #1
 80010ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80010ae:	4b5c      	ldr	r3, [pc, #368]	@ (8001220 <HAL_GPIO_Init+0x330>)
 80010b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010b2:	f003 0301 	and.w	r3, r3, #1
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80010ba:	4a5a      	ldr	r2, [pc, #360]	@ (8001224 <HAL_GPIO_Init+0x334>)
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	089b      	lsrs	r3, r3, #2
 80010c0:	3302      	adds	r3, #2
 80010c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	f003 0303 	and.w	r3, r3, #3
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	220f      	movs	r2, #15
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	43db      	mvns	r3, r3
 80010d8:	693a      	ldr	r2, [r7, #16]
 80010da:	4013      	ands	r3, r2
 80010dc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80010e4:	d025      	beq.n	8001132 <HAL_GPIO_Init+0x242>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a4f      	ldr	r2, [pc, #316]	@ (8001228 <HAL_GPIO_Init+0x338>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d01f      	beq.n	800112e <HAL_GPIO_Init+0x23e>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a4e      	ldr	r2, [pc, #312]	@ (800122c <HAL_GPIO_Init+0x33c>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d019      	beq.n	800112a <HAL_GPIO_Init+0x23a>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a4d      	ldr	r2, [pc, #308]	@ (8001230 <HAL_GPIO_Init+0x340>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d013      	beq.n	8001126 <HAL_GPIO_Init+0x236>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a4c      	ldr	r2, [pc, #304]	@ (8001234 <HAL_GPIO_Init+0x344>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d00d      	beq.n	8001122 <HAL_GPIO_Init+0x232>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a4b      	ldr	r2, [pc, #300]	@ (8001238 <HAL_GPIO_Init+0x348>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d007      	beq.n	800111e <HAL_GPIO_Init+0x22e>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a4a      	ldr	r2, [pc, #296]	@ (800123c <HAL_GPIO_Init+0x34c>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d101      	bne.n	800111a <HAL_GPIO_Init+0x22a>
 8001116:	2306      	movs	r3, #6
 8001118:	e00c      	b.n	8001134 <HAL_GPIO_Init+0x244>
 800111a:	2307      	movs	r3, #7
 800111c:	e00a      	b.n	8001134 <HAL_GPIO_Init+0x244>
 800111e:	2305      	movs	r3, #5
 8001120:	e008      	b.n	8001134 <HAL_GPIO_Init+0x244>
 8001122:	2304      	movs	r3, #4
 8001124:	e006      	b.n	8001134 <HAL_GPIO_Init+0x244>
 8001126:	2303      	movs	r3, #3
 8001128:	e004      	b.n	8001134 <HAL_GPIO_Init+0x244>
 800112a:	2302      	movs	r3, #2
 800112c:	e002      	b.n	8001134 <HAL_GPIO_Init+0x244>
 800112e:	2301      	movs	r3, #1
 8001130:	e000      	b.n	8001134 <HAL_GPIO_Init+0x244>
 8001132:	2300      	movs	r3, #0
 8001134:	697a      	ldr	r2, [r7, #20]
 8001136:	f002 0203 	and.w	r2, r2, #3
 800113a:	0092      	lsls	r2, r2, #2
 800113c:	4093      	lsls	r3, r2
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	4313      	orrs	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001144:	4937      	ldr	r1, [pc, #220]	@ (8001224 <HAL_GPIO_Init+0x334>)
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	089b      	lsrs	r3, r3, #2
 800114a:	3302      	adds	r3, #2
 800114c:	693a      	ldr	r2, [r7, #16]
 800114e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001152:	4b3b      	ldr	r3, [pc, #236]	@ (8001240 <HAL_GPIO_Init+0x350>)
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	43db      	mvns	r3, r3
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	4013      	ands	r3, r2
 8001160:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d003      	beq.n	8001176 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800116e:	693a      	ldr	r2, [r7, #16]
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	4313      	orrs	r3, r2
 8001174:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001176:	4a32      	ldr	r2, [pc, #200]	@ (8001240 <HAL_GPIO_Init+0x350>)
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800117c:	4b30      	ldr	r3, [pc, #192]	@ (8001240 <HAL_GPIO_Init+0x350>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	43db      	mvns	r3, r3
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	4013      	ands	r3, r2
 800118a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001194:	2b00      	cmp	r3, #0
 8001196:	d003      	beq.n	80011a0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001198:	693a      	ldr	r2, [r7, #16]
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	4313      	orrs	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80011a0:	4a27      	ldr	r2, [pc, #156]	@ (8001240 <HAL_GPIO_Init+0x350>)
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80011a6:	4b26      	ldr	r3, [pc, #152]	@ (8001240 <HAL_GPIO_Init+0x350>)
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	43db      	mvns	r3, r3
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	4013      	ands	r3, r2
 80011b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d003      	beq.n	80011ca <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80011c2:	693a      	ldr	r2, [r7, #16]
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80011ca:	4a1d      	ldr	r2, [pc, #116]	@ (8001240 <HAL_GPIO_Init+0x350>)
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80011d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001240 <HAL_GPIO_Init+0x350>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	43db      	mvns	r3, r3
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	4013      	ands	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d003      	beq.n	80011f4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80011ec:	693a      	ldr	r2, [r7, #16]
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011f4:	4a12      	ldr	r2, [pc, #72]	@ (8001240 <HAL_GPIO_Init+0x350>)
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	3301      	adds	r3, #1
 80011fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	fa22 f303 	lsr.w	r3, r2, r3
 800120a:	2b00      	cmp	r3, #0
 800120c:	f47f ae78 	bne.w	8000f00 <HAL_GPIO_Init+0x10>
  }
}
 8001210:	bf00      	nop
 8001212:	bf00      	nop
 8001214:	371c      	adds	r7, #28
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	40021000 	.word	0x40021000
 8001224:	40010000 	.word	0x40010000
 8001228:	48000400 	.word	0x48000400
 800122c:	48000800 	.word	0x48000800
 8001230:	48000c00 	.word	0x48000c00
 8001234:	48001000 	.word	0x48001000
 8001238:	48001400 	.word	0x48001400
 800123c:	48001800 	.word	0x48001800
 8001240:	40010400 	.word	0x40010400

08001244 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	460b      	mov	r3, r1
 800124e:	807b      	strh	r3, [r7, #2]
 8001250:	4613      	mov	r3, r2
 8001252:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001254:	787b      	ldrb	r3, [r7, #1]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800125a:	887a      	ldrh	r2, [r7, #2]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001260:	e002      	b.n	8001268 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001262:	887a      	ldrh	r2, [r7, #2]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001268:	bf00      	nop
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001278:	4b04      	ldr	r3, [pc, #16]	@ (800128c <HAL_PWREx_GetVoltageRange+0x18>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001280:	4618      	mov	r0, r3
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	40007000 	.word	0x40007000

08001290 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001290:	b480      	push	{r7}
 8001292:	b085      	sub	sp, #20
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800129e:	d130      	bne.n	8001302 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80012a0:	4b23      	ldr	r3, [pc, #140]	@ (8001330 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80012a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80012ac:	d038      	beq.n	8001320 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80012ae:	4b20      	ldr	r3, [pc, #128]	@ (8001330 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80012b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001330 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012b8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012bc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80012be:	4b1d      	ldr	r3, [pc, #116]	@ (8001334 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2232      	movs	r2, #50	@ 0x32
 80012c4:	fb02 f303 	mul.w	r3, r2, r3
 80012c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001338 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80012ca:	fba2 2303 	umull	r2, r3, r2, r3
 80012ce:	0c9b      	lsrs	r3, r3, #18
 80012d0:	3301      	adds	r3, #1
 80012d2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012d4:	e002      	b.n	80012dc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	3b01      	subs	r3, #1
 80012da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012dc:	4b14      	ldr	r3, [pc, #80]	@ (8001330 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012de:	695b      	ldr	r3, [r3, #20]
 80012e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012e8:	d102      	bne.n	80012f0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d1f2      	bne.n	80012d6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001330 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012f2:	695b      	ldr	r3, [r3, #20]
 80012f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012fc:	d110      	bne.n	8001320 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80012fe:	2303      	movs	r3, #3
 8001300:	e00f      	b.n	8001322 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001302:	4b0b      	ldr	r3, [pc, #44]	@ (8001330 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800130a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800130e:	d007      	beq.n	8001320 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001310:	4b07      	ldr	r3, [pc, #28]	@ (8001330 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001318:	4a05      	ldr	r2, [pc, #20]	@ (8001330 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800131a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800131e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001320:	2300      	movs	r3, #0
}
 8001322:	4618      	mov	r0, r3
 8001324:	3714      	adds	r7, #20
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	40007000 	.word	0x40007000
 8001334:	20000004 	.word	0x20000004
 8001338:	431bde83 	.word	0x431bde83

0800133c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b088      	sub	sp, #32
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d101      	bne.n	800134e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e3ca      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800134e:	4b97      	ldr	r3, [pc, #604]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	f003 030c 	and.w	r3, r3, #12
 8001356:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001358:	4b94      	ldr	r3, [pc, #592]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	f003 0303 	and.w	r3, r3, #3
 8001360:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 0310 	and.w	r3, r3, #16
 800136a:	2b00      	cmp	r3, #0
 800136c:	f000 80e4 	beq.w	8001538 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001370:	69bb      	ldr	r3, [r7, #24]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d007      	beq.n	8001386 <HAL_RCC_OscConfig+0x4a>
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	2b0c      	cmp	r3, #12
 800137a:	f040 808b 	bne.w	8001494 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	2b01      	cmp	r3, #1
 8001382:	f040 8087 	bne.w	8001494 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001386:	4b89      	ldr	r3, [pc, #548]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 0302 	and.w	r3, r3, #2
 800138e:	2b00      	cmp	r3, #0
 8001390:	d005      	beq.n	800139e <HAL_RCC_OscConfig+0x62>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	699b      	ldr	r3, [r3, #24]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d101      	bne.n	800139e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e3a2      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6a1a      	ldr	r2, [r3, #32]
 80013a2:	4b82      	ldr	r3, [pc, #520]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0308 	and.w	r3, r3, #8
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d004      	beq.n	80013b8 <HAL_RCC_OscConfig+0x7c>
 80013ae:	4b7f      	ldr	r3, [pc, #508]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80013b6:	e005      	b.n	80013c4 <HAL_RCC_OscConfig+0x88>
 80013b8:	4b7c      	ldr	r3, [pc, #496]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80013ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013be:	091b      	lsrs	r3, r3, #4
 80013c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d223      	bcs.n	8001410 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6a1b      	ldr	r3, [r3, #32]
 80013cc:	4618      	mov	r0, r3
 80013ce:	f000 fd55 	bl	8001e7c <RCC_SetFlashLatencyFromMSIRange>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	e383      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013dc:	4b73      	ldr	r3, [pc, #460]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a72      	ldr	r2, [pc, #456]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80013e2:	f043 0308 	orr.w	r3, r3, #8
 80013e6:	6013      	str	r3, [r2, #0]
 80013e8:	4b70      	ldr	r3, [pc, #448]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6a1b      	ldr	r3, [r3, #32]
 80013f4:	496d      	ldr	r1, [pc, #436]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80013f6:	4313      	orrs	r3, r2
 80013f8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013fa:	4b6c      	ldr	r3, [pc, #432]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	69db      	ldr	r3, [r3, #28]
 8001406:	021b      	lsls	r3, r3, #8
 8001408:	4968      	ldr	r1, [pc, #416]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 800140a:	4313      	orrs	r3, r2
 800140c:	604b      	str	r3, [r1, #4]
 800140e:	e025      	b.n	800145c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001410:	4b66      	ldr	r3, [pc, #408]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a65      	ldr	r2, [pc, #404]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 8001416:	f043 0308 	orr.w	r3, r3, #8
 800141a:	6013      	str	r3, [r2, #0]
 800141c:	4b63      	ldr	r3, [pc, #396]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6a1b      	ldr	r3, [r3, #32]
 8001428:	4960      	ldr	r1, [pc, #384]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 800142a:	4313      	orrs	r3, r2
 800142c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800142e:	4b5f      	ldr	r3, [pc, #380]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	69db      	ldr	r3, [r3, #28]
 800143a:	021b      	lsls	r3, r3, #8
 800143c:	495b      	ldr	r1, [pc, #364]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 800143e:	4313      	orrs	r3, r2
 8001440:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001442:	69bb      	ldr	r3, [r7, #24]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d109      	bne.n	800145c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6a1b      	ldr	r3, [r3, #32]
 800144c:	4618      	mov	r0, r3
 800144e:	f000 fd15 	bl	8001e7c <RCC_SetFlashLatencyFromMSIRange>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	e343      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800145c:	f000 fc4a 	bl	8001cf4 <HAL_RCC_GetSysClockFreq>
 8001460:	4602      	mov	r2, r0
 8001462:	4b52      	ldr	r3, [pc, #328]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	091b      	lsrs	r3, r3, #4
 8001468:	f003 030f 	and.w	r3, r3, #15
 800146c:	4950      	ldr	r1, [pc, #320]	@ (80015b0 <HAL_RCC_OscConfig+0x274>)
 800146e:	5ccb      	ldrb	r3, [r1, r3]
 8001470:	f003 031f 	and.w	r3, r3, #31
 8001474:	fa22 f303 	lsr.w	r3, r2, r3
 8001478:	4a4e      	ldr	r2, [pc, #312]	@ (80015b4 <HAL_RCC_OscConfig+0x278>)
 800147a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800147c:	4b4e      	ldr	r3, [pc, #312]	@ (80015b8 <HAL_RCC_OscConfig+0x27c>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff fbf3 	bl	8000c6c <HAL_InitTick>
 8001486:	4603      	mov	r3, r0
 8001488:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800148a:	7bfb      	ldrb	r3, [r7, #15]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d052      	beq.n	8001536 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001490:	7bfb      	ldrb	r3, [r7, #15]
 8001492:	e327      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d032      	beq.n	8001502 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800149c:	4b43      	ldr	r3, [pc, #268]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a42      	ldr	r2, [pc, #264]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80014a2:	f043 0301 	orr.w	r3, r3, #1
 80014a6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014a8:	f7ff fc30 	bl	8000d0c <HAL_GetTick>
 80014ac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014ae:	e008      	b.n	80014c2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014b0:	f7ff fc2c 	bl	8000d0c <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e310      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014c2:	4b3a      	ldr	r3, [pc, #232]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f003 0302 	and.w	r3, r3, #2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d0f0      	beq.n	80014b0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014ce:	4b37      	ldr	r3, [pc, #220]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a36      	ldr	r2, [pc, #216]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80014d4:	f043 0308 	orr.w	r3, r3, #8
 80014d8:	6013      	str	r3, [r2, #0]
 80014da:	4b34      	ldr	r3, [pc, #208]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6a1b      	ldr	r3, [r3, #32]
 80014e6:	4931      	ldr	r1, [pc, #196]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80014e8:	4313      	orrs	r3, r2
 80014ea:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014ec:	4b2f      	ldr	r3, [pc, #188]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	69db      	ldr	r3, [r3, #28]
 80014f8:	021b      	lsls	r3, r3, #8
 80014fa:	492c      	ldr	r1, [pc, #176]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80014fc:	4313      	orrs	r3, r2
 80014fe:	604b      	str	r3, [r1, #4]
 8001500:	e01a      	b.n	8001538 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001502:	4b2a      	ldr	r3, [pc, #168]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a29      	ldr	r2, [pc, #164]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 8001508:	f023 0301 	bic.w	r3, r3, #1
 800150c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800150e:	f7ff fbfd 	bl	8000d0c <HAL_GetTick>
 8001512:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001514:	e008      	b.n	8001528 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001516:	f7ff fbf9 	bl	8000d0c <HAL_GetTick>
 800151a:	4602      	mov	r2, r0
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	2b02      	cmp	r3, #2
 8001522:	d901      	bls.n	8001528 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001524:	2303      	movs	r3, #3
 8001526:	e2dd      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001528:	4b20      	ldr	r3, [pc, #128]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f003 0302 	and.w	r3, r3, #2
 8001530:	2b00      	cmp	r3, #0
 8001532:	d1f0      	bne.n	8001516 <HAL_RCC_OscConfig+0x1da>
 8001534:	e000      	b.n	8001538 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001536:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 0301 	and.w	r3, r3, #1
 8001540:	2b00      	cmp	r3, #0
 8001542:	d074      	beq.n	800162e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001544:	69bb      	ldr	r3, [r7, #24]
 8001546:	2b08      	cmp	r3, #8
 8001548:	d005      	beq.n	8001556 <HAL_RCC_OscConfig+0x21a>
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	2b0c      	cmp	r3, #12
 800154e:	d10e      	bne.n	800156e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	2b03      	cmp	r3, #3
 8001554:	d10b      	bne.n	800156e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001556:	4b15      	ldr	r3, [pc, #84]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800155e:	2b00      	cmp	r3, #0
 8001560:	d064      	beq.n	800162c <HAL_RCC_OscConfig+0x2f0>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d160      	bne.n	800162c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e2ba      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001576:	d106      	bne.n	8001586 <HAL_RCC_OscConfig+0x24a>
 8001578:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a0b      	ldr	r2, [pc, #44]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 800157e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001582:	6013      	str	r3, [r2, #0]
 8001584:	e026      	b.n	80015d4 <HAL_RCC_OscConfig+0x298>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800158e:	d115      	bne.n	80015bc <HAL_RCC_OscConfig+0x280>
 8001590:	4b06      	ldr	r3, [pc, #24]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a05      	ldr	r2, [pc, #20]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 8001596:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800159a:	6013      	str	r3, [r2, #0]
 800159c:	4b03      	ldr	r3, [pc, #12]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a02      	ldr	r2, [pc, #8]	@ (80015ac <HAL_RCC_OscConfig+0x270>)
 80015a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015a6:	6013      	str	r3, [r2, #0]
 80015a8:	e014      	b.n	80015d4 <HAL_RCC_OscConfig+0x298>
 80015aa:	bf00      	nop
 80015ac:	40021000 	.word	0x40021000
 80015b0:	08004498 	.word	0x08004498
 80015b4:	20000004 	.word	0x20000004
 80015b8:	20000008 	.word	0x20000008
 80015bc:	4ba0      	ldr	r3, [pc, #640]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a9f      	ldr	r2, [pc, #636]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 80015c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015c6:	6013      	str	r3, [r2, #0]
 80015c8:	4b9d      	ldr	r3, [pc, #628]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a9c      	ldr	r2, [pc, #624]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 80015ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d013      	beq.n	8001604 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015dc:	f7ff fb96 	bl	8000d0c <HAL_GetTick>
 80015e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015e2:	e008      	b.n	80015f6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015e4:	f7ff fb92 	bl	8000d0c <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	2b64      	cmp	r3, #100	@ 0x64
 80015f0:	d901      	bls.n	80015f6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	e276      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015f6:	4b92      	ldr	r3, [pc, #584]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d0f0      	beq.n	80015e4 <HAL_RCC_OscConfig+0x2a8>
 8001602:	e014      	b.n	800162e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001604:	f7ff fb82 	bl	8000d0c <HAL_GetTick>
 8001608:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800160a:	e008      	b.n	800161e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800160c:	f7ff fb7e 	bl	8000d0c <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b64      	cmp	r3, #100	@ 0x64
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e262      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800161e:	4b88      	ldr	r3, [pc, #544]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001626:	2b00      	cmp	r3, #0
 8001628:	d1f0      	bne.n	800160c <HAL_RCC_OscConfig+0x2d0>
 800162a:	e000      	b.n	800162e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800162c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f003 0302 	and.w	r3, r3, #2
 8001636:	2b00      	cmp	r3, #0
 8001638:	d060      	beq.n	80016fc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800163a:	69bb      	ldr	r3, [r7, #24]
 800163c:	2b04      	cmp	r3, #4
 800163e:	d005      	beq.n	800164c <HAL_RCC_OscConfig+0x310>
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	2b0c      	cmp	r3, #12
 8001644:	d119      	bne.n	800167a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	2b02      	cmp	r3, #2
 800164a:	d116      	bne.n	800167a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800164c:	4b7c      	ldr	r3, [pc, #496]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001654:	2b00      	cmp	r3, #0
 8001656:	d005      	beq.n	8001664 <HAL_RCC_OscConfig+0x328>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d101      	bne.n	8001664 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001660:	2301      	movs	r3, #1
 8001662:	e23f      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001664:	4b76      	ldr	r3, [pc, #472]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	691b      	ldr	r3, [r3, #16]
 8001670:	061b      	lsls	r3, r3, #24
 8001672:	4973      	ldr	r1, [pc, #460]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 8001674:	4313      	orrs	r3, r2
 8001676:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001678:	e040      	b.n	80016fc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	68db      	ldr	r3, [r3, #12]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d023      	beq.n	80016ca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001682:	4b6f      	ldr	r3, [pc, #444]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a6e      	ldr	r2, [pc, #440]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 8001688:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800168c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800168e:	f7ff fb3d 	bl	8000d0c <HAL_GetTick>
 8001692:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001694:	e008      	b.n	80016a8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001696:	f7ff fb39 	bl	8000d0c <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d901      	bls.n	80016a8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e21d      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016a8:	4b65      	ldr	r3, [pc, #404]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d0f0      	beq.n	8001696 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b4:	4b62      	ldr	r3, [pc, #392]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	691b      	ldr	r3, [r3, #16]
 80016c0:	061b      	lsls	r3, r3, #24
 80016c2:	495f      	ldr	r1, [pc, #380]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 80016c4:	4313      	orrs	r3, r2
 80016c6:	604b      	str	r3, [r1, #4]
 80016c8:	e018      	b.n	80016fc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016ca:	4b5d      	ldr	r3, [pc, #372]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a5c      	ldr	r2, [pc, #368]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 80016d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80016d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d6:	f7ff fb19 	bl	8000d0c <HAL_GetTick>
 80016da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016dc:	e008      	b.n	80016f0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016de:	f7ff fb15 	bl	8000d0c <HAL_GetTick>
 80016e2:	4602      	mov	r2, r0
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d901      	bls.n	80016f0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80016ec:	2303      	movs	r3, #3
 80016ee:	e1f9      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016f0:	4b53      	ldr	r3, [pc, #332]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d1f0      	bne.n	80016de <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 0308 	and.w	r3, r3, #8
 8001704:	2b00      	cmp	r3, #0
 8001706:	d03c      	beq.n	8001782 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	695b      	ldr	r3, [r3, #20]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d01c      	beq.n	800174a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001710:	4b4b      	ldr	r3, [pc, #300]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 8001712:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001716:	4a4a      	ldr	r2, [pc, #296]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 8001718:	f043 0301 	orr.w	r3, r3, #1
 800171c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001720:	f7ff faf4 	bl	8000d0c <HAL_GetTick>
 8001724:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001726:	e008      	b.n	800173a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001728:	f7ff faf0 	bl	8000d0c <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b02      	cmp	r3, #2
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e1d4      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800173a:	4b41      	ldr	r3, [pc, #260]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 800173c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d0ef      	beq.n	8001728 <HAL_RCC_OscConfig+0x3ec>
 8001748:	e01b      	b.n	8001782 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800174a:	4b3d      	ldr	r3, [pc, #244]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 800174c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001750:	4a3b      	ldr	r2, [pc, #236]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 8001752:	f023 0301 	bic.w	r3, r3, #1
 8001756:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800175a:	f7ff fad7 	bl	8000d0c <HAL_GetTick>
 800175e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001760:	e008      	b.n	8001774 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001762:	f7ff fad3 	bl	8000d0c <HAL_GetTick>
 8001766:	4602      	mov	r2, r0
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	2b02      	cmp	r3, #2
 800176e:	d901      	bls.n	8001774 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e1b7      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001774:	4b32      	ldr	r3, [pc, #200]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 8001776:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	2b00      	cmp	r3, #0
 8001780:	d1ef      	bne.n	8001762 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0304 	and.w	r3, r3, #4
 800178a:	2b00      	cmp	r3, #0
 800178c:	f000 80a6 	beq.w	80018dc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001790:	2300      	movs	r3, #0
 8001792:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001794:	4b2a      	ldr	r3, [pc, #168]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 8001796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001798:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d10d      	bne.n	80017bc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017a0:	4b27      	ldr	r3, [pc, #156]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 80017a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a4:	4a26      	ldr	r2, [pc, #152]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 80017a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80017ac:	4b24      	ldr	r3, [pc, #144]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 80017ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017b4:	60bb      	str	r3, [r7, #8]
 80017b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017b8:	2301      	movs	r3, #1
 80017ba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017bc:	4b21      	ldr	r3, [pc, #132]	@ (8001844 <HAL_RCC_OscConfig+0x508>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d118      	bne.n	80017fa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001844 <HAL_RCC_OscConfig+0x508>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a1d      	ldr	r2, [pc, #116]	@ (8001844 <HAL_RCC_OscConfig+0x508>)
 80017ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017d4:	f7ff fa9a 	bl	8000d0c <HAL_GetTick>
 80017d8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017da:	e008      	b.n	80017ee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017dc:	f7ff fa96 	bl	8000d0c <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e17a      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017ee:	4b15      	ldr	r3, [pc, #84]	@ (8001844 <HAL_RCC_OscConfig+0x508>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d0f0      	beq.n	80017dc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d108      	bne.n	8001814 <HAL_RCC_OscConfig+0x4d8>
 8001802:	4b0f      	ldr	r3, [pc, #60]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 8001804:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001808:	4a0d      	ldr	r2, [pc, #52]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 800180a:	f043 0301 	orr.w	r3, r3, #1
 800180e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001812:	e029      	b.n	8001868 <HAL_RCC_OscConfig+0x52c>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	2b05      	cmp	r3, #5
 800181a:	d115      	bne.n	8001848 <HAL_RCC_OscConfig+0x50c>
 800181c:	4b08      	ldr	r3, [pc, #32]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 800181e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001822:	4a07      	ldr	r2, [pc, #28]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 8001824:	f043 0304 	orr.w	r3, r3, #4
 8001828:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800182c:	4b04      	ldr	r3, [pc, #16]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 800182e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001832:	4a03      	ldr	r2, [pc, #12]	@ (8001840 <HAL_RCC_OscConfig+0x504>)
 8001834:	f043 0301 	orr.w	r3, r3, #1
 8001838:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800183c:	e014      	b.n	8001868 <HAL_RCC_OscConfig+0x52c>
 800183e:	bf00      	nop
 8001840:	40021000 	.word	0x40021000
 8001844:	40007000 	.word	0x40007000
 8001848:	4b9c      	ldr	r3, [pc, #624]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 800184a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800184e:	4a9b      	ldr	r2, [pc, #620]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001850:	f023 0301 	bic.w	r3, r3, #1
 8001854:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001858:	4b98      	ldr	r3, [pc, #608]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 800185a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800185e:	4a97      	ldr	r2, [pc, #604]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001860:	f023 0304 	bic.w	r3, r3, #4
 8001864:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d016      	beq.n	800189e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001870:	f7ff fa4c 	bl	8000d0c <HAL_GetTick>
 8001874:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001876:	e00a      	b.n	800188e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001878:	f7ff fa48 	bl	8000d0c <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001886:	4293      	cmp	r3, r2
 8001888:	d901      	bls.n	800188e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e12a      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800188e:	4b8b      	ldr	r3, [pc, #556]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001894:	f003 0302 	and.w	r3, r3, #2
 8001898:	2b00      	cmp	r3, #0
 800189a:	d0ed      	beq.n	8001878 <HAL_RCC_OscConfig+0x53c>
 800189c:	e015      	b.n	80018ca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800189e:	f7ff fa35 	bl	8000d0c <HAL_GetTick>
 80018a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018a4:	e00a      	b.n	80018bc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018a6:	f7ff fa31 	bl	8000d0c <HAL_GetTick>
 80018aa:	4602      	mov	r2, r0
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d901      	bls.n	80018bc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80018b8:	2303      	movs	r3, #3
 80018ba:	e113      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018bc:	4b7f      	ldr	r3, [pc, #508]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 80018be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018c2:	f003 0302 	and.w	r3, r3, #2
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d1ed      	bne.n	80018a6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018ca:	7ffb      	ldrb	r3, [r7, #31]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d105      	bne.n	80018dc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018d0:	4b7a      	ldr	r3, [pc, #488]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 80018d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018d4:	4a79      	ldr	r2, [pc, #484]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 80018d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018da:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	f000 80fe 	beq.w	8001ae2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	f040 80d0 	bne.w	8001a90 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80018f0:	4b72      	ldr	r3, [pc, #456]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	f003 0203 	and.w	r2, r3, #3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001900:	429a      	cmp	r2, r3
 8001902:	d130      	bne.n	8001966 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190e:	3b01      	subs	r3, #1
 8001910:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001912:	429a      	cmp	r2, r3
 8001914:	d127      	bne.n	8001966 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001920:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001922:	429a      	cmp	r2, r3
 8001924:	d11f      	bne.n	8001966 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001930:	2a07      	cmp	r2, #7
 8001932:	bf14      	ite	ne
 8001934:	2201      	movne	r2, #1
 8001936:	2200      	moveq	r2, #0
 8001938:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800193a:	4293      	cmp	r3, r2
 800193c:	d113      	bne.n	8001966 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001948:	085b      	lsrs	r3, r3, #1
 800194a:	3b01      	subs	r3, #1
 800194c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800194e:	429a      	cmp	r2, r3
 8001950:	d109      	bne.n	8001966 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195c:	085b      	lsrs	r3, r3, #1
 800195e:	3b01      	subs	r3, #1
 8001960:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001962:	429a      	cmp	r2, r3
 8001964:	d06e      	beq.n	8001a44 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	2b0c      	cmp	r3, #12
 800196a:	d069      	beq.n	8001a40 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800196c:	4b53      	ldr	r3, [pc, #332]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d105      	bne.n	8001984 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001978:	4b50      	ldr	r3, [pc, #320]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e0ad      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001988:	4b4c      	ldr	r3, [pc, #304]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a4b      	ldr	r2, [pc, #300]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 800198e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001992:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001994:	f7ff f9ba 	bl	8000d0c <HAL_GetTick>
 8001998:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800199a:	e008      	b.n	80019ae <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800199c:	f7ff f9b6 	bl	8000d0c <HAL_GetTick>
 80019a0:	4602      	mov	r2, r0
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e09a      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019ae:	4b43      	ldr	r3, [pc, #268]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d1f0      	bne.n	800199c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019ba:	4b40      	ldr	r3, [pc, #256]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 80019bc:	68da      	ldr	r2, [r3, #12]
 80019be:	4b40      	ldr	r3, [pc, #256]	@ (8001ac0 <HAL_RCC_OscConfig+0x784>)
 80019c0:	4013      	ands	r3, r2
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80019ca:	3a01      	subs	r2, #1
 80019cc:	0112      	lsls	r2, r2, #4
 80019ce:	4311      	orrs	r1, r2
 80019d0:	687a      	ldr	r2, [r7, #4]
 80019d2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80019d4:	0212      	lsls	r2, r2, #8
 80019d6:	4311      	orrs	r1, r2
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80019dc:	0852      	lsrs	r2, r2, #1
 80019de:	3a01      	subs	r2, #1
 80019e0:	0552      	lsls	r2, r2, #21
 80019e2:	4311      	orrs	r1, r2
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80019e8:	0852      	lsrs	r2, r2, #1
 80019ea:	3a01      	subs	r2, #1
 80019ec:	0652      	lsls	r2, r2, #25
 80019ee:	4311      	orrs	r1, r2
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80019f4:	0912      	lsrs	r2, r2, #4
 80019f6:	0452      	lsls	r2, r2, #17
 80019f8:	430a      	orrs	r2, r1
 80019fa:	4930      	ldr	r1, [pc, #192]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 80019fc:	4313      	orrs	r3, r2
 80019fe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a00:	4b2e      	ldr	r3, [pc, #184]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a2d      	ldr	r2, [pc, #180]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001a06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a0a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a0c:	4b2b      	ldr	r3, [pc, #172]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	4a2a      	ldr	r2, [pc, #168]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001a12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a16:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a18:	f7ff f978 	bl	8000d0c <HAL_GetTick>
 8001a1c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a20:	f7ff f974 	bl	8000d0c <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e058      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a32:	4b22      	ldr	r3, [pc, #136]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d0f0      	beq.n	8001a20 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a3e:	e050      	b.n	8001ae2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e04f      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a44:	4b1d      	ldr	r3, [pc, #116]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d148      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001a50:	4b1a      	ldr	r3, [pc, #104]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a19      	ldr	r2, [pc, #100]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001a56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a5a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a5c:	4b17      	ldr	r3, [pc, #92]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	4a16      	ldr	r2, [pc, #88]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001a62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a66:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001a68:	f7ff f950 	bl	8000d0c <HAL_GetTick>
 8001a6c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a6e:	e008      	b.n	8001a82 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a70:	f7ff f94c 	bl	8000d0c <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d901      	bls.n	8001a82 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e030      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a82:	4b0e      	ldr	r3, [pc, #56]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d0f0      	beq.n	8001a70 <HAL_RCC_OscConfig+0x734>
 8001a8e:	e028      	b.n	8001ae2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	2b0c      	cmp	r3, #12
 8001a94:	d023      	beq.n	8001ade <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a96:	4b09      	ldr	r3, [pc, #36]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a08      	ldr	r2, [pc, #32]	@ (8001abc <HAL_RCC_OscConfig+0x780>)
 8001a9c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001aa0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa2:	f7ff f933 	bl	8000d0c <HAL_GetTick>
 8001aa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001aa8:	e00c      	b.n	8001ac4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aaa:	f7ff f92f 	bl	8000d0c <HAL_GetTick>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	2b02      	cmp	r3, #2
 8001ab6:	d905      	bls.n	8001ac4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	e013      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ac4:	4b09      	ldr	r3, [pc, #36]	@ (8001aec <HAL_RCC_OscConfig+0x7b0>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1ec      	bne.n	8001aaa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001ad0:	4b06      	ldr	r3, [pc, #24]	@ (8001aec <HAL_RCC_OscConfig+0x7b0>)
 8001ad2:	68da      	ldr	r2, [r3, #12]
 8001ad4:	4905      	ldr	r1, [pc, #20]	@ (8001aec <HAL_RCC_OscConfig+0x7b0>)
 8001ad6:	4b06      	ldr	r3, [pc, #24]	@ (8001af0 <HAL_RCC_OscConfig+0x7b4>)
 8001ad8:	4013      	ands	r3, r2
 8001ada:	60cb      	str	r3, [r1, #12]
 8001adc:	e001      	b.n	8001ae2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3720      	adds	r7, #32
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40021000 	.word	0x40021000
 8001af0:	feeefffc 	.word	0xfeeefffc

08001af4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d101      	bne.n	8001b08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e0e7      	b.n	8001cd8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b08:	4b75      	ldr	r3, [pc, #468]	@ (8001ce0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0307 	and.w	r3, r3, #7
 8001b10:	683a      	ldr	r2, [r7, #0]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d910      	bls.n	8001b38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b16:	4b72      	ldr	r3, [pc, #456]	@ (8001ce0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f023 0207 	bic.w	r2, r3, #7
 8001b1e:	4970      	ldr	r1, [pc, #448]	@ (8001ce0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b26:	4b6e      	ldr	r3, [pc, #440]	@ (8001ce0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0307 	and.w	r3, r3, #7
 8001b2e:	683a      	ldr	r2, [r7, #0]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d001      	beq.n	8001b38 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e0cf      	b.n	8001cd8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0302 	and.w	r3, r3, #2
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d010      	beq.n	8001b66 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689a      	ldr	r2, [r3, #8]
 8001b48:	4b66      	ldr	r3, [pc, #408]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d908      	bls.n	8001b66 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b54:	4b63      	ldr	r3, [pc, #396]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	4960      	ldr	r1, [pc, #384]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b62:	4313      	orrs	r3, r2
 8001b64:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d04c      	beq.n	8001c0c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	2b03      	cmp	r3, #3
 8001b78:	d107      	bne.n	8001b8a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b7a:	4b5a      	ldr	r3, [pc, #360]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d121      	bne.n	8001bca <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e0a6      	b.n	8001cd8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d107      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b92:	4b54      	ldr	r3, [pc, #336]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d115      	bne.n	8001bca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e09a      	b.n	8001cd8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d107      	bne.n	8001bba <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001baa:	4b4e      	ldr	r3, [pc, #312]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d109      	bne.n	8001bca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e08e      	b.n	8001cd8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bba:	4b4a      	ldr	r3, [pc, #296]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d101      	bne.n	8001bca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e086      	b.n	8001cd8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001bca:	4b46      	ldr	r3, [pc, #280]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f023 0203 	bic.w	r2, r3, #3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	4943      	ldr	r1, [pc, #268]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bdc:	f7ff f896 	bl	8000d0c <HAL_GetTick>
 8001be0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001be2:	e00a      	b.n	8001bfa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001be4:	f7ff f892 	bl	8000d0c <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e06e      	b.n	8001cd8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bfa:	4b3a      	ldr	r3, [pc, #232]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	f003 020c 	and.w	r2, r3, #12
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d1eb      	bne.n	8001be4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0302 	and.w	r3, r3, #2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d010      	beq.n	8001c3a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	689a      	ldr	r2, [r3, #8]
 8001c1c:	4b31      	ldr	r3, [pc, #196]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d208      	bcs.n	8001c3a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c28:	4b2e      	ldr	r3, [pc, #184]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	492b      	ldr	r1, [pc, #172]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c36:	4313      	orrs	r3, r2
 8001c38:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c3a:	4b29      	ldr	r3, [pc, #164]	@ (8001ce0 <HAL_RCC_ClockConfig+0x1ec>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0307 	and.w	r3, r3, #7
 8001c42:	683a      	ldr	r2, [r7, #0]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d210      	bcs.n	8001c6a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c48:	4b25      	ldr	r3, [pc, #148]	@ (8001ce0 <HAL_RCC_ClockConfig+0x1ec>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f023 0207 	bic.w	r2, r3, #7
 8001c50:	4923      	ldr	r1, [pc, #140]	@ (8001ce0 <HAL_RCC_ClockConfig+0x1ec>)
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c58:	4b21      	ldr	r3, [pc, #132]	@ (8001ce0 <HAL_RCC_ClockConfig+0x1ec>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0307 	and.w	r3, r3, #7
 8001c60:	683a      	ldr	r2, [r7, #0]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d001      	beq.n	8001c6a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e036      	b.n	8001cd8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0304 	and.w	r3, r3, #4
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d008      	beq.n	8001c88 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c76:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	4918      	ldr	r1, [pc, #96]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c84:	4313      	orrs	r3, r2
 8001c86:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0308 	and.w	r3, r3, #8
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d009      	beq.n	8001ca8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c94:	4b13      	ldr	r3, [pc, #76]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	691b      	ldr	r3, [r3, #16]
 8001ca0:	00db      	lsls	r3, r3, #3
 8001ca2:	4910      	ldr	r1, [pc, #64]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ca8:	f000 f824 	bl	8001cf4 <HAL_RCC_GetSysClockFreq>
 8001cac:	4602      	mov	r2, r0
 8001cae:	4b0d      	ldr	r3, [pc, #52]	@ (8001ce4 <HAL_RCC_ClockConfig+0x1f0>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	091b      	lsrs	r3, r3, #4
 8001cb4:	f003 030f 	and.w	r3, r3, #15
 8001cb8:	490b      	ldr	r1, [pc, #44]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1f4>)
 8001cba:	5ccb      	ldrb	r3, [r1, r3]
 8001cbc:	f003 031f 	and.w	r3, r3, #31
 8001cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8001cc4:	4a09      	ldr	r2, [pc, #36]	@ (8001cec <HAL_RCC_ClockConfig+0x1f8>)
 8001cc6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001cc8:	4b09      	ldr	r3, [pc, #36]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1fc>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7fe ffcd 	bl	8000c6c <HAL_InitTick>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	72fb      	strb	r3, [r7, #11]

  return status;
 8001cd6:	7afb      	ldrb	r3, [r7, #11]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3710      	adds	r7, #16
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	40022000 	.word	0x40022000
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	08004498 	.word	0x08004498
 8001cec:	20000004 	.word	0x20000004
 8001cf0:	20000008 	.word	0x20000008

08001cf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b089      	sub	sp, #36	@ 0x24
 8001cf8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	61fb      	str	r3, [r7, #28]
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d02:	4b3e      	ldr	r3, [pc, #248]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	f003 030c 	and.w	r3, r3, #12
 8001d0a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d0c:	4b3b      	ldr	r3, [pc, #236]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	f003 0303 	and.w	r3, r3, #3
 8001d14:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d005      	beq.n	8001d28 <HAL_RCC_GetSysClockFreq+0x34>
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	2b0c      	cmp	r3, #12
 8001d20:	d121      	bne.n	8001d66 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d11e      	bne.n	8001d66 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d28:	4b34      	ldr	r3, [pc, #208]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 0308 	and.w	r3, r3, #8
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d107      	bne.n	8001d44 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d34:	4b31      	ldr	r3, [pc, #196]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d3a:	0a1b      	lsrs	r3, r3, #8
 8001d3c:	f003 030f 	and.w	r3, r3, #15
 8001d40:	61fb      	str	r3, [r7, #28]
 8001d42:	e005      	b.n	8001d50 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d44:	4b2d      	ldr	r3, [pc, #180]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	091b      	lsrs	r3, r3, #4
 8001d4a:	f003 030f 	and.w	r3, r3, #15
 8001d4e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001d50:	4a2b      	ldr	r2, [pc, #172]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d58:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d10d      	bne.n	8001d7c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d64:	e00a      	b.n	8001d7c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	2b04      	cmp	r3, #4
 8001d6a:	d102      	bne.n	8001d72 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d6c:	4b25      	ldr	r3, [pc, #148]	@ (8001e04 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d6e:	61bb      	str	r3, [r7, #24]
 8001d70:	e004      	b.n	8001d7c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	2b08      	cmp	r3, #8
 8001d76:	d101      	bne.n	8001d7c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d78:	4b23      	ldr	r3, [pc, #140]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0x114>)
 8001d7a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	2b0c      	cmp	r3, #12
 8001d80:	d134      	bne.n	8001dec <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d82:	4b1e      	ldr	r3, [pc, #120]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	f003 0303 	and.w	r3, r3, #3
 8001d8a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d003      	beq.n	8001d9a <HAL_RCC_GetSysClockFreq+0xa6>
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	2b03      	cmp	r3, #3
 8001d96:	d003      	beq.n	8001da0 <HAL_RCC_GetSysClockFreq+0xac>
 8001d98:	e005      	b.n	8001da6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e04 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d9c:	617b      	str	r3, [r7, #20]
      break;
 8001d9e:	e005      	b.n	8001dac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001da0:	4b19      	ldr	r3, [pc, #100]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0x114>)
 8001da2:	617b      	str	r3, [r7, #20]
      break;
 8001da4:	e002      	b.n	8001dac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	617b      	str	r3, [r7, #20]
      break;
 8001daa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001dac:	4b13      	ldr	r3, [pc, #76]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0x108>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	091b      	lsrs	r3, r3, #4
 8001db2:	f003 0307 	and.w	r3, r3, #7
 8001db6:	3301      	adds	r3, #1
 8001db8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001dba:	4b10      	ldr	r3, [pc, #64]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0x108>)
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	0a1b      	lsrs	r3, r3, #8
 8001dc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001dc4:	697a      	ldr	r2, [r7, #20]
 8001dc6:	fb03 f202 	mul.w	r2, r3, r2
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0x108>)
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	0e5b      	lsrs	r3, r3, #25
 8001dd8:	f003 0303 	and.w	r3, r3, #3
 8001ddc:	3301      	adds	r3, #1
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001de2:	697a      	ldr	r2, [r7, #20]
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dea:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001dec:	69bb      	ldr	r3, [r7, #24]
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3724      	adds	r7, #36	@ 0x24
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	080044b0 	.word	0x080044b0
 8001e04:	00f42400 	.word	0x00f42400
 8001e08:	007a1200 	.word	0x007a1200

08001e0c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e10:	4b03      	ldr	r3, [pc, #12]	@ (8001e20 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e12:	681b      	ldr	r3, [r3, #0]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	20000004 	.word	0x20000004

08001e24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e28:	f7ff fff0 	bl	8001e0c <HAL_RCC_GetHCLKFreq>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	4b06      	ldr	r3, [pc, #24]	@ (8001e48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	0a1b      	lsrs	r3, r3, #8
 8001e34:	f003 0307 	and.w	r3, r3, #7
 8001e38:	4904      	ldr	r1, [pc, #16]	@ (8001e4c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e3a:	5ccb      	ldrb	r3, [r1, r3]
 8001e3c:	f003 031f 	and.w	r3, r3, #31
 8001e40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	080044a8 	.word	0x080044a8

08001e50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e54:	f7ff ffda 	bl	8001e0c <HAL_RCC_GetHCLKFreq>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	4b06      	ldr	r3, [pc, #24]	@ (8001e74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	0adb      	lsrs	r3, r3, #11
 8001e60:	f003 0307 	and.w	r3, r3, #7
 8001e64:	4904      	ldr	r1, [pc, #16]	@ (8001e78 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e66:	5ccb      	ldrb	r3, [r1, r3]
 8001e68:	f003 031f 	and.w	r3, r3, #31
 8001e6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40021000 	.word	0x40021000
 8001e78:	080044a8 	.word	0x080044a8

08001e7c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e84:	2300      	movs	r3, #0
 8001e86:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e88:	4b2a      	ldr	r3, [pc, #168]	@ (8001f34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d003      	beq.n	8001e9c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001e94:	f7ff f9ee 	bl	8001274 <HAL_PWREx_GetVoltageRange>
 8001e98:	6178      	str	r0, [r7, #20]
 8001e9a:	e014      	b.n	8001ec6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e9c:	4b25      	ldr	r3, [pc, #148]	@ (8001f34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea0:	4a24      	ldr	r2, [pc, #144]	@ (8001f34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ea2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ea6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ea8:	4b22      	ldr	r3, [pc, #136]	@ (8001f34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001eaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001eb4:	f7ff f9de 	bl	8001274 <HAL_PWREx_GetVoltageRange>
 8001eb8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001eba:	4b1e      	ldr	r3, [pc, #120]	@ (8001f34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ebe:	4a1d      	ldr	r2, [pc, #116]	@ (8001f34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ec0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ec4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ecc:	d10b      	bne.n	8001ee6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b80      	cmp	r3, #128	@ 0x80
 8001ed2:	d919      	bls.n	8001f08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2ba0      	cmp	r3, #160	@ 0xa0
 8001ed8:	d902      	bls.n	8001ee0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001eda:	2302      	movs	r3, #2
 8001edc:	613b      	str	r3, [r7, #16]
 8001ede:	e013      	b.n	8001f08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	613b      	str	r3, [r7, #16]
 8001ee4:	e010      	b.n	8001f08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2b80      	cmp	r3, #128	@ 0x80
 8001eea:	d902      	bls.n	8001ef2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001eec:	2303      	movs	r3, #3
 8001eee:	613b      	str	r3, [r7, #16]
 8001ef0:	e00a      	b.n	8001f08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2b80      	cmp	r3, #128	@ 0x80
 8001ef6:	d102      	bne.n	8001efe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ef8:	2302      	movs	r3, #2
 8001efa:	613b      	str	r3, [r7, #16]
 8001efc:	e004      	b.n	8001f08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2b70      	cmp	r3, #112	@ 0x70
 8001f02:	d101      	bne.n	8001f08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f04:	2301      	movs	r3, #1
 8001f06:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f08:	4b0b      	ldr	r3, [pc, #44]	@ (8001f38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f023 0207 	bic.w	r2, r3, #7
 8001f10:	4909      	ldr	r1, [pc, #36]	@ (8001f38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f18:	4b07      	ldr	r3, [pc, #28]	@ (8001f38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0307 	and.w	r3, r3, #7
 8001f20:	693a      	ldr	r2, [r7, #16]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d001      	beq.n	8001f2a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e000      	b.n	8001f2c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3718      	adds	r7, #24
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40021000 	.word	0x40021000
 8001f38:	40022000 	.word	0x40022000

08001f3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f44:	2300      	movs	r3, #0
 8001f46:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f48:	2300      	movs	r3, #0
 8001f4a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d041      	beq.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f5c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f60:	d02a      	beq.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001f62:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f66:	d824      	bhi.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f68:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f6c:	d008      	beq.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001f6e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f72:	d81e      	bhi.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d00a      	beq.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001f78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f7c:	d010      	beq.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001f7e:	e018      	b.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001f80:	4b86      	ldr	r3, [pc, #536]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	4a85      	ldr	r2, [pc, #532]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f8a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f8c:	e015      	b.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	3304      	adds	r3, #4
 8001f92:	2100      	movs	r1, #0
 8001f94:	4618      	mov	r0, r3
 8001f96:	f000 fabb 	bl	8002510 <RCCEx_PLLSAI1_Config>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f9e:	e00c      	b.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	3320      	adds	r3, #32
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f000 fba6 	bl	80026f8 <RCCEx_PLLSAI2_Config>
 8001fac:	4603      	mov	r3, r0
 8001fae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001fb0:	e003      	b.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	74fb      	strb	r3, [r7, #19]
      break;
 8001fb6:	e000      	b.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001fb8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001fba:	7cfb      	ldrb	r3, [r7, #19]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d10b      	bne.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001fc0:	4b76      	ldr	r3, [pc, #472]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fc6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001fce:	4973      	ldr	r1, [pc, #460]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001fd6:	e001      	b.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001fd8:	7cfb      	ldrb	r3, [r7, #19]
 8001fda:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d041      	beq.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001fec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001ff0:	d02a      	beq.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001ff2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001ff6:	d824      	bhi.n	8002042 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001ff8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001ffc:	d008      	beq.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001ffe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002002:	d81e      	bhi.n	8002042 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002004:	2b00      	cmp	r3, #0
 8002006:	d00a      	beq.n	800201e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002008:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800200c:	d010      	beq.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800200e:	e018      	b.n	8002042 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002010:	4b62      	ldr	r3, [pc, #392]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	4a61      	ldr	r2, [pc, #388]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002016:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800201a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800201c:	e015      	b.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	3304      	adds	r3, #4
 8002022:	2100      	movs	r1, #0
 8002024:	4618      	mov	r0, r3
 8002026:	f000 fa73 	bl	8002510 <RCCEx_PLLSAI1_Config>
 800202a:	4603      	mov	r3, r0
 800202c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800202e:	e00c      	b.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	3320      	adds	r3, #32
 8002034:	2100      	movs	r1, #0
 8002036:	4618      	mov	r0, r3
 8002038:	f000 fb5e 	bl	80026f8 <RCCEx_PLLSAI2_Config>
 800203c:	4603      	mov	r3, r0
 800203e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002040:	e003      	b.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	74fb      	strb	r3, [r7, #19]
      break;
 8002046:	e000      	b.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002048:	bf00      	nop
    }

    if(ret == HAL_OK)
 800204a:	7cfb      	ldrb	r3, [r7, #19]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d10b      	bne.n	8002068 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002050:	4b52      	ldr	r3, [pc, #328]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002056:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800205e:	494f      	ldr	r1, [pc, #316]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002060:	4313      	orrs	r3, r2
 8002062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002066:	e001      	b.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002068:	7cfb      	ldrb	r3, [r7, #19]
 800206a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002074:	2b00      	cmp	r3, #0
 8002076:	f000 80a0 	beq.w	80021ba <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800207a:	2300      	movs	r3, #0
 800207c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800207e:	4b47      	ldr	r3, [pc, #284]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800208a:	2301      	movs	r3, #1
 800208c:	e000      	b.n	8002090 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800208e:	2300      	movs	r3, #0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d00d      	beq.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002094:	4b41      	ldr	r3, [pc, #260]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002098:	4a40      	ldr	r2, [pc, #256]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800209a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800209e:	6593      	str	r3, [r2, #88]	@ 0x58
 80020a0:	4b3e      	ldr	r3, [pc, #248]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020a8:	60bb      	str	r3, [r7, #8]
 80020aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020ac:	2301      	movs	r3, #1
 80020ae:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020b0:	4b3b      	ldr	r3, [pc, #236]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a3a      	ldr	r2, [pc, #232]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80020b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80020bc:	f7fe fe26 	bl	8000d0c <HAL_GetTick>
 80020c0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80020c2:	e009      	b.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020c4:	f7fe fe22 	bl	8000d0c <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d902      	bls.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	74fb      	strb	r3, [r7, #19]
        break;
 80020d6:	e005      	b.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80020d8:	4b31      	ldr	r3, [pc, #196]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d0ef      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80020e4:	7cfb      	ldrb	r3, [r7, #19]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d15c      	bne.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80020ea:	4b2c      	ldr	r3, [pc, #176]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020f4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d01f      	beq.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002102:	697a      	ldr	r2, [r7, #20]
 8002104:	429a      	cmp	r2, r3
 8002106:	d019      	beq.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002108:	4b24      	ldr	r3, [pc, #144]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800210a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800210e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002112:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002114:	4b21      	ldr	r3, [pc, #132]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800211a:	4a20      	ldr	r2, [pc, #128]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800211c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002120:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002124:	4b1d      	ldr	r3, [pc, #116]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800212a:	4a1c      	ldr	r2, [pc, #112]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800212c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002130:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002134:	4a19      	ldr	r2, [pc, #100]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	2b00      	cmp	r3, #0
 8002144:	d016      	beq.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002146:	f7fe fde1 	bl	8000d0c <HAL_GetTick>
 800214a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800214c:	e00b      	b.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800214e:	f7fe fddd 	bl	8000d0c <HAL_GetTick>
 8002152:	4602      	mov	r2, r0
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	f241 3288 	movw	r2, #5000	@ 0x1388
 800215c:	4293      	cmp	r3, r2
 800215e:	d902      	bls.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	74fb      	strb	r3, [r7, #19]
            break;
 8002164:	e006      	b.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002166:	4b0d      	ldr	r3, [pc, #52]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002168:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800216c:	f003 0302 	and.w	r3, r3, #2
 8002170:	2b00      	cmp	r3, #0
 8002172:	d0ec      	beq.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002174:	7cfb      	ldrb	r3, [r7, #19]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d10c      	bne.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800217a:	4b08      	ldr	r3, [pc, #32]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800217c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002180:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800218a:	4904      	ldr	r1, [pc, #16]	@ (800219c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800218c:	4313      	orrs	r3, r2
 800218e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002192:	e009      	b.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002194:	7cfb      	ldrb	r3, [r7, #19]
 8002196:	74bb      	strb	r3, [r7, #18]
 8002198:	e006      	b.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800219a:	bf00      	nop
 800219c:	40021000 	.word	0x40021000
 80021a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021a4:	7cfb      	ldrb	r3, [r7, #19]
 80021a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80021a8:	7c7b      	ldrb	r3, [r7, #17]
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d105      	bne.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ae:	4b9e      	ldr	r3, [pc, #632]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b2:	4a9d      	ldr	r2, [pc, #628]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021b8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0301 	and.w	r3, r3, #1
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00a      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021c6:	4b98      	ldr	r3, [pc, #608]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021cc:	f023 0203 	bic.w	r2, r3, #3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021d4:	4994      	ldr	r1, [pc, #592]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d00a      	beq.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021e8:	4b8f      	ldr	r3, [pc, #572]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ee:	f023 020c 	bic.w	r2, r3, #12
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021f6:	498c      	ldr	r1, [pc, #560]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0304 	and.w	r3, r3, #4
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00a      	beq.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800220a:	4b87      	ldr	r3, [pc, #540]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800220c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002210:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002218:	4983      	ldr	r1, [pc, #524]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800221a:	4313      	orrs	r3, r2
 800221c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0308 	and.w	r3, r3, #8
 8002228:	2b00      	cmp	r3, #0
 800222a:	d00a      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800222c:	4b7e      	ldr	r3, [pc, #504]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800222e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002232:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800223a:	497b      	ldr	r1, [pc, #492]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800223c:	4313      	orrs	r3, r2
 800223e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0310 	and.w	r3, r3, #16
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00a      	beq.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800224e:	4b76      	ldr	r3, [pc, #472]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002254:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800225c:	4972      	ldr	r1, [pc, #456]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800225e:	4313      	orrs	r3, r2
 8002260:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0320 	and.w	r3, r3, #32
 800226c:	2b00      	cmp	r3, #0
 800226e:	d00a      	beq.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002270:	4b6d      	ldr	r3, [pc, #436]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002276:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800227e:	496a      	ldr	r1, [pc, #424]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002280:	4313      	orrs	r3, r2
 8002282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800228e:	2b00      	cmp	r3, #0
 8002290:	d00a      	beq.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002292:	4b65      	ldr	r3, [pc, #404]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002298:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022a0:	4961      	ldr	r1, [pc, #388]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d00a      	beq.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80022b4:	4b5c      	ldr	r3, [pc, #368]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022c2:	4959      	ldr	r1, [pc, #356]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d00a      	beq.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80022d6:	4b54      	ldr	r3, [pc, #336]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022dc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022e4:	4950      	ldr	r1, [pc, #320]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d00a      	beq.n	800230e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80022f8:	4b4b      	ldr	r3, [pc, #300]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022fe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002306:	4948      	ldr	r1, [pc, #288]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002308:	4313      	orrs	r3, r2
 800230a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002316:	2b00      	cmp	r3, #0
 8002318:	d00a      	beq.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800231a:	4b43      	ldr	r3, [pc, #268]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800231c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002320:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002328:	493f      	ldr	r1, [pc, #252]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800232a:	4313      	orrs	r3, r2
 800232c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002338:	2b00      	cmp	r3, #0
 800233a:	d028      	beq.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800233c:	4b3a      	ldr	r3, [pc, #232]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800233e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002342:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800234a:	4937      	ldr	r1, [pc, #220]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800234c:	4313      	orrs	r3, r2
 800234e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002356:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800235a:	d106      	bne.n	800236a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800235c:	4b32      	ldr	r3, [pc, #200]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	4a31      	ldr	r2, [pc, #196]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002362:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002366:	60d3      	str	r3, [r2, #12]
 8002368:	e011      	b.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800236e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002372:	d10c      	bne.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3304      	adds	r3, #4
 8002378:	2101      	movs	r1, #1
 800237a:	4618      	mov	r0, r3
 800237c:	f000 f8c8 	bl	8002510 <RCCEx_PLLSAI1_Config>
 8002380:	4603      	mov	r3, r0
 8002382:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002384:	7cfb      	ldrb	r3, [r7, #19]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800238a:	7cfb      	ldrb	r3, [r7, #19]
 800238c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d028      	beq.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800239a:	4b23      	ldr	r3, [pc, #140]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800239c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023a0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023a8:	491f      	ldr	r1, [pc, #124]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80023b8:	d106      	bne.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	4a1a      	ldr	r2, [pc, #104]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023c4:	60d3      	str	r3, [r2, #12]
 80023c6:	e011      	b.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80023d0:	d10c      	bne.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	3304      	adds	r3, #4
 80023d6:	2101      	movs	r1, #1
 80023d8:	4618      	mov	r0, r3
 80023da:	f000 f899 	bl	8002510 <RCCEx_PLLSAI1_Config>
 80023de:	4603      	mov	r3, r0
 80023e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023e2:	7cfb      	ldrb	r3, [r7, #19]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80023e8:	7cfb      	ldrb	r3, [r7, #19]
 80023ea:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d02b      	beq.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80023f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002406:	4908      	ldr	r1, [pc, #32]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002408:	4313      	orrs	r3, r2
 800240a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002412:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002416:	d109      	bne.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002418:	4b03      	ldr	r3, [pc, #12]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	4a02      	ldr	r2, [pc, #8]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800241e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002422:	60d3      	str	r3, [r2, #12]
 8002424:	e014      	b.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002426:	bf00      	nop
 8002428:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002430:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002434:	d10c      	bne.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	3304      	adds	r3, #4
 800243a:	2101      	movs	r1, #1
 800243c:	4618      	mov	r0, r3
 800243e:	f000 f867 	bl	8002510 <RCCEx_PLLSAI1_Config>
 8002442:	4603      	mov	r3, r0
 8002444:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002446:	7cfb      	ldrb	r3, [r7, #19]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800244c:	7cfb      	ldrb	r3, [r7, #19]
 800244e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d02f      	beq.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800245c:	4b2b      	ldr	r3, [pc, #172]	@ (800250c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800245e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002462:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800246a:	4928      	ldr	r1, [pc, #160]	@ (800250c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800246c:	4313      	orrs	r3, r2
 800246e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002476:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800247a:	d10d      	bne.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	3304      	adds	r3, #4
 8002480:	2102      	movs	r1, #2
 8002482:	4618      	mov	r0, r3
 8002484:	f000 f844 	bl	8002510 <RCCEx_PLLSAI1_Config>
 8002488:	4603      	mov	r3, r0
 800248a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800248c:	7cfb      	ldrb	r3, [r7, #19]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d014      	beq.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002492:	7cfb      	ldrb	r3, [r7, #19]
 8002494:	74bb      	strb	r3, [r7, #18]
 8002496:	e011      	b.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800249c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80024a0:	d10c      	bne.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	3320      	adds	r3, #32
 80024a6:	2102      	movs	r1, #2
 80024a8:	4618      	mov	r0, r3
 80024aa:	f000 f925 	bl	80026f8 <RCCEx_PLLSAI2_Config>
 80024ae:	4603      	mov	r3, r0
 80024b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024b2:	7cfb      	ldrb	r3, [r7, #19]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80024b8:	7cfb      	ldrb	r3, [r7, #19]
 80024ba:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d00a      	beq.n	80024de <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80024c8:	4b10      	ldr	r3, [pc, #64]	@ (800250c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024ce:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80024d6:	490d      	ldr	r1, [pc, #52]	@ (800250c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d00b      	beq.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80024ea:	4b08      	ldr	r3, [pc, #32]	@ (800250c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024f0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024fa:	4904      	ldr	r1, [pc, #16]	@ (800250c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024fc:	4313      	orrs	r3, r2
 80024fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002502:	7cbb      	ldrb	r3, [r7, #18]
}
 8002504:	4618      	mov	r0, r3
 8002506:	3718      	adds	r7, #24
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40021000 	.word	0x40021000

08002510 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800251a:	2300      	movs	r3, #0
 800251c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800251e:	4b75      	ldr	r3, [pc, #468]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	f003 0303 	and.w	r3, r3, #3
 8002526:	2b00      	cmp	r3, #0
 8002528:	d018      	beq.n	800255c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800252a:	4b72      	ldr	r3, [pc, #456]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	f003 0203 	and.w	r2, r3, #3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	429a      	cmp	r2, r3
 8002538:	d10d      	bne.n	8002556 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
       ||
 800253e:	2b00      	cmp	r3, #0
 8002540:	d009      	beq.n	8002556 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002542:	4b6c      	ldr	r3, [pc, #432]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	091b      	lsrs	r3, r3, #4
 8002548:	f003 0307 	and.w	r3, r3, #7
 800254c:	1c5a      	adds	r2, r3, #1
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
       ||
 8002552:	429a      	cmp	r2, r3
 8002554:	d047      	beq.n	80025e6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	73fb      	strb	r3, [r7, #15]
 800255a:	e044      	b.n	80025e6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2b03      	cmp	r3, #3
 8002562:	d018      	beq.n	8002596 <RCCEx_PLLSAI1_Config+0x86>
 8002564:	2b03      	cmp	r3, #3
 8002566:	d825      	bhi.n	80025b4 <RCCEx_PLLSAI1_Config+0xa4>
 8002568:	2b01      	cmp	r3, #1
 800256a:	d002      	beq.n	8002572 <RCCEx_PLLSAI1_Config+0x62>
 800256c:	2b02      	cmp	r3, #2
 800256e:	d009      	beq.n	8002584 <RCCEx_PLLSAI1_Config+0x74>
 8002570:	e020      	b.n	80025b4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002572:	4b60      	ldr	r3, [pc, #384]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d11d      	bne.n	80025ba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002582:	e01a      	b.n	80025ba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002584:	4b5b      	ldr	r3, [pc, #364]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800258c:	2b00      	cmp	r3, #0
 800258e:	d116      	bne.n	80025be <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002594:	e013      	b.n	80025be <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002596:	4b57      	ldr	r3, [pc, #348]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10f      	bne.n	80025c2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80025a2:	4b54      	ldr	r3, [pc, #336]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d109      	bne.n	80025c2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80025b2:	e006      	b.n	80025c2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	73fb      	strb	r3, [r7, #15]
      break;
 80025b8:	e004      	b.n	80025c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80025ba:	bf00      	nop
 80025bc:	e002      	b.n	80025c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80025be:	bf00      	nop
 80025c0:	e000      	b.n	80025c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80025c2:	bf00      	nop
    }

    if(status == HAL_OK)
 80025c4:	7bfb      	ldrb	r3, [r7, #15]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d10d      	bne.n	80025e6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80025ca:	4b4a      	ldr	r3, [pc, #296]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6819      	ldr	r1, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	3b01      	subs	r3, #1
 80025dc:	011b      	lsls	r3, r3, #4
 80025de:	430b      	orrs	r3, r1
 80025e0:	4944      	ldr	r1, [pc, #272]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025e2:	4313      	orrs	r3, r2
 80025e4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80025e6:	7bfb      	ldrb	r3, [r7, #15]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d17d      	bne.n	80026e8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80025ec:	4b41      	ldr	r3, [pc, #260]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a40      	ldr	r2, [pc, #256]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80025f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025f8:	f7fe fb88 	bl	8000d0c <HAL_GetTick>
 80025fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025fe:	e009      	b.n	8002614 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002600:	f7fe fb84 	bl	8000d0c <HAL_GetTick>
 8002604:	4602      	mov	r2, r0
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	2b02      	cmp	r3, #2
 800260c:	d902      	bls.n	8002614 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800260e:	2303      	movs	r3, #3
 8002610:	73fb      	strb	r3, [r7, #15]
        break;
 8002612:	e005      	b.n	8002620 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002614:	4b37      	ldr	r3, [pc, #220]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d1ef      	bne.n	8002600 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002620:	7bfb      	ldrb	r3, [r7, #15]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d160      	bne.n	80026e8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d111      	bne.n	8002650 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800262c:	4b31      	ldr	r3, [pc, #196]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800262e:	691b      	ldr	r3, [r3, #16]
 8002630:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002634:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	6892      	ldr	r2, [r2, #8]
 800263c:	0211      	lsls	r1, r2, #8
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	68d2      	ldr	r2, [r2, #12]
 8002642:	0912      	lsrs	r2, r2, #4
 8002644:	0452      	lsls	r2, r2, #17
 8002646:	430a      	orrs	r2, r1
 8002648:	492a      	ldr	r1, [pc, #168]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800264a:	4313      	orrs	r3, r2
 800264c:	610b      	str	r3, [r1, #16]
 800264e:	e027      	b.n	80026a0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d112      	bne.n	800267c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002656:	4b27      	ldr	r3, [pc, #156]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002658:	691b      	ldr	r3, [r3, #16]
 800265a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800265e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	6892      	ldr	r2, [r2, #8]
 8002666:	0211      	lsls	r1, r2, #8
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	6912      	ldr	r2, [r2, #16]
 800266c:	0852      	lsrs	r2, r2, #1
 800266e:	3a01      	subs	r2, #1
 8002670:	0552      	lsls	r2, r2, #21
 8002672:	430a      	orrs	r2, r1
 8002674:	491f      	ldr	r1, [pc, #124]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002676:	4313      	orrs	r3, r2
 8002678:	610b      	str	r3, [r1, #16]
 800267a:	e011      	b.n	80026a0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800267c:	4b1d      	ldr	r3, [pc, #116]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800267e:	691b      	ldr	r3, [r3, #16]
 8002680:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002684:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	6892      	ldr	r2, [r2, #8]
 800268c:	0211      	lsls	r1, r2, #8
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	6952      	ldr	r2, [r2, #20]
 8002692:	0852      	lsrs	r2, r2, #1
 8002694:	3a01      	subs	r2, #1
 8002696:	0652      	lsls	r2, r2, #25
 8002698:	430a      	orrs	r2, r1
 800269a:	4916      	ldr	r1, [pc, #88]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800269c:	4313      	orrs	r3, r2
 800269e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80026a0:	4b14      	ldr	r3, [pc, #80]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a13      	ldr	r2, [pc, #76]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80026aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ac:	f7fe fb2e 	bl	8000d0c <HAL_GetTick>
 80026b0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80026b2:	e009      	b.n	80026c8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80026b4:	f7fe fb2a 	bl	8000d0c <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d902      	bls.n	80026c8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	73fb      	strb	r3, [r7, #15]
          break;
 80026c6:	e005      	b.n	80026d4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80026c8:	4b0a      	ldr	r3, [pc, #40]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d0ef      	beq.n	80026b4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80026d4:	7bfb      	ldrb	r3, [r7, #15]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d106      	bne.n	80026e8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80026da:	4b06      	ldr	r3, [pc, #24]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026dc:	691a      	ldr	r2, [r3, #16]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	699b      	ldr	r3, [r3, #24]
 80026e2:	4904      	ldr	r1, [pc, #16]	@ (80026f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80026e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3710      	adds	r7, #16
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	40021000 	.word	0x40021000

080026f8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002702:	2300      	movs	r3, #0
 8002704:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002706:	4b6a      	ldr	r3, [pc, #424]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	f003 0303 	and.w	r3, r3, #3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d018      	beq.n	8002744 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002712:	4b67      	ldr	r3, [pc, #412]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	f003 0203 	and.w	r2, r3, #3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	429a      	cmp	r2, r3
 8002720:	d10d      	bne.n	800273e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
       ||
 8002726:	2b00      	cmp	r3, #0
 8002728:	d009      	beq.n	800273e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800272a:	4b61      	ldr	r3, [pc, #388]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	091b      	lsrs	r3, r3, #4
 8002730:	f003 0307 	and.w	r3, r3, #7
 8002734:	1c5a      	adds	r2, r3, #1
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
       ||
 800273a:	429a      	cmp	r2, r3
 800273c:	d047      	beq.n	80027ce <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	73fb      	strb	r3, [r7, #15]
 8002742:	e044      	b.n	80027ce <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2b03      	cmp	r3, #3
 800274a:	d018      	beq.n	800277e <RCCEx_PLLSAI2_Config+0x86>
 800274c:	2b03      	cmp	r3, #3
 800274e:	d825      	bhi.n	800279c <RCCEx_PLLSAI2_Config+0xa4>
 8002750:	2b01      	cmp	r3, #1
 8002752:	d002      	beq.n	800275a <RCCEx_PLLSAI2_Config+0x62>
 8002754:	2b02      	cmp	r3, #2
 8002756:	d009      	beq.n	800276c <RCCEx_PLLSAI2_Config+0x74>
 8002758:	e020      	b.n	800279c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800275a:	4b55      	ldr	r3, [pc, #340]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d11d      	bne.n	80027a2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800276a:	e01a      	b.n	80027a2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800276c:	4b50      	ldr	r3, [pc, #320]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002774:	2b00      	cmp	r3, #0
 8002776:	d116      	bne.n	80027a6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800277c:	e013      	b.n	80027a6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800277e:	4b4c      	ldr	r3, [pc, #304]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10f      	bne.n	80027aa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800278a:	4b49      	ldr	r3, [pc, #292]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d109      	bne.n	80027aa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800279a:	e006      	b.n	80027aa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	73fb      	strb	r3, [r7, #15]
      break;
 80027a0:	e004      	b.n	80027ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80027a2:	bf00      	nop
 80027a4:	e002      	b.n	80027ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80027a6:	bf00      	nop
 80027a8:	e000      	b.n	80027ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80027aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80027ac:	7bfb      	ldrb	r3, [r7, #15]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d10d      	bne.n	80027ce <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80027b2:	4b3f      	ldr	r3, [pc, #252]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6819      	ldr	r1, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	3b01      	subs	r3, #1
 80027c4:	011b      	lsls	r3, r3, #4
 80027c6:	430b      	orrs	r3, r1
 80027c8:	4939      	ldr	r1, [pc, #228]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027ca:	4313      	orrs	r3, r2
 80027cc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80027ce:	7bfb      	ldrb	r3, [r7, #15]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d167      	bne.n	80028a4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80027d4:	4b36      	ldr	r3, [pc, #216]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a35      	ldr	r2, [pc, #212]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027e0:	f7fe fa94 	bl	8000d0c <HAL_GetTick>
 80027e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80027e6:	e009      	b.n	80027fc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80027e8:	f7fe fa90 	bl	8000d0c <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d902      	bls.n	80027fc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	73fb      	strb	r3, [r7, #15]
        break;
 80027fa:	e005      	b.n	8002808 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80027fc:	4b2c      	ldr	r3, [pc, #176]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002804:	2b00      	cmp	r3, #0
 8002806:	d1ef      	bne.n	80027e8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002808:	7bfb      	ldrb	r3, [r7, #15]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d14a      	bne.n	80028a4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d111      	bne.n	8002838 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002814:	4b26      	ldr	r3, [pc, #152]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002816:	695b      	ldr	r3, [r3, #20]
 8002818:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800281c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	6892      	ldr	r2, [r2, #8]
 8002824:	0211      	lsls	r1, r2, #8
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	68d2      	ldr	r2, [r2, #12]
 800282a:	0912      	lsrs	r2, r2, #4
 800282c:	0452      	lsls	r2, r2, #17
 800282e:	430a      	orrs	r2, r1
 8002830:	491f      	ldr	r1, [pc, #124]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002832:	4313      	orrs	r3, r2
 8002834:	614b      	str	r3, [r1, #20]
 8002836:	e011      	b.n	800285c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002838:	4b1d      	ldr	r3, [pc, #116]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800283a:	695b      	ldr	r3, [r3, #20]
 800283c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002840:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	6892      	ldr	r2, [r2, #8]
 8002848:	0211      	lsls	r1, r2, #8
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	6912      	ldr	r2, [r2, #16]
 800284e:	0852      	lsrs	r2, r2, #1
 8002850:	3a01      	subs	r2, #1
 8002852:	0652      	lsls	r2, r2, #25
 8002854:	430a      	orrs	r2, r1
 8002856:	4916      	ldr	r1, [pc, #88]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002858:	4313      	orrs	r3, r2
 800285a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800285c:	4b14      	ldr	r3, [pc, #80]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a13      	ldr	r2, [pc, #76]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002862:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002866:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002868:	f7fe fa50 	bl	8000d0c <HAL_GetTick>
 800286c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800286e:	e009      	b.n	8002884 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002870:	f7fe fa4c 	bl	8000d0c <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b02      	cmp	r3, #2
 800287c:	d902      	bls.n	8002884 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	73fb      	strb	r3, [r7, #15]
          break;
 8002882:	e005      	b.n	8002890 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002884:	4b0a      	ldr	r3, [pc, #40]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d0ef      	beq.n	8002870 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002890:	7bfb      	ldrb	r3, [r7, #15]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d106      	bne.n	80028a4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002896:	4b06      	ldr	r3, [pc, #24]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002898:	695a      	ldr	r2, [r3, #20]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	4904      	ldr	r1, [pc, #16]	@ (80028b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028a0:	4313      	orrs	r3, r2
 80028a2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80028a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	40021000 	.word	0x40021000

080028b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d101      	bne.n	80028c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e040      	b.n	8002948 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d106      	bne.n	80028dc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f7fe f83e 	bl	8000958 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2224      	movs	r2, #36	@ 0x24
 80028e0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 0201 	bic.w	r2, r2, #1
 80028f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d002      	beq.n	8002900 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f000 fc44 	bl	8003188 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f000 f989 	bl	8002c18 <UART_SetConfig>
 8002906:	4603      	mov	r3, r0
 8002908:	2b01      	cmp	r3, #1
 800290a:	d101      	bne.n	8002910 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e01b      	b.n	8002948 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	685a      	ldr	r2, [r3, #4]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800291e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	689a      	ldr	r2, [r3, #8]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800292e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f042 0201 	orr.w	r2, r2, #1
 800293e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	f000 fcc3 	bl	80032cc <UART_CheckIdleState>
 8002946:	4603      	mov	r3, r0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3708      	adds	r7, #8
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b08a      	sub	sp, #40	@ 0x28
 8002954:	af02      	add	r7, sp, #8
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	603b      	str	r3, [r7, #0]
 800295c:	4613      	mov	r3, r2
 800295e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002964:	2b20      	cmp	r3, #32
 8002966:	f040 8081 	bne.w	8002a6c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d002      	beq.n	8002976 <HAL_UART_Transmit+0x26>
 8002970:	88fb      	ldrh	r3, [r7, #6]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e079      	b.n	8002a6e <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2221      	movs	r2, #33	@ 0x21
 8002986:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002988:	f7fe f9c0 	bl	8000d0c <HAL_GetTick>
 800298c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	88fa      	ldrh	r2, [r7, #6]
 8002992:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	88fa      	ldrh	r2, [r7, #6]
 800299a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029a6:	d108      	bne.n	80029ba <HAL_UART_Transmit+0x6a>
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	691b      	ldr	r3, [r3, #16]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d104      	bne.n	80029ba <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	61bb      	str	r3, [r7, #24]
 80029b8:	e003      	b.n	80029c2 <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029be:	2300      	movs	r3, #0
 80029c0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029c2:	e038      	b.n	8002a36 <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	9300      	str	r3, [sp, #0]
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	2200      	movs	r2, #0
 80029cc:	2180      	movs	r1, #128	@ 0x80
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	f000 fd24 	bl	800341c <UART_WaitOnFlagUntilTimeout>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d004      	beq.n	80029e4 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2220      	movs	r2, #32
 80029de:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e044      	b.n	8002a6e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d10b      	bne.n	8002a02 <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	881b      	ldrh	r3, [r3, #0]
 80029ee:	461a      	mov	r2, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029f8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	3302      	adds	r3, #2
 80029fe:	61bb      	str	r3, [r7, #24]
 8002a00:	e007      	b.n	8002a12 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	781a      	ldrb	r2, [r3, #0]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a16:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8002a1a:	2b21      	cmp	r3, #33	@ 0x21
 8002a1c:	d109      	bne.n	8002a32 <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	3b01      	subs	r3, #1
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8002a30:	e001      	b.n	8002a36 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e01b      	b.n	8002a6e <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1c0      	bne.n	80029c4 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	2140      	movs	r1, #64	@ 0x40
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	f000 fce5 	bl	800341c <UART_WaitOnFlagUntilTimeout>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d004      	beq.n	8002a62 <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e005      	b.n	8002a6e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2220      	movs	r2, #32
 8002a66:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	e000      	b.n	8002a6e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8002a6c:	2302      	movs	r3, #2
  }
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3720      	adds	r7, #32
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}

08002a76 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a76:	b580      	push	{r7, lr}
 8002a78:	b08a      	sub	sp, #40	@ 0x28
 8002a7a:	af02      	add	r7, sp, #8
 8002a7c:	60f8      	str	r0, [r7, #12]
 8002a7e:	60b9      	str	r1, [r7, #8]
 8002a80:	603b      	str	r3, [r7, #0]
 8002a82:	4613      	mov	r3, r2
 8002a84:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a8c:	2b20      	cmp	r3, #32
 8002a8e:	f040 80bd 	bne.w	8002c0c <HAL_UART_Receive+0x196>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d002      	beq.n	8002a9e <HAL_UART_Receive+0x28>
 8002a98:	88fb      	ldrh	r3, [r7, #6]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d101      	bne.n	8002aa2 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e0b5      	b.n	8002c0e <HAL_UART_Receive+0x198>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2222      	movs	r2, #34	@ 0x22
 8002aae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ab8:	f7fe f928 	bl	8000d0c <HAL_GetTick>
 8002abc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	88fa      	ldrh	r2, [r7, #6]
 8002ac2:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	88fa      	ldrh	r2, [r7, #6]
 8002aca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ad6:	d10e      	bne.n	8002af6 <HAL_UART_Receive+0x80>
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	691b      	ldr	r3, [r3, #16]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d105      	bne.n	8002aec <HAL_UART_Receive+0x76>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8002ae6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002aea:	e02d      	b.n	8002b48 <HAL_UART_Receive+0xd2>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	22ff      	movs	r2, #255	@ 0xff
 8002af0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002af4:	e028      	b.n	8002b48 <HAL_UART_Receive+0xd2>
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d10d      	bne.n	8002b1a <HAL_UART_Receive+0xa4>
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d104      	bne.n	8002b10 <HAL_UART_Receive+0x9a>
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	22ff      	movs	r2, #255	@ 0xff
 8002b0a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002b0e:	e01b      	b.n	8002b48 <HAL_UART_Receive+0xd2>
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	227f      	movs	r2, #127	@ 0x7f
 8002b14:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002b18:	e016      	b.n	8002b48 <HAL_UART_Receive+0xd2>
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b22:	d10d      	bne.n	8002b40 <HAL_UART_Receive+0xca>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	691b      	ldr	r3, [r3, #16]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d104      	bne.n	8002b36 <HAL_UART_Receive+0xc0>
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	227f      	movs	r2, #127	@ 0x7f
 8002b30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002b34:	e008      	b.n	8002b48 <HAL_UART_Receive+0xd2>
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	223f      	movs	r2, #63	@ 0x3f
 8002b3a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002b3e:	e003      	b.n	8002b48 <HAL_UART_Receive+0xd2>
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002b4e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b58:	d108      	bne.n	8002b6c <HAL_UART_Receive+0xf6>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	691b      	ldr	r3, [r3, #16]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d104      	bne.n	8002b6c <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8002b62:	2300      	movs	r3, #0
 8002b64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	61bb      	str	r3, [r7, #24]
 8002b6a:	e003      	b.n	8002b74 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b70:	2300      	movs	r3, #0
 8002b72:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002b74:	e03e      	b.n	8002bf4 <HAL_UART_Receive+0x17e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	9300      	str	r3, [sp, #0]
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	2120      	movs	r1, #32
 8002b80:	68f8      	ldr	r0, [r7, #12]
 8002b82:	f000 fc4b 	bl	800341c <UART_WaitOnFlagUntilTimeout>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d005      	beq.n	8002b98 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2220      	movs	r2, #32
 8002b90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8002b94:	2303      	movs	r3, #3
 8002b96:	e03a      	b.n	8002c0e <HAL_UART_Receive+0x198>
      }
      if (pdata8bits == NULL)
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d10c      	bne.n	8002bb8 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba4:	b29a      	uxth	r2, r3
 8002ba6:	8a7b      	ldrh	r3, [r7, #18]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	3302      	adds	r3, #2
 8002bb4:	61bb      	str	r3, [r7, #24]
 8002bb6:	e00c      	b.n	8002bd2 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bbe:	b2da      	uxtb	r2, r3
 8002bc0:	8a7b      	ldrh	r3, [r7, #18]
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	b2da      	uxtb	r2, r3
 8002bc8:	69fb      	ldr	r3, [r7, #28]
 8002bca:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	3301      	adds	r3, #1
 8002bd0:	61fb      	str	r3, [r7, #28]
      }
      if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bd8:	2b22      	cmp	r3, #34	@ 0x22
 8002bda:	d109      	bne.n	8002bf0 <HAL_UART_Receive+0x17a>
      {
        huart->RxXferCount--;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	3b01      	subs	r3, #1
 8002be6:	b29a      	uxth	r2, r3
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
 8002bee:	e001      	b.n	8002bf4 <HAL_UART_Receive+0x17e>
      }
      else
      {
        /* Process was aborted during the reception */
        return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e00c      	b.n	8002c0e <HAL_UART_Receive+0x198>
    while (huart->RxXferCount > 0U)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002bfa:	b29b      	uxth	r3, r3
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d1ba      	bne.n	8002b76 <HAL_UART_Receive+0x100>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2220      	movs	r2, #32
 8002c04:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	e000      	b.n	8002c0e <HAL_UART_Receive+0x198>
  }
  else
  {
    return HAL_BUSY;
 8002c0c:	2302      	movs	r3, #2
  }
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3720      	adds	r7, #32
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
	...

08002c18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c1c:	b08a      	sub	sp, #40	@ 0x28
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c22:	2300      	movs	r3, #0
 8002c24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	689a      	ldr	r2, [r3, #8]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	691b      	ldr	r3, [r3, #16]
 8002c30:	431a      	orrs	r2, r3
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	695b      	ldr	r3, [r3, #20]
 8002c36:	431a      	orrs	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	69db      	ldr	r3, [r3, #28]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	4ba4      	ldr	r3, [pc, #656]	@ (8002ed8 <UART_SetConfig+0x2c0>)
 8002c48:	4013      	ands	r3, r2
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	6812      	ldr	r2, [r2, #0]
 8002c4e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c50:	430b      	orrs	r3, r1
 8002c52:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	68da      	ldr	r2, [r3, #12]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	430a      	orrs	r2, r1
 8002c68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	699b      	ldr	r3, [r3, #24]
 8002c6e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a99      	ldr	r2, [pc, #612]	@ (8002edc <UART_SetConfig+0x2c4>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d004      	beq.n	8002c84 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6a1b      	ldr	r3, [r3, #32]
 8002c7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c80:	4313      	orrs	r3, r2
 8002c82:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c94:	430a      	orrs	r2, r1
 8002c96:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a90      	ldr	r2, [pc, #576]	@ (8002ee0 <UART_SetConfig+0x2c8>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d126      	bne.n	8002cf0 <UART_SetConfig+0xd8>
 8002ca2:	4b90      	ldr	r3, [pc, #576]	@ (8002ee4 <UART_SetConfig+0x2cc>)
 8002ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ca8:	f003 0303 	and.w	r3, r3, #3
 8002cac:	2b03      	cmp	r3, #3
 8002cae:	d81b      	bhi.n	8002ce8 <UART_SetConfig+0xd0>
 8002cb0:	a201      	add	r2, pc, #4	@ (adr r2, 8002cb8 <UART_SetConfig+0xa0>)
 8002cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb6:	bf00      	nop
 8002cb8:	08002cc9 	.word	0x08002cc9
 8002cbc:	08002cd9 	.word	0x08002cd9
 8002cc0:	08002cd1 	.word	0x08002cd1
 8002cc4:	08002ce1 	.word	0x08002ce1
 8002cc8:	2301      	movs	r3, #1
 8002cca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cce:	e116      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002cd0:	2302      	movs	r3, #2
 8002cd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cd6:	e112      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002cd8:	2304      	movs	r3, #4
 8002cda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cde:	e10e      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002ce0:	2308      	movs	r3, #8
 8002ce2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ce6:	e10a      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002ce8:	2310      	movs	r3, #16
 8002cea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cee:	e106      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a7c      	ldr	r2, [pc, #496]	@ (8002ee8 <UART_SetConfig+0x2d0>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d138      	bne.n	8002d6c <UART_SetConfig+0x154>
 8002cfa:	4b7a      	ldr	r3, [pc, #488]	@ (8002ee4 <UART_SetConfig+0x2cc>)
 8002cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d00:	f003 030c 	and.w	r3, r3, #12
 8002d04:	2b0c      	cmp	r3, #12
 8002d06:	d82d      	bhi.n	8002d64 <UART_SetConfig+0x14c>
 8002d08:	a201      	add	r2, pc, #4	@ (adr r2, 8002d10 <UART_SetConfig+0xf8>)
 8002d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d0e:	bf00      	nop
 8002d10:	08002d45 	.word	0x08002d45
 8002d14:	08002d65 	.word	0x08002d65
 8002d18:	08002d65 	.word	0x08002d65
 8002d1c:	08002d65 	.word	0x08002d65
 8002d20:	08002d55 	.word	0x08002d55
 8002d24:	08002d65 	.word	0x08002d65
 8002d28:	08002d65 	.word	0x08002d65
 8002d2c:	08002d65 	.word	0x08002d65
 8002d30:	08002d4d 	.word	0x08002d4d
 8002d34:	08002d65 	.word	0x08002d65
 8002d38:	08002d65 	.word	0x08002d65
 8002d3c:	08002d65 	.word	0x08002d65
 8002d40:	08002d5d 	.word	0x08002d5d
 8002d44:	2300      	movs	r3, #0
 8002d46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d4a:	e0d8      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d52:	e0d4      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002d54:	2304      	movs	r3, #4
 8002d56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d5a:	e0d0      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002d5c:	2308      	movs	r3, #8
 8002d5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d62:	e0cc      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002d64:	2310      	movs	r3, #16
 8002d66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d6a:	e0c8      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a5e      	ldr	r2, [pc, #376]	@ (8002eec <UART_SetConfig+0x2d4>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d125      	bne.n	8002dc2 <UART_SetConfig+0x1aa>
 8002d76:	4b5b      	ldr	r3, [pc, #364]	@ (8002ee4 <UART_SetConfig+0x2cc>)
 8002d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d7c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002d80:	2b30      	cmp	r3, #48	@ 0x30
 8002d82:	d016      	beq.n	8002db2 <UART_SetConfig+0x19a>
 8002d84:	2b30      	cmp	r3, #48	@ 0x30
 8002d86:	d818      	bhi.n	8002dba <UART_SetConfig+0x1a2>
 8002d88:	2b20      	cmp	r3, #32
 8002d8a:	d00a      	beq.n	8002da2 <UART_SetConfig+0x18a>
 8002d8c:	2b20      	cmp	r3, #32
 8002d8e:	d814      	bhi.n	8002dba <UART_SetConfig+0x1a2>
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d002      	beq.n	8002d9a <UART_SetConfig+0x182>
 8002d94:	2b10      	cmp	r3, #16
 8002d96:	d008      	beq.n	8002daa <UART_SetConfig+0x192>
 8002d98:	e00f      	b.n	8002dba <UART_SetConfig+0x1a2>
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002da0:	e0ad      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002da2:	2302      	movs	r3, #2
 8002da4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002da8:	e0a9      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002daa:	2304      	movs	r3, #4
 8002dac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002db0:	e0a5      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002db2:	2308      	movs	r3, #8
 8002db4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002db8:	e0a1      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002dba:	2310      	movs	r3, #16
 8002dbc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002dc0:	e09d      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a4a      	ldr	r2, [pc, #296]	@ (8002ef0 <UART_SetConfig+0x2d8>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d125      	bne.n	8002e18 <UART_SetConfig+0x200>
 8002dcc:	4b45      	ldr	r3, [pc, #276]	@ (8002ee4 <UART_SetConfig+0x2cc>)
 8002dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dd2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002dd6:	2bc0      	cmp	r3, #192	@ 0xc0
 8002dd8:	d016      	beq.n	8002e08 <UART_SetConfig+0x1f0>
 8002dda:	2bc0      	cmp	r3, #192	@ 0xc0
 8002ddc:	d818      	bhi.n	8002e10 <UART_SetConfig+0x1f8>
 8002dde:	2b80      	cmp	r3, #128	@ 0x80
 8002de0:	d00a      	beq.n	8002df8 <UART_SetConfig+0x1e0>
 8002de2:	2b80      	cmp	r3, #128	@ 0x80
 8002de4:	d814      	bhi.n	8002e10 <UART_SetConfig+0x1f8>
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d002      	beq.n	8002df0 <UART_SetConfig+0x1d8>
 8002dea:	2b40      	cmp	r3, #64	@ 0x40
 8002dec:	d008      	beq.n	8002e00 <UART_SetConfig+0x1e8>
 8002dee:	e00f      	b.n	8002e10 <UART_SetConfig+0x1f8>
 8002df0:	2300      	movs	r3, #0
 8002df2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002df6:	e082      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002df8:	2302      	movs	r3, #2
 8002dfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002dfe:	e07e      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002e00:	2304      	movs	r3, #4
 8002e02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e06:	e07a      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002e08:	2308      	movs	r3, #8
 8002e0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e0e:	e076      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002e10:	2310      	movs	r3, #16
 8002e12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e16:	e072      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a35      	ldr	r2, [pc, #212]	@ (8002ef4 <UART_SetConfig+0x2dc>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d12a      	bne.n	8002e78 <UART_SetConfig+0x260>
 8002e22:	4b30      	ldr	r3, [pc, #192]	@ (8002ee4 <UART_SetConfig+0x2cc>)
 8002e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e30:	d01a      	beq.n	8002e68 <UART_SetConfig+0x250>
 8002e32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e36:	d81b      	bhi.n	8002e70 <UART_SetConfig+0x258>
 8002e38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e3c:	d00c      	beq.n	8002e58 <UART_SetConfig+0x240>
 8002e3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e42:	d815      	bhi.n	8002e70 <UART_SetConfig+0x258>
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d003      	beq.n	8002e50 <UART_SetConfig+0x238>
 8002e48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e4c:	d008      	beq.n	8002e60 <UART_SetConfig+0x248>
 8002e4e:	e00f      	b.n	8002e70 <UART_SetConfig+0x258>
 8002e50:	2300      	movs	r3, #0
 8002e52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e56:	e052      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002e58:	2302      	movs	r3, #2
 8002e5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e5e:	e04e      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002e60:	2304      	movs	r3, #4
 8002e62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e66:	e04a      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002e68:	2308      	movs	r3, #8
 8002e6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e6e:	e046      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002e70:	2310      	movs	r3, #16
 8002e72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e76:	e042      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a17      	ldr	r2, [pc, #92]	@ (8002edc <UART_SetConfig+0x2c4>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d13a      	bne.n	8002ef8 <UART_SetConfig+0x2e0>
 8002e82:	4b18      	ldr	r3, [pc, #96]	@ (8002ee4 <UART_SetConfig+0x2cc>)
 8002e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002e8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002e90:	d01a      	beq.n	8002ec8 <UART_SetConfig+0x2b0>
 8002e92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002e96:	d81b      	bhi.n	8002ed0 <UART_SetConfig+0x2b8>
 8002e98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e9c:	d00c      	beq.n	8002eb8 <UART_SetConfig+0x2a0>
 8002e9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ea2:	d815      	bhi.n	8002ed0 <UART_SetConfig+0x2b8>
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d003      	beq.n	8002eb0 <UART_SetConfig+0x298>
 8002ea8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eac:	d008      	beq.n	8002ec0 <UART_SetConfig+0x2a8>
 8002eae:	e00f      	b.n	8002ed0 <UART_SetConfig+0x2b8>
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002eb6:	e022      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002eb8:	2302      	movs	r3, #2
 8002eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ebe:	e01e      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002ec0:	2304      	movs	r3, #4
 8002ec2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ec6:	e01a      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002ec8:	2308      	movs	r3, #8
 8002eca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ece:	e016      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002ed0:	2310      	movs	r3, #16
 8002ed2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ed6:	e012      	b.n	8002efe <UART_SetConfig+0x2e6>
 8002ed8:	efff69f3 	.word	0xefff69f3
 8002edc:	40008000 	.word	0x40008000
 8002ee0:	40013800 	.word	0x40013800
 8002ee4:	40021000 	.word	0x40021000
 8002ee8:	40004400 	.word	0x40004400
 8002eec:	40004800 	.word	0x40004800
 8002ef0:	40004c00 	.word	0x40004c00
 8002ef4:	40005000 	.word	0x40005000
 8002ef8:	2310      	movs	r3, #16
 8002efa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a9f      	ldr	r2, [pc, #636]	@ (8003180 <UART_SetConfig+0x568>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d17a      	bne.n	8002ffe <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002f08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002f0c:	2b08      	cmp	r3, #8
 8002f0e:	d824      	bhi.n	8002f5a <UART_SetConfig+0x342>
 8002f10:	a201      	add	r2, pc, #4	@ (adr r2, 8002f18 <UART_SetConfig+0x300>)
 8002f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f16:	bf00      	nop
 8002f18:	08002f3d 	.word	0x08002f3d
 8002f1c:	08002f5b 	.word	0x08002f5b
 8002f20:	08002f45 	.word	0x08002f45
 8002f24:	08002f5b 	.word	0x08002f5b
 8002f28:	08002f4b 	.word	0x08002f4b
 8002f2c:	08002f5b 	.word	0x08002f5b
 8002f30:	08002f5b 	.word	0x08002f5b
 8002f34:	08002f5b 	.word	0x08002f5b
 8002f38:	08002f53 	.word	0x08002f53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f3c:	f7fe ff72 	bl	8001e24 <HAL_RCC_GetPCLK1Freq>
 8002f40:	61f8      	str	r0, [r7, #28]
        break;
 8002f42:	e010      	b.n	8002f66 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002f44:	4b8f      	ldr	r3, [pc, #572]	@ (8003184 <UART_SetConfig+0x56c>)
 8002f46:	61fb      	str	r3, [r7, #28]
        break;
 8002f48:	e00d      	b.n	8002f66 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f4a:	f7fe fed3 	bl	8001cf4 <HAL_RCC_GetSysClockFreq>
 8002f4e:	61f8      	str	r0, [r7, #28]
        break;
 8002f50:	e009      	b.n	8002f66 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f56:	61fb      	str	r3, [r7, #28]
        break;
 8002f58:	e005      	b.n	8002f66 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002f64:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	f000 80fb 	beq.w	8003164 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	685a      	ldr	r2, [r3, #4]
 8002f72:	4613      	mov	r3, r2
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	4413      	add	r3, r2
 8002f78:	69fa      	ldr	r2, [r7, #28]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d305      	bcc.n	8002f8a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002f84:	69fa      	ldr	r2, [r7, #28]
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d903      	bls.n	8002f92 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002f90:	e0e8      	b.n	8003164 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	2200      	movs	r2, #0
 8002f96:	461c      	mov	r4, r3
 8002f98:	4615      	mov	r5, r2
 8002f9a:	f04f 0200 	mov.w	r2, #0
 8002f9e:	f04f 0300 	mov.w	r3, #0
 8002fa2:	022b      	lsls	r3, r5, #8
 8002fa4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002fa8:	0222      	lsls	r2, r4, #8
 8002faa:	68f9      	ldr	r1, [r7, #12]
 8002fac:	6849      	ldr	r1, [r1, #4]
 8002fae:	0849      	lsrs	r1, r1, #1
 8002fb0:	2000      	movs	r0, #0
 8002fb2:	4688      	mov	r8, r1
 8002fb4:	4681      	mov	r9, r0
 8002fb6:	eb12 0a08 	adds.w	sl, r2, r8
 8002fba:	eb43 0b09 	adc.w	fp, r3, r9
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	603b      	str	r3, [r7, #0]
 8002fc6:	607a      	str	r2, [r7, #4]
 8002fc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002fcc:	4650      	mov	r0, sl
 8002fce:	4659      	mov	r1, fp
 8002fd0:	f7fd f95e 	bl	8000290 <__aeabi_uldivmod>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	460b      	mov	r3, r1
 8002fd8:	4613      	mov	r3, r2
 8002fda:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002fdc:	69bb      	ldr	r3, [r7, #24]
 8002fde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fe2:	d308      	bcc.n	8002ff6 <UART_SetConfig+0x3de>
 8002fe4:	69bb      	ldr	r3, [r7, #24]
 8002fe6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fea:	d204      	bcs.n	8002ff6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	69ba      	ldr	r2, [r7, #24]
 8002ff2:	60da      	str	r2, [r3, #12]
 8002ff4:	e0b6      	b.n	8003164 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002ffc:	e0b2      	b.n	8003164 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	69db      	ldr	r3, [r3, #28]
 8003002:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003006:	d15e      	bne.n	80030c6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003008:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800300c:	2b08      	cmp	r3, #8
 800300e:	d828      	bhi.n	8003062 <UART_SetConfig+0x44a>
 8003010:	a201      	add	r2, pc, #4	@ (adr r2, 8003018 <UART_SetConfig+0x400>)
 8003012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003016:	bf00      	nop
 8003018:	0800303d 	.word	0x0800303d
 800301c:	08003045 	.word	0x08003045
 8003020:	0800304d 	.word	0x0800304d
 8003024:	08003063 	.word	0x08003063
 8003028:	08003053 	.word	0x08003053
 800302c:	08003063 	.word	0x08003063
 8003030:	08003063 	.word	0x08003063
 8003034:	08003063 	.word	0x08003063
 8003038:	0800305b 	.word	0x0800305b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800303c:	f7fe fef2 	bl	8001e24 <HAL_RCC_GetPCLK1Freq>
 8003040:	61f8      	str	r0, [r7, #28]
        break;
 8003042:	e014      	b.n	800306e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003044:	f7fe ff04 	bl	8001e50 <HAL_RCC_GetPCLK2Freq>
 8003048:	61f8      	str	r0, [r7, #28]
        break;
 800304a:	e010      	b.n	800306e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800304c:	4b4d      	ldr	r3, [pc, #308]	@ (8003184 <UART_SetConfig+0x56c>)
 800304e:	61fb      	str	r3, [r7, #28]
        break;
 8003050:	e00d      	b.n	800306e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003052:	f7fe fe4f 	bl	8001cf4 <HAL_RCC_GetSysClockFreq>
 8003056:	61f8      	str	r0, [r7, #28]
        break;
 8003058:	e009      	b.n	800306e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800305a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800305e:	61fb      	str	r3, [r7, #28]
        break;
 8003060:	e005      	b.n	800306e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003062:	2300      	movs	r3, #0
 8003064:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800306c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d077      	beq.n	8003164 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	005a      	lsls	r2, r3, #1
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	085b      	lsrs	r3, r3, #1
 800307e:	441a      	add	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	fbb2 f3f3 	udiv	r3, r2, r3
 8003088:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800308a:	69bb      	ldr	r3, [r7, #24]
 800308c:	2b0f      	cmp	r3, #15
 800308e:	d916      	bls.n	80030be <UART_SetConfig+0x4a6>
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003096:	d212      	bcs.n	80030be <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	b29b      	uxth	r3, r3
 800309c:	f023 030f 	bic.w	r3, r3, #15
 80030a0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	085b      	lsrs	r3, r3, #1
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	f003 0307 	and.w	r3, r3, #7
 80030ac:	b29a      	uxth	r2, r3
 80030ae:	8afb      	ldrh	r3, [r7, #22]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	8afa      	ldrh	r2, [r7, #22]
 80030ba:	60da      	str	r2, [r3, #12]
 80030bc:	e052      	b.n	8003164 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80030c4:	e04e      	b.n	8003164 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80030c6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80030ca:	2b08      	cmp	r3, #8
 80030cc:	d827      	bhi.n	800311e <UART_SetConfig+0x506>
 80030ce:	a201      	add	r2, pc, #4	@ (adr r2, 80030d4 <UART_SetConfig+0x4bc>)
 80030d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030d4:	080030f9 	.word	0x080030f9
 80030d8:	08003101 	.word	0x08003101
 80030dc:	08003109 	.word	0x08003109
 80030e0:	0800311f 	.word	0x0800311f
 80030e4:	0800310f 	.word	0x0800310f
 80030e8:	0800311f 	.word	0x0800311f
 80030ec:	0800311f 	.word	0x0800311f
 80030f0:	0800311f 	.word	0x0800311f
 80030f4:	08003117 	.word	0x08003117
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030f8:	f7fe fe94 	bl	8001e24 <HAL_RCC_GetPCLK1Freq>
 80030fc:	61f8      	str	r0, [r7, #28]
        break;
 80030fe:	e014      	b.n	800312a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003100:	f7fe fea6 	bl	8001e50 <HAL_RCC_GetPCLK2Freq>
 8003104:	61f8      	str	r0, [r7, #28]
        break;
 8003106:	e010      	b.n	800312a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003108:	4b1e      	ldr	r3, [pc, #120]	@ (8003184 <UART_SetConfig+0x56c>)
 800310a:	61fb      	str	r3, [r7, #28]
        break;
 800310c:	e00d      	b.n	800312a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800310e:	f7fe fdf1 	bl	8001cf4 <HAL_RCC_GetSysClockFreq>
 8003112:	61f8      	str	r0, [r7, #28]
        break;
 8003114:	e009      	b.n	800312a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003116:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800311a:	61fb      	str	r3, [r7, #28]
        break;
 800311c:	e005      	b.n	800312a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800311e:	2300      	movs	r3, #0
 8003120:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003128:	bf00      	nop
    }

    if (pclk != 0U)
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d019      	beq.n	8003164 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	085a      	lsrs	r2, r3, #1
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	441a      	add	r2, r3
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003142:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	2b0f      	cmp	r3, #15
 8003148:	d909      	bls.n	800315e <UART_SetConfig+0x546>
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003150:	d205      	bcs.n	800315e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	b29a      	uxth	r2, r3
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	60da      	str	r2, [r3, #12]
 800315c:	e002      	b.n	8003164 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2200      	movs	r2, #0
 8003168:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2200      	movs	r2, #0
 800316e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003170:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003174:	4618      	mov	r0, r3
 8003176:	3728      	adds	r7, #40	@ 0x28
 8003178:	46bd      	mov	sp, r7
 800317a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800317e:	bf00      	nop
 8003180:	40008000 	.word	0x40008000
 8003184:	00f42400 	.word	0x00f42400

08003188 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003194:	f003 0308 	and.w	r3, r3, #8
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00a      	beq.n	80031b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	430a      	orrs	r2, r1
 80031b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d00a      	beq.n	80031d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	430a      	orrs	r2, r1
 80031d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d00a      	beq.n	80031f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	430a      	orrs	r2, r1
 80031f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fa:	f003 0304 	and.w	r3, r3, #4
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00a      	beq.n	8003218 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	430a      	orrs	r2, r1
 8003216:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321c:	f003 0310 	and.w	r3, r3, #16
 8003220:	2b00      	cmp	r3, #0
 8003222:	d00a      	beq.n	800323a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	430a      	orrs	r2, r1
 8003238:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323e:	f003 0320 	and.w	r3, r3, #32
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00a      	beq.n	800325c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	430a      	orrs	r2, r1
 800325a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003260:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003264:	2b00      	cmp	r3, #0
 8003266:	d01a      	beq.n	800329e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	430a      	orrs	r2, r1
 800327c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003282:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003286:	d10a      	bne.n	800329e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	430a      	orrs	r2, r1
 800329c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00a      	beq.n	80032c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	430a      	orrs	r2, r1
 80032be:	605a      	str	r2, [r3, #4]
  }
}
 80032c0:	bf00      	nop
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b098      	sub	sp, #96	@ 0x60
 80032d0:	af02      	add	r7, sp, #8
 80032d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80032dc:	f7fd fd16 	bl	8000d0c <HAL_GetTick>
 80032e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0308 	and.w	r3, r3, #8
 80032ec:	2b08      	cmp	r3, #8
 80032ee:	d12e      	bne.n	800334e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80032f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80032f4:	9300      	str	r3, [sp, #0]
 80032f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032f8:	2200      	movs	r2, #0
 80032fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f000 f88c 	bl	800341c <UART_WaitOnFlagUntilTimeout>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d021      	beq.n	800334e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003312:	e853 3f00 	ldrex	r3, [r3]
 8003316:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800331a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800331e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	461a      	mov	r2, r3
 8003326:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003328:	647b      	str	r3, [r7, #68]	@ 0x44
 800332a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800332c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800332e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003330:	e841 2300 	strex	r3, r2, [r1]
 8003334:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003336:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003338:	2b00      	cmp	r3, #0
 800333a:	d1e6      	bne.n	800330a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2220      	movs	r2, #32
 8003340:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e062      	b.n	8003414 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0304 	and.w	r3, r3, #4
 8003358:	2b04      	cmp	r3, #4
 800335a:	d149      	bne.n	80033f0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800335c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003360:	9300      	str	r3, [sp, #0]
 8003362:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003364:	2200      	movs	r2, #0
 8003366:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 f856 	bl	800341c <UART_WaitOnFlagUntilTimeout>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d03c      	beq.n	80033f0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800337c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337e:	e853 3f00 	ldrex	r3, [r3]
 8003382:	623b      	str	r3, [r7, #32]
   return(result);
 8003384:	6a3b      	ldr	r3, [r7, #32]
 8003386:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800338a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	461a      	mov	r2, r3
 8003392:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003394:	633b      	str	r3, [r7, #48]	@ 0x30
 8003396:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003398:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800339a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800339c:	e841 2300 	strex	r3, r2, [r1]
 80033a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80033a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1e6      	bne.n	8003376 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	3308      	adds	r3, #8
 80033ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	e853 3f00 	ldrex	r3, [r3]
 80033b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f023 0301 	bic.w	r3, r3, #1
 80033be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	3308      	adds	r3, #8
 80033c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033c8:	61fa      	str	r2, [r7, #28]
 80033ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033cc:	69b9      	ldr	r1, [r7, #24]
 80033ce:	69fa      	ldr	r2, [r7, #28]
 80033d0:	e841 2300 	strex	r3, r2, [r1]
 80033d4:	617b      	str	r3, [r7, #20]
   return(result);
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d1e5      	bne.n	80033a8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2220      	movs	r2, #32
 80033e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80033ec:	2303      	movs	r3, #3
 80033ee:	e011      	b.n	8003414 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2220      	movs	r2, #32
 80033f4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2220      	movs	r2, #32
 80033fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3758      	adds	r7, #88	@ 0x58
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	603b      	str	r3, [r7, #0]
 8003428:	4613      	mov	r3, r2
 800342a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800342c:	e04f      	b.n	80034ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800342e:	69bb      	ldr	r3, [r7, #24]
 8003430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003434:	d04b      	beq.n	80034ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003436:	f7fd fc69 	bl	8000d0c <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	69ba      	ldr	r2, [r7, #24]
 8003442:	429a      	cmp	r2, r3
 8003444:	d302      	bcc.n	800344c <UART_WaitOnFlagUntilTimeout+0x30>
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d101      	bne.n	8003450 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	e04e      	b.n	80034ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0304 	and.w	r3, r3, #4
 800345a:	2b00      	cmp	r3, #0
 800345c:	d037      	beq.n	80034ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	2b80      	cmp	r3, #128	@ 0x80
 8003462:	d034      	beq.n	80034ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	2b40      	cmp	r3, #64	@ 0x40
 8003468:	d031      	beq.n	80034ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	69db      	ldr	r3, [r3, #28]
 8003470:	f003 0308 	and.w	r3, r3, #8
 8003474:	2b08      	cmp	r3, #8
 8003476:	d110      	bne.n	800349a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2208      	movs	r2, #8
 800347e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003480:	68f8      	ldr	r0, [r7, #12]
 8003482:	f000 f838 	bl	80034f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2208      	movs	r2, #8
 800348a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e029      	b.n	80034ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	69db      	ldr	r3, [r3, #28]
 80034a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034a8:	d111      	bne.n	80034ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80034b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034b4:	68f8      	ldr	r0, [r7, #12]
 80034b6:	f000 f81e 	bl	80034f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2220      	movs	r2, #32
 80034be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e00f      	b.n	80034ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	69da      	ldr	r2, [r3, #28]
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	4013      	ands	r3, r2
 80034d8:	68ba      	ldr	r2, [r7, #8]
 80034da:	429a      	cmp	r2, r3
 80034dc:	bf0c      	ite	eq
 80034de:	2301      	moveq	r3, #1
 80034e0:	2300      	movne	r3, #0
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	461a      	mov	r2, r3
 80034e6:	79fb      	ldrb	r3, [r7, #7]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d0a0      	beq.n	800342e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034ec:	2300      	movs	r3, #0
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3710      	adds	r7, #16
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}

080034f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034f6:	b480      	push	{r7}
 80034f8:	b095      	sub	sp, #84	@ 0x54
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003504:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003506:	e853 3f00 	ldrex	r3, [r3]
 800350a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800350c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800350e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003512:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	461a      	mov	r2, r3
 800351a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800351c:	643b      	str	r3, [r7, #64]	@ 0x40
 800351e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003520:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003522:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003524:	e841 2300 	strex	r3, r2, [r1]
 8003528:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800352a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1e6      	bne.n	80034fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	3308      	adds	r3, #8
 8003536:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	e853 3f00 	ldrex	r3, [r3]
 800353e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	f023 0301 	bic.w	r3, r3, #1
 8003546:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	3308      	adds	r3, #8
 800354e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003550:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003552:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003554:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003556:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003558:	e841 2300 	strex	r3, r2, [r1]
 800355c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800355e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1e5      	bne.n	8003530 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003568:	2b01      	cmp	r3, #1
 800356a:	d118      	bne.n	800359e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	e853 3f00 	ldrex	r3, [r3]
 8003578:	60bb      	str	r3, [r7, #8]
   return(result);
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	f023 0310 	bic.w	r3, r3, #16
 8003580:	647b      	str	r3, [r7, #68]	@ 0x44
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	461a      	mov	r2, r3
 8003588:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800358a:	61bb      	str	r3, [r7, #24]
 800358c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800358e:	6979      	ldr	r1, [r7, #20]
 8003590:	69ba      	ldr	r2, [r7, #24]
 8003592:	e841 2300 	strex	r3, r2, [r1]
 8003596:	613b      	str	r3, [r7, #16]
   return(result);
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1e6      	bne.n	800356c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2220      	movs	r2, #32
 80035a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80035b2:	bf00      	nop
 80035b4:	3754      	adds	r7, #84	@ 0x54
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr
	...

080035c0 <std>:
 80035c0:	2300      	movs	r3, #0
 80035c2:	b510      	push	{r4, lr}
 80035c4:	4604      	mov	r4, r0
 80035c6:	e9c0 3300 	strd	r3, r3, [r0]
 80035ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80035ce:	6083      	str	r3, [r0, #8]
 80035d0:	8181      	strh	r1, [r0, #12]
 80035d2:	6643      	str	r3, [r0, #100]	@ 0x64
 80035d4:	81c2      	strh	r2, [r0, #14]
 80035d6:	6183      	str	r3, [r0, #24]
 80035d8:	4619      	mov	r1, r3
 80035da:	2208      	movs	r2, #8
 80035dc:	305c      	adds	r0, #92	@ 0x5c
 80035de:	f000 f906 	bl	80037ee <memset>
 80035e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003618 <std+0x58>)
 80035e4:	6263      	str	r3, [r4, #36]	@ 0x24
 80035e6:	4b0d      	ldr	r3, [pc, #52]	@ (800361c <std+0x5c>)
 80035e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80035ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003620 <std+0x60>)
 80035ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80035ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003624 <std+0x64>)
 80035f0:	6323      	str	r3, [r4, #48]	@ 0x30
 80035f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003628 <std+0x68>)
 80035f4:	6224      	str	r4, [r4, #32]
 80035f6:	429c      	cmp	r4, r3
 80035f8:	d006      	beq.n	8003608 <std+0x48>
 80035fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80035fe:	4294      	cmp	r4, r2
 8003600:	d002      	beq.n	8003608 <std+0x48>
 8003602:	33d0      	adds	r3, #208	@ 0xd0
 8003604:	429c      	cmp	r4, r3
 8003606:	d105      	bne.n	8003614 <std+0x54>
 8003608:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800360c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003610:	f000 b966 	b.w	80038e0 <__retarget_lock_init_recursive>
 8003614:	bd10      	pop	{r4, pc}
 8003616:	bf00      	nop
 8003618:	08003769 	.word	0x08003769
 800361c:	0800378b 	.word	0x0800378b
 8003620:	080037c3 	.word	0x080037c3
 8003624:	080037e7 	.word	0x080037e7
 8003628:	20000118 	.word	0x20000118

0800362c <stdio_exit_handler>:
 800362c:	4a02      	ldr	r2, [pc, #8]	@ (8003638 <stdio_exit_handler+0xc>)
 800362e:	4903      	ldr	r1, [pc, #12]	@ (800363c <stdio_exit_handler+0x10>)
 8003630:	4803      	ldr	r0, [pc, #12]	@ (8003640 <stdio_exit_handler+0x14>)
 8003632:	f000 b869 	b.w	8003708 <_fwalk_sglue>
 8003636:	bf00      	nop
 8003638:	20000010 	.word	0x20000010
 800363c:	0800417d 	.word	0x0800417d
 8003640:	20000020 	.word	0x20000020

08003644 <cleanup_stdio>:
 8003644:	6841      	ldr	r1, [r0, #4]
 8003646:	4b0c      	ldr	r3, [pc, #48]	@ (8003678 <cleanup_stdio+0x34>)
 8003648:	4299      	cmp	r1, r3
 800364a:	b510      	push	{r4, lr}
 800364c:	4604      	mov	r4, r0
 800364e:	d001      	beq.n	8003654 <cleanup_stdio+0x10>
 8003650:	f000 fd94 	bl	800417c <_fflush_r>
 8003654:	68a1      	ldr	r1, [r4, #8]
 8003656:	4b09      	ldr	r3, [pc, #36]	@ (800367c <cleanup_stdio+0x38>)
 8003658:	4299      	cmp	r1, r3
 800365a:	d002      	beq.n	8003662 <cleanup_stdio+0x1e>
 800365c:	4620      	mov	r0, r4
 800365e:	f000 fd8d 	bl	800417c <_fflush_r>
 8003662:	68e1      	ldr	r1, [r4, #12]
 8003664:	4b06      	ldr	r3, [pc, #24]	@ (8003680 <cleanup_stdio+0x3c>)
 8003666:	4299      	cmp	r1, r3
 8003668:	d004      	beq.n	8003674 <cleanup_stdio+0x30>
 800366a:	4620      	mov	r0, r4
 800366c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003670:	f000 bd84 	b.w	800417c <_fflush_r>
 8003674:	bd10      	pop	{r4, pc}
 8003676:	bf00      	nop
 8003678:	20000118 	.word	0x20000118
 800367c:	20000180 	.word	0x20000180
 8003680:	200001e8 	.word	0x200001e8

08003684 <global_stdio_init.part.0>:
 8003684:	b510      	push	{r4, lr}
 8003686:	4b0b      	ldr	r3, [pc, #44]	@ (80036b4 <global_stdio_init.part.0+0x30>)
 8003688:	4c0b      	ldr	r4, [pc, #44]	@ (80036b8 <global_stdio_init.part.0+0x34>)
 800368a:	4a0c      	ldr	r2, [pc, #48]	@ (80036bc <global_stdio_init.part.0+0x38>)
 800368c:	601a      	str	r2, [r3, #0]
 800368e:	4620      	mov	r0, r4
 8003690:	2200      	movs	r2, #0
 8003692:	2104      	movs	r1, #4
 8003694:	f7ff ff94 	bl	80035c0 <std>
 8003698:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800369c:	2201      	movs	r2, #1
 800369e:	2109      	movs	r1, #9
 80036a0:	f7ff ff8e 	bl	80035c0 <std>
 80036a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80036a8:	2202      	movs	r2, #2
 80036aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036ae:	2112      	movs	r1, #18
 80036b0:	f7ff bf86 	b.w	80035c0 <std>
 80036b4:	20000250 	.word	0x20000250
 80036b8:	20000118 	.word	0x20000118
 80036bc:	0800362d 	.word	0x0800362d

080036c0 <__sfp_lock_acquire>:
 80036c0:	4801      	ldr	r0, [pc, #4]	@ (80036c8 <__sfp_lock_acquire+0x8>)
 80036c2:	f000 b90e 	b.w	80038e2 <__retarget_lock_acquire_recursive>
 80036c6:	bf00      	nop
 80036c8:	20000259 	.word	0x20000259

080036cc <__sfp_lock_release>:
 80036cc:	4801      	ldr	r0, [pc, #4]	@ (80036d4 <__sfp_lock_release+0x8>)
 80036ce:	f000 b909 	b.w	80038e4 <__retarget_lock_release_recursive>
 80036d2:	bf00      	nop
 80036d4:	20000259 	.word	0x20000259

080036d8 <__sinit>:
 80036d8:	b510      	push	{r4, lr}
 80036da:	4604      	mov	r4, r0
 80036dc:	f7ff fff0 	bl	80036c0 <__sfp_lock_acquire>
 80036e0:	6a23      	ldr	r3, [r4, #32]
 80036e2:	b11b      	cbz	r3, 80036ec <__sinit+0x14>
 80036e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036e8:	f7ff bff0 	b.w	80036cc <__sfp_lock_release>
 80036ec:	4b04      	ldr	r3, [pc, #16]	@ (8003700 <__sinit+0x28>)
 80036ee:	6223      	str	r3, [r4, #32]
 80036f0:	4b04      	ldr	r3, [pc, #16]	@ (8003704 <__sinit+0x2c>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d1f5      	bne.n	80036e4 <__sinit+0xc>
 80036f8:	f7ff ffc4 	bl	8003684 <global_stdio_init.part.0>
 80036fc:	e7f2      	b.n	80036e4 <__sinit+0xc>
 80036fe:	bf00      	nop
 8003700:	08003645 	.word	0x08003645
 8003704:	20000250 	.word	0x20000250

08003708 <_fwalk_sglue>:
 8003708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800370c:	4607      	mov	r7, r0
 800370e:	4688      	mov	r8, r1
 8003710:	4614      	mov	r4, r2
 8003712:	2600      	movs	r6, #0
 8003714:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003718:	f1b9 0901 	subs.w	r9, r9, #1
 800371c:	d505      	bpl.n	800372a <_fwalk_sglue+0x22>
 800371e:	6824      	ldr	r4, [r4, #0]
 8003720:	2c00      	cmp	r4, #0
 8003722:	d1f7      	bne.n	8003714 <_fwalk_sglue+0xc>
 8003724:	4630      	mov	r0, r6
 8003726:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800372a:	89ab      	ldrh	r3, [r5, #12]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d907      	bls.n	8003740 <_fwalk_sglue+0x38>
 8003730:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003734:	3301      	adds	r3, #1
 8003736:	d003      	beq.n	8003740 <_fwalk_sglue+0x38>
 8003738:	4629      	mov	r1, r5
 800373a:	4638      	mov	r0, r7
 800373c:	47c0      	blx	r8
 800373e:	4306      	orrs	r6, r0
 8003740:	3568      	adds	r5, #104	@ 0x68
 8003742:	e7e9      	b.n	8003718 <_fwalk_sglue+0x10>

08003744 <iprintf>:
 8003744:	b40f      	push	{r0, r1, r2, r3}
 8003746:	b507      	push	{r0, r1, r2, lr}
 8003748:	4906      	ldr	r1, [pc, #24]	@ (8003764 <iprintf+0x20>)
 800374a:	ab04      	add	r3, sp, #16
 800374c:	6808      	ldr	r0, [r1, #0]
 800374e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003752:	6881      	ldr	r1, [r0, #8]
 8003754:	9301      	str	r3, [sp, #4]
 8003756:	f000 f9e9 	bl	8003b2c <_vfiprintf_r>
 800375a:	b003      	add	sp, #12
 800375c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003760:	b004      	add	sp, #16
 8003762:	4770      	bx	lr
 8003764:	2000001c 	.word	0x2000001c

08003768 <__sread>:
 8003768:	b510      	push	{r4, lr}
 800376a:	460c      	mov	r4, r1
 800376c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003770:	f000 f868 	bl	8003844 <_read_r>
 8003774:	2800      	cmp	r0, #0
 8003776:	bfab      	itete	ge
 8003778:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800377a:	89a3      	ldrhlt	r3, [r4, #12]
 800377c:	181b      	addge	r3, r3, r0
 800377e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003782:	bfac      	ite	ge
 8003784:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003786:	81a3      	strhlt	r3, [r4, #12]
 8003788:	bd10      	pop	{r4, pc}

0800378a <__swrite>:
 800378a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800378e:	461f      	mov	r7, r3
 8003790:	898b      	ldrh	r3, [r1, #12]
 8003792:	05db      	lsls	r3, r3, #23
 8003794:	4605      	mov	r5, r0
 8003796:	460c      	mov	r4, r1
 8003798:	4616      	mov	r6, r2
 800379a:	d505      	bpl.n	80037a8 <__swrite+0x1e>
 800379c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037a0:	2302      	movs	r3, #2
 80037a2:	2200      	movs	r2, #0
 80037a4:	f000 f83c 	bl	8003820 <_lseek_r>
 80037a8:	89a3      	ldrh	r3, [r4, #12]
 80037aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80037b2:	81a3      	strh	r3, [r4, #12]
 80037b4:	4632      	mov	r2, r6
 80037b6:	463b      	mov	r3, r7
 80037b8:	4628      	mov	r0, r5
 80037ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037be:	f000 b853 	b.w	8003868 <_write_r>

080037c2 <__sseek>:
 80037c2:	b510      	push	{r4, lr}
 80037c4:	460c      	mov	r4, r1
 80037c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037ca:	f000 f829 	bl	8003820 <_lseek_r>
 80037ce:	1c43      	adds	r3, r0, #1
 80037d0:	89a3      	ldrh	r3, [r4, #12]
 80037d2:	bf15      	itete	ne
 80037d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80037d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80037da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80037de:	81a3      	strheq	r3, [r4, #12]
 80037e0:	bf18      	it	ne
 80037e2:	81a3      	strhne	r3, [r4, #12]
 80037e4:	bd10      	pop	{r4, pc}

080037e6 <__sclose>:
 80037e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037ea:	f000 b809 	b.w	8003800 <_close_r>

080037ee <memset>:
 80037ee:	4402      	add	r2, r0
 80037f0:	4603      	mov	r3, r0
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d100      	bne.n	80037f8 <memset+0xa>
 80037f6:	4770      	bx	lr
 80037f8:	f803 1b01 	strb.w	r1, [r3], #1
 80037fc:	e7f9      	b.n	80037f2 <memset+0x4>
	...

08003800 <_close_r>:
 8003800:	b538      	push	{r3, r4, r5, lr}
 8003802:	4d06      	ldr	r5, [pc, #24]	@ (800381c <_close_r+0x1c>)
 8003804:	2300      	movs	r3, #0
 8003806:	4604      	mov	r4, r0
 8003808:	4608      	mov	r0, r1
 800380a:	602b      	str	r3, [r5, #0]
 800380c:	f7fd f968 	bl	8000ae0 <_close>
 8003810:	1c43      	adds	r3, r0, #1
 8003812:	d102      	bne.n	800381a <_close_r+0x1a>
 8003814:	682b      	ldr	r3, [r5, #0]
 8003816:	b103      	cbz	r3, 800381a <_close_r+0x1a>
 8003818:	6023      	str	r3, [r4, #0]
 800381a:	bd38      	pop	{r3, r4, r5, pc}
 800381c:	20000254 	.word	0x20000254

08003820 <_lseek_r>:
 8003820:	b538      	push	{r3, r4, r5, lr}
 8003822:	4d07      	ldr	r5, [pc, #28]	@ (8003840 <_lseek_r+0x20>)
 8003824:	4604      	mov	r4, r0
 8003826:	4608      	mov	r0, r1
 8003828:	4611      	mov	r1, r2
 800382a:	2200      	movs	r2, #0
 800382c:	602a      	str	r2, [r5, #0]
 800382e:	461a      	mov	r2, r3
 8003830:	f7fd f97d 	bl	8000b2e <_lseek>
 8003834:	1c43      	adds	r3, r0, #1
 8003836:	d102      	bne.n	800383e <_lseek_r+0x1e>
 8003838:	682b      	ldr	r3, [r5, #0]
 800383a:	b103      	cbz	r3, 800383e <_lseek_r+0x1e>
 800383c:	6023      	str	r3, [r4, #0]
 800383e:	bd38      	pop	{r3, r4, r5, pc}
 8003840:	20000254 	.word	0x20000254

08003844 <_read_r>:
 8003844:	b538      	push	{r3, r4, r5, lr}
 8003846:	4d07      	ldr	r5, [pc, #28]	@ (8003864 <_read_r+0x20>)
 8003848:	4604      	mov	r4, r0
 800384a:	4608      	mov	r0, r1
 800384c:	4611      	mov	r1, r2
 800384e:	2200      	movs	r2, #0
 8003850:	602a      	str	r2, [r5, #0]
 8003852:	461a      	mov	r2, r3
 8003854:	f7fd f90b 	bl	8000a6e <_read>
 8003858:	1c43      	adds	r3, r0, #1
 800385a:	d102      	bne.n	8003862 <_read_r+0x1e>
 800385c:	682b      	ldr	r3, [r5, #0]
 800385e:	b103      	cbz	r3, 8003862 <_read_r+0x1e>
 8003860:	6023      	str	r3, [r4, #0]
 8003862:	bd38      	pop	{r3, r4, r5, pc}
 8003864:	20000254 	.word	0x20000254

08003868 <_write_r>:
 8003868:	b538      	push	{r3, r4, r5, lr}
 800386a:	4d07      	ldr	r5, [pc, #28]	@ (8003888 <_write_r+0x20>)
 800386c:	4604      	mov	r4, r0
 800386e:	4608      	mov	r0, r1
 8003870:	4611      	mov	r1, r2
 8003872:	2200      	movs	r2, #0
 8003874:	602a      	str	r2, [r5, #0]
 8003876:	461a      	mov	r2, r3
 8003878:	f7fd f916 	bl	8000aa8 <_write>
 800387c:	1c43      	adds	r3, r0, #1
 800387e:	d102      	bne.n	8003886 <_write_r+0x1e>
 8003880:	682b      	ldr	r3, [r5, #0]
 8003882:	b103      	cbz	r3, 8003886 <_write_r+0x1e>
 8003884:	6023      	str	r3, [r4, #0]
 8003886:	bd38      	pop	{r3, r4, r5, pc}
 8003888:	20000254 	.word	0x20000254

0800388c <__errno>:
 800388c:	4b01      	ldr	r3, [pc, #4]	@ (8003894 <__errno+0x8>)
 800388e:	6818      	ldr	r0, [r3, #0]
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	2000001c 	.word	0x2000001c

08003898 <__libc_init_array>:
 8003898:	b570      	push	{r4, r5, r6, lr}
 800389a:	4d0d      	ldr	r5, [pc, #52]	@ (80038d0 <__libc_init_array+0x38>)
 800389c:	4c0d      	ldr	r4, [pc, #52]	@ (80038d4 <__libc_init_array+0x3c>)
 800389e:	1b64      	subs	r4, r4, r5
 80038a0:	10a4      	asrs	r4, r4, #2
 80038a2:	2600      	movs	r6, #0
 80038a4:	42a6      	cmp	r6, r4
 80038a6:	d109      	bne.n	80038bc <__libc_init_array+0x24>
 80038a8:	4d0b      	ldr	r5, [pc, #44]	@ (80038d8 <__libc_init_array+0x40>)
 80038aa:	4c0c      	ldr	r4, [pc, #48]	@ (80038dc <__libc_init_array+0x44>)
 80038ac:	f000 fdb6 	bl	800441c <_init>
 80038b0:	1b64      	subs	r4, r4, r5
 80038b2:	10a4      	asrs	r4, r4, #2
 80038b4:	2600      	movs	r6, #0
 80038b6:	42a6      	cmp	r6, r4
 80038b8:	d105      	bne.n	80038c6 <__libc_init_array+0x2e>
 80038ba:	bd70      	pop	{r4, r5, r6, pc}
 80038bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80038c0:	4798      	blx	r3
 80038c2:	3601      	adds	r6, #1
 80038c4:	e7ee      	b.n	80038a4 <__libc_init_array+0xc>
 80038c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80038ca:	4798      	blx	r3
 80038cc:	3601      	adds	r6, #1
 80038ce:	e7f2      	b.n	80038b6 <__libc_init_array+0x1e>
 80038d0:	0800451c 	.word	0x0800451c
 80038d4:	0800451c 	.word	0x0800451c
 80038d8:	0800451c 	.word	0x0800451c
 80038dc:	08004520 	.word	0x08004520

080038e0 <__retarget_lock_init_recursive>:
 80038e0:	4770      	bx	lr

080038e2 <__retarget_lock_acquire_recursive>:
 80038e2:	4770      	bx	lr

080038e4 <__retarget_lock_release_recursive>:
 80038e4:	4770      	bx	lr
	...

080038e8 <_free_r>:
 80038e8:	b538      	push	{r3, r4, r5, lr}
 80038ea:	4605      	mov	r5, r0
 80038ec:	2900      	cmp	r1, #0
 80038ee:	d041      	beq.n	8003974 <_free_r+0x8c>
 80038f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038f4:	1f0c      	subs	r4, r1, #4
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	bfb8      	it	lt
 80038fa:	18e4      	addlt	r4, r4, r3
 80038fc:	f000 f8e0 	bl	8003ac0 <__malloc_lock>
 8003900:	4a1d      	ldr	r2, [pc, #116]	@ (8003978 <_free_r+0x90>)
 8003902:	6813      	ldr	r3, [r2, #0]
 8003904:	b933      	cbnz	r3, 8003914 <_free_r+0x2c>
 8003906:	6063      	str	r3, [r4, #4]
 8003908:	6014      	str	r4, [r2, #0]
 800390a:	4628      	mov	r0, r5
 800390c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003910:	f000 b8dc 	b.w	8003acc <__malloc_unlock>
 8003914:	42a3      	cmp	r3, r4
 8003916:	d908      	bls.n	800392a <_free_r+0x42>
 8003918:	6820      	ldr	r0, [r4, #0]
 800391a:	1821      	adds	r1, r4, r0
 800391c:	428b      	cmp	r3, r1
 800391e:	bf01      	itttt	eq
 8003920:	6819      	ldreq	r1, [r3, #0]
 8003922:	685b      	ldreq	r3, [r3, #4]
 8003924:	1809      	addeq	r1, r1, r0
 8003926:	6021      	streq	r1, [r4, #0]
 8003928:	e7ed      	b.n	8003906 <_free_r+0x1e>
 800392a:	461a      	mov	r2, r3
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	b10b      	cbz	r3, 8003934 <_free_r+0x4c>
 8003930:	42a3      	cmp	r3, r4
 8003932:	d9fa      	bls.n	800392a <_free_r+0x42>
 8003934:	6811      	ldr	r1, [r2, #0]
 8003936:	1850      	adds	r0, r2, r1
 8003938:	42a0      	cmp	r0, r4
 800393a:	d10b      	bne.n	8003954 <_free_r+0x6c>
 800393c:	6820      	ldr	r0, [r4, #0]
 800393e:	4401      	add	r1, r0
 8003940:	1850      	adds	r0, r2, r1
 8003942:	4283      	cmp	r3, r0
 8003944:	6011      	str	r1, [r2, #0]
 8003946:	d1e0      	bne.n	800390a <_free_r+0x22>
 8003948:	6818      	ldr	r0, [r3, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	6053      	str	r3, [r2, #4]
 800394e:	4408      	add	r0, r1
 8003950:	6010      	str	r0, [r2, #0]
 8003952:	e7da      	b.n	800390a <_free_r+0x22>
 8003954:	d902      	bls.n	800395c <_free_r+0x74>
 8003956:	230c      	movs	r3, #12
 8003958:	602b      	str	r3, [r5, #0]
 800395a:	e7d6      	b.n	800390a <_free_r+0x22>
 800395c:	6820      	ldr	r0, [r4, #0]
 800395e:	1821      	adds	r1, r4, r0
 8003960:	428b      	cmp	r3, r1
 8003962:	bf04      	itt	eq
 8003964:	6819      	ldreq	r1, [r3, #0]
 8003966:	685b      	ldreq	r3, [r3, #4]
 8003968:	6063      	str	r3, [r4, #4]
 800396a:	bf04      	itt	eq
 800396c:	1809      	addeq	r1, r1, r0
 800396e:	6021      	streq	r1, [r4, #0]
 8003970:	6054      	str	r4, [r2, #4]
 8003972:	e7ca      	b.n	800390a <_free_r+0x22>
 8003974:	bd38      	pop	{r3, r4, r5, pc}
 8003976:	bf00      	nop
 8003978:	20000260 	.word	0x20000260

0800397c <sbrk_aligned>:
 800397c:	b570      	push	{r4, r5, r6, lr}
 800397e:	4e0f      	ldr	r6, [pc, #60]	@ (80039bc <sbrk_aligned+0x40>)
 8003980:	460c      	mov	r4, r1
 8003982:	6831      	ldr	r1, [r6, #0]
 8003984:	4605      	mov	r5, r0
 8003986:	b911      	cbnz	r1, 800398e <sbrk_aligned+0x12>
 8003988:	f000 fcb4 	bl	80042f4 <_sbrk_r>
 800398c:	6030      	str	r0, [r6, #0]
 800398e:	4621      	mov	r1, r4
 8003990:	4628      	mov	r0, r5
 8003992:	f000 fcaf 	bl	80042f4 <_sbrk_r>
 8003996:	1c43      	adds	r3, r0, #1
 8003998:	d103      	bne.n	80039a2 <sbrk_aligned+0x26>
 800399a:	f04f 34ff 	mov.w	r4, #4294967295
 800399e:	4620      	mov	r0, r4
 80039a0:	bd70      	pop	{r4, r5, r6, pc}
 80039a2:	1cc4      	adds	r4, r0, #3
 80039a4:	f024 0403 	bic.w	r4, r4, #3
 80039a8:	42a0      	cmp	r0, r4
 80039aa:	d0f8      	beq.n	800399e <sbrk_aligned+0x22>
 80039ac:	1a21      	subs	r1, r4, r0
 80039ae:	4628      	mov	r0, r5
 80039b0:	f000 fca0 	bl	80042f4 <_sbrk_r>
 80039b4:	3001      	adds	r0, #1
 80039b6:	d1f2      	bne.n	800399e <sbrk_aligned+0x22>
 80039b8:	e7ef      	b.n	800399a <sbrk_aligned+0x1e>
 80039ba:	bf00      	nop
 80039bc:	2000025c 	.word	0x2000025c

080039c0 <_malloc_r>:
 80039c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039c4:	1ccd      	adds	r5, r1, #3
 80039c6:	f025 0503 	bic.w	r5, r5, #3
 80039ca:	3508      	adds	r5, #8
 80039cc:	2d0c      	cmp	r5, #12
 80039ce:	bf38      	it	cc
 80039d0:	250c      	movcc	r5, #12
 80039d2:	2d00      	cmp	r5, #0
 80039d4:	4606      	mov	r6, r0
 80039d6:	db01      	blt.n	80039dc <_malloc_r+0x1c>
 80039d8:	42a9      	cmp	r1, r5
 80039da:	d904      	bls.n	80039e6 <_malloc_r+0x26>
 80039dc:	230c      	movs	r3, #12
 80039de:	6033      	str	r3, [r6, #0]
 80039e0:	2000      	movs	r0, #0
 80039e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003abc <_malloc_r+0xfc>
 80039ea:	f000 f869 	bl	8003ac0 <__malloc_lock>
 80039ee:	f8d8 3000 	ldr.w	r3, [r8]
 80039f2:	461c      	mov	r4, r3
 80039f4:	bb44      	cbnz	r4, 8003a48 <_malloc_r+0x88>
 80039f6:	4629      	mov	r1, r5
 80039f8:	4630      	mov	r0, r6
 80039fa:	f7ff ffbf 	bl	800397c <sbrk_aligned>
 80039fe:	1c43      	adds	r3, r0, #1
 8003a00:	4604      	mov	r4, r0
 8003a02:	d158      	bne.n	8003ab6 <_malloc_r+0xf6>
 8003a04:	f8d8 4000 	ldr.w	r4, [r8]
 8003a08:	4627      	mov	r7, r4
 8003a0a:	2f00      	cmp	r7, #0
 8003a0c:	d143      	bne.n	8003a96 <_malloc_r+0xd6>
 8003a0e:	2c00      	cmp	r4, #0
 8003a10:	d04b      	beq.n	8003aaa <_malloc_r+0xea>
 8003a12:	6823      	ldr	r3, [r4, #0]
 8003a14:	4639      	mov	r1, r7
 8003a16:	4630      	mov	r0, r6
 8003a18:	eb04 0903 	add.w	r9, r4, r3
 8003a1c:	f000 fc6a 	bl	80042f4 <_sbrk_r>
 8003a20:	4581      	cmp	r9, r0
 8003a22:	d142      	bne.n	8003aaa <_malloc_r+0xea>
 8003a24:	6821      	ldr	r1, [r4, #0]
 8003a26:	1a6d      	subs	r5, r5, r1
 8003a28:	4629      	mov	r1, r5
 8003a2a:	4630      	mov	r0, r6
 8003a2c:	f7ff ffa6 	bl	800397c <sbrk_aligned>
 8003a30:	3001      	adds	r0, #1
 8003a32:	d03a      	beq.n	8003aaa <_malloc_r+0xea>
 8003a34:	6823      	ldr	r3, [r4, #0]
 8003a36:	442b      	add	r3, r5
 8003a38:	6023      	str	r3, [r4, #0]
 8003a3a:	f8d8 3000 	ldr.w	r3, [r8]
 8003a3e:	685a      	ldr	r2, [r3, #4]
 8003a40:	bb62      	cbnz	r2, 8003a9c <_malloc_r+0xdc>
 8003a42:	f8c8 7000 	str.w	r7, [r8]
 8003a46:	e00f      	b.n	8003a68 <_malloc_r+0xa8>
 8003a48:	6822      	ldr	r2, [r4, #0]
 8003a4a:	1b52      	subs	r2, r2, r5
 8003a4c:	d420      	bmi.n	8003a90 <_malloc_r+0xd0>
 8003a4e:	2a0b      	cmp	r2, #11
 8003a50:	d917      	bls.n	8003a82 <_malloc_r+0xc2>
 8003a52:	1961      	adds	r1, r4, r5
 8003a54:	42a3      	cmp	r3, r4
 8003a56:	6025      	str	r5, [r4, #0]
 8003a58:	bf18      	it	ne
 8003a5a:	6059      	strne	r1, [r3, #4]
 8003a5c:	6863      	ldr	r3, [r4, #4]
 8003a5e:	bf08      	it	eq
 8003a60:	f8c8 1000 	streq.w	r1, [r8]
 8003a64:	5162      	str	r2, [r4, r5]
 8003a66:	604b      	str	r3, [r1, #4]
 8003a68:	4630      	mov	r0, r6
 8003a6a:	f000 f82f 	bl	8003acc <__malloc_unlock>
 8003a6e:	f104 000b 	add.w	r0, r4, #11
 8003a72:	1d23      	adds	r3, r4, #4
 8003a74:	f020 0007 	bic.w	r0, r0, #7
 8003a78:	1ac2      	subs	r2, r0, r3
 8003a7a:	bf1c      	itt	ne
 8003a7c:	1a1b      	subne	r3, r3, r0
 8003a7e:	50a3      	strne	r3, [r4, r2]
 8003a80:	e7af      	b.n	80039e2 <_malloc_r+0x22>
 8003a82:	6862      	ldr	r2, [r4, #4]
 8003a84:	42a3      	cmp	r3, r4
 8003a86:	bf0c      	ite	eq
 8003a88:	f8c8 2000 	streq.w	r2, [r8]
 8003a8c:	605a      	strne	r2, [r3, #4]
 8003a8e:	e7eb      	b.n	8003a68 <_malloc_r+0xa8>
 8003a90:	4623      	mov	r3, r4
 8003a92:	6864      	ldr	r4, [r4, #4]
 8003a94:	e7ae      	b.n	80039f4 <_malloc_r+0x34>
 8003a96:	463c      	mov	r4, r7
 8003a98:	687f      	ldr	r7, [r7, #4]
 8003a9a:	e7b6      	b.n	8003a0a <_malloc_r+0x4a>
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	42a3      	cmp	r3, r4
 8003aa2:	d1fb      	bne.n	8003a9c <_malloc_r+0xdc>
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	6053      	str	r3, [r2, #4]
 8003aa8:	e7de      	b.n	8003a68 <_malloc_r+0xa8>
 8003aaa:	230c      	movs	r3, #12
 8003aac:	6033      	str	r3, [r6, #0]
 8003aae:	4630      	mov	r0, r6
 8003ab0:	f000 f80c 	bl	8003acc <__malloc_unlock>
 8003ab4:	e794      	b.n	80039e0 <_malloc_r+0x20>
 8003ab6:	6005      	str	r5, [r0, #0]
 8003ab8:	e7d6      	b.n	8003a68 <_malloc_r+0xa8>
 8003aba:	bf00      	nop
 8003abc:	20000260 	.word	0x20000260

08003ac0 <__malloc_lock>:
 8003ac0:	4801      	ldr	r0, [pc, #4]	@ (8003ac8 <__malloc_lock+0x8>)
 8003ac2:	f7ff bf0e 	b.w	80038e2 <__retarget_lock_acquire_recursive>
 8003ac6:	bf00      	nop
 8003ac8:	20000258 	.word	0x20000258

08003acc <__malloc_unlock>:
 8003acc:	4801      	ldr	r0, [pc, #4]	@ (8003ad4 <__malloc_unlock+0x8>)
 8003ace:	f7ff bf09 	b.w	80038e4 <__retarget_lock_release_recursive>
 8003ad2:	bf00      	nop
 8003ad4:	20000258 	.word	0x20000258

08003ad8 <__sfputc_r>:
 8003ad8:	6893      	ldr	r3, [r2, #8]
 8003ada:	3b01      	subs	r3, #1
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	b410      	push	{r4}
 8003ae0:	6093      	str	r3, [r2, #8]
 8003ae2:	da08      	bge.n	8003af6 <__sfputc_r+0x1e>
 8003ae4:	6994      	ldr	r4, [r2, #24]
 8003ae6:	42a3      	cmp	r3, r4
 8003ae8:	db01      	blt.n	8003aee <__sfputc_r+0x16>
 8003aea:	290a      	cmp	r1, #10
 8003aec:	d103      	bne.n	8003af6 <__sfputc_r+0x1e>
 8003aee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003af2:	f000 bb6b 	b.w	80041cc <__swbuf_r>
 8003af6:	6813      	ldr	r3, [r2, #0]
 8003af8:	1c58      	adds	r0, r3, #1
 8003afa:	6010      	str	r0, [r2, #0]
 8003afc:	7019      	strb	r1, [r3, #0]
 8003afe:	4608      	mov	r0, r1
 8003b00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b04:	4770      	bx	lr

08003b06 <__sfputs_r>:
 8003b06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b08:	4606      	mov	r6, r0
 8003b0a:	460f      	mov	r7, r1
 8003b0c:	4614      	mov	r4, r2
 8003b0e:	18d5      	adds	r5, r2, r3
 8003b10:	42ac      	cmp	r4, r5
 8003b12:	d101      	bne.n	8003b18 <__sfputs_r+0x12>
 8003b14:	2000      	movs	r0, #0
 8003b16:	e007      	b.n	8003b28 <__sfputs_r+0x22>
 8003b18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b1c:	463a      	mov	r2, r7
 8003b1e:	4630      	mov	r0, r6
 8003b20:	f7ff ffda 	bl	8003ad8 <__sfputc_r>
 8003b24:	1c43      	adds	r3, r0, #1
 8003b26:	d1f3      	bne.n	8003b10 <__sfputs_r+0xa>
 8003b28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003b2c <_vfiprintf_r>:
 8003b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b30:	460d      	mov	r5, r1
 8003b32:	b09d      	sub	sp, #116	@ 0x74
 8003b34:	4614      	mov	r4, r2
 8003b36:	4698      	mov	r8, r3
 8003b38:	4606      	mov	r6, r0
 8003b3a:	b118      	cbz	r0, 8003b44 <_vfiprintf_r+0x18>
 8003b3c:	6a03      	ldr	r3, [r0, #32]
 8003b3e:	b90b      	cbnz	r3, 8003b44 <_vfiprintf_r+0x18>
 8003b40:	f7ff fdca 	bl	80036d8 <__sinit>
 8003b44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003b46:	07d9      	lsls	r1, r3, #31
 8003b48:	d405      	bmi.n	8003b56 <_vfiprintf_r+0x2a>
 8003b4a:	89ab      	ldrh	r3, [r5, #12]
 8003b4c:	059a      	lsls	r2, r3, #22
 8003b4e:	d402      	bmi.n	8003b56 <_vfiprintf_r+0x2a>
 8003b50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003b52:	f7ff fec6 	bl	80038e2 <__retarget_lock_acquire_recursive>
 8003b56:	89ab      	ldrh	r3, [r5, #12]
 8003b58:	071b      	lsls	r3, r3, #28
 8003b5a:	d501      	bpl.n	8003b60 <_vfiprintf_r+0x34>
 8003b5c:	692b      	ldr	r3, [r5, #16]
 8003b5e:	b99b      	cbnz	r3, 8003b88 <_vfiprintf_r+0x5c>
 8003b60:	4629      	mov	r1, r5
 8003b62:	4630      	mov	r0, r6
 8003b64:	f000 fb70 	bl	8004248 <__swsetup_r>
 8003b68:	b170      	cbz	r0, 8003b88 <_vfiprintf_r+0x5c>
 8003b6a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003b6c:	07dc      	lsls	r4, r3, #31
 8003b6e:	d504      	bpl.n	8003b7a <_vfiprintf_r+0x4e>
 8003b70:	f04f 30ff 	mov.w	r0, #4294967295
 8003b74:	b01d      	add	sp, #116	@ 0x74
 8003b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b7a:	89ab      	ldrh	r3, [r5, #12]
 8003b7c:	0598      	lsls	r0, r3, #22
 8003b7e:	d4f7      	bmi.n	8003b70 <_vfiprintf_r+0x44>
 8003b80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003b82:	f7ff feaf 	bl	80038e4 <__retarget_lock_release_recursive>
 8003b86:	e7f3      	b.n	8003b70 <_vfiprintf_r+0x44>
 8003b88:	2300      	movs	r3, #0
 8003b8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b8c:	2320      	movs	r3, #32
 8003b8e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003b92:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b96:	2330      	movs	r3, #48	@ 0x30
 8003b98:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003d48 <_vfiprintf_r+0x21c>
 8003b9c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003ba0:	f04f 0901 	mov.w	r9, #1
 8003ba4:	4623      	mov	r3, r4
 8003ba6:	469a      	mov	sl, r3
 8003ba8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003bac:	b10a      	cbz	r2, 8003bb2 <_vfiprintf_r+0x86>
 8003bae:	2a25      	cmp	r2, #37	@ 0x25
 8003bb0:	d1f9      	bne.n	8003ba6 <_vfiprintf_r+0x7a>
 8003bb2:	ebba 0b04 	subs.w	fp, sl, r4
 8003bb6:	d00b      	beq.n	8003bd0 <_vfiprintf_r+0xa4>
 8003bb8:	465b      	mov	r3, fp
 8003bba:	4622      	mov	r2, r4
 8003bbc:	4629      	mov	r1, r5
 8003bbe:	4630      	mov	r0, r6
 8003bc0:	f7ff ffa1 	bl	8003b06 <__sfputs_r>
 8003bc4:	3001      	adds	r0, #1
 8003bc6:	f000 80a7 	beq.w	8003d18 <_vfiprintf_r+0x1ec>
 8003bca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003bcc:	445a      	add	r2, fp
 8003bce:	9209      	str	r2, [sp, #36]	@ 0x24
 8003bd0:	f89a 3000 	ldrb.w	r3, [sl]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	f000 809f 	beq.w	8003d18 <_vfiprintf_r+0x1ec>
 8003bda:	2300      	movs	r3, #0
 8003bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8003be0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003be4:	f10a 0a01 	add.w	sl, sl, #1
 8003be8:	9304      	str	r3, [sp, #16]
 8003bea:	9307      	str	r3, [sp, #28]
 8003bec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003bf0:	931a      	str	r3, [sp, #104]	@ 0x68
 8003bf2:	4654      	mov	r4, sl
 8003bf4:	2205      	movs	r2, #5
 8003bf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bfa:	4853      	ldr	r0, [pc, #332]	@ (8003d48 <_vfiprintf_r+0x21c>)
 8003bfc:	f7fc faf8 	bl	80001f0 <memchr>
 8003c00:	9a04      	ldr	r2, [sp, #16]
 8003c02:	b9d8      	cbnz	r0, 8003c3c <_vfiprintf_r+0x110>
 8003c04:	06d1      	lsls	r1, r2, #27
 8003c06:	bf44      	itt	mi
 8003c08:	2320      	movmi	r3, #32
 8003c0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c0e:	0713      	lsls	r3, r2, #28
 8003c10:	bf44      	itt	mi
 8003c12:	232b      	movmi	r3, #43	@ 0x2b
 8003c14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c18:	f89a 3000 	ldrb.w	r3, [sl]
 8003c1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c1e:	d015      	beq.n	8003c4c <_vfiprintf_r+0x120>
 8003c20:	9a07      	ldr	r2, [sp, #28]
 8003c22:	4654      	mov	r4, sl
 8003c24:	2000      	movs	r0, #0
 8003c26:	f04f 0c0a 	mov.w	ip, #10
 8003c2a:	4621      	mov	r1, r4
 8003c2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c30:	3b30      	subs	r3, #48	@ 0x30
 8003c32:	2b09      	cmp	r3, #9
 8003c34:	d94b      	bls.n	8003cce <_vfiprintf_r+0x1a2>
 8003c36:	b1b0      	cbz	r0, 8003c66 <_vfiprintf_r+0x13a>
 8003c38:	9207      	str	r2, [sp, #28]
 8003c3a:	e014      	b.n	8003c66 <_vfiprintf_r+0x13a>
 8003c3c:	eba0 0308 	sub.w	r3, r0, r8
 8003c40:	fa09 f303 	lsl.w	r3, r9, r3
 8003c44:	4313      	orrs	r3, r2
 8003c46:	9304      	str	r3, [sp, #16]
 8003c48:	46a2      	mov	sl, r4
 8003c4a:	e7d2      	b.n	8003bf2 <_vfiprintf_r+0xc6>
 8003c4c:	9b03      	ldr	r3, [sp, #12]
 8003c4e:	1d19      	adds	r1, r3, #4
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	9103      	str	r1, [sp, #12]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	bfbb      	ittet	lt
 8003c58:	425b      	neglt	r3, r3
 8003c5a:	f042 0202 	orrlt.w	r2, r2, #2
 8003c5e:	9307      	strge	r3, [sp, #28]
 8003c60:	9307      	strlt	r3, [sp, #28]
 8003c62:	bfb8      	it	lt
 8003c64:	9204      	strlt	r2, [sp, #16]
 8003c66:	7823      	ldrb	r3, [r4, #0]
 8003c68:	2b2e      	cmp	r3, #46	@ 0x2e
 8003c6a:	d10a      	bne.n	8003c82 <_vfiprintf_r+0x156>
 8003c6c:	7863      	ldrb	r3, [r4, #1]
 8003c6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c70:	d132      	bne.n	8003cd8 <_vfiprintf_r+0x1ac>
 8003c72:	9b03      	ldr	r3, [sp, #12]
 8003c74:	1d1a      	adds	r2, r3, #4
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	9203      	str	r2, [sp, #12]
 8003c7a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003c7e:	3402      	adds	r4, #2
 8003c80:	9305      	str	r3, [sp, #20]
 8003c82:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003d58 <_vfiprintf_r+0x22c>
 8003c86:	7821      	ldrb	r1, [r4, #0]
 8003c88:	2203      	movs	r2, #3
 8003c8a:	4650      	mov	r0, sl
 8003c8c:	f7fc fab0 	bl	80001f0 <memchr>
 8003c90:	b138      	cbz	r0, 8003ca2 <_vfiprintf_r+0x176>
 8003c92:	9b04      	ldr	r3, [sp, #16]
 8003c94:	eba0 000a 	sub.w	r0, r0, sl
 8003c98:	2240      	movs	r2, #64	@ 0x40
 8003c9a:	4082      	lsls	r2, r0
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	3401      	adds	r4, #1
 8003ca0:	9304      	str	r3, [sp, #16]
 8003ca2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ca6:	4829      	ldr	r0, [pc, #164]	@ (8003d4c <_vfiprintf_r+0x220>)
 8003ca8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003cac:	2206      	movs	r2, #6
 8003cae:	f7fc fa9f 	bl	80001f0 <memchr>
 8003cb2:	2800      	cmp	r0, #0
 8003cb4:	d03f      	beq.n	8003d36 <_vfiprintf_r+0x20a>
 8003cb6:	4b26      	ldr	r3, [pc, #152]	@ (8003d50 <_vfiprintf_r+0x224>)
 8003cb8:	bb1b      	cbnz	r3, 8003d02 <_vfiprintf_r+0x1d6>
 8003cba:	9b03      	ldr	r3, [sp, #12]
 8003cbc:	3307      	adds	r3, #7
 8003cbe:	f023 0307 	bic.w	r3, r3, #7
 8003cc2:	3308      	adds	r3, #8
 8003cc4:	9303      	str	r3, [sp, #12]
 8003cc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003cc8:	443b      	add	r3, r7
 8003cca:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ccc:	e76a      	b.n	8003ba4 <_vfiprintf_r+0x78>
 8003cce:	fb0c 3202 	mla	r2, ip, r2, r3
 8003cd2:	460c      	mov	r4, r1
 8003cd4:	2001      	movs	r0, #1
 8003cd6:	e7a8      	b.n	8003c2a <_vfiprintf_r+0xfe>
 8003cd8:	2300      	movs	r3, #0
 8003cda:	3401      	adds	r4, #1
 8003cdc:	9305      	str	r3, [sp, #20]
 8003cde:	4619      	mov	r1, r3
 8003ce0:	f04f 0c0a 	mov.w	ip, #10
 8003ce4:	4620      	mov	r0, r4
 8003ce6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003cea:	3a30      	subs	r2, #48	@ 0x30
 8003cec:	2a09      	cmp	r2, #9
 8003cee:	d903      	bls.n	8003cf8 <_vfiprintf_r+0x1cc>
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0c6      	beq.n	8003c82 <_vfiprintf_r+0x156>
 8003cf4:	9105      	str	r1, [sp, #20]
 8003cf6:	e7c4      	b.n	8003c82 <_vfiprintf_r+0x156>
 8003cf8:	fb0c 2101 	mla	r1, ip, r1, r2
 8003cfc:	4604      	mov	r4, r0
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e7f0      	b.n	8003ce4 <_vfiprintf_r+0x1b8>
 8003d02:	ab03      	add	r3, sp, #12
 8003d04:	9300      	str	r3, [sp, #0]
 8003d06:	462a      	mov	r2, r5
 8003d08:	4b12      	ldr	r3, [pc, #72]	@ (8003d54 <_vfiprintf_r+0x228>)
 8003d0a:	a904      	add	r1, sp, #16
 8003d0c:	4630      	mov	r0, r6
 8003d0e:	f3af 8000 	nop.w
 8003d12:	4607      	mov	r7, r0
 8003d14:	1c78      	adds	r0, r7, #1
 8003d16:	d1d6      	bne.n	8003cc6 <_vfiprintf_r+0x19a>
 8003d18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003d1a:	07d9      	lsls	r1, r3, #31
 8003d1c:	d405      	bmi.n	8003d2a <_vfiprintf_r+0x1fe>
 8003d1e:	89ab      	ldrh	r3, [r5, #12]
 8003d20:	059a      	lsls	r2, r3, #22
 8003d22:	d402      	bmi.n	8003d2a <_vfiprintf_r+0x1fe>
 8003d24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d26:	f7ff fddd 	bl	80038e4 <__retarget_lock_release_recursive>
 8003d2a:	89ab      	ldrh	r3, [r5, #12]
 8003d2c:	065b      	lsls	r3, r3, #25
 8003d2e:	f53f af1f 	bmi.w	8003b70 <_vfiprintf_r+0x44>
 8003d32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003d34:	e71e      	b.n	8003b74 <_vfiprintf_r+0x48>
 8003d36:	ab03      	add	r3, sp, #12
 8003d38:	9300      	str	r3, [sp, #0]
 8003d3a:	462a      	mov	r2, r5
 8003d3c:	4b05      	ldr	r3, [pc, #20]	@ (8003d54 <_vfiprintf_r+0x228>)
 8003d3e:	a904      	add	r1, sp, #16
 8003d40:	4630      	mov	r0, r6
 8003d42:	f000 f879 	bl	8003e38 <_printf_i>
 8003d46:	e7e4      	b.n	8003d12 <_vfiprintf_r+0x1e6>
 8003d48:	080044e0 	.word	0x080044e0
 8003d4c:	080044ea 	.word	0x080044ea
 8003d50:	00000000 	.word	0x00000000
 8003d54:	08003b07 	.word	0x08003b07
 8003d58:	080044e6 	.word	0x080044e6

08003d5c <_printf_common>:
 8003d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d60:	4616      	mov	r6, r2
 8003d62:	4698      	mov	r8, r3
 8003d64:	688a      	ldr	r2, [r1, #8]
 8003d66:	690b      	ldr	r3, [r1, #16]
 8003d68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	bfb8      	it	lt
 8003d70:	4613      	movlt	r3, r2
 8003d72:	6033      	str	r3, [r6, #0]
 8003d74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003d78:	4607      	mov	r7, r0
 8003d7a:	460c      	mov	r4, r1
 8003d7c:	b10a      	cbz	r2, 8003d82 <_printf_common+0x26>
 8003d7e:	3301      	adds	r3, #1
 8003d80:	6033      	str	r3, [r6, #0]
 8003d82:	6823      	ldr	r3, [r4, #0]
 8003d84:	0699      	lsls	r1, r3, #26
 8003d86:	bf42      	ittt	mi
 8003d88:	6833      	ldrmi	r3, [r6, #0]
 8003d8a:	3302      	addmi	r3, #2
 8003d8c:	6033      	strmi	r3, [r6, #0]
 8003d8e:	6825      	ldr	r5, [r4, #0]
 8003d90:	f015 0506 	ands.w	r5, r5, #6
 8003d94:	d106      	bne.n	8003da4 <_printf_common+0x48>
 8003d96:	f104 0a19 	add.w	sl, r4, #25
 8003d9a:	68e3      	ldr	r3, [r4, #12]
 8003d9c:	6832      	ldr	r2, [r6, #0]
 8003d9e:	1a9b      	subs	r3, r3, r2
 8003da0:	42ab      	cmp	r3, r5
 8003da2:	dc26      	bgt.n	8003df2 <_printf_common+0x96>
 8003da4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003da8:	6822      	ldr	r2, [r4, #0]
 8003daa:	3b00      	subs	r3, #0
 8003dac:	bf18      	it	ne
 8003dae:	2301      	movne	r3, #1
 8003db0:	0692      	lsls	r2, r2, #26
 8003db2:	d42b      	bmi.n	8003e0c <_printf_common+0xb0>
 8003db4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003db8:	4641      	mov	r1, r8
 8003dba:	4638      	mov	r0, r7
 8003dbc:	47c8      	blx	r9
 8003dbe:	3001      	adds	r0, #1
 8003dc0:	d01e      	beq.n	8003e00 <_printf_common+0xa4>
 8003dc2:	6823      	ldr	r3, [r4, #0]
 8003dc4:	6922      	ldr	r2, [r4, #16]
 8003dc6:	f003 0306 	and.w	r3, r3, #6
 8003dca:	2b04      	cmp	r3, #4
 8003dcc:	bf02      	ittt	eq
 8003dce:	68e5      	ldreq	r5, [r4, #12]
 8003dd0:	6833      	ldreq	r3, [r6, #0]
 8003dd2:	1aed      	subeq	r5, r5, r3
 8003dd4:	68a3      	ldr	r3, [r4, #8]
 8003dd6:	bf0c      	ite	eq
 8003dd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ddc:	2500      	movne	r5, #0
 8003dde:	4293      	cmp	r3, r2
 8003de0:	bfc4      	itt	gt
 8003de2:	1a9b      	subgt	r3, r3, r2
 8003de4:	18ed      	addgt	r5, r5, r3
 8003de6:	2600      	movs	r6, #0
 8003de8:	341a      	adds	r4, #26
 8003dea:	42b5      	cmp	r5, r6
 8003dec:	d11a      	bne.n	8003e24 <_printf_common+0xc8>
 8003dee:	2000      	movs	r0, #0
 8003df0:	e008      	b.n	8003e04 <_printf_common+0xa8>
 8003df2:	2301      	movs	r3, #1
 8003df4:	4652      	mov	r2, sl
 8003df6:	4641      	mov	r1, r8
 8003df8:	4638      	mov	r0, r7
 8003dfa:	47c8      	blx	r9
 8003dfc:	3001      	adds	r0, #1
 8003dfe:	d103      	bne.n	8003e08 <_printf_common+0xac>
 8003e00:	f04f 30ff 	mov.w	r0, #4294967295
 8003e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e08:	3501      	adds	r5, #1
 8003e0a:	e7c6      	b.n	8003d9a <_printf_common+0x3e>
 8003e0c:	18e1      	adds	r1, r4, r3
 8003e0e:	1c5a      	adds	r2, r3, #1
 8003e10:	2030      	movs	r0, #48	@ 0x30
 8003e12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003e16:	4422      	add	r2, r4
 8003e18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003e1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003e20:	3302      	adds	r3, #2
 8003e22:	e7c7      	b.n	8003db4 <_printf_common+0x58>
 8003e24:	2301      	movs	r3, #1
 8003e26:	4622      	mov	r2, r4
 8003e28:	4641      	mov	r1, r8
 8003e2a:	4638      	mov	r0, r7
 8003e2c:	47c8      	blx	r9
 8003e2e:	3001      	adds	r0, #1
 8003e30:	d0e6      	beq.n	8003e00 <_printf_common+0xa4>
 8003e32:	3601      	adds	r6, #1
 8003e34:	e7d9      	b.n	8003dea <_printf_common+0x8e>
	...

08003e38 <_printf_i>:
 8003e38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e3c:	7e0f      	ldrb	r7, [r1, #24]
 8003e3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003e40:	2f78      	cmp	r7, #120	@ 0x78
 8003e42:	4691      	mov	r9, r2
 8003e44:	4680      	mov	r8, r0
 8003e46:	460c      	mov	r4, r1
 8003e48:	469a      	mov	sl, r3
 8003e4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003e4e:	d807      	bhi.n	8003e60 <_printf_i+0x28>
 8003e50:	2f62      	cmp	r7, #98	@ 0x62
 8003e52:	d80a      	bhi.n	8003e6a <_printf_i+0x32>
 8003e54:	2f00      	cmp	r7, #0
 8003e56:	f000 80d1 	beq.w	8003ffc <_printf_i+0x1c4>
 8003e5a:	2f58      	cmp	r7, #88	@ 0x58
 8003e5c:	f000 80b8 	beq.w	8003fd0 <_printf_i+0x198>
 8003e60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003e68:	e03a      	b.n	8003ee0 <_printf_i+0xa8>
 8003e6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003e6e:	2b15      	cmp	r3, #21
 8003e70:	d8f6      	bhi.n	8003e60 <_printf_i+0x28>
 8003e72:	a101      	add	r1, pc, #4	@ (adr r1, 8003e78 <_printf_i+0x40>)
 8003e74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e78:	08003ed1 	.word	0x08003ed1
 8003e7c:	08003ee5 	.word	0x08003ee5
 8003e80:	08003e61 	.word	0x08003e61
 8003e84:	08003e61 	.word	0x08003e61
 8003e88:	08003e61 	.word	0x08003e61
 8003e8c:	08003e61 	.word	0x08003e61
 8003e90:	08003ee5 	.word	0x08003ee5
 8003e94:	08003e61 	.word	0x08003e61
 8003e98:	08003e61 	.word	0x08003e61
 8003e9c:	08003e61 	.word	0x08003e61
 8003ea0:	08003e61 	.word	0x08003e61
 8003ea4:	08003fe3 	.word	0x08003fe3
 8003ea8:	08003f0f 	.word	0x08003f0f
 8003eac:	08003f9d 	.word	0x08003f9d
 8003eb0:	08003e61 	.word	0x08003e61
 8003eb4:	08003e61 	.word	0x08003e61
 8003eb8:	08004005 	.word	0x08004005
 8003ebc:	08003e61 	.word	0x08003e61
 8003ec0:	08003f0f 	.word	0x08003f0f
 8003ec4:	08003e61 	.word	0x08003e61
 8003ec8:	08003e61 	.word	0x08003e61
 8003ecc:	08003fa5 	.word	0x08003fa5
 8003ed0:	6833      	ldr	r3, [r6, #0]
 8003ed2:	1d1a      	adds	r2, r3, #4
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	6032      	str	r2, [r6, #0]
 8003ed8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003edc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e09c      	b.n	800401e <_printf_i+0x1e6>
 8003ee4:	6833      	ldr	r3, [r6, #0]
 8003ee6:	6820      	ldr	r0, [r4, #0]
 8003ee8:	1d19      	adds	r1, r3, #4
 8003eea:	6031      	str	r1, [r6, #0]
 8003eec:	0606      	lsls	r6, r0, #24
 8003eee:	d501      	bpl.n	8003ef4 <_printf_i+0xbc>
 8003ef0:	681d      	ldr	r5, [r3, #0]
 8003ef2:	e003      	b.n	8003efc <_printf_i+0xc4>
 8003ef4:	0645      	lsls	r5, r0, #25
 8003ef6:	d5fb      	bpl.n	8003ef0 <_printf_i+0xb8>
 8003ef8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003efc:	2d00      	cmp	r5, #0
 8003efe:	da03      	bge.n	8003f08 <_printf_i+0xd0>
 8003f00:	232d      	movs	r3, #45	@ 0x2d
 8003f02:	426d      	negs	r5, r5
 8003f04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f08:	4858      	ldr	r0, [pc, #352]	@ (800406c <_printf_i+0x234>)
 8003f0a:	230a      	movs	r3, #10
 8003f0c:	e011      	b.n	8003f32 <_printf_i+0xfa>
 8003f0e:	6821      	ldr	r1, [r4, #0]
 8003f10:	6833      	ldr	r3, [r6, #0]
 8003f12:	0608      	lsls	r0, r1, #24
 8003f14:	f853 5b04 	ldr.w	r5, [r3], #4
 8003f18:	d402      	bmi.n	8003f20 <_printf_i+0xe8>
 8003f1a:	0649      	lsls	r1, r1, #25
 8003f1c:	bf48      	it	mi
 8003f1e:	b2ad      	uxthmi	r5, r5
 8003f20:	2f6f      	cmp	r7, #111	@ 0x6f
 8003f22:	4852      	ldr	r0, [pc, #328]	@ (800406c <_printf_i+0x234>)
 8003f24:	6033      	str	r3, [r6, #0]
 8003f26:	bf14      	ite	ne
 8003f28:	230a      	movne	r3, #10
 8003f2a:	2308      	moveq	r3, #8
 8003f2c:	2100      	movs	r1, #0
 8003f2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003f32:	6866      	ldr	r6, [r4, #4]
 8003f34:	60a6      	str	r6, [r4, #8]
 8003f36:	2e00      	cmp	r6, #0
 8003f38:	db05      	blt.n	8003f46 <_printf_i+0x10e>
 8003f3a:	6821      	ldr	r1, [r4, #0]
 8003f3c:	432e      	orrs	r6, r5
 8003f3e:	f021 0104 	bic.w	r1, r1, #4
 8003f42:	6021      	str	r1, [r4, #0]
 8003f44:	d04b      	beq.n	8003fde <_printf_i+0x1a6>
 8003f46:	4616      	mov	r6, r2
 8003f48:	fbb5 f1f3 	udiv	r1, r5, r3
 8003f4c:	fb03 5711 	mls	r7, r3, r1, r5
 8003f50:	5dc7      	ldrb	r7, [r0, r7]
 8003f52:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003f56:	462f      	mov	r7, r5
 8003f58:	42bb      	cmp	r3, r7
 8003f5a:	460d      	mov	r5, r1
 8003f5c:	d9f4      	bls.n	8003f48 <_printf_i+0x110>
 8003f5e:	2b08      	cmp	r3, #8
 8003f60:	d10b      	bne.n	8003f7a <_printf_i+0x142>
 8003f62:	6823      	ldr	r3, [r4, #0]
 8003f64:	07df      	lsls	r7, r3, #31
 8003f66:	d508      	bpl.n	8003f7a <_printf_i+0x142>
 8003f68:	6923      	ldr	r3, [r4, #16]
 8003f6a:	6861      	ldr	r1, [r4, #4]
 8003f6c:	4299      	cmp	r1, r3
 8003f6e:	bfde      	ittt	le
 8003f70:	2330      	movle	r3, #48	@ 0x30
 8003f72:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003f76:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003f7a:	1b92      	subs	r2, r2, r6
 8003f7c:	6122      	str	r2, [r4, #16]
 8003f7e:	f8cd a000 	str.w	sl, [sp]
 8003f82:	464b      	mov	r3, r9
 8003f84:	aa03      	add	r2, sp, #12
 8003f86:	4621      	mov	r1, r4
 8003f88:	4640      	mov	r0, r8
 8003f8a:	f7ff fee7 	bl	8003d5c <_printf_common>
 8003f8e:	3001      	adds	r0, #1
 8003f90:	d14a      	bne.n	8004028 <_printf_i+0x1f0>
 8003f92:	f04f 30ff 	mov.w	r0, #4294967295
 8003f96:	b004      	add	sp, #16
 8003f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f9c:	6823      	ldr	r3, [r4, #0]
 8003f9e:	f043 0320 	orr.w	r3, r3, #32
 8003fa2:	6023      	str	r3, [r4, #0]
 8003fa4:	4832      	ldr	r0, [pc, #200]	@ (8004070 <_printf_i+0x238>)
 8003fa6:	2778      	movs	r7, #120	@ 0x78
 8003fa8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003fac:	6823      	ldr	r3, [r4, #0]
 8003fae:	6831      	ldr	r1, [r6, #0]
 8003fb0:	061f      	lsls	r7, r3, #24
 8003fb2:	f851 5b04 	ldr.w	r5, [r1], #4
 8003fb6:	d402      	bmi.n	8003fbe <_printf_i+0x186>
 8003fb8:	065f      	lsls	r7, r3, #25
 8003fba:	bf48      	it	mi
 8003fbc:	b2ad      	uxthmi	r5, r5
 8003fbe:	6031      	str	r1, [r6, #0]
 8003fc0:	07d9      	lsls	r1, r3, #31
 8003fc2:	bf44      	itt	mi
 8003fc4:	f043 0320 	orrmi.w	r3, r3, #32
 8003fc8:	6023      	strmi	r3, [r4, #0]
 8003fca:	b11d      	cbz	r5, 8003fd4 <_printf_i+0x19c>
 8003fcc:	2310      	movs	r3, #16
 8003fce:	e7ad      	b.n	8003f2c <_printf_i+0xf4>
 8003fd0:	4826      	ldr	r0, [pc, #152]	@ (800406c <_printf_i+0x234>)
 8003fd2:	e7e9      	b.n	8003fa8 <_printf_i+0x170>
 8003fd4:	6823      	ldr	r3, [r4, #0]
 8003fd6:	f023 0320 	bic.w	r3, r3, #32
 8003fda:	6023      	str	r3, [r4, #0]
 8003fdc:	e7f6      	b.n	8003fcc <_printf_i+0x194>
 8003fde:	4616      	mov	r6, r2
 8003fe0:	e7bd      	b.n	8003f5e <_printf_i+0x126>
 8003fe2:	6833      	ldr	r3, [r6, #0]
 8003fe4:	6825      	ldr	r5, [r4, #0]
 8003fe6:	6961      	ldr	r1, [r4, #20]
 8003fe8:	1d18      	adds	r0, r3, #4
 8003fea:	6030      	str	r0, [r6, #0]
 8003fec:	062e      	lsls	r6, r5, #24
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	d501      	bpl.n	8003ff6 <_printf_i+0x1be>
 8003ff2:	6019      	str	r1, [r3, #0]
 8003ff4:	e002      	b.n	8003ffc <_printf_i+0x1c4>
 8003ff6:	0668      	lsls	r0, r5, #25
 8003ff8:	d5fb      	bpl.n	8003ff2 <_printf_i+0x1ba>
 8003ffa:	8019      	strh	r1, [r3, #0]
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	6123      	str	r3, [r4, #16]
 8004000:	4616      	mov	r6, r2
 8004002:	e7bc      	b.n	8003f7e <_printf_i+0x146>
 8004004:	6833      	ldr	r3, [r6, #0]
 8004006:	1d1a      	adds	r2, r3, #4
 8004008:	6032      	str	r2, [r6, #0]
 800400a:	681e      	ldr	r6, [r3, #0]
 800400c:	6862      	ldr	r2, [r4, #4]
 800400e:	2100      	movs	r1, #0
 8004010:	4630      	mov	r0, r6
 8004012:	f7fc f8ed 	bl	80001f0 <memchr>
 8004016:	b108      	cbz	r0, 800401c <_printf_i+0x1e4>
 8004018:	1b80      	subs	r0, r0, r6
 800401a:	6060      	str	r0, [r4, #4]
 800401c:	6863      	ldr	r3, [r4, #4]
 800401e:	6123      	str	r3, [r4, #16]
 8004020:	2300      	movs	r3, #0
 8004022:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004026:	e7aa      	b.n	8003f7e <_printf_i+0x146>
 8004028:	6923      	ldr	r3, [r4, #16]
 800402a:	4632      	mov	r2, r6
 800402c:	4649      	mov	r1, r9
 800402e:	4640      	mov	r0, r8
 8004030:	47d0      	blx	sl
 8004032:	3001      	adds	r0, #1
 8004034:	d0ad      	beq.n	8003f92 <_printf_i+0x15a>
 8004036:	6823      	ldr	r3, [r4, #0]
 8004038:	079b      	lsls	r3, r3, #30
 800403a:	d413      	bmi.n	8004064 <_printf_i+0x22c>
 800403c:	68e0      	ldr	r0, [r4, #12]
 800403e:	9b03      	ldr	r3, [sp, #12]
 8004040:	4298      	cmp	r0, r3
 8004042:	bfb8      	it	lt
 8004044:	4618      	movlt	r0, r3
 8004046:	e7a6      	b.n	8003f96 <_printf_i+0x15e>
 8004048:	2301      	movs	r3, #1
 800404a:	4632      	mov	r2, r6
 800404c:	4649      	mov	r1, r9
 800404e:	4640      	mov	r0, r8
 8004050:	47d0      	blx	sl
 8004052:	3001      	adds	r0, #1
 8004054:	d09d      	beq.n	8003f92 <_printf_i+0x15a>
 8004056:	3501      	adds	r5, #1
 8004058:	68e3      	ldr	r3, [r4, #12]
 800405a:	9903      	ldr	r1, [sp, #12]
 800405c:	1a5b      	subs	r3, r3, r1
 800405e:	42ab      	cmp	r3, r5
 8004060:	dcf2      	bgt.n	8004048 <_printf_i+0x210>
 8004062:	e7eb      	b.n	800403c <_printf_i+0x204>
 8004064:	2500      	movs	r5, #0
 8004066:	f104 0619 	add.w	r6, r4, #25
 800406a:	e7f5      	b.n	8004058 <_printf_i+0x220>
 800406c:	080044f1 	.word	0x080044f1
 8004070:	08004502 	.word	0x08004502

08004074 <__sflush_r>:
 8004074:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800407c:	0716      	lsls	r6, r2, #28
 800407e:	4605      	mov	r5, r0
 8004080:	460c      	mov	r4, r1
 8004082:	d454      	bmi.n	800412e <__sflush_r+0xba>
 8004084:	684b      	ldr	r3, [r1, #4]
 8004086:	2b00      	cmp	r3, #0
 8004088:	dc02      	bgt.n	8004090 <__sflush_r+0x1c>
 800408a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800408c:	2b00      	cmp	r3, #0
 800408e:	dd48      	ble.n	8004122 <__sflush_r+0xae>
 8004090:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004092:	2e00      	cmp	r6, #0
 8004094:	d045      	beq.n	8004122 <__sflush_r+0xae>
 8004096:	2300      	movs	r3, #0
 8004098:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800409c:	682f      	ldr	r7, [r5, #0]
 800409e:	6a21      	ldr	r1, [r4, #32]
 80040a0:	602b      	str	r3, [r5, #0]
 80040a2:	d030      	beq.n	8004106 <__sflush_r+0x92>
 80040a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80040a6:	89a3      	ldrh	r3, [r4, #12]
 80040a8:	0759      	lsls	r1, r3, #29
 80040aa:	d505      	bpl.n	80040b8 <__sflush_r+0x44>
 80040ac:	6863      	ldr	r3, [r4, #4]
 80040ae:	1ad2      	subs	r2, r2, r3
 80040b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80040b2:	b10b      	cbz	r3, 80040b8 <__sflush_r+0x44>
 80040b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80040b6:	1ad2      	subs	r2, r2, r3
 80040b8:	2300      	movs	r3, #0
 80040ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80040bc:	6a21      	ldr	r1, [r4, #32]
 80040be:	4628      	mov	r0, r5
 80040c0:	47b0      	blx	r6
 80040c2:	1c43      	adds	r3, r0, #1
 80040c4:	89a3      	ldrh	r3, [r4, #12]
 80040c6:	d106      	bne.n	80040d6 <__sflush_r+0x62>
 80040c8:	6829      	ldr	r1, [r5, #0]
 80040ca:	291d      	cmp	r1, #29
 80040cc:	d82b      	bhi.n	8004126 <__sflush_r+0xb2>
 80040ce:	4a2a      	ldr	r2, [pc, #168]	@ (8004178 <__sflush_r+0x104>)
 80040d0:	40ca      	lsrs	r2, r1
 80040d2:	07d6      	lsls	r6, r2, #31
 80040d4:	d527      	bpl.n	8004126 <__sflush_r+0xb2>
 80040d6:	2200      	movs	r2, #0
 80040d8:	6062      	str	r2, [r4, #4]
 80040da:	04d9      	lsls	r1, r3, #19
 80040dc:	6922      	ldr	r2, [r4, #16]
 80040de:	6022      	str	r2, [r4, #0]
 80040e0:	d504      	bpl.n	80040ec <__sflush_r+0x78>
 80040e2:	1c42      	adds	r2, r0, #1
 80040e4:	d101      	bne.n	80040ea <__sflush_r+0x76>
 80040e6:	682b      	ldr	r3, [r5, #0]
 80040e8:	b903      	cbnz	r3, 80040ec <__sflush_r+0x78>
 80040ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80040ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80040ee:	602f      	str	r7, [r5, #0]
 80040f0:	b1b9      	cbz	r1, 8004122 <__sflush_r+0xae>
 80040f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80040f6:	4299      	cmp	r1, r3
 80040f8:	d002      	beq.n	8004100 <__sflush_r+0x8c>
 80040fa:	4628      	mov	r0, r5
 80040fc:	f7ff fbf4 	bl	80038e8 <_free_r>
 8004100:	2300      	movs	r3, #0
 8004102:	6363      	str	r3, [r4, #52]	@ 0x34
 8004104:	e00d      	b.n	8004122 <__sflush_r+0xae>
 8004106:	2301      	movs	r3, #1
 8004108:	4628      	mov	r0, r5
 800410a:	47b0      	blx	r6
 800410c:	4602      	mov	r2, r0
 800410e:	1c50      	adds	r0, r2, #1
 8004110:	d1c9      	bne.n	80040a6 <__sflush_r+0x32>
 8004112:	682b      	ldr	r3, [r5, #0]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d0c6      	beq.n	80040a6 <__sflush_r+0x32>
 8004118:	2b1d      	cmp	r3, #29
 800411a:	d001      	beq.n	8004120 <__sflush_r+0xac>
 800411c:	2b16      	cmp	r3, #22
 800411e:	d11e      	bne.n	800415e <__sflush_r+0xea>
 8004120:	602f      	str	r7, [r5, #0]
 8004122:	2000      	movs	r0, #0
 8004124:	e022      	b.n	800416c <__sflush_r+0xf8>
 8004126:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800412a:	b21b      	sxth	r3, r3
 800412c:	e01b      	b.n	8004166 <__sflush_r+0xf2>
 800412e:	690f      	ldr	r7, [r1, #16]
 8004130:	2f00      	cmp	r7, #0
 8004132:	d0f6      	beq.n	8004122 <__sflush_r+0xae>
 8004134:	0793      	lsls	r3, r2, #30
 8004136:	680e      	ldr	r6, [r1, #0]
 8004138:	bf08      	it	eq
 800413a:	694b      	ldreq	r3, [r1, #20]
 800413c:	600f      	str	r7, [r1, #0]
 800413e:	bf18      	it	ne
 8004140:	2300      	movne	r3, #0
 8004142:	eba6 0807 	sub.w	r8, r6, r7
 8004146:	608b      	str	r3, [r1, #8]
 8004148:	f1b8 0f00 	cmp.w	r8, #0
 800414c:	dde9      	ble.n	8004122 <__sflush_r+0xae>
 800414e:	6a21      	ldr	r1, [r4, #32]
 8004150:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004152:	4643      	mov	r3, r8
 8004154:	463a      	mov	r2, r7
 8004156:	4628      	mov	r0, r5
 8004158:	47b0      	blx	r6
 800415a:	2800      	cmp	r0, #0
 800415c:	dc08      	bgt.n	8004170 <__sflush_r+0xfc>
 800415e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004162:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004166:	81a3      	strh	r3, [r4, #12]
 8004168:	f04f 30ff 	mov.w	r0, #4294967295
 800416c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004170:	4407      	add	r7, r0
 8004172:	eba8 0800 	sub.w	r8, r8, r0
 8004176:	e7e7      	b.n	8004148 <__sflush_r+0xd4>
 8004178:	20400001 	.word	0x20400001

0800417c <_fflush_r>:
 800417c:	b538      	push	{r3, r4, r5, lr}
 800417e:	690b      	ldr	r3, [r1, #16]
 8004180:	4605      	mov	r5, r0
 8004182:	460c      	mov	r4, r1
 8004184:	b913      	cbnz	r3, 800418c <_fflush_r+0x10>
 8004186:	2500      	movs	r5, #0
 8004188:	4628      	mov	r0, r5
 800418a:	bd38      	pop	{r3, r4, r5, pc}
 800418c:	b118      	cbz	r0, 8004196 <_fflush_r+0x1a>
 800418e:	6a03      	ldr	r3, [r0, #32]
 8004190:	b90b      	cbnz	r3, 8004196 <_fflush_r+0x1a>
 8004192:	f7ff faa1 	bl	80036d8 <__sinit>
 8004196:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d0f3      	beq.n	8004186 <_fflush_r+0xa>
 800419e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80041a0:	07d0      	lsls	r0, r2, #31
 80041a2:	d404      	bmi.n	80041ae <_fflush_r+0x32>
 80041a4:	0599      	lsls	r1, r3, #22
 80041a6:	d402      	bmi.n	80041ae <_fflush_r+0x32>
 80041a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80041aa:	f7ff fb9a 	bl	80038e2 <__retarget_lock_acquire_recursive>
 80041ae:	4628      	mov	r0, r5
 80041b0:	4621      	mov	r1, r4
 80041b2:	f7ff ff5f 	bl	8004074 <__sflush_r>
 80041b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80041b8:	07da      	lsls	r2, r3, #31
 80041ba:	4605      	mov	r5, r0
 80041bc:	d4e4      	bmi.n	8004188 <_fflush_r+0xc>
 80041be:	89a3      	ldrh	r3, [r4, #12]
 80041c0:	059b      	lsls	r3, r3, #22
 80041c2:	d4e1      	bmi.n	8004188 <_fflush_r+0xc>
 80041c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80041c6:	f7ff fb8d 	bl	80038e4 <__retarget_lock_release_recursive>
 80041ca:	e7dd      	b.n	8004188 <_fflush_r+0xc>

080041cc <__swbuf_r>:
 80041cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ce:	460e      	mov	r6, r1
 80041d0:	4614      	mov	r4, r2
 80041d2:	4605      	mov	r5, r0
 80041d4:	b118      	cbz	r0, 80041de <__swbuf_r+0x12>
 80041d6:	6a03      	ldr	r3, [r0, #32]
 80041d8:	b90b      	cbnz	r3, 80041de <__swbuf_r+0x12>
 80041da:	f7ff fa7d 	bl	80036d8 <__sinit>
 80041de:	69a3      	ldr	r3, [r4, #24]
 80041e0:	60a3      	str	r3, [r4, #8]
 80041e2:	89a3      	ldrh	r3, [r4, #12]
 80041e4:	071a      	lsls	r2, r3, #28
 80041e6:	d501      	bpl.n	80041ec <__swbuf_r+0x20>
 80041e8:	6923      	ldr	r3, [r4, #16]
 80041ea:	b943      	cbnz	r3, 80041fe <__swbuf_r+0x32>
 80041ec:	4621      	mov	r1, r4
 80041ee:	4628      	mov	r0, r5
 80041f0:	f000 f82a 	bl	8004248 <__swsetup_r>
 80041f4:	b118      	cbz	r0, 80041fe <__swbuf_r+0x32>
 80041f6:	f04f 37ff 	mov.w	r7, #4294967295
 80041fa:	4638      	mov	r0, r7
 80041fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041fe:	6823      	ldr	r3, [r4, #0]
 8004200:	6922      	ldr	r2, [r4, #16]
 8004202:	1a98      	subs	r0, r3, r2
 8004204:	6963      	ldr	r3, [r4, #20]
 8004206:	b2f6      	uxtb	r6, r6
 8004208:	4283      	cmp	r3, r0
 800420a:	4637      	mov	r7, r6
 800420c:	dc05      	bgt.n	800421a <__swbuf_r+0x4e>
 800420e:	4621      	mov	r1, r4
 8004210:	4628      	mov	r0, r5
 8004212:	f7ff ffb3 	bl	800417c <_fflush_r>
 8004216:	2800      	cmp	r0, #0
 8004218:	d1ed      	bne.n	80041f6 <__swbuf_r+0x2a>
 800421a:	68a3      	ldr	r3, [r4, #8]
 800421c:	3b01      	subs	r3, #1
 800421e:	60a3      	str	r3, [r4, #8]
 8004220:	6823      	ldr	r3, [r4, #0]
 8004222:	1c5a      	adds	r2, r3, #1
 8004224:	6022      	str	r2, [r4, #0]
 8004226:	701e      	strb	r6, [r3, #0]
 8004228:	6962      	ldr	r2, [r4, #20]
 800422a:	1c43      	adds	r3, r0, #1
 800422c:	429a      	cmp	r2, r3
 800422e:	d004      	beq.n	800423a <__swbuf_r+0x6e>
 8004230:	89a3      	ldrh	r3, [r4, #12]
 8004232:	07db      	lsls	r3, r3, #31
 8004234:	d5e1      	bpl.n	80041fa <__swbuf_r+0x2e>
 8004236:	2e0a      	cmp	r6, #10
 8004238:	d1df      	bne.n	80041fa <__swbuf_r+0x2e>
 800423a:	4621      	mov	r1, r4
 800423c:	4628      	mov	r0, r5
 800423e:	f7ff ff9d 	bl	800417c <_fflush_r>
 8004242:	2800      	cmp	r0, #0
 8004244:	d0d9      	beq.n	80041fa <__swbuf_r+0x2e>
 8004246:	e7d6      	b.n	80041f6 <__swbuf_r+0x2a>

08004248 <__swsetup_r>:
 8004248:	b538      	push	{r3, r4, r5, lr}
 800424a:	4b29      	ldr	r3, [pc, #164]	@ (80042f0 <__swsetup_r+0xa8>)
 800424c:	4605      	mov	r5, r0
 800424e:	6818      	ldr	r0, [r3, #0]
 8004250:	460c      	mov	r4, r1
 8004252:	b118      	cbz	r0, 800425c <__swsetup_r+0x14>
 8004254:	6a03      	ldr	r3, [r0, #32]
 8004256:	b90b      	cbnz	r3, 800425c <__swsetup_r+0x14>
 8004258:	f7ff fa3e 	bl	80036d8 <__sinit>
 800425c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004260:	0719      	lsls	r1, r3, #28
 8004262:	d422      	bmi.n	80042aa <__swsetup_r+0x62>
 8004264:	06da      	lsls	r2, r3, #27
 8004266:	d407      	bmi.n	8004278 <__swsetup_r+0x30>
 8004268:	2209      	movs	r2, #9
 800426a:	602a      	str	r2, [r5, #0]
 800426c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004270:	81a3      	strh	r3, [r4, #12]
 8004272:	f04f 30ff 	mov.w	r0, #4294967295
 8004276:	e033      	b.n	80042e0 <__swsetup_r+0x98>
 8004278:	0758      	lsls	r0, r3, #29
 800427a:	d512      	bpl.n	80042a2 <__swsetup_r+0x5a>
 800427c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800427e:	b141      	cbz	r1, 8004292 <__swsetup_r+0x4a>
 8004280:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004284:	4299      	cmp	r1, r3
 8004286:	d002      	beq.n	800428e <__swsetup_r+0x46>
 8004288:	4628      	mov	r0, r5
 800428a:	f7ff fb2d 	bl	80038e8 <_free_r>
 800428e:	2300      	movs	r3, #0
 8004290:	6363      	str	r3, [r4, #52]	@ 0x34
 8004292:	89a3      	ldrh	r3, [r4, #12]
 8004294:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004298:	81a3      	strh	r3, [r4, #12]
 800429a:	2300      	movs	r3, #0
 800429c:	6063      	str	r3, [r4, #4]
 800429e:	6923      	ldr	r3, [r4, #16]
 80042a0:	6023      	str	r3, [r4, #0]
 80042a2:	89a3      	ldrh	r3, [r4, #12]
 80042a4:	f043 0308 	orr.w	r3, r3, #8
 80042a8:	81a3      	strh	r3, [r4, #12]
 80042aa:	6923      	ldr	r3, [r4, #16]
 80042ac:	b94b      	cbnz	r3, 80042c2 <__swsetup_r+0x7a>
 80042ae:	89a3      	ldrh	r3, [r4, #12]
 80042b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80042b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042b8:	d003      	beq.n	80042c2 <__swsetup_r+0x7a>
 80042ba:	4621      	mov	r1, r4
 80042bc:	4628      	mov	r0, r5
 80042be:	f000 f84f 	bl	8004360 <__smakebuf_r>
 80042c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042c6:	f013 0201 	ands.w	r2, r3, #1
 80042ca:	d00a      	beq.n	80042e2 <__swsetup_r+0x9a>
 80042cc:	2200      	movs	r2, #0
 80042ce:	60a2      	str	r2, [r4, #8]
 80042d0:	6962      	ldr	r2, [r4, #20]
 80042d2:	4252      	negs	r2, r2
 80042d4:	61a2      	str	r2, [r4, #24]
 80042d6:	6922      	ldr	r2, [r4, #16]
 80042d8:	b942      	cbnz	r2, 80042ec <__swsetup_r+0xa4>
 80042da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80042de:	d1c5      	bne.n	800426c <__swsetup_r+0x24>
 80042e0:	bd38      	pop	{r3, r4, r5, pc}
 80042e2:	0799      	lsls	r1, r3, #30
 80042e4:	bf58      	it	pl
 80042e6:	6962      	ldrpl	r2, [r4, #20]
 80042e8:	60a2      	str	r2, [r4, #8]
 80042ea:	e7f4      	b.n	80042d6 <__swsetup_r+0x8e>
 80042ec:	2000      	movs	r0, #0
 80042ee:	e7f7      	b.n	80042e0 <__swsetup_r+0x98>
 80042f0:	2000001c 	.word	0x2000001c

080042f4 <_sbrk_r>:
 80042f4:	b538      	push	{r3, r4, r5, lr}
 80042f6:	4d06      	ldr	r5, [pc, #24]	@ (8004310 <_sbrk_r+0x1c>)
 80042f8:	2300      	movs	r3, #0
 80042fa:	4604      	mov	r4, r0
 80042fc:	4608      	mov	r0, r1
 80042fe:	602b      	str	r3, [r5, #0]
 8004300:	f7fc fc22 	bl	8000b48 <_sbrk>
 8004304:	1c43      	adds	r3, r0, #1
 8004306:	d102      	bne.n	800430e <_sbrk_r+0x1a>
 8004308:	682b      	ldr	r3, [r5, #0]
 800430a:	b103      	cbz	r3, 800430e <_sbrk_r+0x1a>
 800430c:	6023      	str	r3, [r4, #0]
 800430e:	bd38      	pop	{r3, r4, r5, pc}
 8004310:	20000254 	.word	0x20000254

08004314 <__swhatbuf_r>:
 8004314:	b570      	push	{r4, r5, r6, lr}
 8004316:	460c      	mov	r4, r1
 8004318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800431c:	2900      	cmp	r1, #0
 800431e:	b096      	sub	sp, #88	@ 0x58
 8004320:	4615      	mov	r5, r2
 8004322:	461e      	mov	r6, r3
 8004324:	da0d      	bge.n	8004342 <__swhatbuf_r+0x2e>
 8004326:	89a3      	ldrh	r3, [r4, #12]
 8004328:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800432c:	f04f 0100 	mov.w	r1, #0
 8004330:	bf14      	ite	ne
 8004332:	2340      	movne	r3, #64	@ 0x40
 8004334:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004338:	2000      	movs	r0, #0
 800433a:	6031      	str	r1, [r6, #0]
 800433c:	602b      	str	r3, [r5, #0]
 800433e:	b016      	add	sp, #88	@ 0x58
 8004340:	bd70      	pop	{r4, r5, r6, pc}
 8004342:	466a      	mov	r2, sp
 8004344:	f000 f848 	bl	80043d8 <_fstat_r>
 8004348:	2800      	cmp	r0, #0
 800434a:	dbec      	blt.n	8004326 <__swhatbuf_r+0x12>
 800434c:	9901      	ldr	r1, [sp, #4]
 800434e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004352:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004356:	4259      	negs	r1, r3
 8004358:	4159      	adcs	r1, r3
 800435a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800435e:	e7eb      	b.n	8004338 <__swhatbuf_r+0x24>

08004360 <__smakebuf_r>:
 8004360:	898b      	ldrh	r3, [r1, #12]
 8004362:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004364:	079d      	lsls	r5, r3, #30
 8004366:	4606      	mov	r6, r0
 8004368:	460c      	mov	r4, r1
 800436a:	d507      	bpl.n	800437c <__smakebuf_r+0x1c>
 800436c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004370:	6023      	str	r3, [r4, #0]
 8004372:	6123      	str	r3, [r4, #16]
 8004374:	2301      	movs	r3, #1
 8004376:	6163      	str	r3, [r4, #20]
 8004378:	b003      	add	sp, #12
 800437a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800437c:	ab01      	add	r3, sp, #4
 800437e:	466a      	mov	r2, sp
 8004380:	f7ff ffc8 	bl	8004314 <__swhatbuf_r>
 8004384:	9f00      	ldr	r7, [sp, #0]
 8004386:	4605      	mov	r5, r0
 8004388:	4639      	mov	r1, r7
 800438a:	4630      	mov	r0, r6
 800438c:	f7ff fb18 	bl	80039c0 <_malloc_r>
 8004390:	b948      	cbnz	r0, 80043a6 <__smakebuf_r+0x46>
 8004392:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004396:	059a      	lsls	r2, r3, #22
 8004398:	d4ee      	bmi.n	8004378 <__smakebuf_r+0x18>
 800439a:	f023 0303 	bic.w	r3, r3, #3
 800439e:	f043 0302 	orr.w	r3, r3, #2
 80043a2:	81a3      	strh	r3, [r4, #12]
 80043a4:	e7e2      	b.n	800436c <__smakebuf_r+0xc>
 80043a6:	89a3      	ldrh	r3, [r4, #12]
 80043a8:	6020      	str	r0, [r4, #0]
 80043aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043ae:	81a3      	strh	r3, [r4, #12]
 80043b0:	9b01      	ldr	r3, [sp, #4]
 80043b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80043b6:	b15b      	cbz	r3, 80043d0 <__smakebuf_r+0x70>
 80043b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043bc:	4630      	mov	r0, r6
 80043be:	f000 f81d 	bl	80043fc <_isatty_r>
 80043c2:	b128      	cbz	r0, 80043d0 <__smakebuf_r+0x70>
 80043c4:	89a3      	ldrh	r3, [r4, #12]
 80043c6:	f023 0303 	bic.w	r3, r3, #3
 80043ca:	f043 0301 	orr.w	r3, r3, #1
 80043ce:	81a3      	strh	r3, [r4, #12]
 80043d0:	89a3      	ldrh	r3, [r4, #12]
 80043d2:	431d      	orrs	r5, r3
 80043d4:	81a5      	strh	r5, [r4, #12]
 80043d6:	e7cf      	b.n	8004378 <__smakebuf_r+0x18>

080043d8 <_fstat_r>:
 80043d8:	b538      	push	{r3, r4, r5, lr}
 80043da:	4d07      	ldr	r5, [pc, #28]	@ (80043f8 <_fstat_r+0x20>)
 80043dc:	2300      	movs	r3, #0
 80043de:	4604      	mov	r4, r0
 80043e0:	4608      	mov	r0, r1
 80043e2:	4611      	mov	r1, r2
 80043e4:	602b      	str	r3, [r5, #0]
 80043e6:	f7fc fb87 	bl	8000af8 <_fstat>
 80043ea:	1c43      	adds	r3, r0, #1
 80043ec:	d102      	bne.n	80043f4 <_fstat_r+0x1c>
 80043ee:	682b      	ldr	r3, [r5, #0]
 80043f0:	b103      	cbz	r3, 80043f4 <_fstat_r+0x1c>
 80043f2:	6023      	str	r3, [r4, #0]
 80043f4:	bd38      	pop	{r3, r4, r5, pc}
 80043f6:	bf00      	nop
 80043f8:	20000254 	.word	0x20000254

080043fc <_isatty_r>:
 80043fc:	b538      	push	{r3, r4, r5, lr}
 80043fe:	4d06      	ldr	r5, [pc, #24]	@ (8004418 <_isatty_r+0x1c>)
 8004400:	2300      	movs	r3, #0
 8004402:	4604      	mov	r4, r0
 8004404:	4608      	mov	r0, r1
 8004406:	602b      	str	r3, [r5, #0]
 8004408:	f7fc fb86 	bl	8000b18 <_isatty>
 800440c:	1c43      	adds	r3, r0, #1
 800440e:	d102      	bne.n	8004416 <_isatty_r+0x1a>
 8004410:	682b      	ldr	r3, [r5, #0]
 8004412:	b103      	cbz	r3, 8004416 <_isatty_r+0x1a>
 8004414:	6023      	str	r3, [r4, #0]
 8004416:	bd38      	pop	{r3, r4, r5, pc}
 8004418:	20000254 	.word	0x20000254

0800441c <_init>:
 800441c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800441e:	bf00      	nop
 8004420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004422:	bc08      	pop	{r3}
 8004424:	469e      	mov	lr, r3
 8004426:	4770      	bx	lr

08004428 <_fini>:
 8004428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800442a:	bf00      	nop
 800442c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800442e:	bc08      	pop	{r3}
 8004430:	469e      	mov	lr, r3
 8004432:	4770      	bx	lr
