Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Sep 22 13:35:23 2017
| Host         : vldmr-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file srio_example_test_timing_summary_routed.rpt -rpx srio_example_test_timing_summary_routed.rpx
| Design       : srio_example_test
| Device       : 7k325t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.752        0.000                      0                25039        0.055        0.000                      0                25039        1.700        0.000                       0                 11670  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clkp                                                                 {0.000 3.200}        6.400           156.250         
  clkfbout                                                               {0.000 3.200}        6.400           156.250         
  clkout0                                                                {0.000 3.200}        6.400           156.250         
  clkout1                                                                {0.000 12.800}       25.600          39.063          
  clkout2                                                                {0.000 6.400}        12.800          78.125          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.865        0.000                      0                  657        0.055        0.000                      0                  657       15.590        0.000                       0                   345  
sys_clkp                                                                       5.228        0.000                      0                   12        0.172        0.000                      0                   12        1.700        0.000                       0                    20  
  clkfbout                                                                                                                                                                                                                 5.151        0.000                       0                     2  
  clkout0                                                                      3.752        0.000                      0                  116        0.108        0.000                      0                  116        2.400        0.000                       0                    64  
  clkout1                                                                     18.391        0.000                      0                22490        0.057        0.000                      0                22490       11.890        0.000                       0                 10652  
  clkout2                                                                      8.679        0.000                      0                  975        0.084        0.000                      0                  975        4.800        0.000                       0                   587  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout1             9.364        0.000                      0                  128        0.130        0.000                      0                  128  
clkout1       clkout2             7.626        0.000                      0                  125        0.111        0.000                      0                  125  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        clkout1                                                                  clkout1                                                                       22.261        0.000                      0                  498        0.215        0.000                      0                  498  
**async_default**                                                        clkout2                                                                  clkout1                                                                       10.126        0.000                      0                    4        0.420        0.000                      0                    4  
**async_default**                                                        clkout1                                                                  clkout2                                                                        9.960        0.000                      0                    5        0.318        0.000                      0                    5  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.174        0.000                      0                  118        0.172        0.000                      0                  118  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.578ns (10.097%)  route 5.147ns (89.903%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.629     8.334    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I3_O)        0.053     8.387 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.556     9.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X81Y106        LUT2 (Prop_lut2_I0_O)        0.068    10.011 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.802    10.813    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.484    37.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.604    38.073    
                         clock uncertainty           -0.035    38.038    
    SLICE_X87Y107        FDCE (Setup_fdce_C_CE)      -0.360    37.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         37.678    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                 26.865    

Slack (MET) :             26.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.578ns (10.097%)  route 5.147ns (89.903%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.629     8.334    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I3_O)        0.053     8.387 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.556     9.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X81Y106        LUT2 (Prop_lut2_I0_O)        0.068    10.011 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.802    10.813    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.484    37.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.604    38.073    
                         clock uncertainty           -0.035    38.038    
    SLICE_X87Y107        FDCE (Setup_fdce_C_CE)      -0.360    37.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         37.678    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                 26.865    

Slack (MET) :             26.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.578ns (10.097%)  route 5.147ns (89.903%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.629     8.334    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I3_O)        0.053     8.387 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.556     9.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X81Y106        LUT2 (Prop_lut2_I0_O)        0.068    10.011 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.802    10.813    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.484    37.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.604    38.073    
                         clock uncertainty           -0.035    38.038    
    SLICE_X87Y107        FDCE (Setup_fdce_C_CE)      -0.360    37.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         37.678    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                 26.865    

Slack (MET) :             26.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.578ns (10.097%)  route 5.147ns (89.903%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.629     8.334    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I3_O)        0.053     8.387 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.556     9.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X81Y106        LUT2 (Prop_lut2_I0_O)        0.068    10.011 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.802    10.813    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.484    37.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.604    38.073    
                         clock uncertainty           -0.035    38.038    
    SLICE_X87Y107        FDCE (Setup_fdce_C_CE)      -0.360    37.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         37.678    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                 26.865    

Slack (MET) :             26.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.578ns (10.097%)  route 5.147ns (89.903%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.629     8.334    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I3_O)        0.053     8.387 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.556     9.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X81Y106        LUT2 (Prop_lut2_I0_O)        0.068    10.011 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.802    10.813    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.484    37.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism              0.604    38.073    
                         clock uncertainty           -0.035    38.038    
    SLICE_X87Y107        FDCE (Setup_fdce_C_CE)      -0.360    37.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         37.678    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                 26.865    

Slack (MET) :             26.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.578ns (10.097%)  route 5.147ns (89.903%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.629     8.334    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I3_O)        0.053     8.387 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.556     9.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X81Y106        LUT2 (Prop_lut2_I0_O)        0.068    10.011 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.802    10.813    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.484    37.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism              0.604    38.073    
                         clock uncertainty           -0.035    38.038    
    SLICE_X87Y107        FDCE (Setup_fdce_C_CE)      -0.360    37.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         37.678    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                 26.865    

Slack (MET) :             26.964ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.578ns (10.275%)  route 5.047ns (89.725%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.629     8.334    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I3_O)        0.053     8.387 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.556     9.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X81Y106        LUT2 (Prop_lut2_I0_O)        0.068    10.011 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.702    10.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.484    37.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.604    38.073    
                         clock uncertainty           -0.035    38.038    
    SLICE_X87Y108        FDCE (Setup_fdce_C_CE)      -0.360    37.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         37.678    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                 26.964    

Slack (MET) :             26.964ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.578ns (10.275%)  route 5.047ns (89.725%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.629     8.334    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I3_O)        0.053     8.387 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.556     9.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X81Y106        LUT2 (Prop_lut2_I0_O)        0.068    10.011 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.702    10.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.484    37.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.604    38.073    
                         clock uncertainty           -0.035    38.038    
    SLICE_X87Y108        FDCE (Setup_fdce_C_CE)      -0.360    37.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         37.678    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                 26.964    

Slack (MET) :             26.964ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.578ns (10.275%)  route 5.047ns (89.725%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.629     8.334    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I3_O)        0.053     8.387 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.556     9.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X81Y106        LUT2 (Prop_lut2_I0_O)        0.068    10.011 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.702    10.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.484    37.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.604    38.073    
                         clock uncertainty           -0.035    38.038    
    SLICE_X87Y108        FDCE (Setup_fdce_C_CE)      -0.360    37.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         37.678    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                 26.964    

Slack (MET) :             26.964ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.578ns (10.275%)  route 5.047ns (89.725%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.629     8.334    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I3_O)        0.053     8.387 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.556     9.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X81Y106        LUT2 (Prop_lut2_I0_O)        0.068    10.011 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.702    10.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.484    37.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.604    38.073    
                         clock uncertainty           -0.035    38.038    
    SLICE_X87Y108        FDCE (Setup_fdce_C_CE)      -0.360    37.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         37.678    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                 26.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.091ns (58.123%)  route 0.066ns (41.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.598     2.204    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDCE (Prop_fdce_C_Q)         0.091     2.295 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.066     2.361    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X86Y108        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.817     2.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y108        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.480     2.215    
    SLICE_X86Y108        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     2.306    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.563%)  route 0.100ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.598     2.204    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.091     2.295 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.100     2.396    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X86Y107        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.817     2.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y107        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.480     2.215    
    SLICE_X86Y107        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.311    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.286%)  route 0.111ns (52.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.598     2.204    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X84Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.100     2.304 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.111     2.416    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X86Y107        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.817     2.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y107        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.477     2.218    
    SLICE_X86Y107        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.801%)  route 0.303ns (75.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y106        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.100     2.303 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.303     2.607    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X82Y108        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.815     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y108        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.477     2.216    
    SLICE_X82Y108        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.513    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.801%)  route 0.303ns (75.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y106        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.100     2.303 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.303     2.607    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X82Y108        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.815     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y108        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.477     2.216    
    SLICE_X82Y108        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.513    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.801%)  route 0.303ns (75.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y106        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.100     2.303 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.303     2.607    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X82Y108        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.815     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y108        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.477     2.216    
    SLICE_X82Y108        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.513    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.801%)  route 0.303ns (75.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y106        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.100     2.303 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.303     2.607    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X82Y108        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.815     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y108        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.477     2.216    
    SLICE_X82Y108        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.513    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.801%)  route 0.303ns (75.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y106        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.100     2.303 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.303     2.607    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X82Y108        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.815     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y108        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.477     2.216    
    SLICE_X82Y108        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.513    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.801%)  route 0.303ns (75.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y106        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.100     2.303 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.303     2.607    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X82Y108        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.815     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y108        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.477     2.216    
    SLICE_X82Y108        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.513    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.801%)  route 0.303ns (75.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y106        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.100     2.303 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.303     2.607    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X82Y108        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.815     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y108        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.477     2.216    
    SLICE_X82Y108        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     2.513    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y16  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X81Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X81Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X78Y119   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X80Y117   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X76Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X76Y117   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X76Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X76Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X76Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y107   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y107   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y108   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clkp
  To Clock:  sys_clkp

Setup :            0  Failing Endpoints,  Worst Slack        5.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     5.538 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.538    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y155       FDRE (Setup_fdre_C_D)        0.071    10.765    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y154       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     5.538 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.538    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y154       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y154       FDRE (Setup_fdre_C_D)        0.071    10.765    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.269ns (28.255%)  route 0.683ns (71.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y155       FDRE (Prop_fdre_C_Q)         0.269     4.599 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/Q
                         net (fo=1, routed)           0.683     5.282    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync4
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X144Y155       FDRE (Setup_fdre_C_D)       -0.017    10.677    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         10.677    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y154       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     5.226 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.226    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y154       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    10.650    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.650    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     5.235 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.235    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y155       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    10.668    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y154       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     5.235 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     5.235    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y154       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    10.668    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     5.226 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.226    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y155       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    10.664    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y154       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     5.226 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.226    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y154       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    10.664    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.246ns (31.170%)  route 0.543ns (68.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y155       FDRE (Prop_fdre_C_Q)         0.246     4.576 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/Q
                         net (fo=2, routed)           0.543     5.119    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync5
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/C
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X144Y155       FDRE (Setup_fdre_C_D)       -0.120    10.574    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         10.574    
                         arrival time                          -5.119    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.246ns (36.750%)  route 0.423ns (63.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y155       FDRE (Prop_fdre_C_Q)         0.246     4.576 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.423     4.999    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync1
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X144Y155       FDRE (Setup_fdre_C_D)       -0.123    10.571    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         10.571    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  5.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.219 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.219    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y155       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.047    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y154       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.219 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.219    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y154       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.047    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.224 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.224    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y155       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.050    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y154       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.224 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.224    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y154       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.050    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y154       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.224 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.224    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y154       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.042    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.566%)  route 0.165ns (64.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y155       FDRE (Prop_fdre_C_Q)         0.091     1.039 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/Q
                         net (fo=1, routed)           0.165     1.203    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync3
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
                         clock pessimism             -0.496     0.948    
    SLICE_X144Y155       FDRE (Hold_fdre_C_D)        -0.004     0.944    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.091ns (35.633%)  route 0.164ns (64.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y155       FDRE (Prop_fdre_C_Q)         0.091     1.039 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.164     1.203    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync1
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
                         clock pessimism             -0.496     0.948    
    SLICE_X144Y155       FDRE (Hold_fdre_C_D)        -0.006     0.942    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.886%)  route 0.214ns (68.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y155       FDRE (Prop_fdre_C_Q)         0.100     1.048 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/Q
                         net (fo=1, routed)           0.214     1.261    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync2
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
                         clock pessimism             -0.496     0.948    
    SLICE_X144Y155       FDRE (Hold_fdre_C_D)         0.044     0.992    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.346 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.346    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y155       FDRE (Hold_fdre_C_D)         0.087     1.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y154       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.346 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.346    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y154       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y154       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y154       FDRE (Hold_fdre_C_D)         0.087     1.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clkp
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     BUFG/I                   n/a            1.600         6.400       4.800      BUFGCTRL_X0Y0       srio_ip/inst/srio_clk_inst/refclk_bufg_inst/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.538         6.400       4.862      IBUFDS_GTE2_X0Y0    srio_ip/inst/srio_clk_inst/u_refclk_ibufds/I
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         6.400       4.862      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         6.400       4.907      GTXE2_COMMON_X0Y0   srio_ip/inst/k7_v7_gtxe2_common_inst/gtxe2_common_0_i/GTREFCLK0
Min Period        n/a     MMCME2_ADV/CLKIN1        n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X144Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X144Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X144Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.400       5.700      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.400       5.700      SLICE_X142Y154      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/C
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y154      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y154      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y154      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y154      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y154      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y154      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.400       206.960    MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.428ns (18.471%)  route 1.889ns (81.529%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.945ns = ( 14.345 - 6.400 ) 
    Source Clock Delay      (SCD):    9.559ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.472     9.559    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDRE (Prop_fdre_C_Q)         0.269     9.828 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.573    10.401    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X132Y153       LUT6 (Prop_lut6_I2_O)        0.053    10.454 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.559    11.013    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y155       LUT6 (Prop_lut6_I5_O)        0.053    11.066 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.152    11.218    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y155       LUT2 (Prop_lut2_I0_O)        0.053    11.271 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.605    11.876    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.361    14.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              1.591    15.936    
                         clock uncertainty           -0.063    15.872    
    SLICE_X133Y153       FDRE (Setup_fdre_C_CE)      -0.244    15.628    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.428ns (18.471%)  route 1.889ns (81.529%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.945ns = ( 14.345 - 6.400 ) 
    Source Clock Delay      (SCD):    9.559ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.472     9.559    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDRE (Prop_fdre_C_Q)         0.269     9.828 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.573    10.401    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X132Y153       LUT6 (Prop_lut6_I2_O)        0.053    10.454 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.559    11.013    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y155       LUT6 (Prop_lut6_I5_O)        0.053    11.066 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.152    11.218    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y155       LUT2 (Prop_lut2_I0_O)        0.053    11.271 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.605    11.876    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.361    14.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              1.591    15.936    
                         clock uncertainty           -0.063    15.872    
    SLICE_X133Y153       FDRE (Setup_fdre_C_CE)      -0.244    15.628    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.428ns (18.471%)  route 1.889ns (81.529%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.945ns = ( 14.345 - 6.400 ) 
    Source Clock Delay      (SCD):    9.559ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.472     9.559    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDRE (Prop_fdre_C_Q)         0.269     9.828 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.573    10.401    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X132Y153       LUT6 (Prop_lut6_I2_O)        0.053    10.454 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.559    11.013    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y155       LUT6 (Prop_lut6_I5_O)        0.053    11.066 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.152    11.218    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y155       LUT2 (Prop_lut2_I0_O)        0.053    11.271 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.605    11.876    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.361    14.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              1.591    15.936    
                         clock uncertainty           -0.063    15.872    
    SLICE_X133Y153       FDRE (Setup_fdre_C_CE)      -0.244    15.628    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.428ns (18.471%)  route 1.889ns (81.529%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.945ns = ( 14.345 - 6.400 ) 
    Source Clock Delay      (SCD):    9.559ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.472     9.559    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDRE (Prop_fdre_C_Q)         0.269     9.828 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.573    10.401    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X132Y153       LUT6 (Prop_lut6_I2_O)        0.053    10.454 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.559    11.013    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y155       LUT6 (Prop_lut6_I5_O)        0.053    11.066 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.152    11.218    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y155       LUT2 (Prop_lut2_I0_O)        0.053    11.271 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.605    11.876    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.361    14.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              1.591    15.936    
                         clock uncertainty           -0.063    15.872    
    SLICE_X133Y153       FDRE (Setup_fdre_C_CE)      -0.244    15.628    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.428ns (19.068%)  route 1.817ns (80.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.946ns = ( 14.346 - 6.400 ) 
    Source Clock Delay      (SCD):    9.559ns
    Clock Pessimism Removal (CPR):    1.613ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.472     9.559    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDRE (Prop_fdre_C_Q)         0.269     9.828 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.573    10.401    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X132Y153       LUT6 (Prop_lut6_I2_O)        0.053    10.454 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.559    11.013    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y155       LUT6 (Prop_lut6_I5_O)        0.053    11.066 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.152    11.218    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y155       LUT2 (Prop_lut2_I0_O)        0.053    11.271 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.532    11.803    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.362    14.346    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              1.613    15.959    
                         clock uncertainty           -0.063    15.895    
    SLICE_X133Y152       FDRE (Setup_fdre_C_CE)      -0.244    15.651    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.651    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.428ns (19.068%)  route 1.817ns (80.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.946ns = ( 14.346 - 6.400 ) 
    Source Clock Delay      (SCD):    9.559ns
    Clock Pessimism Removal (CPR):    1.613ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.472     9.559    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDRE (Prop_fdre_C_Q)         0.269     9.828 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.573    10.401    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X132Y153       LUT6 (Prop_lut6_I2_O)        0.053    10.454 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.559    11.013    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y155       LUT6 (Prop_lut6_I5_O)        0.053    11.066 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.152    11.218    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y155       LUT2 (Prop_lut2_I0_O)        0.053    11.271 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.532    11.803    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.362    14.346    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              1.613    15.959    
                         clock uncertainty           -0.063    15.895    
    SLICE_X133Y152       FDRE (Setup_fdre_C_CE)      -0.244    15.651    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.651    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.428ns (19.068%)  route 1.817ns (80.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.946ns = ( 14.346 - 6.400 ) 
    Source Clock Delay      (SCD):    9.559ns
    Clock Pessimism Removal (CPR):    1.613ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.472     9.559    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDRE (Prop_fdre_C_Q)         0.269     9.828 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.573    10.401    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X132Y153       LUT6 (Prop_lut6_I2_O)        0.053    10.454 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.559    11.013    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y155       LUT6 (Prop_lut6_I5_O)        0.053    11.066 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.152    11.218    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y155       LUT2 (Prop_lut2_I0_O)        0.053    11.271 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.532    11.803    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.362    14.346    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              1.613    15.959    
                         clock uncertainty           -0.063    15.895    
    SLICE_X133Y152       FDRE (Setup_fdre_C_CE)      -0.244    15.651    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.651    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.428ns (19.068%)  route 1.817ns (80.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.946ns = ( 14.346 - 6.400 ) 
    Source Clock Delay      (SCD):    9.559ns
    Clock Pessimism Removal (CPR):    1.613ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.472     9.559    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDRE (Prop_fdre_C_Q)         0.269     9.828 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.573    10.401    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X132Y153       LUT6 (Prop_lut6_I2_O)        0.053    10.454 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.559    11.013    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y155       LUT6 (Prop_lut6_I5_O)        0.053    11.066 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.152    11.218    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y155       LUT2 (Prop_lut2_I0_O)        0.053    11.271 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.532    11.803    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.362    14.346    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              1.613    15.959    
                         clock uncertainty           -0.063    15.895    
    SLICE_X133Y152       FDRE (Setup_fdre_C_CE)      -0.244    15.651    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.651    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.428ns (19.401%)  route 1.778ns (80.599%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.945ns = ( 14.345 - 6.400 ) 
    Source Clock Delay      (SCD):    9.559ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.472     9.559    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDRE (Prop_fdre_C_Q)         0.269     9.828 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.573    10.401    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X132Y153       LUT6 (Prop_lut6_I2_O)        0.053    10.454 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.559    11.013    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y155       LUT6 (Prop_lut6_I5_O)        0.053    11.066 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.152    11.218    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y155       LUT2 (Prop_lut2_I0_O)        0.053    11.271 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.494    11.765    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.361    14.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              1.591    15.936    
                         clock uncertainty           -0.063    15.872    
    SLICE_X133Y155       FDRE (Setup_fdre_C_CE)      -0.244    15.628    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.428ns (19.401%)  route 1.778ns (80.599%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.945ns = ( 14.345 - 6.400 ) 
    Source Clock Delay      (SCD):    9.559ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.472     9.559    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDRE (Prop_fdre_C_Q)         0.269     9.828 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.573    10.401    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X132Y153       LUT6 (Prop_lut6_I2_O)        0.053    10.454 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.559    11.013    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y155       LUT6 (Prop_lut6_I5_O)        0.053    11.066 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.152    11.218    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y155       LUT2 (Prop_lut2_I0_O)        0.053    11.271 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.494    11.765    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.361    14.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              1.591    15.936    
                         clock uncertainty           -0.063    15.872    
    SLICE_X133Y155       FDRE (Setup_fdre_C_CE)      -0.244    15.628    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  3.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.590     3.197    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X135Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y162       FDRE (Prop_fdre_C_Q)         0.100     3.297 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.352    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X135Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.789     4.058    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X135Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.861     3.197    
    SLICE_X135Y162       FDRE (Hold_fdre_C_D)         0.047     3.244    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.244    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.593     3.200    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X134Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y155       FDRE (Prop_fdre_C_Q)         0.118     3.318 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.373    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X134Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.793     4.062    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X134Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.862     3.200    
    SLICE_X134Y155       FDRE (Hold_fdre_C_D)         0.042     3.242    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.590     3.197    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X134Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y162       FDRE (Prop_fdre_C_Q)         0.118     3.315 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.370    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X134Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.789     4.058    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X134Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.861     3.197    
    SLICE_X134Y162       FDRE (Hold_fdre_C_D)         0.042     3.239    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.592     3.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X132Y156       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y156       FDRE (Prop_fdre_C_Q)         0.118     3.317 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.372    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X132Y156       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.793     4.062    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X132Y156       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.863     3.199    
    SLICE_X132Y156       FDRE (Hold_fdre_C_D)         0.042     3.241    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.179ns (73.523%)  route 0.064ns (26.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.590     3.197    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/gt_clk
    SLICE_X134Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y162       FDRE (Prop_fdre_C_Q)         0.107     3.304 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.064     3.368    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X134Y162       LUT4 (Prop_lut4_I3_O)        0.072     3.440 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     3.440    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_i_1__0_n_0
    SLICE_X134Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.789     4.058    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/gt_clk
    SLICE_X134Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.861     3.197    
    SLICE_X134Y162       FDRE (Hold_fdre_C_D)         0.087     3.284    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.440    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.146ns (51.809%)  route 0.136ns (48.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.593     3.200    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X134Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y155       FDRE (Prop_fdre_C_Q)         0.118     3.318 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.136     3.453    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3
    SLICE_X132Y155       LUT4 (Prop_lut4_I3_O)        0.028     3.481 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.481    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X132Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.793     4.062    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X132Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.830     3.232    
    SLICE_X132Y155       FDRE (Hold_fdre_C_D)         0.087     3.319    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.590     3.197    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X135Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y162       FDRE (Prop_fdre_C_Q)         0.091     3.288 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.109     3.396    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
    SLICE_X135Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.789     4.058    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X135Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.861     3.197    
    SLICE_X135Y162       FDRE (Hold_fdre_C_D)         0.006     3.203    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.203    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.177ns (62.726%)  route 0.105ns (37.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.592     3.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y153       FDRE (Prop_fdre_C_Q)         0.100     3.299 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.105     3.404    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X133Y153       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.481 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.481    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_4
    SLICE_X133Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.793     4.062    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism             -0.863     3.199    
    SLICE_X133Y153       FDRE (Hold_fdre_C_D)         0.071     3.270    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.107ns (49.839%)  route 0.108ns (50.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.593     3.200    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X134Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y155       FDRE (Prop_fdre_C_Q)         0.107     3.307 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.108     3.414    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X134Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.793     4.062    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X134Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.862     3.200    
    SLICE_X134Y155       FDRE (Hold_fdre_C_D)         0.002     3.202    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.107ns (49.839%)  route 0.108ns (50.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.590     3.197    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X134Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y162       FDRE (Prop_fdre_C_Q)         0.107     3.304 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.108     3.411    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X134Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.789     4.058    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X134Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.861     3.197    
    SLICE_X134Y162       FDRE (Hold_fdre_C_D)         0.002     3.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           3.411    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            4.000         6.400       2.400      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            4.000         6.400       2.400      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.600         6.400       4.800      BUFGCTRL_X0Y31      srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0      n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X135Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X135Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0      n/a            213.360       6.400       206.960    MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X135Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X135Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X135Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X134Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X135Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X135Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       18.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.391ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_lhrx_tready_d_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.520ns (7.231%)  route 6.672ns (92.769%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.078ns = ( 33.678 - 25.600 ) 
    Source Clock Delay      (SCD):    9.677ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.590     9.677    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/log_clk
    SLICE_X98Y130        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_lhrx_tready_d_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y130        FDRE (Prop_fdre_C_Q)         0.308     9.985 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_lhrx_tready_d_reg_rep__0/Q
                         net (fo=105, routed)         2.157    12.141    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/la_lhrx_tready_d_reg_rep__0_0
    SLICE_X86Y136        LUT4 (Prop_lut4_I1_O)        0.053    12.194 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2/O
                         net (fo=101, routed)         1.023    13.218    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2_n_0
    SLICE_X92Y129        LUT6 (Prop_lut6_I4_O)        0.053    13.271 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=104, routed)         3.035    16.306    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X110Y135       LUT6 (Prop_lut6_I2_O)        0.053    16.359 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[2]_i_2/O
                         net (fo=1, routed)           0.456    16.815    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[2]_i_2_n_0
    SLICE_X110Y135       LUT6 (Prop_lut6_I5_O)        0.053    16.868 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[2]_i_1/O
                         net (fo=1, routed)           0.000    16.868    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[2]_i_1_n_0
    SLICE_X110Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.494    33.678    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X110Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[2]/C
                         clock pessimism              1.587    35.265    
                         clock uncertainty           -0.077    35.187    
    SLICE_X110Y135       FDRE (Setup_fdre_C_D)        0.072    35.259    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[2]
  -------------------------------------------------------------------
                         required time                         35.259    
                         arrival time                         -16.868    
  -------------------------------------------------------------------
                         slack                                 18.391    

Slack (MET) :             18.442ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_lhrx_tready_d_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 0.520ns (7.319%)  route 6.584ns (92.681%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.079ns = ( 33.679 - 25.600 ) 
    Source Clock Delay      (SCD):    9.677ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.590     9.677    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/log_clk
    SLICE_X98Y130        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_lhrx_tready_d_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y130        FDRE (Prop_fdre_C_Q)         0.308     9.985 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_lhrx_tready_d_reg_rep__0/Q
                         net (fo=105, routed)         2.157    12.141    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/la_lhrx_tready_d_reg_rep__0_0
    SLICE_X86Y136        LUT4 (Prop_lut4_I1_O)        0.053    12.194 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2/O
                         net (fo=101, routed)         1.023    13.218    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2_n_0
    SLICE_X92Y129        LUT6 (Prop_lut6_I4_O)        0.053    13.271 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=104, routed)         3.059    16.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X108Y137       LUT6 (Prop_lut6_I2_O)        0.053    16.383 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[26]_i_2/O
                         net (fo=1, routed)           0.345    16.728    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[26]_i_2_n_0
    SLICE_X109Y137       LUT6 (Prop_lut6_I5_O)        0.053    16.781 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[26]_i_1/O
                         net (fo=1, routed)           0.000    16.781    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[26]_i_1_n_0
    SLICE_X109Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.495    33.679    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X109Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[26]/C
                         clock pessimism              1.587    35.266    
                         clock uncertainty           -0.077    35.188    
    SLICE_X109Y137       FDRE (Setup_fdre_C_D)        0.035    35.223    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[26]
  -------------------------------------------------------------------
                         required time                         35.223    
                         arrival time                         -16.781    
  -------------------------------------------------------------------
                         slack                                 18.442    

Slack (MET) :             18.511ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.414ns (6.207%)  route 6.256ns (93.793%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.129ns = ( 33.729 - 25.600 ) 
    Source Clock Delay      (SCD):    9.814ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.727     9.814    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X148Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y141       FDRE (Prop_fdre_C_Q)         0.308    10.122 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_stall_reg/Q
                         net (fo=69, routed)          2.870    12.991    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/PTP_stall_reg
    SLICE_X136Y131       LUT6 (Prop_lut6_I2_O)        0.053    13.044 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/no_wirethrough_gen.data_valid_stage2_i_4/O
                         net (fo=97, routed)          2.090    15.134    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/no_wirethrough_gen.data_stage3_reg[79]_0
    SLICE_X148Y120       LUT2 (Prop_lut2_I0_O)        0.053    15.187 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/no_wirethrough_gen.data_stage3[79]_i_1/O
                         net (fo=70, routed)          1.296    16.483    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_valid_stage3_reg_1[0]
    SLICE_X141Y125       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.545    33.729    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/phy_clk
    SLICE_X141Y125       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[12]/C
                         clock pessimism              1.587    35.316    
                         clock uncertainty           -0.077    35.238    
    SLICE_X141Y125       FDRE (Setup_fdre_C_CE)      -0.244    34.994    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[12]
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -16.483    
  -------------------------------------------------------------------
                         slack                                 18.511    

Slack (MET) :             18.511ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.414ns (6.207%)  route 6.256ns (93.793%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.129ns = ( 33.729 - 25.600 ) 
    Source Clock Delay      (SCD):    9.814ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.727     9.814    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X148Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y141       FDRE (Prop_fdre_C_Q)         0.308    10.122 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_stall_reg/Q
                         net (fo=69, routed)          2.870    12.991    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/PTP_stall_reg
    SLICE_X136Y131       LUT6 (Prop_lut6_I2_O)        0.053    13.044 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/no_wirethrough_gen.data_valid_stage2_i_4/O
                         net (fo=97, routed)          2.090    15.134    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/no_wirethrough_gen.data_stage3_reg[79]_0
    SLICE_X148Y120       LUT2 (Prop_lut2_I0_O)        0.053    15.187 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/no_wirethrough_gen.data_stage3[79]_i_1/O
                         net (fo=70, routed)          1.296    16.483    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_valid_stage3_reg_1[0]
    SLICE_X141Y125       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.545    33.729    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/phy_clk
    SLICE_X141Y125       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[14]/C
                         clock pessimism              1.587    35.316    
                         clock uncertainty           -0.077    35.238    
    SLICE_X141Y125       FDRE (Setup_fdre_C_CE)      -0.244    34.994    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[14]
  -------------------------------------------------------------------
                         required time                         34.994    
                         arrival time                         -16.483    
  -------------------------------------------------------------------
                         slack                                 18.511    

Slack (MET) :             18.607ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.414ns (6.299%)  route 6.159ns (93.701%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.128ns = ( 33.728 - 25.600 ) 
    Source Clock Delay      (SCD):    9.814ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.727     9.814    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X148Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y141       FDRE (Prop_fdre_C_Q)         0.308    10.122 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_stall_reg/Q
                         net (fo=69, routed)          2.870    12.991    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/PTP_stall_reg
    SLICE_X136Y131       LUT6 (Prop_lut6_I2_O)        0.053    13.044 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/no_wirethrough_gen.data_valid_stage2_i_4/O
                         net (fo=97, routed)          2.090    15.134    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/no_wirethrough_gen.data_stage3_reg[79]_0
    SLICE_X148Y120       LUT2 (Prop_lut2_I0_O)        0.053    15.187 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/no_wirethrough_gen.data_stage3[79]_i_1/O
                         net (fo=70, routed)          1.200    16.386    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_valid_stage3_reg_1[0]
    SLICE_X137Y125       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.544    33.728    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/phy_clk
    SLICE_X137Y125       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[56]/C
                         clock pessimism              1.587    35.315    
                         clock uncertainty           -0.077    35.237    
    SLICE_X137Y125       FDRE (Setup_fdre_C_CE)      -0.244    34.993    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[56]
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -16.386    
  -------------------------------------------------------------------
                         slack                                 18.607    

Slack (MET) :             18.720ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_lhrx_tready_d_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 0.467ns (6.841%)  route 6.359ns (93.159%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.079ns = ( 33.679 - 25.600 ) 
    Source Clock Delay      (SCD):    9.677ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.590     9.677    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/log_clk
    SLICE_X98Y130        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_lhrx_tready_d_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y130        FDRE (Prop_fdre_C_Q)         0.308     9.985 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_lhrx_tready_d_reg_rep__0/Q
                         net (fo=105, routed)         2.736    12.721    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/la_lhrx_tready_d_reg_rep__0_0
    SLICE_X82Y133        LUT3 (Prop_lut3_I2_O)        0.053    12.774 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[63]_i_3/O
                         net (fo=96, routed)          3.312    16.085    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[63]_i_3_n_0
    SLICE_X112Y137       LUT6 (Prop_lut6_I4_O)        0.053    16.138 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[14]_i_2/O
                         net (fo=1, routed)           0.312    16.450    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[14]_i_2_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I5_O)        0.053    16.503 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[14]_i_1/O
                         net (fo=1, routed)           0.000    16.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[14]_i_1_n_0
    SLICE_X112Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.495    33.679    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X112Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[14]/C
                         clock pessimism              1.587    35.266    
                         clock uncertainty           -0.077    35.188    
    SLICE_X112Y136       FDRE (Setup_fdre_C_D)        0.035    35.223    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[14]
  -------------------------------------------------------------------
                         required time                         35.223    
                         arrival time                         -16.503    
  -------------------------------------------------------------------
                         slack                                 18.720    

Slack (MET) :             18.758ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.414ns (6.422%)  route 6.033ns (93.578%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.128ns = ( 33.728 - 25.600 ) 
    Source Clock Delay      (SCD):    9.814ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.727     9.814    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X148Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y141       FDRE (Prop_fdre_C_Q)         0.308    10.122 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_stall_reg/Q
                         net (fo=69, routed)          2.870    12.991    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/PTP_stall_reg
    SLICE_X136Y131       LUT6 (Prop_lut6_I2_O)        0.053    13.044 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/no_wirethrough_gen.data_valid_stage2_i_4/O
                         net (fo=97, routed)          2.090    15.134    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/no_wirethrough_gen.data_stage3_reg[79]_0
    SLICE_X148Y120       LUT2 (Prop_lut2_I0_O)        0.053    15.187 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/no_wirethrough_gen.data_stage3[79]_i_1/O
                         net (fo=70, routed)          1.074    16.260    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_valid_stage3_reg_1[0]
    SLICE_X138Y124       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.544    33.728    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/phy_clk
    SLICE_X138Y124       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[45]/C
                         clock pessimism              1.587    35.315    
                         clock uncertainty           -0.077    35.237    
    SLICE_X138Y124       FDRE (Setup_fdre_C_CE)      -0.219    35.018    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[45]
  -------------------------------------------------------------------
                         required time                         35.018    
                         arrival time                         -16.260    
  -------------------------------------------------------------------
                         slack                                 18.758    

Slack (MET) :             18.815ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 0.760ns (11.844%)  route 5.657ns (88.156%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.107ns = ( 33.707 - 25.600 ) 
    Source Clock Delay      (SCD):    9.680ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.593     9.680    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X85Y112        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDRE (Prop_fdre_C_Q)         0.269     9.949 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=147, routed)         1.966    11.915    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_daddr_o[3]
    SLICE_X92Y105        LUT6 (Prop_lut6_I4_O)        0.053    11.968 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.344    12.312    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X93Y105        LUT6 (Prop_lut6_I2_O)        0.053    12.365 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=1, routed)           0.302    12.667    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X93Y105        LUT4 (Prop_lut4_I1_O)        0.053    12.720 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/current_state[4]_i_3/O
                         net (fo=4, routed)           0.773    13.493    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X109Y102       LUT5 (Prop_lut5_I3_O)        0.056    13.549 r  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.572    14.121    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X110Y102       LUT6 (Prop_lut6_I5_O)        0.170    14.291 f  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1/O
                         net (fo=17, routed)          0.377    14.668    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt
    SLICE_X110Y99        LUT3 (Prop_lut3_I1_O)        0.053    14.721 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=6, routed)           0.952    15.673    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt
    SLICE_X104Y112       LUT2 (Prop_lut2_I1_O)        0.053    15.726 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.370    16.096    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_5
    RAMB36_X3Y22         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.524    33.707    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X3Y22         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.587    35.294    
                         clock uncertainty           -0.077    35.217    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.306    34.911    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.911    
                         arrival time                         -16.096    
  -------------------------------------------------------------------
                         slack                                 18.815    

Slack (MET) :             18.826ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_lhrx_tready_d_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.467ns (6.949%)  route 6.253ns (93.051%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.079ns = ( 33.679 - 25.600 ) 
    Source Clock Delay      (SCD):    9.677ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.590     9.677    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/log_clk
    SLICE_X98Y130        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_lhrx_tready_d_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y130        FDRE (Prop_fdre_C_Q)         0.308     9.985 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_lhrx_tready_d_reg_rep__0/Q
                         net (fo=105, routed)         2.736    12.721    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/la_lhrx_tready_d_reg_rep__0_0
    SLICE_X82Y133        LUT3 (Prop_lut3_I2_O)        0.053    12.774 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[63]_i_3/O
                         net (fo=96, routed)          3.069    15.843    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[63]_i_3_n_0
    SLICE_X109Y138       LUT6 (Prop_lut6_I4_O)        0.053    15.896 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[11]_i_2/O
                         net (fo=1, routed)           0.448    16.344    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[11]_i_2_n_0
    SLICE_X109Y137       LUT6 (Prop_lut6_I5_O)        0.053    16.397 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[11]_i_1/O
                         net (fo=1, routed)           0.000    16.397    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[11]_i_1_n_0
    SLICE_X109Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.495    33.679    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X109Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[11]/C
                         clock pessimism              1.587    35.266    
                         clock uncertainty           -0.077    35.188    
    SLICE_X109Y137       FDRE (Setup_fdre_C_D)        0.035    35.223    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[11]
  -------------------------------------------------------------------
                         required time                         35.223    
                         arrival time                         -16.397    
  -------------------------------------------------------------------
                         slack                                 18.826    

Slack (MET) :             18.826ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_lhrx_tready_d_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.467ns (6.949%)  route 6.253ns (93.051%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.079ns = ( 33.679 - 25.600 ) 
    Source Clock Delay      (SCD):    9.677ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.590     9.677    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/log_clk
    SLICE_X98Y130        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_lhrx_tready_d_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y130        FDRE (Prop_fdre_C_Q)         0.308     9.985 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_lhrx_tready_d_reg_rep__0/Q
                         net (fo=105, routed)         2.736    12.721    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/la_lhrx_tready_d_reg_rep__0_0
    SLICE_X82Y133        LUT3 (Prop_lut3_I2_O)        0.053    12.774 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[63]_i_3/O
                         net (fo=96, routed)          3.175    15.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[63]_i_3_n_0
    SLICE_X113Y136       LUT6 (Prop_lut6_I4_O)        0.053    16.001 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[29]_i_2/O
                         net (fo=1, routed)           0.343    16.344    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[29]_i_2_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I5_O)        0.053    16.397 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[29]_i_1/O
                         net (fo=1, routed)           0.000    16.397    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[29]_i_1_n_0
    SLICE_X112Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.495    33.679    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X112Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[29]/C
                         clock pessimism              1.587    35.266    
                         clock uncertainty           -0.077    35.188    
    SLICE_X112Y136       FDRE (Setup_fdre_C_D)        0.035    35.223    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[29]
  -------------------------------------------------------------------
                         required time                         35.223    
                         arrival time                         -16.397    
  -------------------------------------------------------------------
                         slack                                 18.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.131ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.644     3.251    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/log_clk
    SLICE_X137Y112       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y112       FDRE (Prop_fdre_C_Q)         0.100     3.351 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[36]/Q
                         net (fo=1, routed)           0.100     3.450    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIA0
    SLICE_X138Y113       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.862     4.131    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X138Y113       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
                         clock pessimism             -0.868     3.263    
    SLICE_X138Y113       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.394    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -3.394    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.610%)  route 0.145ns (61.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.072ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.590     3.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X80Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.091     3.288 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/Q
                         net (fo=4, routed)           0.145     3.432    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]
    SLICE_X78Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.803     4.072    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X78Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                         clock pessimism             -0.690     3.382    
    SLICE_X78Y118        FDRE (Hold_fdre_C_CE)       -0.008     3.374    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.610%)  route 0.145ns (61.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.072ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.590     3.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X80Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.091     3.288 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/Q
                         net (fo=4, routed)           0.145     3.432    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]
    SLICE_X78Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.803     4.072    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X78Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                         clock pessimism             -0.690     3.382    
    SLICE_X78Y118        FDRE (Hold_fdre_C_CE)       -0.008     3.374    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.610%)  route 0.145ns (61.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.072ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.590     3.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X80Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.091     3.288 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/Q
                         net (fo=4, routed)           0.145     3.432    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]
    SLICE_X78Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.803     4.072    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X78Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                         clock pessimism             -0.690     3.382    
    SLICE_X78Y118        FDRE (Hold_fdre_C_CE)       -0.008     3.374    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.610%)  route 0.145ns (61.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.072ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.590     3.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X80Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.091     3.288 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/Q
                         net (fo=4, routed)           0.145     3.432    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]
    SLICE_X78Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.803     4.072    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X78Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                         clock pessimism             -0.690     3.382    
    SLICE_X78Y118        FDRE (Hold_fdre_C_CE)       -0.008     3.374    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][147]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (41.991%)  route 0.163ns (58.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.697     3.304    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X134Y90        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y90        FDRE (Prop_fdre_C_Q)         0.118     3.422 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][147]/Q
                         net (fo=1, routed)           0.163     3.585    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/shifted_data_in_reg[8][160][3]
    RAMB36_X5Y18         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.972     4.240    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/out
    RAMB36_X5Y18         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.870     3.370    
    RAMB36_X5Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     3.525    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.525    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.825%)  route 0.145ns (55.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    0.888ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.659     3.266    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X104Y87        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDRE (Prop_fdre_C_Q)         0.118     3.384 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][24]/Q
                         net (fo=1, routed)           0.145     3.529    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][34][6]
    RAMB36_X3Y17         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.934     4.202    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X3Y17         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.888     3.314    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     3.469    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][168]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.825%)  route 0.145ns (55.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.232ns
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.888ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.689     3.296    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X122Y87        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y87        FDRE (Prop_fdre_C_Q)         0.118     3.414 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][168]/Q
                         net (fo=1, routed)           0.145     3.559    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/shifted_data_in_reg[8][178][6]
    RAMB36_X4Y17         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.964     4.232    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/out
    RAMB36_X4Y17         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.888     3.344    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     3.499    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.499    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][186]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.825%)  route 0.145ns (55.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.205ns
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.888ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.662     3.269    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X104Y96        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.118     3.387 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][186]/Q
                         net (fo=1, routed)           0.145     3.532    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/shifted_data_in_reg[8][196][6]
    RAMB36_X3Y19         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.937     4.205    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/out
    RAMB36_X3Y19         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.888     3.317    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     3.472    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][225]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (44.996%)  route 0.144ns (55.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.639     3.246    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X122Y107       FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y107       FDRE (Prop_fdre_C_Q)         0.118     3.364 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][225]/Q
                         net (fo=1, routed)           0.144     3.508    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/shifted_data_in_reg[8][232][8]
    RAMB36_X4Y21         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.893     4.161    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/out
    RAMB36_X4Y21         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.868     3.293    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     3.448    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         25.600      19.200     GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y22        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y22        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X3Y16        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X3Y16        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y17        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y17        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X5Y22        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X5Y22        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X6Y19        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1    n/a            213.360       25.600      187.760    MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X136Y107      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X136Y107      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X136Y107      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X136Y107      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X136Y107      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X136Y107      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X136Y107      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X136Y107      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X136Y108      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X136Y108      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X82Y111       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X82Y111       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X82Y111       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X82Y111       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X82Y111       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X82Y111       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X82Y111       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X82Y111       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X82Y110       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X82Y110       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        8.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.361ns (9.106%)  route 3.603ns (90.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.202ns = ( 21.002 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y154       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y154       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.014    12.880    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X151Y139       LUT1 (Prop_lut1_I0_O)        0.053    12.933 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.589    13.522    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.618    21.002    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[12]/C
                         clock pessimism              1.513    22.515    
                         clock uncertainty           -0.070    22.445    
    SLICE_X147Y141       FDRE (Setup_fdre_C_CE)      -0.244    22.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[12]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.361ns (9.106%)  route 3.603ns (90.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.202ns = ( 21.002 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y154       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y154       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.014    12.880    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X151Y139       LUT1 (Prop_lut1_I0_O)        0.053    12.933 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.589    13.522    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.618    21.002    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[14]/C
                         clock pessimism              1.513    22.515    
                         clock uncertainty           -0.070    22.445    
    SLICE_X147Y141       FDRE (Setup_fdre_C_CE)      -0.244    22.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[14]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.361ns (9.106%)  route 3.603ns (90.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.202ns = ( 21.002 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y154       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y154       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.014    12.880    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X151Y139       LUT1 (Prop_lut1_I0_O)        0.053    12.933 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.589    13.522    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.618    21.002    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[1]/C
                         clock pessimism              1.513    22.515    
                         clock uncertainty           -0.070    22.445    
    SLICE_X147Y141       FDRE (Setup_fdre_C_CE)      -0.244    22.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.361ns (9.106%)  route 3.603ns (90.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.202ns = ( 21.002 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y154       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y154       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.014    12.880    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X151Y139       LUT1 (Prop_lut1_I0_O)        0.053    12.933 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.589    13.522    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.618    21.002    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]/C
                         clock pessimism              1.513    22.515    
                         clock uncertainty           -0.070    22.445    
    SLICE_X147Y141       FDRE (Setup_fdre_C_CE)      -0.244    22.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.361ns (9.106%)  route 3.603ns (90.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.202ns = ( 21.002 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y154       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y154       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.014    12.880    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X151Y139       LUT1 (Prop_lut1_I0_O)        0.053    12.933 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.589    13.522    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.618    21.002    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[23]/C
                         clock pessimism              1.513    22.515    
                         clock uncertainty           -0.070    22.445    
    SLICE_X147Y141       FDRE (Setup_fdre_C_CE)      -0.244    22.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[23]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.361ns (9.106%)  route 3.603ns (90.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.202ns = ( 21.002 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y154       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y154       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.014    12.880    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X151Y139       LUT1 (Prop_lut1_I0_O)        0.053    12.933 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.589    13.522    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.618    21.002    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[29]/C
                         clock pessimism              1.513    22.515    
                         clock uncertainty           -0.070    22.445    
    SLICE_X147Y141       FDRE (Setup_fdre_C_CE)      -0.244    22.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[29]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.361ns (9.106%)  route 3.603ns (90.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.202ns = ( 21.002 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y154       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y154       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.014    12.880    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X151Y139       LUT1 (Prop_lut1_I0_O)        0.053    12.933 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.589    13.522    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.618    21.002    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[6]/C
                         clock pessimism              1.513    22.515    
                         clock uncertainty           -0.070    22.445    
    SLICE_X147Y141       FDRE (Setup_fdre_C_CE)      -0.244    22.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.361ns (9.106%)  route 3.603ns (90.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.202ns = ( 21.002 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y154       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y154       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.014    12.880    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X151Y139       LUT1 (Prop_lut1_I0_O)        0.053    12.933 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.589    13.522    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.618    21.002    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[7]/C
                         clock pessimism              1.513    22.515    
                         clock uncertainty           -0.070    22.445    
    SLICE_X147Y141       FDRE (Setup_fdre_C_CE)      -0.244    22.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.864ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_charisk_sync_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.361ns (9.552%)  route 3.418ns (90.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.202ns = ( 21.002 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y154       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y154       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.014    12.880    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X151Y139       LUT1 (Prop_lut1_I0_O)        0.053    12.933 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.404    13.337    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X149Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_charisk_sync_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.618    21.002    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X149Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_charisk_sync_reg[3]/C
                         clock pessimism              1.513    22.515    
                         clock uncertainty           -0.070    22.445    
    SLICE_X149Y141       FDRE (Setup_fdre_C_CE)      -0.244    22.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_charisk_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                         -13.337    
  -------------------------------------------------------------------
                         slack                                  8.864    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.361ns (9.598%)  route 3.400ns (90.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.201ns = ( 21.001 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y154       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y154       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.014    12.880    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X151Y139       LUT1 (Prop_lut1_I0_O)        0.053    12.933 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.386    13.319    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X147Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.617    21.001    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[0]/C
                         clock pessimism              1.513    22.514    
                         clock uncertainty           -0.070    22.444    
    SLICE_X147Y139       FDRE (Setup_fdre_C_CE)      -0.244    22.200    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         22.200    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                  8.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.229%)  route 0.162ns (61.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.059ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.644     3.251    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X131Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y149       FDRE (Prop_fdre_C_Q)         0.100     3.351 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[2]/Q
                         net (fo=2, routed)           0.162     3.512    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[2]
    SLICE_X125Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.790     4.059    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[2]/C
                         clock pessimism             -0.670     3.389    
    SLICE_X125Y150       FDRE (Hold_fdre_C_D)         0.040     3.429    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_isk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_isk_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (60.037%)  route 0.067ns (39.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X137Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_isk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y147       FDRE (Prop_fdre_C_Q)         0.100     3.355 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_isk_reg[0]/Q
                         net (fo=2, routed)           0.067     3.421    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_isk[0]
    SLICE_X136Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_isk_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.868     4.137    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X136Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_isk_q_reg[0]/C
                         clock pessimism             -0.871     3.266    
    SLICE_X136Y147       FDRE (Hold_fdre_C_D)         0.059     3.325    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_isk_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].k_ctr_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].k_ctr_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.795%)  route 0.171ns (57.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X145Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].k_ctr_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y149       FDRE (Prop_fdre_C_Q)         0.100     3.355 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].k_ctr_reg[0][4]/Q
                         net (fo=5, routed)           0.171     3.526    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].k_ctr_reg_n_0_[0][4]
    SLICE_X145Y150       LUT6 (Prop_lut6_I2_O)        0.028     3.554 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].k_ctr[0][5]_i_1/O
                         net (fo=1, routed)           0.000     3.554    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/p_2_in[5]
    SLICE_X145Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].k_ctr_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X145Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].k_ctr_reg[0][5]/C
                         clock pessimism             -0.670     3.394    
    SLICE_X145Y150       FDRE (Hold_fdre_C_D)         0.060     3.454    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].k_ctr_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.128ns (29.569%)  route 0.305ns (70.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.594     3.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X144Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y152       FDRE (Prop_fdre_C_Q)         0.100     3.301 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[0]/Q
                         net (fo=1, routed)           0.305     3.605    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPG_gtrx_data[0]
    SLICE_X140Y148       LUT3 (Prop_lut3_I2_O)        0.028     3.633 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe[0]_i_1/O
                         net (fo=1, routed)           0.000     3.633    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe[0]_i_1_n_0
    SLICE_X140Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.868     4.137    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X140Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[0]/C
                         clock pessimism             -0.670     3.467    
    SLICE_X140Y148       FDRE (Hold_fdre_C_D)         0.060     3.527    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.527    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.637     3.244    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X133Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y130       FDRE (Prop_fdre_C_Q)         0.100     3.344 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_q_reg[0]/Q
                         net (fo=1, routed)           0.081     3.425    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_q
    SLICE_X132Y130       LUT4 (Prop_lut4_I2_O)        0.028     3.453 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.453    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg[0]_i_1_n_0
    SLICE_X132Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.856     4.125    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X132Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
                         clock pessimism             -0.870     3.255    
    SLICE_X132Y130       FDRE (Hold_fdre_C_D)         0.087     3.342    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.641     3.248    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y139       FDPE (Prop_fdpe_C_Q)         0.100     3.348 r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[0]/Q
                         net (fo=1, routed)           0.061     3.408    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl[0]
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.861     4.130    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/C
                         clock pessimism             -0.882     3.248    
    SLICE_X128Y139       FDPE (Hold_fdpe_C_D)         0.047     3.295    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.694%)  route 0.110ns (46.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.594     3.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X140Y151       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y151       FDRE (Prop_fdre_C_Q)         0.100     3.301 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[11]/Q
                         net (fo=1, routed)           0.110     3.411    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPG_gtrx_data[11]
    SLICE_X136Y151       LUT3 (Prop_lut3_I2_O)        0.028     3.439 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe[11]_i_1/O
                         net (fo=1, routed)           0.000     3.439    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe[11]_i_1_n_0
    SLICE_X136Y151       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X136Y151       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[11]/C
                         clock pessimism             -0.830     3.234    
    SLICE_X136Y151       FDRE (Hold_fdre_C_D)         0.087     3.321    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.321    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].PPI_lane_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].i_ctr_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.146ns (42.362%)  route 0.199ns (57.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X138Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].PPI_lane_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y149       FDRE (Prop_fdre_C_Q)         0.118     3.373 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].PPI_lane_sync_reg[0]/Q
                         net (fo=12, routed)          0.199     3.571    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/PPI_lane_sync[0]
    SLICE_X136Y150       LUT6 (Prop_lut6_I4_O)        0.028     3.599 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].i_ctr[0][0]_i_1/O
                         net (fo=1, routed)           0.000     3.599    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].i_ctr[0][0]_i_1_n_0
    SLICE_X136Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].i_ctr_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X136Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].i_ctr_reg[0][0]/C
                         clock pessimism             -0.670     3.394    
    SLICE_X136Y150       FDRE (Hold_fdre_C_D)         0.087     3.481    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].i_ctr_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.481    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.773%)  route 0.173ns (54.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.063ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X136Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y148       FDRE (Prop_fdre_C_Q)         0.118     3.373 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[0]/Q
                         net (fo=4, routed)           0.173     3.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q[0]
    SLICE_X135Y150       LUT6 (Prop_lut6_I2_O)        0.028     3.574 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[24]_i_1/O
                         net (fo=1, routed)           0.000     3.574    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[24]_i_1_n_0
    SLICE_X135Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.794     4.063    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X135Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[24]/C
                         clock pessimism             -0.670     3.393    
    SLICE_X135Y150       FDRE (Hold_fdre_C_D)         0.061     3.454    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.100ns (59.623%)  route 0.068ns (40.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.167ns
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.677     3.284    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X146Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y149       FDRE (Prop_fdre_C_Q)         0.100     3.384 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[7]/Q
                         net (fo=3, routed)           0.068     3.451    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg_n_0_[7]
    SLICE_X146Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.898     4.167    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X146Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[7]/C
                         clock pessimism             -0.883     3.284    
    SLICE_X146Y149       FDRE (Hold_fdre_C_D)         0.047     3.331    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            8.000         12.800      4.800      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            8.000         12.800      4.800      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.600         12.800      11.200     BUFGCTRL_X0Y29      srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2       n/a            1.249         12.800      11.551     MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X137Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X137Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[25]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X137Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[27]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X123Y150      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X129Y147      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[48]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X129Y147      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[50]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2       n/a            213.360       12.800      200.560    MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X126Y134      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X126Y134      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X123Y150      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X123Y150      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X123Y150      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[58]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X147Y147      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X146Y149      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[19]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X147Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X147Y149      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[23]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X147Y149      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[25]/C
High Pulse Width  Fast    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X126Y134      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X126Y134      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X136Y145      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_valid_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X137Y144      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_valid_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X137Y144      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_valid_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X137Y145      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_valid_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X145Y145      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/idle1_only_select_gen.PPR_idle_selected_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X138Y144      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/locked_bytes_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X140Y145      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/locked_bytes_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X141Y145      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/locked_bytes_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        9.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.364ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        3.002ns  (logic 0.510ns (16.987%)  route 2.492ns (83.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.129ns = ( 33.729 - 25.600 ) 
    Source Clock Delay      (SCD):    9.751ns = ( 22.551 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.664    22.551    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X133Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y135       FDRE (Prop_fdre_C_Q)         0.246    22.797 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_reg[0]/Q
                         net (fo=4, routed)           1.531    24.327    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/lane_sync
    SLICE_X129Y129       LUT6 (Prop_lut6_I4_O)        0.158    24.485 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[13]_i_3/O
                         net (fo=2, routed)           0.626    25.112    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[13]_i_3_n_0
    SLICE_X129Y129       LUT6 (Prop_lut6_I5_O)        0.053    25.165 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[12]_i_3/O
                         net (fo=1, routed)           0.335    25.500    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[12]_i_3_n_0
    SLICE_X129Y129       LUT6 (Prop_lut6_I5_O)        0.053    25.553 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    25.553    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/CCA_cfg_raddr_reg[2][10]
    SLICE_X129Y129       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.545    33.729    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X129Y129       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[12]/C
                         clock pessimism              1.351    35.080    
                         clock uncertainty           -0.197    34.882    
    SLICE_X129Y129       FDRE (Setup_fdre_C_D)        0.035    34.917    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         34.917    
                         arrival time                         -25.553    
  -------------------------------------------------------------------
                         slack                                  9.364    

Slack (MET) :             9.486ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.610ns  (logic 0.435ns (16.667%)  route 2.175ns (83.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.132ns = ( 33.732 - 25.600 ) 
    Source Clock Delay      (SCD):    9.746ns = ( 22.546 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.659    22.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X126Y134       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y134       FDRE (Prop_fdre_C_Q)         0.282    22.828 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.248    24.075    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X126Y134       LUT3 (Prop_lut3_I0_O)        0.153    24.228 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.927    25.155    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X125Y132       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.548    33.732    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X125Y132       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[12]/C
                         clock pessimism              1.351    35.083    
                         clock uncertainty           -0.197    34.885    
    SLICE_X125Y132       FDRE (Setup_fdre_C_CE)      -0.244    34.641    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         34.641    
                         arrival time                         -25.155    
  -------------------------------------------------------------------
                         slack                                  9.486    

Slack (MET) :             9.486ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.610ns  (logic 0.435ns (16.667%)  route 2.175ns (83.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.132ns = ( 33.732 - 25.600 ) 
    Source Clock Delay      (SCD):    9.746ns = ( 22.546 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.659    22.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X126Y134       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y134       FDRE (Prop_fdre_C_Q)         0.282    22.828 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.248    24.075    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X126Y134       LUT3 (Prop_lut3_I0_O)        0.153    24.228 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.927    25.155    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X125Y132       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.548    33.732    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X125Y132       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[13]/C
                         clock pessimism              1.351    35.083    
                         clock uncertainty           -0.197    34.885    
    SLICE_X125Y132       FDRE (Setup_fdre_C_CE)      -0.244    34.641    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         34.641    
                         arrival time                         -25.155    
  -------------------------------------------------------------------
                         slack                                  9.486    

Slack (MET) :             9.486ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.610ns  (logic 0.435ns (16.667%)  route 2.175ns (83.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.132ns = ( 33.732 - 25.600 ) 
    Source Clock Delay      (SCD):    9.746ns = ( 22.546 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.659    22.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X126Y134       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y134       FDRE (Prop_fdre_C_Q)         0.282    22.828 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.248    24.075    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X126Y134       LUT3 (Prop_lut3_I0_O)        0.153    24.228 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.927    25.155    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X125Y132       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.548    33.732    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X125Y132       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[14]/C
                         clock pessimism              1.351    35.083    
                         clock uncertainty           -0.197    34.885    
    SLICE_X125Y132       FDRE (Setup_fdre_C_CE)      -0.244    34.641    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         34.641    
                         arrival time                         -25.155    
  -------------------------------------------------------------------
                         slack                                  9.486    

Slack (MET) :             9.486ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.610ns  (logic 0.435ns (16.667%)  route 2.175ns (83.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.132ns = ( 33.732 - 25.600 ) 
    Source Clock Delay      (SCD):    9.746ns = ( 22.546 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.659    22.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X126Y134       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y134       FDRE (Prop_fdre_C_Q)         0.282    22.828 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.248    24.075    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X126Y134       LUT3 (Prop_lut3_I0_O)        0.153    24.228 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.927    25.155    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X125Y132       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.548    33.732    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X125Y132       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[15]/C
                         clock pessimism              1.351    35.083    
                         clock uncertainty           -0.197    34.885    
    SLICE_X125Y132       FDRE (Setup_fdre_C_CE)      -0.244    34.641    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         34.641    
                         arrival time                         -25.155    
  -------------------------------------------------------------------
                         slack                                  9.486    

Slack (MET) :             9.532ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.562ns  (logic 0.435ns (16.981%)  route 2.127ns (83.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.130ns = ( 33.730 - 25.600 ) 
    Source Clock Delay      (SCD):    9.746ns = ( 22.546 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.659    22.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X126Y134       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y134       FDRE (Prop_fdre_C_Q)         0.282    22.828 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.248    24.075    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X126Y134       LUT3 (Prop_lut3_I0_O)        0.153    24.228 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.879    25.107    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X125Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.546    33.730    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X125Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[10]/C
                         clock pessimism              1.351    35.081    
                         clock uncertainty           -0.197    34.883    
    SLICE_X125Y131       FDRE (Setup_fdre_C_CE)      -0.244    34.639    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         34.639    
                         arrival time                         -25.107    
  -------------------------------------------------------------------
                         slack                                  9.532    

Slack (MET) :             9.532ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.562ns  (logic 0.435ns (16.981%)  route 2.127ns (83.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.130ns = ( 33.730 - 25.600 ) 
    Source Clock Delay      (SCD):    9.746ns = ( 22.546 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.659    22.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X126Y134       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y134       FDRE (Prop_fdre_C_Q)         0.282    22.828 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.248    24.075    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X126Y134       LUT3 (Prop_lut3_I0_O)        0.153    24.228 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.879    25.107    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X125Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.546    33.730    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X125Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[11]/C
                         clock pessimism              1.351    35.081    
                         clock uncertainty           -0.197    34.883    
    SLICE_X125Y131       FDRE (Setup_fdre_C_CE)      -0.244    34.639    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         34.639    
                         arrival time                         -25.107    
  -------------------------------------------------------------------
                         slack                                  9.532    

Slack (MET) :             9.532ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.562ns  (logic 0.435ns (16.981%)  route 2.127ns (83.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.130ns = ( 33.730 - 25.600 ) 
    Source Clock Delay      (SCD):    9.746ns = ( 22.546 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.659    22.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X126Y134       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y134       FDRE (Prop_fdre_C_Q)         0.282    22.828 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.248    24.075    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X126Y134       LUT3 (Prop_lut3_I0_O)        0.153    24.228 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.879    25.107    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X125Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.546    33.730    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X125Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[8]/C
                         clock pessimism              1.351    35.081    
                         clock uncertainty           -0.197    34.883    
    SLICE_X125Y131       FDRE (Setup_fdre_C_CE)      -0.244    34.639    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         34.639    
                         arrival time                         -25.107    
  -------------------------------------------------------------------
                         slack                                  9.532    

Slack (MET) :             9.532ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.562ns  (logic 0.435ns (16.981%)  route 2.127ns (83.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.130ns = ( 33.730 - 25.600 ) 
    Source Clock Delay      (SCD):    9.746ns = ( 22.546 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.659    22.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X126Y134       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y134       FDRE (Prop_fdre_C_Q)         0.282    22.828 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.248    24.075    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X126Y134       LUT3 (Prop_lut3_I0_O)        0.153    24.228 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.879    25.107    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X125Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.546    33.730    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X125Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[9]/C
                         clock pessimism              1.351    35.081    
                         clock uncertainty           -0.197    34.883    
    SLICE_X125Y131       FDRE (Setup_fdre_C_CE)      -0.244    34.639    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         34.639    
                         arrival time                         -25.107    
  -------------------------------------------------------------------
                         slack                                  9.532    

Slack (MET) :             9.534ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.558ns  (logic 0.435ns (17.008%)  route 2.123ns (82.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.128ns = ( 33.728 - 25.600 ) 
    Source Clock Delay      (SCD):    9.746ns = ( 22.546 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.659    22.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X126Y134       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y134       FDRE (Prop_fdre_C_Q)         0.282    22.828 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.248    24.075    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X126Y134       LUT3 (Prop_lut3_I0_O)        0.153    24.228 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.875    25.103    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X125Y129       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.544    33.728    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X125Y129       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[0]/C
                         clock pessimism              1.351    35.079    
                         clock uncertainty           -0.197    34.881    
    SLICE_X125Y129       FDRE (Setup_fdre_C_CE)      -0.244    34.637    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         34.637    
                         arrival time                         -25.103    
  -------------------------------------------------------------------
                         slack                                  9.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/port_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.146ns (21.537%)  route 0.532ns (78.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.636     3.243    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X130Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/port_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y131       FDRE (Prop_fdre_C_Q)         0.118     3.361 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/port_initialized_reg/Q
                         net (fo=2, routed)           0.532     3.892    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/port_initialized
    SLICE_X128Y130       LUT5 (Prop_lut5_I3_O)        0.028     3.920 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     3.920    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/CCA_cfg_raddr_reg[2][1]
    SLICE_X128Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.853     4.122    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X128Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[1]/C
                         clock pessimism             -0.589     3.533    
                         clock uncertainty            0.197     3.730    
    SLICE_X128Y130       FDRE (Hold_fdre_C_D)         0.061     3.791    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.791    
                         arrival time                           3.920    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane0_gt_error_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.146ns (20.244%)  route 0.575ns (79.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.124ns
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.638     3.245    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X132Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane0_gt_error_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y131       FDRE (Prop_fdre_C_Q)         0.118     3.363 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane0_gt_error_cnt_reg[1]/Q
                         net (fo=3, routed)           0.575     3.938    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/lane0_gt_error_cnt_reg[3][1]
    SLICE_X130Y132       LUT6 (Prop_lut6_I4_O)        0.028     3.966 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     3.966    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/CCA_cfg_raddr_reg[2][7]
    SLICE_X130Y132       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.855     4.124    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X130Y132       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[9]/C
                         clock pessimism             -0.589     3.535    
                         clock uncertainty            0.197     3.732    
    SLICE_X130Y132       FDRE (Hold_fdre_C_D)         0.087     3.819    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.819    
                         arrival time                           3.966    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.100ns (15.056%)  route 0.564ns (84.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.589     3.196    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X123Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y150       FDRE (Prop_fdre_C_Q)         0.100     3.296 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/Q
                         net (fo=1, routed)           0.564     3.860    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[34]
    SLICE_X122Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.789     4.058    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X122Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[34]/C
                         clock pessimism             -0.589     3.469    
                         clock uncertainty            0.197     3.666    
    SLICE_X122Y150       FDRE (Hold_fdre_C_D)         0.042     3.708    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.708    
                         arrival time                           3.860    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.118ns (17.445%)  route 0.558ns (82.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.594     3.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X134Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y150       FDRE (Prop_fdre_C_Q)         0.118     3.319 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[24]/Q
                         net (fo=2, routed)           0.558     3.877    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[24]
    SLICE_X122Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.789     4.058    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X122Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[24]/C
                         clock pessimism             -0.589     3.469    
                         clock uncertainty            0.197     3.666    
    SLICE_X122Y150       FDRE (Hold_fdre_C_D)         0.059     3.725    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.725    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.662%)  route 0.582ns (85.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.132ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.642     3.249    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X127Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y149       FDRE (Prop_fdre_C_Q)         0.100     3.349 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[28]/Q
                         net (fo=2, routed)           0.582     3.931    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[28]
    SLICE_X125Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.863     4.132    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X125Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[28]/C
                         clock pessimism             -0.589     3.543    
                         clock uncertainty            0.197     3.740    
    SLICE_X125Y149       FDRE (Hold_fdre_C_D)         0.038     3.778    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.778    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.147ns (19.976%)  route 0.589ns (80.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.121ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.637     3.244    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X132Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y130       FDRE (Prop_fdre_C_Q)         0.118     3.362 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/Q
                         net (fo=3, routed)           0.589     3.950    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg[0]
    SLICE_X130Y129       LUT4 (Prop_lut4_I2_O)        0.029     3.979 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     3.979    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata[7]_i_1_n_0
    SLICE_X130Y129       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.852     4.121    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X130Y129       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]/C
                         clock pessimism             -0.589     3.532    
                         clock uncertainty            0.197     3.729    
    SLICE_X130Y129       FDRE (Hold_fdre_C_D)         0.096     3.825    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.825    
                         arrival time                           3.979    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.118ns (17.222%)  route 0.567ns (82.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.131ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.641     3.248    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X126Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y145       FDRE (Prop_fdre_C_Q)         0.118     3.366 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[4]/Q
                         net (fo=1, routed)           0.567     3.933    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_charisk_nx_q[4]
    SLICE_X125Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.862     4.131    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X125Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[4]/C
                         clock pessimism             -0.589     3.542    
                         clock uncertainty            0.197     3.739    
    SLICE_X125Y145       FDRE (Hold_fdre_C_D)         0.038     3.777    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.777    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.100ns (14.741%)  route 0.578ns (85.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.133ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.646     3.253    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X133Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y147       FDRE (Prop_fdre_C_Q)         0.100     3.353 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[30]/Q
                         net (fo=2, routed)           0.578     3.931    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[30]
    SLICE_X128Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.864     4.133    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X128Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[30]/C
                         clock pessimism             -0.589     3.544    
                         clock uncertainty            0.197     3.741    
    SLICE_X128Y147       FDRE (Hold_fdre_C_D)         0.033     3.774    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.774    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.100ns (14.534%)  route 0.588ns (85.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.133ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.644     3.251    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X131Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y147       FDRE (Prop_fdre_C_Q)         0.100     3.351 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[46]/Q
                         net (fo=1, routed)           0.588     3.939    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[46]
    SLICE_X130Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.864     4.133    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X130Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[46]/C
                         clock pessimism             -0.589     3.544    
                         clock uncertainty            0.197     3.741    
    SLICE_X130Y147       FDRE (Hold_fdre_C_D)         0.040     3.781    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[46]
  -------------------------------------------------------------------
                         required time                         -3.781    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.091ns (13.569%)  route 0.580ns (86.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.132ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X137Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y148       FDRE (Prop_fdre_C_Q)         0.091     3.346 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[27]/Q
                         net (fo=2, routed)           0.580     3.925    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[27]
    SLICE_X126Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.863     4.132    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X126Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[27]/C
                         clock pessimism             -0.589     3.543    
                         clock uncertainty            0.197     3.740    
    SLICE_X126Y148       FDRE (Hold_fdre_C_D)         0.023     3.763    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           3.925    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        7.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.246ns (6.073%)  route 3.805ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 20.742 - 12.800 ) 
    Source Clock Delay      (SCD):    9.747ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.660     9.747    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X137Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y131       FDRE (Prop_fdre_C_Q)         0.246     9.993 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.805    13.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X123Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.358    20.742    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X123Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[26]/C
                         clock pessimism              1.351    22.093    
                         clock uncertainty           -0.197    21.895    
    SLICE_X123Y150       FDRE (Setup_fdre_C_R)       -0.472    21.423    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[26]
  -------------------------------------------------------------------
                         required time                         21.423    
                         arrival time                         -13.798    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.246ns (6.073%)  route 3.805ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 20.742 - 12.800 ) 
    Source Clock Delay      (SCD):    9.747ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.660     9.747    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X137Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y131       FDRE (Prop_fdre_C_Q)         0.246     9.993 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.805    13.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X123Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.358    20.742    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X123Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]/C
                         clock pessimism              1.351    22.093    
                         clock uncertainty           -0.197    21.895    
    SLICE_X123Y150       FDRE (Setup_fdre_C_R)       -0.472    21.423    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]
  -------------------------------------------------------------------
                         required time                         21.423    
                         arrival time                         -13.798    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.246ns (6.073%)  route 3.805ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 20.742 - 12.800 ) 
    Source Clock Delay      (SCD):    9.747ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.660     9.747    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X137Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y131       FDRE (Prop_fdre_C_Q)         0.246     9.993 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.805    13.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X123Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.358    20.742    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X123Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/C
                         clock pessimism              1.351    22.093    
                         clock uncertainty           -0.197    21.895    
    SLICE_X123Y150       FDRE (Setup_fdre_C_R)       -0.472    21.423    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]
  -------------------------------------------------------------------
                         required time                         21.423    
                         arrival time                         -13.798    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.246ns (6.073%)  route 3.805ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 20.742 - 12.800 ) 
    Source Clock Delay      (SCD):    9.747ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.660     9.747    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X137Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y131       FDRE (Prop_fdre_C_Q)         0.246     9.993 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.805    13.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X123Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.358    20.742    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X123Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/C
                         clock pessimism              1.351    22.093    
                         clock uncertainty           -0.197    21.895    
    SLICE_X123Y150       FDRE (Setup_fdre_C_R)       -0.472    21.423    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]
  -------------------------------------------------------------------
                         required time                         21.423    
                         arrival time                         -13.798    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.246ns (6.073%)  route 3.805ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 20.742 - 12.800 ) 
    Source Clock Delay      (SCD):    9.747ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.660     9.747    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X137Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y131       FDRE (Prop_fdre_C_Q)         0.246     9.993 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.805    13.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X123Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.358    20.742    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X123Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/C
                         clock pessimism              1.351    22.093    
                         clock uncertainty           -0.197    21.895    
    SLICE_X123Y150       FDRE (Setup_fdre_C_R)       -0.472    21.423    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]
  -------------------------------------------------------------------
                         required time                         21.423    
                         arrival time                         -13.798    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.246ns (6.073%)  route 3.805ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 20.742 - 12.800 ) 
    Source Clock Delay      (SCD):    9.747ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.660     9.747    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X137Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y131       FDRE (Prop_fdre_C_Q)         0.246     9.993 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.805    13.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X123Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.358    20.742    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X123Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/C
                         clock pessimism              1.351    22.093    
                         clock uncertainty           -0.197    21.895    
    SLICE_X123Y150       FDRE (Setup_fdre_C_R)       -0.472    21.423    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]
  -------------------------------------------------------------------
                         required time                         21.423    
                         arrival time                         -13.798    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.246ns (6.073%)  route 3.805ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 20.742 - 12.800 ) 
    Source Clock Delay      (SCD):    9.747ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.660     9.747    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X137Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y131       FDRE (Prop_fdre_C_Q)         0.246     9.993 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.805    13.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X123Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.358    20.742    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X123Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[58]/C
                         clock pessimism              1.351    22.093    
                         clock uncertainty           -0.197    21.895    
    SLICE_X123Y150       FDRE (Setup_fdre_C_R)       -0.472    21.423    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[58]
  -------------------------------------------------------------------
                         required time                         21.423    
                         arrival time                         -13.798    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.791ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.246ns (6.026%)  route 3.836ns (93.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.139ns = ( 20.939 - 12.800 ) 
    Source Clock Delay      (SCD):    9.747ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.660     9.747    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X137Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y131       FDRE (Prop_fdre_C_Q)         0.246     9.993 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.836    13.829    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X127Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.555    20.939    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X127Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[5]/C
                         clock pessimism              1.351    22.290    
                         clock uncertainty           -0.197    22.092    
    SLICE_X127Y148       FDRE (Setup_fdre_C_R)       -0.472    21.620    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[5]
  -------------------------------------------------------------------
                         required time                         21.620    
                         arrival time                         -13.829    
  -------------------------------------------------------------------
                         slack                                  7.791    

Slack (MET) :             7.791ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.246ns (6.026%)  route 3.836ns (93.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.139ns = ( 20.939 - 12.800 ) 
    Source Clock Delay      (SCD):    9.747ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.660     9.747    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X137Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y131       FDRE (Prop_fdre_C_Q)         0.246     9.993 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.836    13.829    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X127Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.555    20.939    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X127Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[7]/C
                         clock pessimism              1.351    22.290    
                         clock uncertainty           -0.197    22.092    
    SLICE_X127Y148       FDRE (Setup_fdre_C_R)       -0.472    21.620    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[7]
  -------------------------------------------------------------------
                         required time                         21.620    
                         arrival time                         -13.829    
  -------------------------------------------------------------------
                         slack                                  7.791    

Slack (MET) :             7.791ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.246ns (6.026%)  route 3.836ns (93.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.139ns = ( 20.939 - 12.800 ) 
    Source Clock Delay      (SCD):    9.747ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.660     9.747    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X137Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y131       FDRE (Prop_fdre_C_Q)         0.246     9.993 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.836    13.829    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X127Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.555    20.939    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X127Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[37]/C
                         clock pessimism              1.351    22.290    
                         clock uncertainty           -0.197    22.092    
    SLICE_X127Y148       FDRE (Setup_fdre_C_R)       -0.472    21.620    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[37]
  -------------------------------------------------------------------
                         required time                         21.620    
                         arrival time                         -13.829    
  -------------------------------------------------------------------
                         slack                                  7.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.151ns (22.254%)  route 0.528ns (77.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.674     3.281    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X148Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y138       FDRE (Prop_fdre_C_Q)         0.118     3.399 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[37]/Q
                         net (fo=1, routed)           0.528     3.926    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][37]
    SLICE_X150Y138       LUT3 (Prop_lut3_I0_O)        0.033     3.959 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[5]_i_1/O
                         net (fo=1, routed)           0.000     3.959    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[5]
    SLICE_X150Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.896     4.165    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X150Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[5]/C
                         clock pessimism             -0.589     3.576    
                         clock uncertainty            0.197     3.773    
    SLICE_X150Y138       FDRE (Hold_fdre_C_D)         0.075     3.848    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.848    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.146ns (21.942%)  route 0.519ns (78.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.674     3.281    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X148Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y138       FDRE (Prop_fdre_C_Q)         0.118     3.399 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[27]/Q
                         net (fo=1, routed)           0.519     3.918    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][27]
    SLICE_X150Y138       LUT3 (Prop_lut3_I1_O)        0.028     3.946 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[27]_i_1/O
                         net (fo=1, routed)           0.000     3.946    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[27]
    SLICE_X150Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.896     4.165    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X150Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[27]/C
                         clock pessimism             -0.589     3.576    
                         clock uncertainty            0.197     3.773    
    SLICE_X150Y138       FDRE (Hold_fdre_C_D)         0.061     3.834    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.834    
                         arrival time                           3.946    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.157ns (23.142%)  route 0.521ns (76.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.166ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.676     3.283    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X150Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y139       FDRE (Prop_fdre_C_Q)         0.091     3.374 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[54]/Q
                         net (fo=1, routed)           0.521     3.895    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][54]
    SLICE_X151Y140       LUT3 (Prop_lut3_I0_O)        0.066     3.961 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[22]_i_1/O
                         net (fo=1, routed)           0.000     3.961    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[22]
    SLICE_X151Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.897     4.166    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X151Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]/C
                         clock pessimism             -0.589     3.577    
                         clock uncertainty            0.197     3.774    
    SLICE_X151Y140       FDRE (Hold_fdre_C_D)         0.075     3.849    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.849    
                         arrival time                           3.961    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.155ns (23.311%)  route 0.510ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.676     3.283    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X151Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y138       FDRE (Prop_fdre_C_Q)         0.091     3.374 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[48]/Q
                         net (fo=1, routed)           0.510     3.883    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][48]
    SLICE_X151Y139       LUT3 (Prop_lut3_I0_O)        0.064     3.947 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[16]_i_1/O
                         net (fo=1, routed)           0.000     3.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[16]
    SLICE_X151Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.896     4.165    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X151Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[16]/C
                         clock pessimism             -0.589     3.576    
                         clock uncertainty            0.197     3.773    
    SLICE_X151Y139       FDRE (Hold_fdre_C_D)         0.060     3.833    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.833    
                         arrival time                           3.947    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.157ns (22.987%)  route 0.526ns (77.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.164ns
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.674     3.281    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X147Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y138       FDRE (Prop_fdre_C_Q)         0.091     3.372 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[8]/Q
                         net (fo=1, routed)           0.526     3.898    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][8]
    SLICE_X147Y139       LUT3 (Prop_lut3_I1_O)        0.066     3.964 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[8]_i_1/O
                         net (fo=1, routed)           0.000     3.964    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[8]
    SLICE_X147Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.895     4.164    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[8]/C
                         clock pessimism             -0.589     3.575    
                         clock uncertainty            0.197     3.772    
    SLICE_X147Y139       FDRE (Hold_fdre_C_D)         0.075     3.847    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.847    
                         arrival time                           3.964    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.128ns (19.132%)  route 0.541ns (80.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.676     3.283    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X153Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y138       FDRE (Prop_fdre_C_Q)         0.100     3.383 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[34]/Q
                         net (fo=1, routed)           0.541     3.924    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][34]
    SLICE_X150Y138       LUT3 (Prop_lut3_I0_O)        0.028     3.952 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[2]_i_1/O
                         net (fo=1, routed)           0.000     3.952    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[2]
    SLICE_X150Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.896     4.165    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X150Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[2]/C
                         clock pessimism             -0.589     3.576    
                         clock uncertainty            0.197     3.773    
    SLICE_X150Y138       FDRE (Hold_fdre_C_D)         0.061     3.834    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.834    
                         arrival time                           3.952    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.131ns (19.125%)  route 0.554ns (80.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.676     3.283    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X150Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y139       FDRE (Prop_fdre_C_Q)         0.100     3.383 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[20]/Q
                         net (fo=1, routed)           0.554     3.937    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][20]
    SLICE_X151Y139       LUT3 (Prop_lut3_I1_O)        0.031     3.968 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[20]_i_1/O
                         net (fo=1, routed)           0.000     3.968    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[20]
    SLICE_X151Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.896     4.165    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X151Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[20]/C
                         clock pessimism             -0.589     3.576    
                         clock uncertainty            0.197     3.773    
    SLICE_X151Y139       FDRE (Hold_fdre_C_D)         0.075     3.848    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.848    
                         arrival time                           3.968    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.130ns (18.932%)  route 0.557ns (81.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.282ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.675     3.282    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X147Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y140       FDRE (Prop_fdre_C_Q)         0.100     3.382 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[39]/Q
                         net (fo=1, routed)           0.557     3.938    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][39]
    SLICE_X147Y141       LUT3 (Prop_lut3_I0_O)        0.030     3.968 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[7]_i_1/O
                         net (fo=1, routed)           0.000     3.968    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[7]
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.896     4.165    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[7]/C
                         clock pessimism             -0.589     3.576    
                         clock uncertainty            0.197     3.773    
    SLICE_X147Y141       FDRE (Hold_fdre_C_D)         0.075     3.848    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.848    
                         arrival time                           3.968    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.130ns (18.903%)  route 0.558ns (81.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.282ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.675     3.282    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X153Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y137       FDRE (Prop_fdre_C_Q)         0.100     3.382 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[50]/Q
                         net (fo=1, routed)           0.558     3.939    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][50]
    SLICE_X150Y138       LUT3 (Prop_lut3_I0_O)        0.030     3.969 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[18]_i_1/O
                         net (fo=1, routed)           0.000     3.969    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[18]
    SLICE_X150Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.896     4.165    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X150Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[18]/C
                         clock pessimism             -0.589     3.576    
                         clock uncertainty            0.197     3.773    
    SLICE_X150Y138       FDRE (Hold_fdre_C_D)         0.075     3.848    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.848    
                         arrival time                           3.969    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.130ns (18.844%)  route 0.560ns (81.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.674     3.281    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X149Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y138       FDRE (Prop_fdre_C_Q)         0.100     3.381 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[31]/Q
                         net (fo=1, routed)           0.560     3.940    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][31]
    SLICE_X150Y138       LUT3 (Prop_lut3_I1_O)        0.030     3.970 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_2/O
                         net (fo=1, routed)           0.000     3.970    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[31]
    SLICE_X150Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.896     4.165    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X150Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[31]/C
                         clock pessimism             -0.589     3.576    
                         clock uncertainty            0.197     3.773    
    SLICE_X150Y138       FDRE (Hold_fdre_C_D)         0.075     3.848    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.848    
                         arrival time                           3.970    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       22.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.261ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/first_bit_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.269ns (9.093%)  route 2.689ns (90.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.075ns = ( 33.675 - 25.600 ) 
    Source Clock Delay      (SCD):    9.748ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.661     9.748    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X127Y137       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y137       FDPE (Prop_fdpe_C_Q)         0.269    10.017 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=143, routed)         2.689    12.706    srio_rx/log_rst
    SLICE_X105Y115       FDPE                                         f  srio_rx/first_bit_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.491    33.675    srio_rx/log_clk
    SLICE_X105Y115       FDPE                                         r  srio_rx/first_bit_reg/C
                         clock pessimism              1.587    35.262    
                         clock uncertainty           -0.077    35.184    
    SLICE_X105Y115       FDPE (Recov_fdpe_C_PRE)     -0.217    34.967    srio_rx/first_bit_reg
  -------------------------------------------------------------------
                         required time                         34.967    
                         arrival time                         -12.706    
  -------------------------------------------------------------------
                         slack                                 22.261    

Slack (MET) :             22.330ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/current_bit_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.269ns (9.430%)  route 2.584ns (90.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.076ns = ( 33.676 - 25.600 ) 
    Source Clock Delay      (SCD):    9.748ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.661     9.748    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X127Y137       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y137       FDPE (Prop_fdpe_C_Q)         0.269    10.017 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=143, routed)         2.584    12.600    srio_rx/log_rst
    SLICE_X109Y116       FDCE                                         f  srio_rx/current_bit_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.492    33.676    srio_rx/log_clk
    SLICE_X109Y116       FDCE                                         r  srio_rx/current_bit_cnt_reg[5]/C
                         clock pessimism              1.587    35.263    
                         clock uncertainty           -0.077    35.185    
    SLICE_X109Y116       FDCE (Recov_fdce_C_CLR)     -0.255    34.930    srio_rx/current_bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         34.930    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                 22.330    

Slack (MET) :             22.330ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/current_bit_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.269ns (9.430%)  route 2.584ns (90.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.076ns = ( 33.676 - 25.600 ) 
    Source Clock Delay      (SCD):    9.748ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.661     9.748    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X127Y137       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y137       FDPE (Prop_fdpe_C_Q)         0.269    10.017 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=143, routed)         2.584    12.600    srio_rx/log_rst
    SLICE_X109Y116       FDCE                                         f  srio_rx/current_bit_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.492    33.676    srio_rx/log_clk
    SLICE_X109Y116       FDCE                                         r  srio_rx/current_bit_cnt_reg[6]/C
                         clock pessimism              1.587    35.263    
                         clock uncertainty           -0.077    35.185    
    SLICE_X109Y116       FDCE (Recov_fdce_C_CLR)     -0.255    34.930    srio_rx/current_bit_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         34.930    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                 22.330    

Slack (MET) :             22.330ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/current_bit_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.269ns (9.430%)  route 2.584ns (90.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.076ns = ( 33.676 - 25.600 ) 
    Source Clock Delay      (SCD):    9.748ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.661     9.748    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X127Y137       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y137       FDPE (Prop_fdpe_C_Q)         0.269    10.017 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=143, routed)         2.584    12.600    srio_rx/log_rst
    SLICE_X109Y116       FDCE                                         f  srio_rx/current_bit_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.492    33.676    srio_rx/log_clk
    SLICE_X109Y116       FDCE                                         r  srio_rx/current_bit_cnt_reg[7]/C
                         clock pessimism              1.587    35.263    
                         clock uncertainty           -0.077    35.185    
    SLICE_X109Y116       FDCE (Recov_fdce_C_CLR)     -0.255    34.930    srio_rx/current_bit_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         34.930    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                 22.330    

Slack (MET) :             22.540ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/axis_iotx_tlast_reg/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.269ns (9.942%)  route 2.437ns (90.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.076ns = ( 33.676 - 25.600 ) 
    Source Clock Delay      (SCD):    9.748ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.661     9.748    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X127Y137       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y137       FDPE (Prop_fdpe_C_Q)         0.269    10.017 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=143, routed)         2.437    12.453    srio_rx/log_rst
    SLICE_X110Y117       FDCE                                         f  srio_rx/axis_iotx_tlast_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.492    33.676    srio_rx/log_clk
    SLICE_X110Y117       FDCE                                         r  srio_rx/axis_iotx_tlast_reg/C
                         clock pessimism              1.587    35.263    
                         clock uncertainty           -0.077    35.185    
    SLICE_X110Y117       FDCE (Recov_fdce_C_CLR)     -0.192    34.993    srio_rx/axis_iotx_tlast_reg
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -12.453    
  -------------------------------------------------------------------
                         slack                                 22.540    

Slack (MET) :             22.567ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/axis_iotx_tvalid_reg/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.269ns (10.283%)  route 2.347ns (89.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.076ns = ( 33.676 - 25.600 ) 
    Source Clock Delay      (SCD):    9.748ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.661     9.748    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X127Y137       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y137       FDPE (Prop_fdpe_C_Q)         0.269    10.017 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=143, routed)         2.347    12.364    srio_rx/log_rst
    SLICE_X111Y116       FDCE                                         f  srio_rx/axis_iotx_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.492    33.676    srio_rx/log_clk
    SLICE_X111Y116       FDCE                                         r  srio_rx/axis_iotx_tvalid_reg/C
                         clock pessimism              1.587    35.263    
                         clock uncertainty           -0.077    35.185    
    SLICE_X111Y116       FDCE (Recov_fdce_C_CLR)     -0.255    34.930    srio_rx/axis_iotx_tvalid_reg
  -------------------------------------------------------------------
                         required time                         34.930    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                 22.567    

Slack (MET) :             22.567ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/current_bit_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.269ns (10.283%)  route 2.347ns (89.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.076ns = ( 33.676 - 25.600 ) 
    Source Clock Delay      (SCD):    9.748ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.661     9.748    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X127Y137       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y137       FDPE (Prop_fdpe_C_Q)         0.269    10.017 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=143, routed)         2.347    12.364    srio_rx/log_rst
    SLICE_X111Y116       FDCE                                         f  srio_rx/current_bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.492    33.676    srio_rx/log_clk
    SLICE_X111Y116       FDCE                                         r  srio_rx/current_bit_cnt_reg[2]/C
                         clock pessimism              1.587    35.263    
                         clock uncertainty           -0.077    35.185    
    SLICE_X111Y116       FDCE (Recov_fdce_C_CLR)     -0.255    34.930    srio_rx/current_bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         34.930    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                 22.567    

Slack (MET) :             22.567ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/current_bit_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.269ns (10.283%)  route 2.347ns (89.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.076ns = ( 33.676 - 25.600 ) 
    Source Clock Delay      (SCD):    9.748ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.661     9.748    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X127Y137       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y137       FDPE (Prop_fdpe_C_Q)         0.269    10.017 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=143, routed)         2.347    12.364    srio_rx/log_rst
    SLICE_X111Y116       FDCE                                         f  srio_rx/current_bit_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.492    33.676    srio_rx/log_clk
    SLICE_X111Y116       FDCE                                         r  srio_rx/current_bit_cnt_reg[3]/C
                         clock pessimism              1.587    35.263    
                         clock uncertainty           -0.077    35.185    
    SLICE_X111Y116       FDCE (Recov_fdce_C_CLR)     -0.255    34.930    srio_rx/current_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         34.930    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                 22.567    

Slack (MET) :             22.630ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/current_bit_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.269ns (10.283%)  route 2.347ns (89.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.076ns = ( 33.676 - 25.600 ) 
    Source Clock Delay      (SCD):    9.748ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.661     9.748    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X127Y137       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y137       FDPE (Prop_fdpe_C_Q)         0.269    10.017 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=143, routed)         2.347    12.364    srio_rx/log_rst
    SLICE_X110Y116       FDCE                                         f  srio_rx/current_bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.492    33.676    srio_rx/log_clk
    SLICE_X110Y116       FDCE                                         r  srio_rx/current_bit_cnt_reg[0]/C
                         clock pessimism              1.587    35.263    
                         clock uncertainty           -0.077    35.185    
    SLICE_X110Y116       FDCE (Recov_fdce_C_CLR)     -0.192    34.993    srio_rx/current_bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                 22.630    

Slack (MET) :             22.630ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/current_bit_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.269ns (10.283%)  route 2.347ns (89.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.076ns = ( 33.676 - 25.600 ) 
    Source Clock Delay      (SCD):    9.748ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.661     9.748    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X127Y137       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y137       FDPE (Prop_fdpe_C_Q)         0.269    10.017 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=143, routed)         2.347    12.364    srio_rx/log_rst
    SLICE_X110Y116       FDCE                                         f  srio_rx/current_bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.492    33.676    srio_rx/log_clk
    SLICE_X110Y116       FDCE                                         r  srio_rx/current_bit_cnt_reg[1]/C
                         clock pessimism              1.587    35.263    
                         clock uncertainty           -0.077    35.185    
    SLICE_X110Y116       FDCE (Recov_fdce_C_CLR)     -0.192    34.993    srio_rx/current_bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                 22.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.339%)  route 0.241ns (70.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.591     3.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDPE (Prop_fdpe_C_Q)         0.100     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.241     3.538    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X81Y111        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.814     4.083    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X81Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.690     3.393    
    SLICE_X81Y111        FDCE (Remov_fdce_C_CLR)     -0.069     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.339%)  route 0.241ns (70.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.591     3.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDPE (Prop_fdpe_C_Q)         0.100     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.241     3.538    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X81Y111        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.814     4.083    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X81Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.690     3.393    
    SLICE_X81Y111        FDCE (Remov_fdce_C_CLR)     -0.069     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.339%)  route 0.241ns (70.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.591     3.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDPE (Prop_fdpe_C_Q)         0.100     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.241     3.538    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X81Y111        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.814     4.083    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X81Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.690     3.393    
    SLICE_X81Y111        FDCE (Remov_fdce_C_CLR)     -0.069     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.339%)  route 0.241ns (70.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.591     3.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDPE (Prop_fdpe_C_Q)         0.100     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.241     3.538    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X81Y111        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.814     4.083    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X81Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.690     3.393    
    SLICE_X81Y111        FDCE (Remov_fdce_C_CLR)     -0.069     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.339%)  route 0.241ns (70.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.591     3.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDPE (Prop_fdpe_C_Q)         0.100     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.241     3.538    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X81Y111        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.814     4.083    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X81Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.690     3.393    
    SLICE_X81Y111        FDCE (Remov_fdce_C_CLR)     -0.069     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.339%)  route 0.241ns (70.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.591     3.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDPE (Prop_fdpe_C_Q)         0.100     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.241     3.538    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X81Y111        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.814     4.083    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X81Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.690     3.393    
    SLICE_X81Y111        FDCE (Remov_fdce_C_CLR)     -0.069     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.339%)  route 0.241ns (70.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.591     3.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDPE (Prop_fdpe_C_Q)         0.100     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.241     3.538    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X81Y111        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.814     4.083    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X81Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.690     3.393    
    SLICE_X81Y111        FDCE (Remov_fdce_C_CLR)     -0.069     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.339%)  route 0.241ns (70.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.591     3.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDPE (Prop_fdpe_C_Q)         0.100     3.298 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.241     3.538    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X81Y111        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.814     4.083    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X81Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.690     3.393    
    SLICE_X81Y111        FDCE (Remov_fdce_C_CLR)     -0.069     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.118ns (32.080%)  route 0.250ns (67.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.074ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.591     3.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y117        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.118     3.316 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         0.250     3.565    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X78Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.805     4.074    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X78Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.690     3.384    
    SLICE_X78Y116        FDCE (Remov_fdce_C_CLR)     -0.050     3.334    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.118ns (32.080%)  route 0.250ns (67.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.074ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.591     3.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y117        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.118     3.316 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         0.250     3.565    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X78Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.805     4.074    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X78Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.690     3.384    
    SLICE_X78Y116        FDCE (Remov_fdce_C_CLR)     -0.050     3.334    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout2
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       10.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.126ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.794ns  (logic 0.269ns (14.991%)  route 1.525ns (85.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.946ns = ( 33.546 - 25.600 ) 
    Source Clock Delay      (SCD):    9.751ns = ( 22.551 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.664    22.551    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y139       FDPE (Prop_fdpe_C_Q)         0.269    22.820 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.525    24.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X142Y160       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.362    33.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X142Y160       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/C
                         clock pessimism              1.351    34.897    
                         clock uncertainty           -0.197    34.699    
    SLICE_X142Y160       FDPE (Recov_fdpe_C_PRE)     -0.228    34.471    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]
  -------------------------------------------------------------------
                         required time                         34.471    
                         arrival time                         -24.345    
  -------------------------------------------------------------------
                         slack                                 10.126    

Slack (MET) :             10.126ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.794ns  (logic 0.269ns (14.991%)  route 1.525ns (85.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.946ns = ( 33.546 - 25.600 ) 
    Source Clock Delay      (SCD):    9.751ns = ( 22.551 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.664    22.551    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y139       FDPE (Prop_fdpe_C_Q)         0.269    22.820 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.525    24.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X142Y160       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.362    33.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X142Y160       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/C
                         clock pessimism              1.351    34.897    
                         clock uncertainty           -0.197    34.699    
    SLICE_X142Y160       FDPE (Recov_fdpe_C_PRE)     -0.228    34.471    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         34.471    
                         arrival time                         -24.345    
  -------------------------------------------------------------------
                         slack                                 10.126    

Slack (MET) :             10.126ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.794ns  (logic 0.269ns (14.991%)  route 1.525ns (85.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.946ns = ( 33.546 - 25.600 ) 
    Source Clock Delay      (SCD):    9.751ns = ( 22.551 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.664    22.551    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y139       FDPE (Prop_fdpe_C_Q)         0.269    22.820 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.525    24.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X142Y160       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.362    33.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X142Y160       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/C
                         clock pessimism              1.351    34.897    
                         clock uncertainty           -0.197    34.699    
    SLICE_X142Y160       FDPE (Recov_fdpe_C_PRE)     -0.228    34.471    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         34.471    
                         arrival time                         -24.345    
  -------------------------------------------------------------------
                         slack                                 10.126    

Slack (MET) :             10.126ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.794ns  (logic 0.269ns (14.991%)  route 1.525ns (85.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.946ns = ( 33.546 - 25.600 ) 
    Source Clock Delay      (SCD):    9.751ns = ( 22.551 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.664    22.551    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y139       FDPE (Prop_fdpe_C_Q)         0.269    22.820 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.525    24.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X142Y160       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.362    33.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X142Y160       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/C
                         clock pessimism              1.351    34.897    
                         clock uncertainty           -0.197    34.699    
    SLICE_X142Y160       FDPE (Recov_fdpe_C_PRE)     -0.228    34.471    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         34.471    
                         arrival time                         -24.345    
  -------------------------------------------------------------------
                         slack                                 10.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.100ns (12.668%)  route 0.689ns (87.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.641     3.248    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y139       FDPE (Prop_fdpe_C_Q)         0.100     3.348 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.689     4.037    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X142Y160       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.792     4.061    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X142Y160       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/C
                         clock pessimism             -0.589     3.472    
                         clock uncertainty            0.197     3.669    
    SLICE_X142Y160       FDPE (Remov_fdpe_C_PRE)     -0.052     3.617    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.617    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.100ns (12.668%)  route 0.689ns (87.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.641     3.248    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y139       FDPE (Prop_fdpe_C_Q)         0.100     3.348 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.689     4.037    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X142Y160       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.792     4.061    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X142Y160       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/C
                         clock pessimism             -0.589     3.472    
                         clock uncertainty            0.197     3.669    
    SLICE_X142Y160       FDPE (Remov_fdpe_C_PRE)     -0.052     3.617    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.617    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.100ns (12.668%)  route 0.689ns (87.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.641     3.248    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y139       FDPE (Prop_fdpe_C_Q)         0.100     3.348 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.689     4.037    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X142Y160       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.792     4.061    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X142Y160       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/C
                         clock pessimism             -0.589     3.472    
                         clock uncertainty            0.197     3.669    
    SLICE_X142Y160       FDPE (Remov_fdpe_C_PRE)     -0.052     3.617    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.617    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.100ns (12.668%)  route 0.689ns (87.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.641     3.248    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y139       FDPE (Prop_fdpe_C_Q)         0.100     3.348 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.689     4.037    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X142Y160       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.792     4.061    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X142Y160       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/C
                         clock pessimism             -0.589     3.472    
                         clock uncertainty            0.197     3.669    
    SLICE_X142Y160       FDPE (Remov_fdpe_C_PRE)     -0.052     3.617    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.617    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.420    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        9.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.960ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.322ns (14.881%)  route 1.842ns (85.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.137ns = ( 20.937 - 12.800 ) 
    Source Clock Delay      (SCD):    9.750ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.663     9.750    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X128Y138       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y138       FDRE (Prop_fdre_C_Q)         0.269    10.019 f  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/Q
                         net (fo=6, routed)           1.082    11.100    srio_ip/inst/srio_rst_inst/reset_state[2]
    SLICE_X128Y138       LUT4 (Prop_lut4_I2_O)        0.053    11.153 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.760    11.913    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X131Y138       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.553    20.937    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X131Y138       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/C
                         clock pessimism              1.351    22.288    
                         clock uncertainty           -0.197    22.090    
    SLICE_X131Y138       FDPE (Recov_fdpe_C_PRE)     -0.217    21.873    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         21.873    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  9.960    

Slack (MET) :             9.960ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.322ns (14.881%)  route 1.842ns (85.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.137ns = ( 20.937 - 12.800 ) 
    Source Clock Delay      (SCD):    9.750ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.663     9.750    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X128Y138       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y138       FDRE (Prop_fdre_C_Q)         0.269    10.019 f  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/Q
                         net (fo=6, routed)           1.082    11.100    srio_ip/inst/srio_rst_inst/reset_state[2]
    SLICE_X128Y138       LUT4 (Prop_lut4_I2_O)        0.053    11.153 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.760    11.913    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X131Y138       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.553    20.937    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X131Y138       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/C
                         clock pessimism              1.351    22.288    
                         clock uncertainty           -0.197    22.090    
    SLICE_X131Y138       FDPE (Recov_fdpe_C_PRE)     -0.217    21.873    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         21.873    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  9.960    

Slack (MET) :             10.058ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.322ns (15.585%)  route 1.744ns (84.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 20.938 - 12.800 ) 
    Source Clock Delay      (SCD):    9.750ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.663     9.750    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X128Y138       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y138       FDRE (Prop_fdre_C_Q)         0.269    10.019 r  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/Q
                         net (fo=6, routed)           0.906    10.924    srio_ip/inst/srio_rst_inst/reset_state[2]
    SLICE_X128Y138       LUT5 (Prop_lut5_I0_O)        0.053    10.977 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.838    11.816    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X128Y139       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.554    20.938    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/C
                         clock pessimism              1.351    22.289    
                         clock uncertainty           -0.197    22.091    
    SLICE_X128Y139       FDPE (Recov_fdpe_C_PRE)     -0.217    21.874    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                 10.058    

Slack (MET) :             10.058ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.322ns (15.585%)  route 1.744ns (84.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 20.938 - 12.800 ) 
    Source Clock Delay      (SCD):    9.750ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.663     9.750    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X128Y138       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y138       FDRE (Prop_fdre_C_Q)         0.269    10.019 r  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/Q
                         net (fo=6, routed)           0.906    10.924    srio_ip/inst/srio_rst_inst/reset_state[2]
    SLICE_X128Y138       LUT5 (Prop_lut5_I0_O)        0.053    10.977 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.838    11.816    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X128Y139       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.554    20.938    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/C
                         clock pessimism              1.351    22.289    
                         clock uncertainty           -0.197    22.091    
    SLICE_X128Y139       FDPE (Recov_fdpe_C_PRE)     -0.217    21.874    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                 10.058    

Slack (MET) :             10.058ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.322ns (15.585%)  route 1.744ns (84.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 20.938 - 12.800 ) 
    Source Clock Delay      (SCD):    9.750ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       1.663     9.750    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X128Y138       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y138       FDRE (Prop_fdre_C_Q)         0.269    10.019 r  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/Q
                         net (fo=6, routed)           0.906    10.924    srio_ip/inst/srio_rst_inst/reset_state[2]
    SLICE_X128Y138       LUT5 (Prop_lut5_I0_O)        0.053    10.977 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.838    11.816    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X128Y139       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.554    20.938    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                         clock pessimism              1.351    22.289    
                         clock uncertainty           -0.197    22.091    
    SLICE_X128Y139       FDPE (Recov_fdpe_C_PRE)     -0.217    21.874    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                 10.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.155ns (21.029%)  route 0.582ns (78.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.640     3.247    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X124Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y140       FDRE (Prop_fdre_C_Q)         0.091     3.338 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.234     3.571    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X128Y138       LUT5 (Prop_lut5_I4_O)        0.064     3.635 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.348     3.984    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X128Y139       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.861     4.130    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/C
                         clock pessimism             -0.589     3.541    
                         clock uncertainty            0.197     3.738    
    SLICE_X128Y139       FDPE (Remov_fdpe_C_PRE)     -0.072     3.666    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.155ns (21.029%)  route 0.582ns (78.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.640     3.247    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X124Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y140       FDRE (Prop_fdre_C_Q)         0.091     3.338 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.234     3.571    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X128Y138       LUT5 (Prop_lut5_I4_O)        0.064     3.635 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.348     3.984    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X128Y139       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.861     4.130    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/C
                         clock pessimism             -0.589     3.541    
                         clock uncertainty            0.197     3.738    
    SLICE_X128Y139       FDPE (Remov_fdpe_C_PRE)     -0.072     3.666    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.155ns (21.029%)  route 0.582ns (78.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.640     3.247    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X124Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y140       FDRE (Prop_fdre_C_Q)         0.091     3.338 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.234     3.571    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X128Y138       LUT5 (Prop_lut5_I4_O)        0.064     3.635 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.348     3.984    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X128Y139       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.861     4.130    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X128Y139       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                         clock pessimism             -0.589     3.541    
                         clock uncertainty            0.197     3.738    
    SLICE_X128Y139       FDPE (Remov_fdpe_C_PRE)     -0.072     3.666    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.128ns (15.649%)  route 0.690ns (84.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.641     3.248    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X128Y138       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y138       FDRE (Prop_fdre_C_Q)         0.100     3.348 r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/Q
                         net (fo=6, routed)           0.343     3.691    srio_ip/inst/srio_rst_inst/reset_state[1]
    SLICE_X128Y138       LUT4 (Prop_lut4_I1_O)        0.028     3.719 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.347     4.065    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X131Y138       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.861     4.130    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X131Y138       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/C
                         clock pessimism             -0.589     3.541    
                         clock uncertainty            0.197     3.738    
    SLICE_X131Y138       FDPE (Remov_fdpe_C_PRE)     -0.072     3.666    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           4.065    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.128ns (15.649%)  route 0.690ns (84.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10650, routed)       0.641     3.248    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X128Y138       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y138       FDRE (Prop_fdre_C_Q)         0.100     3.348 r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/Q
                         net (fo=6, routed)           0.343     3.691    srio_ip/inst/srio_rst_inst/reset_state[1]
    SLICE_X128Y138       LUT4 (Prop_lut4_I1_O)        0.028     3.719 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.347     4.065    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X131Y138       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.861     4.130    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X131Y138       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/C
                         clock pessimism             -0.589     3.541    
                         clock uncertainty            0.197     3.738    
    SLICE_X131Y138       FDPE (Remov_fdpe_C_PRE)     -0.072     3.666    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           4.065    
  -------------------------------------------------------------------
                         slack                                  0.400    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.691ns (12.629%)  route 4.781ns (87.371%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 37.454 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.885     8.591    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.064     8.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.657     9.312    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X80Y113        LUT2 (Prop_lut2_I0_O)        0.170     9.482 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.078    10.560    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X75Y105        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.469    37.454    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y105        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.532    37.986    
                         clock uncertainty           -0.035    37.951    
    SLICE_X75Y105        FDPE (Recov_fdpe_C_PRE)     -0.217    37.734    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         37.734    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                 27.174    

Slack (MET) :             27.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.691ns (12.629%)  route 4.781ns (87.371%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 37.454 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.885     8.591    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.064     8.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.657     9.312    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X80Y113        LUT2 (Prop_lut2_I0_O)        0.170     9.482 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.078    10.560    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X75Y105        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.469    37.454    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y105        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.532    37.986    
                         clock uncertainty           -0.035    37.951    
    SLICE_X75Y105        FDPE (Recov_fdpe_C_PRE)     -0.217    37.734    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         37.734    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                 27.174    

Slack (MET) :             27.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.691ns (12.629%)  route 4.781ns (87.371%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 37.454 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.885     8.591    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.064     8.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.657     9.312    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X80Y113        LUT2 (Prop_lut2_I0_O)        0.170     9.482 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.078    10.560    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X75Y105        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.469    37.454    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y105        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.532    37.986    
                         clock uncertainty           -0.035    37.951    
    SLICE_X75Y105        FDPE (Recov_fdpe_C_PRE)     -0.217    37.734    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         37.734    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                 27.174    

Slack (MET) :             27.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.691ns (12.629%)  route 4.781ns (87.371%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 37.454 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.885     8.591    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.064     8.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.657     9.312    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X80Y113        LUT2 (Prop_lut2_I0_O)        0.170     9.482 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.078    10.560    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X75Y105        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.469    37.454    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y105        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.532    37.986    
                         clock uncertainty           -0.035    37.951    
    SLICE_X75Y105        FDPE (Recov_fdpe_C_PRE)     -0.217    37.734    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         37.734    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                 27.174    

Slack (MET) :             27.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 0.691ns (13.585%)  route 4.395ns (86.415%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 37.453 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.885     8.591    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.064     8.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.657     9.312    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X80Y113        LUT2 (Prop_lut2_I0_O)        0.170     9.482 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.692    10.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X75Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.468    37.453    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X75Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.532    37.985    
                         clock uncertainty           -0.035    37.950    
    SLICE_X75Y110        FDCE (Recov_fdce_C_CLR)     -0.255    37.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         37.695    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                 27.520    

Slack (MET) :             27.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 0.691ns (13.585%)  route 4.395ns (86.415%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 37.453 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.885     8.591    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.064     8.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.657     9.312    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X80Y113        LUT2 (Prop_lut2_I0_O)        0.170     9.482 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.692    10.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X75Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.468    37.453    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X75Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                         clock pessimism              0.532    37.985    
                         clock uncertainty           -0.035    37.950    
    SLICE_X75Y110        FDCE (Recov_fdce_C_CLR)     -0.255    37.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         37.695    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                 27.520    

Slack (MET) :             27.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 0.691ns (13.585%)  route 4.395ns (86.415%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 37.453 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.885     8.591    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.064     8.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.657     9.312    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X80Y113        LUT2 (Prop_lut2_I0_O)        0.170     9.482 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.692    10.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X75Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.468    37.453    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X75Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
                         clock pessimism              0.532    37.985    
                         clock uncertainty           -0.035    37.950    
    SLICE_X75Y110        FDCE (Recov_fdce_C_CLR)     -0.255    37.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         37.695    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                 27.520    

Slack (MET) :             27.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 0.691ns (13.585%)  route 4.395ns (86.415%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 37.453 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.885     8.591    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.064     8.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.657     9.312    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X80Y113        LUT2 (Prop_lut2_I0_O)        0.170     9.482 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.692    10.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X75Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.468    37.453    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X75Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism              0.532    37.985    
                         clock uncertainty           -0.035    37.950    
    SLICE_X75Y110        FDCE (Recov_fdce_C_CLR)     -0.255    37.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         37.695    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                 27.520    

Slack (MET) :             27.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 0.691ns (13.585%)  route 4.395ns (86.415%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 37.453 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.885     8.591    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.064     8.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.657     9.312    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X80Y113        LUT2 (Prop_lut2_I0_O)        0.170     9.482 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.692    10.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X75Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.468    37.453    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X75Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                         clock pessimism              0.532    37.985    
                         clock uncertainty           -0.035    37.950    
    SLICE_X75Y110        FDCE (Recov_fdce_C_CLR)     -0.255    37.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         37.695    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                 27.520    

Slack (MET) :             27.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 0.691ns (13.585%)  route 4.395ns (86.415%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 37.453 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.583     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.246     5.334 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.380     6.715    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X81Y129        LUT5 (Prop_lut5_I1_O)        0.158     6.873 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.780     7.653    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y126        LUT4 (Prop_lut4_I1_O)        0.053     7.706 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.885     8.591    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y119        LUT4 (Prop_lut4_I3_O)        0.064     8.655 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.657     9.312    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X80Y113        LUT2 (Prop_lut2_I0_O)        0.170     9.482 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.692    10.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X75Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.468    37.453    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X75Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
                         clock pessimism              0.532    37.985    
                         clock uncertainty           -0.035    37.950    
    SLICE_X75Y110        FDCE (Recov_fdce_C_CLR)     -0.255    37.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         37.695    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                 27.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.431%)  route 0.199ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.591     2.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDPE (Prop_fdpe_C_Q)         0.100     2.297 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     2.496    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X80Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.815     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/CLK
    SLICE_X80Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.300     2.393    
    SLICE_X80Y109        FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.431%)  route 0.199ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.591     2.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDPE (Prop_fdpe_C_Q)         0.100     2.297 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     2.496    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X80Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.815     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/CLK
    SLICE_X80Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.300     2.393    
    SLICE_X80Y109        FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.431%)  route 0.199ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.591     2.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDPE (Prop_fdpe_C_Q)         0.100     2.297 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     2.496    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X80Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.815     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X80Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.300     2.393    
    SLICE_X80Y109        FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.431%)  route 0.199ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.591     2.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDPE (Prop_fdpe_C_Q)         0.100     2.297 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     2.496    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X80Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.815     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X80Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.300     2.393    
    SLICE_X80Y109        FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.516%)  route 0.251ns (71.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.591     2.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDPE (Prop_fdpe_C_Q)         0.100     2.297 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.251     2.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X81Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.815     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X81Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.300     2.393    
    SLICE_X81Y109        FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.533%)  route 0.250ns (71.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.591     2.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDPE (Prop_fdpe_C_Q)         0.100     2.297 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.250     2.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X80Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.814     2.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/CLK
    SLICE_X80Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.300     2.392    
    SLICE_X80Y110        FDCE (Remov_fdce_C_CLR)     -0.069     2.323    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.533%)  route 0.250ns (71.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.591     2.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDPE (Prop_fdpe_C_Q)         0.100     2.297 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.250     2.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X80Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.814     2.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/CLK
    SLICE_X80Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.300     2.392    
    SLICE_X80Y110        FDCE (Remov_fdce_C_CLR)     -0.069     2.323    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.533%)  route 0.250ns (71.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.591     2.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDPE (Prop_fdpe_C_Q)         0.100     2.297 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.250     2.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X80Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.814     2.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X80Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.300     2.392    
    SLICE_X80Y110        FDCE (Remov_fdce_C_CLR)     -0.069     2.323    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.533%)  route 0.250ns (71.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.591     2.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDPE (Prop_fdpe_C_Q)         0.100     2.297 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.250     2.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X80Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.814     2.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X80Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.300     2.392    
    SLICE_X80Y110        FDCE (Remov_fdce_C_CLR)     -0.069     2.323    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.516%)  route 0.251ns (71.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.591     2.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDPE (Prop_fdpe_C_Q)         0.100     2.297 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.251     2.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X81Y109        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.815     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X81Y109        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.300     2.393    
    SLICE_X81Y109        FDPE (Remov_fdpe_C_PRE)     -0.072     2.321    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.227    





