// Seed: 3631849358
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    output supply1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wire id_5,
    input tri1 id_6,
    input supply0 id_7,
    output wire id_8,
    input wand id_9,
    input tri1 id_10,
    output uwire id_11,
    output wire id_12,
    input uwire id_13,
    input wand id_14
);
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    input wand id_2,
    id_13,
    inout supply0 id_3,
    output uwire id_4,
    input supply0 id_5,
    input wire id_6,
    output tri id_7,
    output logic id_8,
    output wor id_9,
    output tri1 id_10,
    input supply1 id_11
);
  always @(-1) begin : LABEL_0
    id_8 <= id_1;
  end
  module_0 modCall_1 (
      id_7,
      id_5,
      id_3,
      id_3,
      id_11,
      id_2,
      id_0,
      id_6,
      id_10,
      id_5,
      id_5,
      id_10,
      id_3,
      id_5,
      id_5
  );
  assign id_3 = -1;
endmodule
