<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>MipsSEInstrInfo.cpp</title>
    <link rel="stylesheet" href="../Style/style.css" />
  </head>
  <body>
    <div class="headerDiv">
      <h1>
        Code Coverage
      </h1>
      <p>
        Source file: /home/nikola/Desktop/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp
      </p>
    </div>
    <button class="collapsible" type="button">Open Summary Report</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Summary Report</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Line number</th>
    <th class="mainTh">Line</th>
    <th class="mainTh">Number of hits</th>
    <th class="mainTh">Tests that cover line</th>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1</td>
    <td class="">//===-- MipsSEInstrInfo.cpp - Mips32/64 Instruction Information -----------===//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">2</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">3</td>
    <td class="">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">4</td>
    <td class="">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">5</td>
    <td class="">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">6</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">7</td>
    <td class="">//===----------------------------------------------------------------------===//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">8</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">9</td>
    <td class="">// This file contains the Mips32/64 implementation of the TargetInstrInfo class.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">10</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">11</td>
    <td class="">//===----------------------------------------------------------------------===//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">12</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">13</td>
    <td class="">#include "MipsSEInstrInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">14</td>
    <td class="">#include "MCTargetDesc/MipsInstPrinter.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">15</td>
    <td class="">#include "MipsAnalyzeImmediate.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">16</td>
    <td class="">#include "MipsMachineFunction.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">17</td>
    <td class="">#include "MipsTargetMachine.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">18</td>
    <td class="">#include "llvm/ADT/STLExtras.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">19</td>
    <td class="">#include "llvm/CodeGen/MachineInstrBuilder.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">20</td>
    <td class="">#include "llvm/CodeGen/MachineRegisterInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">21</td>
    <td class="">#include "llvm/MC/TargetRegistry.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">22</td>
    <td class="">#include "llvm/Support/ErrorHandling.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">23</td>
    <td class="">#include "llvm/Support/MathExtras.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">24</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">25</td>
    <td class="">using namespace llvm;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">26</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">27</td>
    <td class="coveredLine">static unsigned getUnconditionalBranch(const MipsSubtarget &STI) {</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">28</td>
    <td class="coveredLine">  if (STI.inMicroMipsMode())</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">29</td>
    <td class="uncoveredLine">    return STI.isPositionIndependent() ? Mips::B_MM : Mips::J_MM;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">30</td>
    <td class="coveredLine">  return STI.isPositionIndependent() ? Mips::B : Mips::J;</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">31</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">32</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">33</td>
    <td class="coveredLine">MipsSEInstrInfo::MipsSEInstrInfo(const MipsSubtarget &STI)</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">34</td>
    <td class="coveredLine">    : MipsInstrInfo(STI, getUnconditionalBranch(STI)), RI() {}</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">35</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">36</td>
    <td class="coveredLine">const MipsRegisterInfo &MipsSEInstrInfo::getRegisterInfo() const {</td>
    <td>404</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">37</td>
    <td class="coveredLine">  return RI;</td>
    <td>404</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">38</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">39</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">40</td>
    <td class="">/// isLoadFromStackSlot - If the specified machine instruction is a direct</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">41</td>
    <td class="">/// load from a stack slot, return the virtual or physical register number of</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">42</td>
    <td class="">/// the destination along with the FrameIndex of the loaded stack slot.  If</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">43</td>
    <td class="">/// not, return 0.  This predicate must return 0 if the instruction has</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">44</td>
    <td class="">/// any side effects other than loading from the stack slot.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">45</td>
    <td class="uncoveredLine">unsigned MipsSEInstrInfo::isLoadFromStackSlot(const MachineInstr &MI,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">46</td>
    <td class="">                                              int &FrameIndex) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">47</td>
    <td class="uncoveredLine">  unsigned Opc = MI.getOpcode();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">48</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">49</td>
    <td class="uncoveredLine">  if ((Opc == Mips::LW)   || (Opc == Mips::LD)   ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">50</td>
    <td class="uncoveredLine">      (Opc == Mips::LWC1) || (Opc == Mips::LDC1) || (Opc == Mips::LDC164)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">51</td>
    <td class="uncoveredLine">    if ((MI.getOperand(1).isFI()) &&  // is a stack slot</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">52</td>
    <td class="uncoveredLine">        (MI.getOperand(2).isImm()) && // the imm is zero</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">53</td>
    <td class="uncoveredLine">        (isZeroImm(MI.getOperand(2)))) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">54</td>
    <td class="uncoveredLine">      FrameIndex = MI.getOperand(1).getIndex();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">55</td>
    <td class="uncoveredLine">      return MI.getOperand(0).getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">56</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">57</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">58</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">59</td>
    <td class="uncoveredLine">  return 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">60</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">61</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">62</td>
    <td class="">/// isStoreToStackSlot - If the specified machine instruction is a direct</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">63</td>
    <td class="">/// store to a stack slot, return the virtual or physical register number of</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">64</td>
    <td class="">/// the source reg along with the FrameIndex of the loaded stack slot.  If</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">65</td>
    <td class="">/// not, return 0.  This predicate must return 0 if the instruction has</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">66</td>
    <td class="">/// any side effects other than storing to the stack slot.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">67</td>
    <td class="uncoveredLine">unsigned MipsSEInstrInfo::isStoreToStackSlot(const MachineInstr &MI,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">68</td>
    <td class="">                                             int &FrameIndex) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">69</td>
    <td class="uncoveredLine">  unsigned Opc = MI.getOpcode();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">70</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">71</td>
    <td class="uncoveredLine">  if ((Opc == Mips::SW)   || (Opc == Mips::SD)   ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">72</td>
    <td class="uncoveredLine">      (Opc == Mips::SWC1) || (Opc == Mips::SDC1) || (Opc == Mips::SDC164)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">73</td>
    <td class="uncoveredLine">    if ((MI.getOperand(1).isFI()) &&  // is a stack slot</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">74</td>
    <td class="uncoveredLine">        (MI.getOperand(2).isImm()) && // the imm is zero</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">75</td>
    <td class="uncoveredLine">        (isZeroImm(MI.getOperand(2)))) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">76</td>
    <td class="uncoveredLine">      FrameIndex = MI.getOperand(1).getIndex();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">77</td>
    <td class="uncoveredLine">      return MI.getOperand(0).getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">78</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">79</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">80</td>
    <td class="uncoveredLine">  return 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">81</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">82</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">83</td>
    <td class="uncoveredLine">void MipsSEInstrInfo::copyPhysReg(MachineBasicBlock &MBB,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">84</td>
    <td class="">                                  MachineBasicBlock::iterator I,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">85</td>
    <td class="">                                  const DebugLoc &DL, MCRegister DestReg,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">86</td>
    <td class="">                                  MCRegister SrcReg, bool KillSrc) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">87</td>
    <td class="uncoveredLine">  unsigned Opc = 0, ZeroReg = 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">88</td>
    <td class="uncoveredLine">  bool isMicroMips = Subtarget.inMicroMipsMode();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">89</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">90</td>
    <td class="uncoveredLine">  if (Mips::GPR32RegClass.contains(DestReg)) { // Copy to CPU Reg.</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">91</td>
    <td class="uncoveredLine">    if (Mips::GPR32RegClass.contains(SrcReg)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">92</td>
    <td class="uncoveredLine">      if (isMicroMips)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">93</td>
    <td class="uncoveredLine">        Opc = Mips::MOVE16_MM;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">94</td>
    <td class="">      else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">95</td>
    <td class="uncoveredLine">        Opc = Mips::OR, ZeroReg = Mips::ZERO;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">96</td>
    <td class="uncoveredLine">    } else if (Mips::CCRRegClass.contains(SrcReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">97</td>
    <td class="uncoveredLine">      Opc = Mips::CFC1;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">98</td>
    <td class="uncoveredLine">    else if (Mips::FGR32RegClass.contains(SrcReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">99</td>
    <td class="uncoveredLine">      Opc = Mips::MFC1;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">100</td>
    <td class="uncoveredLine">    else if (Mips::HI32RegClass.contains(SrcReg)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">101</td>
    <td class="uncoveredLine">      Opc = isMicroMips ? Mips::MFHI16_MM : Mips::MFHI;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">102</td>
    <td class="uncoveredLine">      SrcReg = 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">103</td>
    <td class="uncoveredLine">    } else if (Mips::LO32RegClass.contains(SrcReg)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">104</td>
    <td class="uncoveredLine">      Opc = isMicroMips ? Mips::MFLO16_MM : Mips::MFLO;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">105</td>
    <td class="uncoveredLine">      SrcReg = 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">106</td>
    <td class="uncoveredLine">    } else if (Mips::HI32DSPRegClass.contains(SrcReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">107</td>
    <td class="uncoveredLine">      Opc = Mips::MFHI_DSP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">108</td>
    <td class="uncoveredLine">    else if (Mips::LO32DSPRegClass.contains(SrcReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">109</td>
    <td class="uncoveredLine">      Opc = Mips::MFLO_DSP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">110</td>
    <td class="uncoveredLine">    else if (Mips::DSPCCRegClass.contains(SrcReg)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">111</td>
    <td class="uncoveredLine">      BuildMI(MBB, I, DL, get(Mips::RDDSP), DestReg).addImm(1 << 4)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">112</td>
    <td class="uncoveredLine">        .addReg(SrcReg, RegState::Implicit | getKillRegState(KillSrc));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">113</td>
    <td class="uncoveredLine">      return;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">114</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">115</td>
    <td class="uncoveredLine">    else if (Mips::MSACtrlRegClass.contains(SrcReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">116</td>
    <td class="uncoveredLine">      Opc = Mips::CFCMSA;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">117</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">118</td>
    <td class="uncoveredLine">  else if (Mips::GPR32RegClass.contains(SrcReg)) { // Copy from CPU Reg.</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">119</td>
    <td class="uncoveredLine">    if (Mips::CCRRegClass.contains(DestReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">120</td>
    <td class="uncoveredLine">      Opc = Mips::CTC1;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">121</td>
    <td class="uncoveredLine">    else if (Mips::FGR32RegClass.contains(DestReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">122</td>
    <td class="uncoveredLine">      Opc = Mips::MTC1;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">123</td>
    <td class="uncoveredLine">    else if (Mips::HI32RegClass.contains(DestReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">124</td>
    <td class="uncoveredLine">      Opc = Mips::MTHI, DestReg = 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">125</td>
    <td class="uncoveredLine">    else if (Mips::LO32RegClass.contains(DestReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">126</td>
    <td class="uncoveredLine">      Opc = Mips::MTLO, DestReg = 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">127</td>
    <td class="uncoveredLine">    else if (Mips::HI32DSPRegClass.contains(DestReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">128</td>
    <td class="uncoveredLine">      Opc = Mips::MTHI_DSP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">129</td>
    <td class="uncoveredLine">    else if (Mips::LO32DSPRegClass.contains(DestReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">130</td>
    <td class="uncoveredLine">      Opc = Mips::MTLO_DSP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">131</td>
    <td class="uncoveredLine">    else if (Mips::DSPCCRegClass.contains(DestReg)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">132</td>
    <td class="uncoveredLine">      BuildMI(MBB, I, DL, get(Mips::WRDSP))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">133</td>
    <td class="uncoveredLine">        .addReg(SrcReg, getKillRegState(KillSrc)).addImm(1 << 4)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">134</td>
    <td class="uncoveredLine">        .addReg(DestReg, RegState::ImplicitDefine);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">135</td>
    <td class="uncoveredLine">      return;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">136</td>
    <td class="uncoveredLine">    } else if (Mips::MSACtrlRegClass.contains(DestReg)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">137</td>
    <td class="uncoveredLine">      BuildMI(MBB, I, DL, get(Mips::CTCMSA))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">138</td>
    <td class="uncoveredLine">          .addReg(DestReg)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">139</td>
    <td class="uncoveredLine">          .addReg(SrcReg, getKillRegState(KillSrc));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">140</td>
    <td class="uncoveredLine">      return;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">141</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">142</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">143</td>
    <td class="uncoveredLine">  else if (Mips::FGR32RegClass.contains(DestReg, SrcReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">144</td>
    <td class="uncoveredLine">    Opc = Mips::FMOV_S;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">145</td>
    <td class="uncoveredLine">  else if (Mips::AFGR64RegClass.contains(DestReg, SrcReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">146</td>
    <td class="uncoveredLine">    Opc = Mips::FMOV_D32;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">147</td>
    <td class="uncoveredLine">  else if (Mips::FGR64RegClass.contains(DestReg, SrcReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">148</td>
    <td class="uncoveredLine">    Opc = Mips::FMOV_D64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">149</td>
    <td class="uncoveredLine">  else if (Mips::GPR64RegClass.contains(DestReg)) { // Copy to CPU64 Reg.</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">150</td>
    <td class="uncoveredLine">    if (Mips::GPR64RegClass.contains(SrcReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">151</td>
    <td class="uncoveredLine">      Opc = Mips::OR64, ZeroReg = Mips::ZERO_64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">152</td>
    <td class="uncoveredLine">    else if (Mips::HI64RegClass.contains(SrcReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">153</td>
    <td class="uncoveredLine">      Opc = Mips::MFHI64, SrcReg = 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">154</td>
    <td class="uncoveredLine">    else if (Mips::LO64RegClass.contains(SrcReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">155</td>
    <td class="uncoveredLine">      Opc = Mips::MFLO64, SrcReg = 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">156</td>
    <td class="uncoveredLine">    else if (Mips::FGR64RegClass.contains(SrcReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">157</td>
    <td class="uncoveredLine">      Opc = Mips::DMFC1;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">158</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">159</td>
    <td class="uncoveredLine">  else if (Mips::GPR64RegClass.contains(SrcReg)) { // Copy from CPU64 Reg.</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">160</td>
    <td class="uncoveredLine">    if (Mips::HI64RegClass.contains(DestReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">161</td>
    <td class="uncoveredLine">      Opc = Mips::MTHI64, DestReg = 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">162</td>
    <td class="uncoveredLine">    else if (Mips::LO64RegClass.contains(DestReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">163</td>
    <td class="uncoveredLine">      Opc = Mips::MTLO64, DestReg = 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">164</td>
    <td class="uncoveredLine">    else if (Mips::FGR64RegClass.contains(DestReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">165</td>
    <td class="uncoveredLine">      Opc = Mips::DMTC1;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">166</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">167</td>
    <td class="uncoveredLine">  else if (Mips::MSA128BRegClass.contains(DestReg)) { // Copy to MSA reg</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">168</td>
    <td class="uncoveredLine">    if (Mips::MSA128BRegClass.contains(SrcReg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">169</td>
    <td class="uncoveredLine">      Opc = Mips::MOVE_V;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">170</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">171</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">172</td>
    <td class="uncoveredLine">  assert(Opc && "Cannot copy registers");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">173</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">174</td>
    <td class="uncoveredLine">  MachineInstrBuilder MIB = BuildMI(MBB, I, DL, get(Opc));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">175</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">176</td>
    <td class="uncoveredLine">  if (DestReg)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">177</td>
    <td class="uncoveredLine">    MIB.addReg(DestReg, RegState::Define);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">178</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">179</td>
    <td class="uncoveredLine">  if (SrcReg)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">180</td>
    <td class="uncoveredLine">    MIB.addReg(SrcReg, getKillRegState(KillSrc));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">181</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">182</td>
    <td class="uncoveredLine">  if (ZeroReg)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">183</td>
    <td class="uncoveredLine">    MIB.addReg(ZeroReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">184</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">185</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">186</td>
    <td class="coveredLine">static bool isORCopyInst(const MachineInstr &MI) {</td>
    <td>23</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">187</td>
    <td class="coveredLine">  switch (MI.getOpcode()) {</td>
    <td>23</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">188</td>
    <td class="coveredLine">  default:</td>
    <td>21</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">189</td>
    <td class="coveredLine">    break;</td>
    <td>21</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">190</td>
    <td class="coveredLine">  case Mips::OR_MM:</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">191</td>
    <td class="">  case Mips::OR:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">192</td>
    <td class="coveredLine">    if (MI.getOperand(2).getReg() == Mips::ZERO)</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">193</td>
    <td class="coveredLine">      return true;</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">194</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">195</td>
    <td class="uncoveredLine">  case Mips::OR64:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">196</td>
    <td class="uncoveredLine">    if (MI.getOperand(2).getReg() == Mips::ZERO_64)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">197</td>
    <td class="uncoveredLine">      return true;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">198</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">199</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">200</td>
    <td class="coveredLine">  return false;</td>
    <td>21</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">201</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">202</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">203</td>
    <td class="">/// We check for the common case of 'or', as it's MIPS' preferred instruction</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">204</td>
    <td class="">/// for GPRs but we have to check the operands to ensure that is the case.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">205</td>
    <td class="">/// Other move instructions for MIPS are directly identifiable.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">206</td>
    <td class="">std::optional<DestSourcePair></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">207</td>
    <td class="coveredLine">MipsSEInstrInfo::isCopyInstrImpl(const MachineInstr &MI) const {</td>
    <td>23</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">208</td>
    <td class="coveredLine">  if (MI.isMoveReg() || isORCopyInst(MI))</td>
    <td>23</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">209</td>
    <td class="coveredLine">    return DestSourcePair{MI.getOperand(0), MI.getOperand(1)};</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">210</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">211</td>
    <td class="coveredLine">  return std::nullopt;</td>
    <td>21</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">212</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">213</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">214</td>
    <td class="coveredLine">void MipsSEInstrInfo::</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">215</td>
    <td class="">storeRegToStack(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">216</td>
    <td class="">                Register SrcReg, bool isKill, int FI,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">217</td>
    <td class="">                const TargetRegisterClass *RC, const TargetRegisterInfo *TRI,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">218</td>
    <td class="">                int64_t Offset) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">219</td>
    <td class="coveredLine">  DebugLoc DL;</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">220</td>
    <td class="coveredLine">  MachineMemOperand *MMO = GetMemOperand(MBB, FI, MachineMemOperand::MOStore);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">221</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">222</td>
    <td class="coveredLine">  unsigned Opc = 0;</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">223</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">224</td>
    <td class="coveredLine">  if (Mips::GPR32RegClass.hasSubClassEq(RC))</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">225</td>
    <td class="coveredLine">    Opc = Mips::SW;</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">226</td>
    <td class="uncoveredLine">  else if (Mips::GPR64RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">227</td>
    <td class="uncoveredLine">    Opc = Mips::SD;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">228</td>
    <td class="uncoveredLine">  else if (Mips::ACC64RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">229</td>
    <td class="uncoveredLine">    Opc = Mips::STORE_ACC64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">230</td>
    <td class="uncoveredLine">  else if (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">231</td>
    <td class="uncoveredLine">    Opc = Mips::STORE_ACC64DSP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">232</td>
    <td class="uncoveredLine">  else if (Mips::ACC128RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">233</td>
    <td class="uncoveredLine">    Opc = Mips::STORE_ACC128;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">234</td>
    <td class="uncoveredLine">  else if (Mips::DSPCCRegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">235</td>
    <td class="uncoveredLine">    Opc = Mips::STORE_CCOND_DSP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">236</td>
    <td class="uncoveredLine">  else if (Mips::FGR32RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">237</td>
    <td class="uncoveredLine">    Opc = Mips::SWC1;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">238</td>
    <td class="uncoveredLine">  else if (Mips::AFGR64RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">239</td>
    <td class="uncoveredLine">    Opc = Mips::SDC1;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">240</td>
    <td class="uncoveredLine">  else if (Mips::FGR64RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">241</td>
    <td class="uncoveredLine">    Opc = Mips::SDC164;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">242</td>
    <td class="uncoveredLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v16i8))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">243</td>
    <td class="uncoveredLine">    Opc = Mips::ST_B;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">244</td>
    <td class="uncoveredLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v8i16) ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">245</td>
    <td class="uncoveredLine">           TRI->isTypeLegalForClass(*RC, MVT::v8f16))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">246</td>
    <td class="uncoveredLine">    Opc = Mips::ST_H;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">247</td>
    <td class="uncoveredLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v4i32) ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">248</td>
    <td class="uncoveredLine">           TRI->isTypeLegalForClass(*RC, MVT::v4f32))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">249</td>
    <td class="uncoveredLine">    Opc = Mips::ST_W;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">250</td>
    <td class="uncoveredLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v2i64) ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">251</td>
    <td class="uncoveredLine">           TRI->isTypeLegalForClass(*RC, MVT::v2f64))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">252</td>
    <td class="uncoveredLine">    Opc = Mips::ST_D;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">253</td>
    <td class="uncoveredLine">  else if (Mips::LO32RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">254</td>
    <td class="uncoveredLine">    Opc = Mips::SW;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">255</td>
    <td class="uncoveredLine">  else if (Mips::LO64RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">256</td>
    <td class="uncoveredLine">    Opc = Mips::SD;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">257</td>
    <td class="uncoveredLine">  else if (Mips::HI32RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">258</td>
    <td class="uncoveredLine">    Opc = Mips::SW;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">259</td>
    <td class="uncoveredLine">  else if (Mips::HI64RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">260</td>
    <td class="uncoveredLine">    Opc = Mips::SD;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">261</td>
    <td class="uncoveredLine">  else if (Mips::DSPRRegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">262</td>
    <td class="uncoveredLine">    Opc = Mips::SWDSP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">263</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">264</td>
    <td class="">  // Hi, Lo are normally caller save but they are callee save</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">265</td>
    <td class="">  // for interrupt handling.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">266</td>
    <td class="coveredLine">  const Function &Func = MBB.getParent()->getFunction();</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">267</td>
    <td class="coveredLine">  if (Func.hasFnAttribute("interrupt")) {</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">268</td>
    <td class="uncoveredLine">    if (Mips::HI32RegClass.hasSubClassEq(RC)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">269</td>
    <td class="uncoveredLine">      BuildMI(MBB, I, DL, get(Mips::MFHI), Mips::K0);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">270</td>
    <td class="uncoveredLine">      SrcReg = Mips::K0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">271</td>
    <td class="uncoveredLine">    } else if (Mips::HI64RegClass.hasSubClassEq(RC)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">272</td>
    <td class="uncoveredLine">      BuildMI(MBB, I, DL, get(Mips::MFHI64), Mips::K0_64);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">273</td>
    <td class="uncoveredLine">      SrcReg = Mips::K0_64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">274</td>
    <td class="uncoveredLine">    } else if (Mips::LO32RegClass.hasSubClassEq(RC)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">275</td>
    <td class="uncoveredLine">      BuildMI(MBB, I, DL, get(Mips::MFLO), Mips::K0);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">276</td>
    <td class="uncoveredLine">      SrcReg = Mips::K0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">277</td>
    <td class="uncoveredLine">    } else if (Mips::LO64RegClass.hasSubClassEq(RC)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">278</td>
    <td class="uncoveredLine">      BuildMI(MBB, I, DL, get(Mips::MFLO64), Mips::K0_64);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">279</td>
    <td class="uncoveredLine">      SrcReg = Mips::K0_64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">280</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">281</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">282</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">283</td>
    <td class="coveredLine">  assert(Opc && "Register class not handled!");</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">284</td>
    <td class="coveredLine">  BuildMI(MBB, I, DL, get(Opc)).addReg(SrcReg, getKillRegState(isKill))</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">285</td>
    <td class="coveredLine">    .addFrameIndex(FI).addImm(Offset).addMemOperand(MMO);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">286</td>
    <td class="coveredLine">}</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">287</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">288</td>
    <td class="coveredLine">void MipsSEInstrInfo::</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">289</td>
    <td class="">loadRegFromStack(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">290</td>
    <td class="">                 Register DestReg, int FI, const TargetRegisterClass *RC,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">291</td>
    <td class="">                 const TargetRegisterInfo *TRI, int64_t Offset) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">292</td>
    <td class="coveredLine">  DebugLoc DL;</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">293</td>
    <td class="coveredLine">  if (I != MBB.end()) DL = I->getDebugLoc();</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">294</td>
    <td class="coveredLine">  MachineMemOperand *MMO = GetMemOperand(MBB, FI, MachineMemOperand::MOLoad);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">295</td>
    <td class="coveredLine">  unsigned Opc = 0;</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">296</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">297</td>
    <td class="coveredLine">  const Function &Func = MBB.getParent()->getFunction();</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">298</td>
    <td class="coveredLine">  bool ReqIndirectLoad = Func.hasFnAttribute("interrupt") &&</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">299</td>
    <td class="uncoveredLine">                         (DestReg == Mips::LO0 || DestReg == Mips::LO0_64 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">300</td>
    <td class="uncoveredLine">                          DestReg == Mips::HI0 || DestReg == Mips::HI0_64);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">301</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">302</td>
    <td class="coveredLine">  if (Mips::GPR32RegClass.hasSubClassEq(RC))</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">303</td>
    <td class="coveredLine">    Opc = Mips::LW;</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">304</td>
    <td class="uncoveredLine">  else if (Mips::GPR64RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">305</td>
    <td class="uncoveredLine">    Opc = Mips::LD;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">306</td>
    <td class="uncoveredLine">  else if (Mips::ACC64RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">307</td>
    <td class="uncoveredLine">    Opc = Mips::LOAD_ACC64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">308</td>
    <td class="uncoveredLine">  else if (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">309</td>
    <td class="uncoveredLine">    Opc = Mips::LOAD_ACC64DSP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">310</td>
    <td class="uncoveredLine">  else if (Mips::ACC128RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">311</td>
    <td class="uncoveredLine">    Opc = Mips::LOAD_ACC128;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">312</td>
    <td class="uncoveredLine">  else if (Mips::DSPCCRegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">313</td>
    <td class="uncoveredLine">    Opc = Mips::LOAD_CCOND_DSP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">314</td>
    <td class="uncoveredLine">  else if (Mips::FGR32RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">315</td>
    <td class="uncoveredLine">    Opc = Mips::LWC1;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">316</td>
    <td class="uncoveredLine">  else if (Mips::AFGR64RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">317</td>
    <td class="uncoveredLine">    Opc = Mips::LDC1;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">318</td>
    <td class="uncoveredLine">  else if (Mips::FGR64RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">319</td>
    <td class="uncoveredLine">    Opc = Mips::LDC164;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">320</td>
    <td class="uncoveredLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v16i8))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">321</td>
    <td class="uncoveredLine">    Opc = Mips::LD_B;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">322</td>
    <td class="uncoveredLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v8i16) ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">323</td>
    <td class="uncoveredLine">           TRI->isTypeLegalForClass(*RC, MVT::v8f16))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">324</td>
    <td class="uncoveredLine">    Opc = Mips::LD_H;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">325</td>
    <td class="uncoveredLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v4i32) ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">326</td>
    <td class="uncoveredLine">           TRI->isTypeLegalForClass(*RC, MVT::v4f32))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">327</td>
    <td class="uncoveredLine">    Opc = Mips::LD_W;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">328</td>
    <td class="uncoveredLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v2i64) ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">329</td>
    <td class="uncoveredLine">           TRI->isTypeLegalForClass(*RC, MVT::v2f64))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">330</td>
    <td class="uncoveredLine">    Opc = Mips::LD_D;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">331</td>
    <td class="uncoveredLine">  else if (Mips::HI32RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">332</td>
    <td class="uncoveredLine">    Opc = Mips::LW;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">333</td>
    <td class="uncoveredLine">  else if (Mips::HI64RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">334</td>
    <td class="uncoveredLine">    Opc = Mips::LD;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">335</td>
    <td class="uncoveredLine">  else if (Mips::LO32RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">336</td>
    <td class="uncoveredLine">    Opc = Mips::LW;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">337</td>
    <td class="uncoveredLine">  else if (Mips::LO64RegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">338</td>
    <td class="uncoveredLine">    Opc = Mips::LD;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">339</td>
    <td class="uncoveredLine">  else if (Mips::DSPRRegClass.hasSubClassEq(RC))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">340</td>
    <td class="uncoveredLine">    Opc = Mips::LWDSP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">341</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">342</td>
    <td class="coveredLine">  assert(Opc && "Register class not handled!");</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">343</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">344</td>
    <td class="coveredLine">  if (!ReqIndirectLoad)</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">345</td>
    <td class="coveredLine">    BuildMI(MBB, I, DL, get(Opc), DestReg)</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">346</td>
    <td class="coveredLine">        .addFrameIndex(FI)</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">347</td>
    <td class="coveredLine">        .addImm(Offset)</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">348</td>
    <td class="coveredLine">        .addMemOperand(MMO);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">349</td>
    <td class="">  else {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">350</td>
    <td class="">    // Load HI/LO through K0. Notably the DestReg is encoded into the</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">351</td>
    <td class="">    // instruction itself.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">352</td>
    <td class="uncoveredLine">    unsigned Reg = Mips::K0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">353</td>
    <td class="uncoveredLine">    unsigned LdOp = Mips::MTLO;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">354</td>
    <td class="uncoveredLine">    if (DestReg == Mips::HI0)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">355</td>
    <td class="uncoveredLine">      LdOp = Mips::MTHI;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">356</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">357</td>
    <td class="uncoveredLine">    if (Subtarget.getABI().ArePtrs64bit()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">358</td>
    <td class="uncoveredLine">      Reg = Mips::K0_64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">359</td>
    <td class="uncoveredLine">      if (DestReg == Mips::HI0_64)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">360</td>
    <td class="uncoveredLine">        LdOp = Mips::MTHI64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">361</td>
    <td class="">      else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">362</td>
    <td class="uncoveredLine">        LdOp = Mips::MTLO64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">363</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">364</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">365</td>
    <td class="uncoveredLine">    BuildMI(MBB, I, DL, get(Opc), Reg)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">366</td>
    <td class="uncoveredLine">        .addFrameIndex(FI)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">367</td>
    <td class="uncoveredLine">        .addImm(Offset)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">368</td>
    <td class="uncoveredLine">        .addMemOperand(MMO);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">369</td>
    <td class="uncoveredLine">    BuildMI(MBB, I, DL, get(LdOp)).addReg(Reg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">370</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">371</td>
    <td class="coveredLine">}</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">372</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">373</td>
    <td class="coveredLine">bool MipsSEInstrInfo::expandPostRAPseudo(MachineInstr &MI) const {</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">374</td>
    <td class="coveredLine">  MachineBasicBlock &MBB = *MI.getParent();</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">375</td>
    <td class="coveredLine">  bool isMicroMips = Subtarget.inMicroMipsMode();</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">376</td>
    <td class="">  unsigned Opc;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">377</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">378</td>
    <td class="coveredLine">  switch (MI.getDesc().getOpcode()) {</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">379</td>
    <td class="coveredLine">  default:</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">380</td>
    <td class="coveredLine">    return false;</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">381</td>
    <td class="coveredLine">  case Mips::RetRA:</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">382</td>
    <td class="coveredLine">    expandRetRA(MBB, MI);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">383</td>
    <td class="coveredLine">    break;</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">384</td>
    <td class="uncoveredLine">  case Mips::ERet:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">385</td>
    <td class="uncoveredLine">    expandERet(MBB, MI);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">386</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">387</td>
    <td class="uncoveredLine">  case Mips::PseudoMFHI:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">388</td>
    <td class="uncoveredLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFHI);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">389</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">390</td>
    <td class="uncoveredLine">  case Mips::PseudoMFHI_MM:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">391</td>
    <td class="uncoveredLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFHI16_MM);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">392</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">393</td>
    <td class="uncoveredLine">  case Mips::PseudoMFLO:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">394</td>
    <td class="uncoveredLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFLO);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">395</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">396</td>
    <td class="uncoveredLine">  case Mips::PseudoMFLO_MM:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">397</td>
    <td class="uncoveredLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFLO16_MM);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">398</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">399</td>
    <td class="uncoveredLine">  case Mips::PseudoMFHI64:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">400</td>
    <td class="uncoveredLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFHI64);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">401</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">402</td>
    <td class="uncoveredLine">  case Mips::PseudoMFLO64:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">403</td>
    <td class="uncoveredLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFLO64);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">404</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">405</td>
    <td class="uncoveredLine">  case Mips::PseudoMTLOHI:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">406</td>
    <td class="uncoveredLine">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO, Mips::MTHI, false);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">407</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">408</td>
    <td class="uncoveredLine">  case Mips::PseudoMTLOHI64:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">409</td>
    <td class="uncoveredLine">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO64, Mips::MTHI64, false);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">410</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">411</td>
    <td class="uncoveredLine">  case Mips::PseudoMTLOHI_DSP:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">412</td>
    <td class="uncoveredLine">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO_DSP, Mips::MTHI_DSP, true);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">413</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">414</td>
    <td class="uncoveredLine">  case Mips::PseudoMTLOHI_MM:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">415</td>
    <td class="uncoveredLine">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO_MM, Mips::MTHI_MM, false);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">416</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">417</td>
    <td class="uncoveredLine">  case Mips::PseudoCVT_S_W:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">418</td>
    <td class="uncoveredLine">    expandCvtFPInt(MBB, MI, Mips::CVT_S_W, Mips::MTC1, false);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">419</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">420</td>
    <td class="uncoveredLine">  case Mips::PseudoCVT_D32_W:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">421</td>
    <td class="uncoveredLine">    Opc = isMicroMips ? Mips::CVT_D32_W_MM : Mips::CVT_D32_W;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">422</td>
    <td class="uncoveredLine">    expandCvtFPInt(MBB, MI, Opc, Mips::MTC1, false);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">423</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">424</td>
    <td class="uncoveredLine">  case Mips::PseudoCVT_S_L:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">425</td>
    <td class="uncoveredLine">    expandCvtFPInt(MBB, MI, Mips::CVT_S_L, Mips::DMTC1, true);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">426</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">427</td>
    <td class="uncoveredLine">  case Mips::PseudoCVT_D64_W:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">428</td>
    <td class="uncoveredLine">    Opc = isMicroMips ? Mips::CVT_D64_W_MM : Mips::CVT_D64_W;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">429</td>
    <td class="uncoveredLine">    expandCvtFPInt(MBB, MI, Opc, Mips::MTC1, true);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">430</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">431</td>
    <td class="uncoveredLine">  case Mips::PseudoCVT_D64_L:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">432</td>
    <td class="uncoveredLine">    expandCvtFPInt(MBB, MI, Mips::CVT_D64_L, Mips::DMTC1, true);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">433</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">434</td>
    <td class="uncoveredLine">  case Mips::BuildPairF64:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">435</td>
    <td class="uncoveredLine">    expandBuildPairF64(MBB, MI, isMicroMips, false);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">436</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">437</td>
    <td class="uncoveredLine">  case Mips::BuildPairF64_64:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">438</td>
    <td class="uncoveredLine">    expandBuildPairF64(MBB, MI, isMicroMips, true);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">439</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">440</td>
    <td class="uncoveredLine">  case Mips::ExtractElementF64:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">441</td>
    <td class="uncoveredLine">    expandExtractElementF64(MBB, MI, isMicroMips, false);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">442</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">443</td>
    <td class="uncoveredLine">  case Mips::ExtractElementF64_64:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">444</td>
    <td class="uncoveredLine">    expandExtractElementF64(MBB, MI, isMicroMips, true);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">445</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">446</td>
    <td class="uncoveredLine">  case Mips::MIPSeh_return32:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">447</td>
    <td class="">  case Mips::MIPSeh_return64:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">448</td>
    <td class="uncoveredLine">    expandEhReturn(MBB, MI);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">449</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">450</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">451</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">452</td>
    <td class="coveredLine">  MBB.erase(MI);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">453</td>
    <td class="coveredLine">  return true;</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">454</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">455</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">456</td>
    <td class="">/// isBranchWithImm - Return true if the branch contains an immediate</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">457</td>
    <td class="">/// operand (\see lib/Target/Mips/MipsBranchExpansion.cpp).</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">458</td>
    <td class="uncoveredLine">bool MipsSEInstrInfo::isBranchWithImm(unsigned Opc) const {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">459</td>
    <td class="uncoveredLine">  switch (Opc) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">460</td>
    <td class="uncoveredLine">  default:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">461</td>
    <td class="uncoveredLine">    return false;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">462</td>
    <td class="uncoveredLine">  case Mips::BBIT0:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">463</td>
    <td class="">  case Mips::BBIT1:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">464</td>
    <td class="">  case Mips::BBIT032:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">465</td>
    <td class="">  case Mips::BBIT132:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">466</td>
    <td class="uncoveredLine">    return true;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">467</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">468</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">469</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">470</td>
    <td class="">/// getOppositeBranchOpc - Return the inverse of the specified</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">471</td>
    <td class="">/// opcode, e.g. turning BEQ to BNE.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">472</td>
    <td class="uncoveredLine">unsigned MipsSEInstrInfo::getOppositeBranchOpc(unsigned Opc) const {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">473</td>
    <td class="uncoveredLine">  switch (Opc) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">474</td>
    <td class="uncoveredLine">  default:           llvm_unreachable("Illegal opcode!");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">475</td>
    <td class="uncoveredLine">  case Mips::BEQ:    return Mips::BNE;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">476</td>
    <td class="uncoveredLine">  case Mips::BEQ_MM: return Mips::BNE_MM;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">477</td>
    <td class="uncoveredLine">  case Mips::BNE:    return Mips::BEQ;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">478</td>
    <td class="uncoveredLine">  case Mips::BNE_MM: return Mips::BEQ_MM;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">479</td>
    <td class="uncoveredLine">  case Mips::BGTZ:   return Mips::BLEZ;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">480</td>
    <td class="uncoveredLine">  case Mips::BGEZ:   return Mips::BLTZ;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">481</td>
    <td class="uncoveredLine">  case Mips::BLTZ:   return Mips::BGEZ;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">482</td>
    <td class="uncoveredLine">  case Mips::BLEZ:   return Mips::BGTZ;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">483</td>
    <td class="uncoveredLine">  case Mips::BGTZ_MM:   return Mips::BLEZ_MM;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">484</td>
    <td class="uncoveredLine">  case Mips::BGEZ_MM:   return Mips::BLTZ_MM;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">485</td>
    <td class="uncoveredLine">  case Mips::BLTZ_MM:   return Mips::BGEZ_MM;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">486</td>
    <td class="uncoveredLine">  case Mips::BLEZ_MM:   return Mips::BGTZ_MM;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">487</td>
    <td class="uncoveredLine">  case Mips::BEQ64:  return Mips::BNE64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">488</td>
    <td class="uncoveredLine">  case Mips::BNE64:  return Mips::BEQ64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">489</td>
    <td class="uncoveredLine">  case Mips::BGTZ64: return Mips::BLEZ64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">490</td>
    <td class="uncoveredLine">  case Mips::BGEZ64: return Mips::BLTZ64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">491</td>
    <td class="uncoveredLine">  case Mips::BLTZ64: return Mips::BGEZ64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">492</td>
    <td class="uncoveredLine">  case Mips::BLEZ64: return Mips::BGTZ64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">493</td>
    <td class="uncoveredLine">  case Mips::BC1T:   return Mips::BC1F;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">494</td>
    <td class="uncoveredLine">  case Mips::BC1F:   return Mips::BC1T;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">495</td>
    <td class="uncoveredLine">  case Mips::BC1T_MM:   return Mips::BC1F_MM;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">496</td>
    <td class="uncoveredLine">  case Mips::BC1F_MM:   return Mips::BC1T_MM;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">497</td>
    <td class="uncoveredLine">  case Mips::BEQZ16_MM: return Mips::BNEZ16_MM;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">498</td>
    <td class="uncoveredLine">  case Mips::BNEZ16_MM: return Mips::BEQZ16_MM;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">499</td>
    <td class="uncoveredLine">  case Mips::BEQZC_MM:  return Mips::BNEZC_MM;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">500</td>
    <td class="uncoveredLine">  case Mips::BNEZC_MM:  return Mips::BEQZC_MM;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">501</td>
    <td class="uncoveredLine">  case Mips::BEQZC:  return Mips::BNEZC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">502</td>
    <td class="uncoveredLine">  case Mips::BNEZC:  return Mips::BEQZC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">503</td>
    <td class="uncoveredLine">  case Mips::BLEZC:  return Mips::BGTZC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">504</td>
    <td class="uncoveredLine">  case Mips::BGEZC:  return Mips::BLTZC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">505</td>
    <td class="uncoveredLine">  case Mips::BGEC:   return Mips::BLTC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">506</td>
    <td class="uncoveredLine">  case Mips::BGTZC:  return Mips::BLEZC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">507</td>
    <td class="uncoveredLine">  case Mips::BLTZC:  return Mips::BGEZC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">508</td>
    <td class="uncoveredLine">  case Mips::BLTC:   return Mips::BGEC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">509</td>
    <td class="uncoveredLine">  case Mips::BGEUC:  return Mips::BLTUC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">510</td>
    <td class="uncoveredLine">  case Mips::BLTUC:  return Mips::BGEUC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">511</td>
    <td class="uncoveredLine">  case Mips::BEQC:   return Mips::BNEC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">512</td>
    <td class="uncoveredLine">  case Mips::BNEC:   return Mips::BEQC;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">513</td>
    <td class="uncoveredLine">  case Mips::BC1EQZ: return Mips::BC1NEZ;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">514</td>
    <td class="uncoveredLine">  case Mips::BC1NEZ: return Mips::BC1EQZ;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">515</td>
    <td class="uncoveredLine">  case Mips::BEQZC_MMR6:  return Mips::BNEZC_MMR6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">516</td>
    <td class="uncoveredLine">  case Mips::BNEZC_MMR6:  return Mips::BEQZC_MMR6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">517</td>
    <td class="uncoveredLine">  case Mips::BLEZC_MMR6:  return Mips::BGTZC_MMR6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">518</td>
    <td class="uncoveredLine">  case Mips::BGEZC_MMR6:  return Mips::BLTZC_MMR6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">519</td>
    <td class="uncoveredLine">  case Mips::BGEC_MMR6:   return Mips::BLTC_MMR6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">520</td>
    <td class="uncoveredLine">  case Mips::BGTZC_MMR6:  return Mips::BLEZC_MMR6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">521</td>
    <td class="uncoveredLine">  case Mips::BLTZC_MMR6:  return Mips::BGEZC_MMR6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">522</td>
    <td class="uncoveredLine">  case Mips::BLTC_MMR6:   return Mips::BGEC_MMR6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">523</td>
    <td class="uncoveredLine">  case Mips::BGEUC_MMR6:  return Mips::BLTUC_MMR6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">524</td>
    <td class="uncoveredLine">  case Mips::BLTUC_MMR6:  return Mips::BGEUC_MMR6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">525</td>
    <td class="uncoveredLine">  case Mips::BEQC_MMR6:   return Mips::BNEC_MMR6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">526</td>
    <td class="uncoveredLine">  case Mips::BNEC_MMR6:   return Mips::BEQC_MMR6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">527</td>
    <td class="uncoveredLine">  case Mips::BC1EQZC_MMR6: return Mips::BC1NEZC_MMR6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">528</td>
    <td class="uncoveredLine">  case Mips::BC1NEZC_MMR6: return Mips::BC1EQZC_MMR6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">529</td>
    <td class="uncoveredLine">  case Mips::BEQZC64:  return Mips::BNEZC64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">530</td>
    <td class="uncoveredLine">  case Mips::BNEZC64:  return Mips::BEQZC64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">531</td>
    <td class="uncoveredLine">  case Mips::BEQC64:   return Mips::BNEC64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">532</td>
    <td class="uncoveredLine">  case Mips::BNEC64:   return Mips::BEQC64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">533</td>
    <td class="uncoveredLine">  case Mips::BGEC64:   return Mips::BLTC64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">534</td>
    <td class="uncoveredLine">  case Mips::BGEUC64:  return Mips::BLTUC64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">535</td>
    <td class="uncoveredLine">  case Mips::BLTC64:   return Mips::BGEC64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">536</td>
    <td class="uncoveredLine">  case Mips::BLTUC64:  return Mips::BGEUC64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">537</td>
    <td class="uncoveredLine">  case Mips::BGTZC64:  return Mips::BLEZC64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">538</td>
    <td class="uncoveredLine">  case Mips::BGEZC64:  return Mips::BLTZC64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">539</td>
    <td class="uncoveredLine">  case Mips::BLTZC64:  return Mips::BGEZC64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">540</td>
    <td class="uncoveredLine">  case Mips::BLEZC64:  return Mips::BGTZC64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">541</td>
    <td class="uncoveredLine">  case Mips::BBIT0:  return Mips::BBIT1;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">542</td>
    <td class="uncoveredLine">  case Mips::BBIT1:  return Mips::BBIT0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">543</td>
    <td class="uncoveredLine">  case Mips::BBIT032:  return Mips::BBIT132;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">544</td>
    <td class="uncoveredLine">  case Mips::BBIT132:  return Mips::BBIT032;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">545</td>
    <td class="uncoveredLine">  case Mips::BZ_B:   return Mips::BNZ_B;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">546</td>
    <td class="uncoveredLine">  case Mips::BZ_H:   return Mips::BNZ_H;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">547</td>
    <td class="uncoveredLine">  case Mips::BZ_W:   return Mips::BNZ_W;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">548</td>
    <td class="uncoveredLine">  case Mips::BZ_D:   return Mips::BNZ_D;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">549</td>
    <td class="uncoveredLine">  case Mips::BZ_V:   return Mips::BNZ_V;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">550</td>
    <td class="uncoveredLine">  case Mips::BNZ_B:  return Mips::BZ_B;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">551</td>
    <td class="uncoveredLine">  case Mips::BNZ_H:  return Mips::BZ_H;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">552</td>
    <td class="uncoveredLine">  case Mips::BNZ_W:  return Mips::BZ_W;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">553</td>
    <td class="uncoveredLine">  case Mips::BNZ_D:  return Mips::BZ_D;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">554</td>
    <td class="uncoveredLine">  case Mips::BNZ_V:  return Mips::BZ_V;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">555</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">556</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">557</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">558</td>
    <td class="">/// Adjust SP by Amount bytes.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">559</td>
    <td class="coveredLine">void MipsSEInstrInfo::adjustStackPtr(unsigned SP, int64_t Amount,</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">560</td>
    <td class="">                                     MachineBasicBlock &MBB,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">561</td>
    <td class="">                                     MachineBasicBlock::iterator I) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">562</td>
    <td class="coveredLine">  MipsABIInfo ABI = Subtarget.getABI();</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">563</td>
    <td class="coveredLine">  DebugLoc DL;</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">564</td>
    <td class="coveredLine">  unsigned ADDiu = ABI.GetPtrAddiuOp();</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">565</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">566</td>
    <td class="coveredLine">  if (Amount == 0)</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">567</td>
    <td class="uncoveredLine">    return;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">568</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">569</td>
    <td class="coveredLine">  if (isInt<16>(Amount)) {</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">570</td>
    <td class="">    // addi sp, sp, amount</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">571</td>
    <td class="coveredLine">    BuildMI(MBB, I, DL, get(ADDiu), SP).addReg(SP).addImm(Amount);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">572</td>
    <td class="">  } else {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">573</td>
    <td class="">    // For numbers which are not 16bit integers we synthesize Amount inline</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">574</td>
    <td class="">    // then add or subtract it from sp.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">575</td>
    <td class="uncoveredLine">    unsigned Opc = ABI.GetPtrAdduOp();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">576</td>
    <td class="uncoveredLine">    if (Amount < 0) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">577</td>
    <td class="uncoveredLine">      Opc = ABI.GetPtrSubuOp();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">578</td>
    <td class="uncoveredLine">      Amount = -Amount;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">579</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">580</td>
    <td class="uncoveredLine">    unsigned Reg = loadImmediate(Amount, MBB, I, DL, nullptr);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">581</td>
    <td class="uncoveredLine">    BuildMI(MBB, I, DL, get(Opc), SP).addReg(SP).addReg(Reg, RegState::Kill);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">582</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">583</td>
    <td class="coveredLine">}</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">584</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">585</td>
    <td class="">/// This function generates the sequence of instructions needed to get the</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">586</td>
    <td class="">/// result of adding register REG and immediate IMM.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">587</td>
    <td class="uncoveredLine">unsigned MipsSEInstrInfo::loadImmediate(int64_t Imm, MachineBasicBlock &MBB,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">588</td>
    <td class="">                                        MachineBasicBlock::iterator II,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">589</td>
    <td class="">                                        const DebugLoc &DL,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">590</td>
    <td class="">                                        unsigned *NewImm) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">591</td>
    <td class="uncoveredLine">  MipsAnalyzeImmediate AnalyzeImm;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">592</td>
    <td class="uncoveredLine">  const MipsSubtarget &STI = Subtarget;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">593</td>
    <td class="uncoveredLine">  MachineRegisterInfo &RegInfo = MBB.getParent()->getRegInfo();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">594</td>
    <td class="uncoveredLine">  unsigned Size = STI.isABI_N64() ? 64 : 32;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">595</td>
    <td class="uncoveredLine">  unsigned LUi = STI.isABI_N64() ? Mips::LUi64 : Mips::LUi;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">596</td>
    <td class="uncoveredLine">  unsigned ZEROReg = STI.isABI_N64() ? Mips::ZERO_64 : Mips::ZERO;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">597</td>
    <td class="uncoveredLine">  const TargetRegisterClass *RC = STI.isABI_N64() ?</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">598</td>
    <td class="uncoveredLine">    &Mips::GPR64RegClass : &Mips::GPR32RegClass;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">599</td>
    <td class="uncoveredLine">  bool LastInstrIsADDiu = NewImm;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">600</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">601</td>
    <td class="">  const MipsAnalyzeImmediate::InstSeq &Seq =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">602</td>
    <td class="uncoveredLine">    AnalyzeImm.Analyze(Imm, Size, LastInstrIsADDiu);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">603</td>
    <td class="uncoveredLine">  MipsAnalyzeImmediate::InstSeq::const_iterator Inst = Seq.begin();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">604</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">605</td>
    <td class="uncoveredLine">  assert(Seq.size() && (!LastInstrIsADDiu || (Seq.size() > 1)));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">606</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">607</td>
    <td class="">  // The first instruction can be a LUi, which is different from other</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">608</td>
    <td class="">  // instructions (ADDiu, ORI and SLL) in that it does not have a register</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">609</td>
    <td class="">  // operand.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">610</td>
    <td class="uncoveredLine">  Register Reg = RegInfo.createVirtualRegister(RC);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">611</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">612</td>
    <td class="uncoveredLine">  if (Inst->Opc == LUi)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">613</td>
    <td class="uncoveredLine">    BuildMI(MBB, II, DL, get(LUi), Reg).addImm(SignExtend64<16>(Inst->ImmOpnd));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">614</td>
    <td class="">  else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">615</td>
    <td class="uncoveredLine">    BuildMI(MBB, II, DL, get(Inst->Opc), Reg).addReg(ZEROReg)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">616</td>
    <td class="uncoveredLine">      .addImm(SignExtend64<16>(Inst->ImmOpnd));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">617</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">618</td>
    <td class="">  // Build the remaining instructions in Seq.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">619</td>
    <td class="uncoveredLine">  for (++Inst; Inst != Seq.end() - LastInstrIsADDiu; ++Inst)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">620</td>
    <td class="uncoveredLine">    BuildMI(MBB, II, DL, get(Inst->Opc), Reg).addReg(Reg, RegState::Kill)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">621</td>
    <td class="uncoveredLine">      .addImm(SignExtend64<16>(Inst->ImmOpnd));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">622</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">623</td>
    <td class="uncoveredLine">  if (LastInstrIsADDiu)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">624</td>
    <td class="uncoveredLine">    *NewImm = Inst->ImmOpnd;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">625</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">626</td>
    <td class="uncoveredLine">  return Reg;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">627</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">628</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">629</td>
    <td class="uncoveredLine">unsigned MipsSEInstrInfo::getAnalyzableBrOpc(unsigned Opc) const {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">630</td>
    <td class="uncoveredLine">  return (Opc == Mips::BEQ    || Opc == Mips::BEQ_MM || Opc == Mips::BNE    ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">631</td>
    <td class="uncoveredLine">          Opc == Mips::BNE_MM || Opc == Mips::BGTZ   || Opc == Mips::BGEZ   ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">632</td>
    <td class="uncoveredLine">          Opc == Mips::BLTZ   || Opc == Mips::BLEZ   || Opc == Mips::BEQ64  ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">633</td>
    <td class="uncoveredLine">          Opc == Mips::BNE64  || Opc == Mips::BGTZ64 || Opc == Mips::BGEZ64 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">634</td>
    <td class="uncoveredLine">          Opc == Mips::BLTZ64 || Opc == Mips::BLEZ64 || Opc == Mips::BC1T   ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">635</td>
    <td class="uncoveredLine">          Opc == Mips::BC1F   || Opc == Mips::B      || Opc == Mips::J      ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">636</td>
    <td class="uncoveredLine">          Opc == Mips::J_MM   || Opc == Mips::B_MM   || Opc == Mips::BEQZC_MM ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">637</td>
    <td class="uncoveredLine">          Opc == Mips::BNEZC_MM || Opc == Mips::BEQC || Opc == Mips::BNEC   ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">638</td>
    <td class="uncoveredLine">          Opc == Mips::BLTC   || Opc == Mips::BGEC   || Opc == Mips::BLTUC  ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">639</td>
    <td class="uncoveredLine">          Opc == Mips::BGEUC  || Opc == Mips::BGTZC  || Opc == Mips::BLEZC  ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">640</td>
    <td class="uncoveredLine">          Opc == Mips::BGEZC  || Opc == Mips::BLTZC  || Opc == Mips::BEQZC  ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">641</td>
    <td class="uncoveredLine">          Opc == Mips::BNEZC  || Opc == Mips::BEQZC64 || Opc == Mips::BNEZC64 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">642</td>
    <td class="uncoveredLine">          Opc == Mips::BEQC64 || Opc == Mips::BNEC64 || Opc == Mips::BGEC64 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">643</td>
    <td class="uncoveredLine">          Opc == Mips::BGEUC64 || Opc == Mips::BLTC64 || Opc == Mips::BLTUC64 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">644</td>
    <td class="uncoveredLine">          Opc == Mips::BGTZC64 || Opc == Mips::BGEZC64 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">645</td>
    <td class="uncoveredLine">          Opc == Mips::BLTZC64 || Opc == Mips::BLEZC64 || Opc == Mips::BC ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">646</td>
    <td class="uncoveredLine">          Opc == Mips::BBIT0 || Opc == Mips::BBIT1 || Opc == Mips::BBIT032 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">647</td>
    <td class="uncoveredLine">          Opc == Mips::BBIT132 ||  Opc == Mips::BC_MMR6 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">648</td>
    <td class="uncoveredLine">          Opc == Mips::BEQC_MMR6 || Opc == Mips::BNEC_MMR6 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">649</td>
    <td class="uncoveredLine">          Opc == Mips::BLTC_MMR6 || Opc == Mips::BGEC_MMR6 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">650</td>
    <td class="uncoveredLine">          Opc == Mips::BLTUC_MMR6 || Opc == Mips::BGEUC_MMR6 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">651</td>
    <td class="uncoveredLine">          Opc == Mips::BGTZC_MMR6 || Opc == Mips::BLEZC_MMR6 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">652</td>
    <td class="uncoveredLine">          Opc == Mips::BGEZC_MMR6 || Opc == Mips::BLTZC_MMR6 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">653</td>
    <td class="uncoveredLine">          Opc == Mips::BEQZC_MMR6 || Opc == Mips::BNEZC_MMR6) ? Opc : 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">654</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">655</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">656</td>
    <td class="coveredLine">void MipsSEInstrInfo::expandRetRA(MachineBasicBlock &MBB,</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">657</td>
    <td class="">                                  MachineBasicBlock::iterator I) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">658</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">659</td>
    <td class="coveredLine">  MachineInstrBuilder MIB;</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">660</td>
    <td class="coveredLine">  if (Subtarget.isGP64bit())</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">661</td>
    <td class="uncoveredLine">    MIB = BuildMI(MBB, I, I->getDebugLoc(), get(Mips::PseudoReturn64))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">662</td>
    <td class="uncoveredLine">              .addReg(Mips::RA_64, RegState::Undef);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">663</td>
    <td class="">  else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">664</td>
    <td class="coveredLine">    MIB = BuildMI(MBB, I, I->getDebugLoc(), get(Mips::PseudoReturn))</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">665</td>
    <td class="coveredLine">              .addReg(Mips::RA, RegState::Undef);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">666</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">667</td>
    <td class="">  // Retain any imp-use flags.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">668</td>
    <td class="coveredLine">  for (auto & MO : I->operands()) {</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">669</td>
    <td class="coveredLine">    if (MO.isImplicit())</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">670</td>
    <td class="coveredLine">      MIB.add(MO);</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">671</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">672</td>
    <td class="coveredLine">}</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">673</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">674</td>
    <td class="uncoveredLine">void MipsSEInstrInfo::expandERet(MachineBasicBlock &MBB,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">675</td>
    <td class="">                                 MachineBasicBlock::iterator I) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">676</td>
    <td class="uncoveredLine">  BuildMI(MBB, I, I->getDebugLoc(), get(Mips::ERET));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">677</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">678</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">679</td>
    <td class="">std::pair<bool, bool></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">680</td>
    <td class="uncoveredLine">MipsSEInstrInfo::compareOpndSize(unsigned Opc,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">681</td>
    <td class="">                                 const MachineFunction &MF) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">682</td>
    <td class="uncoveredLine">  const MCInstrDesc &Desc = get(Opc);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">683</td>
    <td class="uncoveredLine">  assert(Desc.NumOperands == 2 && "Unary instruction expected.");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">684</td>
    <td class="uncoveredLine">  const MipsRegisterInfo *RI = &getRegisterInfo();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">685</td>
    <td class="uncoveredLine">  unsigned DstRegSize = RI->getRegSizeInBits(*getRegClass(Desc, 0, RI, MF));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">686</td>
    <td class="uncoveredLine">  unsigned SrcRegSize = RI->getRegSizeInBits(*getRegClass(Desc, 1, RI, MF));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">687</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">688</td>
    <td class="uncoveredLine">  return std::make_pair(DstRegSize > SrcRegSize, DstRegSize < SrcRegSize);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">689</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">690</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">691</td>
    <td class="uncoveredLine">void MipsSEInstrInfo::expandPseudoMFHiLo(MachineBasicBlock &MBB,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">692</td>
    <td class="">                                         MachineBasicBlock::iterator I,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">693</td>
    <td class="">                                         unsigned NewOpc) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">694</td>
    <td class="uncoveredLine">  BuildMI(MBB, I, I->getDebugLoc(), get(NewOpc), I->getOperand(0).getReg());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">695</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">696</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">697</td>
    <td class="uncoveredLine">void MipsSEInstrInfo::expandPseudoMTLoHi(MachineBasicBlock &MBB,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">698</td>
    <td class="">                                         MachineBasicBlock::iterator I,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">699</td>
    <td class="">                                         unsigned LoOpc,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">700</td>
    <td class="">                                         unsigned HiOpc,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">701</td>
    <td class="">                                         bool HasExplicitDef) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">702</td>
    <td class="">  // Expand</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">703</td>
    <td class="">  //  lo_hi pseudomtlohi $gpr0, $gpr1</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">704</td>
    <td class="">  // to these two instructions:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">705</td>
    <td class="">  //  mtlo $gpr0</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">706</td>
    <td class="">  //  mthi $gpr1</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">707</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">708</td>
    <td class="uncoveredLine">  DebugLoc DL = I->getDebugLoc();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">709</td>
    <td class="uncoveredLine">  const MachineOperand &SrcLo = I->getOperand(1), &SrcHi = I->getOperand(2);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">710</td>
    <td class="uncoveredLine">  MachineInstrBuilder LoInst = BuildMI(MBB, I, DL, get(LoOpc));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">711</td>
    <td class="uncoveredLine">  MachineInstrBuilder HiInst = BuildMI(MBB, I, DL, get(HiOpc));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">712</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">713</td>
    <td class="">  // Add lo/hi registers if the mtlo/hi instructions created have explicit</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">714</td>
    <td class="">  // def registers.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">715</td>
    <td class="uncoveredLine">  if (HasExplicitDef) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">716</td>
    <td class="uncoveredLine">    Register DstReg = I->getOperand(0).getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">717</td>
    <td class="uncoveredLine">    Register DstLo = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">718</td>
    <td class="uncoveredLine">    Register DstHi = getRegisterInfo().getSubReg(DstReg, Mips::sub_hi);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">719</td>
    <td class="uncoveredLine">    LoInst.addReg(DstLo, RegState::Define);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">720</td>
    <td class="uncoveredLine">    HiInst.addReg(DstHi, RegState::Define);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">721</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">722</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">723</td>
    <td class="uncoveredLine">  LoInst.addReg(SrcLo.getReg(), getKillRegState(SrcLo.isKill()));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">724</td>
    <td class="uncoveredLine">  HiInst.addReg(SrcHi.getReg(), getKillRegState(SrcHi.isKill()));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">725</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">726</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">727</td>
    <td class="uncoveredLine">void MipsSEInstrInfo::expandCvtFPInt(MachineBasicBlock &MBB,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">728</td>
    <td class="">                                     MachineBasicBlock::iterator I,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">729</td>
    <td class="">                                     unsigned CvtOpc, unsigned MovOpc,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">730</td>
    <td class="">                                     bool IsI64) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">731</td>
    <td class="uncoveredLine">  const MCInstrDesc &CvtDesc = get(CvtOpc), &MovDesc = get(MovOpc);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">732</td>
    <td class="uncoveredLine">  const MachineOperand &Dst = I->getOperand(0), &Src = I->getOperand(1);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">733</td>
    <td class="uncoveredLine">  unsigned DstReg = Dst.getReg(), SrcReg = Src.getReg(), TmpReg = DstReg;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">734</td>
    <td class="uncoveredLine">  unsigned KillSrc =  getKillRegState(Src.isKill());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">735</td>
    <td class="uncoveredLine">  DebugLoc DL = I->getDebugLoc();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">736</td>
    <td class="">  bool DstIsLarger, SrcIsLarger;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">737</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">738</td>
    <td class="uncoveredLine">  std::tie(DstIsLarger, SrcIsLarger) =</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">739</td>
    <td class="uncoveredLine">      compareOpndSize(CvtOpc, *MBB.getParent());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">740</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">741</td>
    <td class="uncoveredLine">  if (DstIsLarger)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">742</td>
    <td class="uncoveredLine">    TmpReg = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">743</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">744</td>
    <td class="uncoveredLine">  if (SrcIsLarger)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">745</td>
    <td class="uncoveredLine">    DstReg = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">746</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">747</td>
    <td class="uncoveredLine">  BuildMI(MBB, I, DL, MovDesc, TmpReg).addReg(SrcReg, KillSrc);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">748</td>
    <td class="uncoveredLine">  BuildMI(MBB, I, DL, CvtDesc, DstReg).addReg(TmpReg, RegState::Kill);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">749</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">750</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">751</td>
    <td class="uncoveredLine">void MipsSEInstrInfo::expandExtractElementF64(MachineBasicBlock &MBB,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">752</td>
    <td class="">                                              MachineBasicBlock::iterator I,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">753</td>
    <td class="">                                              bool isMicroMips,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">754</td>
    <td class="">                                              bool FP64) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">755</td>
    <td class="uncoveredLine">  Register DstReg = I->getOperand(0).getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">756</td>
    <td class="uncoveredLine">  Register SrcReg = I->getOperand(1).getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">757</td>
    <td class="uncoveredLine">  unsigned N = I->getOperand(2).getImm();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">758</td>
    <td class="uncoveredLine">  DebugLoc dl = I->getDebugLoc();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">759</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">760</td>
    <td class="uncoveredLine">  assert(N < 2 && "Invalid immediate");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">761</td>
    <td class="uncoveredLine">  unsigned SubIdx = N ? Mips::sub_hi : Mips::sub_lo;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">762</td>
    <td class="uncoveredLine">  Register SubReg = getRegisterInfo().getSubReg(SrcReg, SubIdx);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">763</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">764</td>
    <td class="">  // FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">765</td>
    <td class="">  // in MipsSEFrameLowering.cpp.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">766</td>
    <td class="uncoveredLine">  assert(!(Subtarget.isABI_FPXX() && !Subtarget.hasMips32r2()));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">767</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">768</td>
    <td class="">  // FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">769</td>
    <td class="">  // in MipsSEFrameLowering.cpp.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">770</td>
    <td class="uncoveredLine">  assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg()));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">771</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">772</td>
    <td class="uncoveredLine">  if (SubIdx == Mips::sub_hi && Subtarget.hasMTHC1()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">773</td>
    <td class="">    // FIXME: Strictly speaking MFHC1 only reads the top 32-bits however, we</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">774</td>
    <td class="">    //        claim to read the whole 64-bits as part of a white lie used to</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">775</td>
    <td class="">    //        temporarily work around a widespread bug in the -mfp64 support.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">776</td>
    <td class="">    //        The problem is that none of the 32-bit fpu ops mention the fact</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">777</td>
    <td class="">    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">778</td>
    <td class="">    //        requires a major overhaul of the FPU implementation which can't</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">779</td>
    <td class="">    //        be done right now due to time constraints.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">780</td>
    <td class="">    //        MFHC1 is one of two instructions that are affected since they are</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">781</td>
    <td class="">    //        the only instructions that don't read the lower 32-bits.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">782</td>
    <td class="">    //        We therefore pretend that it reads the bottom 32-bits to</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">783</td>
    <td class="">    //        artificially create a dependency and prevent the scheduler</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">784</td>
    <td class="">    //        changing the behaviour of the code.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">785</td>
    <td class="uncoveredLine">    BuildMI(MBB, I, dl,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">786</td>
    <td class="uncoveredLine">            get(isMicroMips ? (FP64 ? Mips::MFHC1_D64_MM : Mips::MFHC1_D32_MM)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">787</td>
    <td class="">                            : (FP64 ? Mips::MFHC1_D64 : Mips::MFHC1_D32)),</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">788</td>
    <td class="">            DstReg)</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">789</td>
    <td class="uncoveredLine">        .addReg(SrcReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">790</td>
    <td class="">  } else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">791</td>
    <td class="uncoveredLine">    BuildMI(MBB, I, dl, get(Mips::MFC1), DstReg).addReg(SubReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">792</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">793</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">794</td>
    <td class="uncoveredLine">void MipsSEInstrInfo::expandBuildPairF64(MachineBasicBlock &MBB,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">795</td>
    <td class="">                                         MachineBasicBlock::iterator I,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">796</td>
    <td class="">                                         bool isMicroMips, bool FP64) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">797</td>
    <td class="uncoveredLine">  Register DstReg = I->getOperand(0).getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">798</td>
    <td class="uncoveredLine">  unsigned LoReg = I->getOperand(1).getReg(), HiReg = I->getOperand(2).getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">799</td>
    <td class="uncoveredLine">  const MCInstrDesc& Mtc1Tdd = get(Mips::MTC1);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">800</td>
    <td class="uncoveredLine">  DebugLoc dl = I->getDebugLoc();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">801</td>
    <td class="uncoveredLine">  const TargetRegisterInfo &TRI = getRegisterInfo();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">802</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">803</td>
    <td class="">  // When mthc1 is available, use:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">804</td>
    <td class="">  //   mtc1 Lo, $fp</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">805</td>
    <td class="">  //   mthc1 Hi, $fp</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">806</td>
    <td class="">  //</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">807</td>
    <td class="">  // Otherwise, for O32 FPXX ABI:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">808</td>
    <td class="">  //   spill + reload via ldc1</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">809</td>
    <td class="">  // This case is handled by the frame lowering code.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">810</td>
    <td class="">  //</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">811</td>
    <td class="">  // Otherwise, for FP32:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">812</td>
    <td class="">  //   mtc1 Lo, $fp</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">813</td>
    <td class="">  //   mtc1 Hi, $fp + 1</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">814</td>
    <td class="">  //</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">815</td>
    <td class="">  // The case where dmtc1 is available doesn't need to be handled here</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">816</td>
    <td class="">  // because it never creates a BuildPairF64 node.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">817</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">818</td>
    <td class="">  // FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">819</td>
    <td class="">  // in MipsSEFrameLowering.cpp.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">820</td>
    <td class="uncoveredLine">  assert(!(Subtarget.isABI_FPXX() && !Subtarget.hasMips32r2()));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">821</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">822</td>
    <td class="">  // FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">823</td>
    <td class="">  // in MipsSEFrameLowering.cpp.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">824</td>
    <td class="uncoveredLine">  assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg()));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">825</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">826</td>
    <td class="uncoveredLine">  BuildMI(MBB, I, dl, Mtc1Tdd, TRI.getSubReg(DstReg, Mips::sub_lo))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">827</td>
    <td class="uncoveredLine">    .addReg(LoReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">828</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">829</td>
    <td class="uncoveredLine">  if (Subtarget.hasMTHC1()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">830</td>
    <td class="">    // FIXME: The .addReg(DstReg) is a white lie used to temporarily work</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">831</td>
    <td class="">    //        around a widespread bug in the -mfp64 support.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">832</td>
    <td class="">    //        The problem is that none of the 32-bit fpu ops mention the fact</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">833</td>
    <td class="">    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">834</td>
    <td class="">    //        requires a major overhaul of the FPU implementation which can't</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">835</td>
    <td class="">    //        be done right now due to time constraints.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">836</td>
    <td class="">    //        MTHC1 is one of two instructions that are affected since they are</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">837</td>
    <td class="">    //        the only instructions that don't read the lower 32-bits.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">838</td>
    <td class="">    //        We therefore pretend that it reads the bottom 32-bits to</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">839</td>
    <td class="">    //        artificially create a dependency and prevent the scheduler</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">840</td>
    <td class="">    //        changing the behaviour of the code.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">841</td>
    <td class="uncoveredLine">    BuildMI(MBB, I, dl,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">842</td>
    <td class="uncoveredLine">            get(isMicroMips ? (FP64 ? Mips::MTHC1_D64_MM : Mips::MTHC1_D32_MM)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">843</td>
    <td class="">                            : (FP64 ? Mips::MTHC1_D64 : Mips::MTHC1_D32)),</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">844</td>
    <td class="">            DstReg)</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">845</td>
    <td class="uncoveredLine">        .addReg(DstReg)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">846</td>
    <td class="uncoveredLine">        .addReg(HiReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">847</td>
    <td class="uncoveredLine">  } else if (Subtarget.isABI_FPXX())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">848</td>
    <td class="uncoveredLine">    llvm_unreachable("BuildPairF64 not expanded in frame lowering code!");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">849</td>
    <td class="">  else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">850</td>
    <td class="uncoveredLine">    BuildMI(MBB, I, dl, Mtc1Tdd, TRI.getSubReg(DstReg, Mips::sub_hi))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">851</td>
    <td class="uncoveredLine">      .addReg(HiReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">852</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">853</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">854</td>
    <td class="uncoveredLine">void MipsSEInstrInfo::expandEhReturn(MachineBasicBlock &MBB,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">855</td>
    <td class="">                                     MachineBasicBlock::iterator I) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">856</td>
    <td class="">  // This pseudo instruction is generated as part of the lowering of</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">857</td>
    <td class="">  // ISD::EH_RETURN. We convert it to a stack increment by OffsetReg, and</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">858</td>
    <td class="">  // indirect jump to TargetReg</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">859</td>
    <td class="uncoveredLine">  MipsABIInfo ABI = Subtarget.getABI();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">860</td>
    <td class="uncoveredLine">  unsigned ADDU = ABI.GetPtrAdduOp();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">861</td>
    <td class="uncoveredLine">  unsigned SP = Subtarget.isGP64bit() ? Mips::SP_64 : Mips::SP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">862</td>
    <td class="uncoveredLine">  unsigned RA = Subtarget.isGP64bit() ? Mips::RA_64 : Mips::RA;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">863</td>
    <td class="uncoveredLine">  unsigned T9 = Subtarget.isGP64bit() ? Mips::T9_64 : Mips::T9;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">864</td>
    <td class="uncoveredLine">  unsigned ZERO = Subtarget.isGP64bit() ? Mips::ZERO_64 : Mips::ZERO;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">865</td>
    <td class="uncoveredLine">  Register OffsetReg = I->getOperand(0).getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">866</td>
    <td class="uncoveredLine">  Register TargetReg = I->getOperand(1).getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">867</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">868</td>
    <td class="">  // addu $ra, $v0, $zero</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">869</td>
    <td class="">  // addu $sp, $sp, $v1</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">870</td>
    <td class="">  // jr   $ra (via RetRA)</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">871</td>
    <td class="uncoveredLine">  const TargetMachine &TM = MBB.getParent()->getTarget();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">872</td>
    <td class="uncoveredLine">  if (TM.isPositionIndependent())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">873</td>
    <td class="uncoveredLine">    BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), T9)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">874</td>
    <td class="uncoveredLine">        .addReg(TargetReg)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">875</td>
    <td class="uncoveredLine">        .addReg(ZERO);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">876</td>
    <td class="uncoveredLine">  BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), RA)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">877</td>
    <td class="uncoveredLine">      .addReg(TargetReg)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">878</td>
    <td class="uncoveredLine">      .addReg(ZERO);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">879</td>
    <td class="uncoveredLine">  BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), SP).addReg(SP).addReg(OffsetReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">880</td>
    <td class="uncoveredLine">  expandRetRA(MBB, I);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">881</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">882</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">883</td>
    <td class="coveredLine">const MipsInstrInfo *llvm::createMipsSEInstrInfo(const MipsSubtarget &STI) {</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">884</td>
    <td class="coveredLine">  return new MipsSEInstrInfo(STI);</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">885</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">886</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
</table>
    </div>
    <button class="collapsible" type="button">Open Functions Report</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Functions Report</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Function name</th>
    <th class="mainTh">Number of hits</th>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL22getUnconditionalBranchRKN4llvm13MipsSubtargetE</td>
    <td class="numberOfCalls">8</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm15MipsSEInstrInfoC2ERKNS_13MipsSubtargetE</td>
    <td class="numberOfCalls">8</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv</td>
    <td class="numberOfCalls">404</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL12isORCopyInstRKN4llvm12MachineInstrE</td>
    <td class="numberOfCalls">23</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo15isCopyInstrImplERKNS_12MachineInstrE</td>
    <td class="numberOfCalls">23</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19TargetRegisterClassEPKNS_18TargetRegisterInfoEl</td>
    <td class="numberOfCalls">4</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19TargetRegisterClassEPKNS_18TargetRegisterInfoEl</td>
    <td class="numberOfCalls">4</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo18expandPostRAPseudoERNS_12MachineInstrE</td>
    <td class="numberOfCalls">10</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo15isBranchWithImmEj</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo20getOppositeBranchOpcEj</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE</td>
    <td class="numberOfCalls">4</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo18getAnalyzableBrOpcEj</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo11expandRetRAERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE</td>
    <td class="numberOfCalls">2</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo10expandERetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo23expandExtractElementF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo18expandBuildPairF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm15MipsSEInstrInfo14expandEhReturnERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE</td>
    <td class="numberOfCalls">8</td>
  </tr>
</table>
    </div>
    <button class="collapsible" type="button">Open Coverage Diff</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Coverage Diff</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span> BUT NOT </span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </th>
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
      <span> BUT NOT </span>
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </th>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1</td>
    <td class="codeline">//===-- MipsSEInstrInfo.cpp - Mips32/64 Instruction Information -----------===//</td>
    <td class="lineNumber">1</td>
    <td class="codeline">//===-- MipsSEInstrInfo.cpp - Mips32/64 Instruction Information -----------===//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">2</td>
    <td class="codeline">//</td>
    <td class="lineNumber">2</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">3</td>
    <td class="codeline">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td class="lineNumber">3</td>
    <td class="codeline">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">4</td>
    <td class="codeline">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td class="lineNumber">4</td>
    <td class="codeline">// See https://llvm.org/LICENSE.txt for license information.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">5</td>
    <td class="codeline">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td class="lineNumber">5</td>
    <td class="codeline">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">6</td>
    <td class="codeline">//</td>
    <td class="lineNumber">6</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">7</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">7</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">8</td>
    <td class="codeline">//</td>
    <td class="lineNumber">8</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">9</td>
    <td class="codeline">// This file contains the Mips32/64 implementation of the TargetInstrInfo class.</td>
    <td class="lineNumber">9</td>
    <td class="codeline">// This file contains the Mips32/64 implementation of the TargetInstrInfo class.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">10</td>
    <td class="codeline">//</td>
    <td class="lineNumber">10</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">11</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">11</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">12</td>
    <td class="codeline"></td>
    <td class="lineNumber">12</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">13</td>
    <td class="codeline">#include "MipsSEInstrInfo.h"</td>
    <td class="lineNumber">13</td>
    <td class="codeline">#include "MipsSEInstrInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">14</td>
    <td class="codeline">#include "MCTargetDesc/MipsInstPrinter.h"</td>
    <td class="lineNumber">14</td>
    <td class="codeline">#include "MCTargetDesc/MipsInstPrinter.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">15</td>
    <td class="codeline">#include "MipsAnalyzeImmediate.h"</td>
    <td class="lineNumber">15</td>
    <td class="codeline">#include "MipsAnalyzeImmediate.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">16</td>
    <td class="codeline">#include "MipsMachineFunction.h"</td>
    <td class="lineNumber">16</td>
    <td class="codeline">#include "MipsMachineFunction.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">17</td>
    <td class="codeline">#include "MipsTargetMachine.h"</td>
    <td class="lineNumber">17</td>
    <td class="codeline">#include "MipsTargetMachine.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">18</td>
    <td class="codeline">#include "llvm/ADT/STLExtras.h"</td>
    <td class="lineNumber">18</td>
    <td class="codeline">#include "llvm/ADT/STLExtras.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">19</td>
    <td class="codeline">#include "llvm/CodeGen/MachineInstrBuilder.h"</td>
    <td class="lineNumber">19</td>
    <td class="codeline">#include "llvm/CodeGen/MachineInstrBuilder.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">20</td>
    <td class="codeline">#include "llvm/CodeGen/MachineRegisterInfo.h"</td>
    <td class="lineNumber">20</td>
    <td class="codeline">#include "llvm/CodeGen/MachineRegisterInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">21</td>
    <td class="codeline">#include "llvm/MC/TargetRegistry.h"</td>
    <td class="lineNumber">21</td>
    <td class="codeline">#include "llvm/MC/TargetRegistry.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">22</td>
    <td class="codeline">#include "llvm/Support/ErrorHandling.h"</td>
    <td class="lineNumber">22</td>
    <td class="codeline">#include "llvm/Support/ErrorHandling.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">23</td>
    <td class="codeline">#include "llvm/Support/MathExtras.h"</td>
    <td class="lineNumber">23</td>
    <td class="codeline">#include "llvm/Support/MathExtras.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">24</td>
    <td class="codeline"></td>
    <td class="lineNumber">24</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">25</td>
    <td class="codeline">using namespace llvm;</td>
    <td class="lineNumber">25</td>
    <td class="codeline">using namespace llvm;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">26</td>
    <td class="codeline"></td>
    <td class="lineNumber">26</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">27</td>
    <td class="codeline">static unsigned getUnconditionalBranch(const MipsSubtarget &STI) {</td>
    <td class="lineNumber">27</td>
    <td class="codeline">static unsigned getUnconditionalBranch(const MipsSubtarget &STI) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">28</td>
    <td class="codeline">  if (STI.inMicroMipsMode())</td>
    <td class="lineNumber">28</td>
    <td class="codeline">  if (STI.inMicroMipsMode())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">29</td>
    <td class="codeline">    return STI.isPositionIndependent() ? Mips::B_MM : Mips::J_MM;</td>
    <td class="lineNumber">29</td>
    <td class="codeline">    return STI.isPositionIndependent() ? Mips::B_MM : Mips::J_MM;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">30</td>
    <td class="codeline">  return STI.isPositionIndependent() ? Mips::B : Mips::J;</td>
    <td class="lineNumber">30</td>
    <td class="codeline">  return STI.isPositionIndependent() ? Mips::B : Mips::J;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">31</td>
    <td class="codeline">}</td>
    <td class="lineNumber">31</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">32</td>
    <td class="codeline"></td>
    <td class="lineNumber">32</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">33</td>
    <td class="codeline">MipsSEInstrInfo::MipsSEInstrInfo(const MipsSubtarget &STI)</td>
    <td class="lineNumber">33</td>
    <td class="codeline">MipsSEInstrInfo::MipsSEInstrInfo(const MipsSubtarget &STI)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">34</td>
    <td class="codeline">    : MipsInstrInfo(STI, getUnconditionalBranch(STI)), RI() {}</td>
    <td class="lineNumber">34</td>
    <td class="codeline">    : MipsInstrInfo(STI, getUnconditionalBranch(STI)), RI() {}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">35</td>
    <td class="codeline"></td>
    <td class="lineNumber">35</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">36</td>
    <td class="codeline">const MipsRegisterInfo &MipsSEInstrInfo::getRegisterInfo() const {</td>
    <td class="lineNumber">36</td>
    <td class="codeline">const MipsRegisterInfo &MipsSEInstrInfo::getRegisterInfo() const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">37</td>
    <td class="codeline">  return RI;</td>
    <td class="lineNumber">37</td>
    <td class="codeline">  return RI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">38</td>
    <td class="codeline">}</td>
    <td class="lineNumber">38</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">39</td>
    <td class="codeline"></td>
    <td class="lineNumber">39</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">40</td>
    <td class="codeline">/// isLoadFromStackSlot - If the specified machine instruction is a direct</td>
    <td class="lineNumber">40</td>
    <td class="codeline">/// isLoadFromStackSlot - If the specified machine instruction is a direct</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">41</td>
    <td class="codeline">/// load from a stack slot, return the virtual or physical register number of</td>
    <td class="lineNumber">41</td>
    <td class="codeline">/// load from a stack slot, return the virtual or physical register number of</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">42</td>
    <td class="codeline">/// the destination along with the FrameIndex of the loaded stack slot.  If</td>
    <td class="lineNumber">42</td>
    <td class="codeline">/// the destination along with the FrameIndex of the loaded stack slot.  If</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">43</td>
    <td class="codeline">/// not, return 0.  This predicate must return 0 if the instruction has</td>
    <td class="lineNumber">43</td>
    <td class="codeline">/// not, return 0.  This predicate must return 0 if the instruction has</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">44</td>
    <td class="codeline">/// any side effects other than loading from the stack slot.</td>
    <td class="lineNumber">44</td>
    <td class="codeline">/// any side effects other than loading from the stack slot.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">45</td>
    <td class="codeline">unsigned MipsSEInstrInfo::isLoadFromStackSlot(const MachineInstr &MI,</td>
    <td class="lineNumber">45</td>
    <td class="codeline">unsigned MipsSEInstrInfo::isLoadFromStackSlot(const MachineInstr &MI,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">46</td>
    <td class="codeline">                                              int &FrameIndex) const {</td>
    <td class="lineNumber">46</td>
    <td class="codeline">                                              int &FrameIndex) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">47</td>
    <td class="codeline">  unsigned Opc = MI.getOpcode();</td>
    <td class="lineNumber">47</td>
    <td class="codeline">  unsigned Opc = MI.getOpcode();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">48</td>
    <td class="codeline"></td>
    <td class="lineNumber">48</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">49</td>
    <td class="codeline">  if ((Opc == Mips::LW)   || (Opc == Mips::LD)   ||</td>
    <td class="lineNumber">49</td>
    <td class="codeline">  if ((Opc == Mips::LW)   || (Opc == Mips::LD)   ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">50</td>
    <td class="codeline">      (Opc == Mips::LWC1) || (Opc == Mips::LDC1) || (Opc == Mips::LDC164)) {</td>
    <td class="lineNumber">50</td>
    <td class="codeline">      (Opc == Mips::LWC1) || (Opc == Mips::LDC1) || (Opc == Mips::LDC164)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">51</td>
    <td class="codeline">    if ((MI.getOperand(1).isFI()) &&  // is a stack slot</td>
    <td class="lineNumber">51</td>
    <td class="codeline">    if ((MI.getOperand(1).isFI()) &&  // is a stack slot</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">52</td>
    <td class="codeline">        (MI.getOperand(2).isImm()) && // the imm is zero</td>
    <td class="lineNumber">52</td>
    <td class="codeline">        (MI.getOperand(2).isImm()) && // the imm is zero</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">53</td>
    <td class="codeline">        (isZeroImm(MI.getOperand(2)))) {</td>
    <td class="lineNumber">53</td>
    <td class="codeline">        (isZeroImm(MI.getOperand(2)))) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">54</td>
    <td class="codeline">      FrameIndex = MI.getOperand(1).getIndex();</td>
    <td class="lineNumber">54</td>
    <td class="codeline">      FrameIndex = MI.getOperand(1).getIndex();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">55</td>
    <td class="codeline">      return MI.getOperand(0).getReg();</td>
    <td class="lineNumber">55</td>
    <td class="codeline">      return MI.getOperand(0).getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">56</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">56</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">57</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">57</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">58</td>
    <td class="codeline"></td>
    <td class="lineNumber">58</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">59</td>
    <td class="codeline">  return 0;</td>
    <td class="lineNumber">59</td>
    <td class="codeline">  return 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">60</td>
    <td class="codeline">}</td>
    <td class="lineNumber">60</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">61</td>
    <td class="codeline"></td>
    <td class="lineNumber">61</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">62</td>
    <td class="codeline">/// isStoreToStackSlot - If the specified machine instruction is a direct</td>
    <td class="lineNumber">62</td>
    <td class="codeline">/// isStoreToStackSlot - If the specified machine instruction is a direct</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">63</td>
    <td class="codeline">/// store to a stack slot, return the virtual or physical register number of</td>
    <td class="lineNumber">63</td>
    <td class="codeline">/// store to a stack slot, return the virtual or physical register number of</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">64</td>
    <td class="codeline">/// the source reg along with the FrameIndex of the loaded stack slot.  If</td>
    <td class="lineNumber">64</td>
    <td class="codeline">/// the source reg along with the FrameIndex of the loaded stack slot.  If</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">65</td>
    <td class="codeline">/// not, return 0.  This predicate must return 0 if the instruction has</td>
    <td class="lineNumber">65</td>
    <td class="codeline">/// not, return 0.  This predicate must return 0 if the instruction has</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">66</td>
    <td class="codeline">/// any side effects other than storing to the stack slot.</td>
    <td class="lineNumber">66</td>
    <td class="codeline">/// any side effects other than storing to the stack slot.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">67</td>
    <td class="codeline">unsigned MipsSEInstrInfo::isStoreToStackSlot(const MachineInstr &MI,</td>
    <td class="lineNumber">67</td>
    <td class="codeline">unsigned MipsSEInstrInfo::isStoreToStackSlot(const MachineInstr &MI,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">68</td>
    <td class="codeline">                                             int &FrameIndex) const {</td>
    <td class="lineNumber">68</td>
    <td class="codeline">                                             int &FrameIndex) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">69</td>
    <td class="codeline">  unsigned Opc = MI.getOpcode();</td>
    <td class="lineNumber">69</td>
    <td class="codeline">  unsigned Opc = MI.getOpcode();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">70</td>
    <td class="codeline"></td>
    <td class="lineNumber">70</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">71</td>
    <td class="codeline">  if ((Opc == Mips::SW)   || (Opc == Mips::SD)   ||</td>
    <td class="lineNumber">71</td>
    <td class="codeline">  if ((Opc == Mips::SW)   || (Opc == Mips::SD)   ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">72</td>
    <td class="codeline">      (Opc == Mips::SWC1) || (Opc == Mips::SDC1) || (Opc == Mips::SDC164)) {</td>
    <td class="lineNumber">72</td>
    <td class="codeline">      (Opc == Mips::SWC1) || (Opc == Mips::SDC1) || (Opc == Mips::SDC164)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">73</td>
    <td class="codeline">    if ((MI.getOperand(1).isFI()) &&  // is a stack slot</td>
    <td class="lineNumber">73</td>
    <td class="codeline">    if ((MI.getOperand(1).isFI()) &&  // is a stack slot</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">74</td>
    <td class="codeline">        (MI.getOperand(2).isImm()) && // the imm is zero</td>
    <td class="lineNumber">74</td>
    <td class="codeline">        (MI.getOperand(2).isImm()) && // the imm is zero</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">75</td>
    <td class="codeline">        (isZeroImm(MI.getOperand(2)))) {</td>
    <td class="lineNumber">75</td>
    <td class="codeline">        (isZeroImm(MI.getOperand(2)))) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">76</td>
    <td class="codeline">      FrameIndex = MI.getOperand(1).getIndex();</td>
    <td class="lineNumber">76</td>
    <td class="codeline">      FrameIndex = MI.getOperand(1).getIndex();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">77</td>
    <td class="codeline">      return MI.getOperand(0).getReg();</td>
    <td class="lineNumber">77</td>
    <td class="codeline">      return MI.getOperand(0).getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">78</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">78</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">79</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">79</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">80</td>
    <td class="codeline">  return 0;</td>
    <td class="lineNumber">80</td>
    <td class="codeline">  return 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">81</td>
    <td class="codeline">}</td>
    <td class="lineNumber">81</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">82</td>
    <td class="codeline"></td>
    <td class="lineNumber">82</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">83</td>
    <td class="codeline">void MipsSEInstrInfo::copyPhysReg(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">83</td>
    <td class="codeline">void MipsSEInstrInfo::copyPhysReg(MachineBasicBlock &MBB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">84</td>
    <td class="codeline">                                  MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">84</td>
    <td class="codeline">                                  MachineBasicBlock::iterator I,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">85</td>
    <td class="codeline">                                  const DebugLoc &DL, MCRegister DestReg,</td>
    <td class="lineNumber">85</td>
    <td class="codeline">                                  const DebugLoc &DL, MCRegister DestReg,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">86</td>
    <td class="codeline">                                  MCRegister SrcReg, bool KillSrc) const {</td>
    <td class="lineNumber">86</td>
    <td class="codeline">                                  MCRegister SrcReg, bool KillSrc) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">87</td>
    <td class="codeline">  unsigned Opc = 0, ZeroReg = 0;</td>
    <td class="lineNumber">87</td>
    <td class="codeline">  unsigned Opc = 0, ZeroReg = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">88</td>
    <td class="codeline">  bool isMicroMips = Subtarget.inMicroMipsMode();</td>
    <td class="lineNumber">88</td>
    <td class="codeline">  bool isMicroMips = Subtarget.inMicroMipsMode();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">89</td>
    <td class="codeline"></td>
    <td class="lineNumber">89</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">90</td>
    <td class="codeline">  if (Mips::GPR32RegClass.contains(DestReg)) { // Copy to CPU Reg.</td>
    <td class="lineNumber">90</td>
    <td class="codeline">  if (Mips::GPR32RegClass.contains(DestReg)) { // Copy to CPU Reg.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">91</td>
    <td class="codeline">    if (Mips::GPR32RegClass.contains(SrcReg)) {</td>
    <td class="lineNumber">91</td>
    <td class="codeline">    if (Mips::GPR32RegClass.contains(SrcReg)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">92</td>
    <td class="codeline">      if (isMicroMips)</td>
    <td class="lineNumber">92</td>
    <td class="codeline">      if (isMicroMips)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">93</td>
    <td class="codeline">        Opc = Mips::MOVE16_MM;</td>
    <td class="lineNumber">93</td>
    <td class="codeline">        Opc = Mips::MOVE16_MM;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">94</td>
    <td class="codeline">      else</td>
    <td class="lineNumber">94</td>
    <td class="codeline">      else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">95</td>
    <td class="codeline">        Opc = Mips::OR, ZeroReg = Mips::ZERO;</td>
    <td class="lineNumber">95</td>
    <td class="codeline">        Opc = Mips::OR, ZeroReg = Mips::ZERO;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">96</td>
    <td class="codeline">    } else if (Mips::CCRRegClass.contains(SrcReg))</td>
    <td class="lineNumber">96</td>
    <td class="codeline">    } else if (Mips::CCRRegClass.contains(SrcReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">97</td>
    <td class="codeline">      Opc = Mips::CFC1;</td>
    <td class="lineNumber">97</td>
    <td class="codeline">      Opc = Mips::CFC1;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">98</td>
    <td class="codeline">    else if (Mips::FGR32RegClass.contains(SrcReg))</td>
    <td class="lineNumber">98</td>
    <td class="codeline">    else if (Mips::FGR32RegClass.contains(SrcReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">99</td>
    <td class="codeline">      Opc = Mips::MFC1;</td>
    <td class="lineNumber">99</td>
    <td class="codeline">      Opc = Mips::MFC1;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">100</td>
    <td class="codeline">    else if (Mips::HI32RegClass.contains(SrcReg)) {</td>
    <td class="lineNumber">100</td>
    <td class="codeline">    else if (Mips::HI32RegClass.contains(SrcReg)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">101</td>
    <td class="codeline">      Opc = isMicroMips ? Mips::MFHI16_MM : Mips::MFHI;</td>
    <td class="lineNumber">101</td>
    <td class="codeline">      Opc = isMicroMips ? Mips::MFHI16_MM : Mips::MFHI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">102</td>
    <td class="codeline">      SrcReg = 0;</td>
    <td class="lineNumber">102</td>
    <td class="codeline">      SrcReg = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">103</td>
    <td class="codeline">    } else if (Mips::LO32RegClass.contains(SrcReg)) {</td>
    <td class="lineNumber">103</td>
    <td class="codeline">    } else if (Mips::LO32RegClass.contains(SrcReg)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">104</td>
    <td class="codeline">      Opc = isMicroMips ? Mips::MFLO16_MM : Mips::MFLO;</td>
    <td class="lineNumber">104</td>
    <td class="codeline">      Opc = isMicroMips ? Mips::MFLO16_MM : Mips::MFLO;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">105</td>
    <td class="codeline">      SrcReg = 0;</td>
    <td class="lineNumber">105</td>
    <td class="codeline">      SrcReg = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">106</td>
    <td class="codeline">    } else if (Mips::HI32DSPRegClass.contains(SrcReg))</td>
    <td class="lineNumber">106</td>
    <td class="codeline">    } else if (Mips::HI32DSPRegClass.contains(SrcReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">107</td>
    <td class="codeline">      Opc = Mips::MFHI_DSP;</td>
    <td class="lineNumber">107</td>
    <td class="codeline">      Opc = Mips::MFHI_DSP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">108</td>
    <td class="codeline">    else if (Mips::LO32DSPRegClass.contains(SrcReg))</td>
    <td class="lineNumber">108</td>
    <td class="codeline">    else if (Mips::LO32DSPRegClass.contains(SrcReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">109</td>
    <td class="codeline">      Opc = Mips::MFLO_DSP;</td>
    <td class="lineNumber">109</td>
    <td class="codeline">      Opc = Mips::MFLO_DSP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">110</td>
    <td class="codeline">    else if (Mips::DSPCCRegClass.contains(SrcReg)) {</td>
    <td class="lineNumber">110</td>
    <td class="codeline">    else if (Mips::DSPCCRegClass.contains(SrcReg)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">111</td>
    <td class="codeline">      BuildMI(MBB, I, DL, get(Mips::RDDSP), DestReg).addImm(1 << 4)</td>
    <td class="lineNumber">111</td>
    <td class="codeline">      BuildMI(MBB, I, DL, get(Mips::RDDSP), DestReg).addImm(1 << 4)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">112</td>
    <td class="codeline">        .addReg(SrcReg, RegState::Implicit | getKillRegState(KillSrc));</td>
    <td class="lineNumber">112</td>
    <td class="codeline">        .addReg(SrcReg, RegState::Implicit | getKillRegState(KillSrc));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">113</td>
    <td class="codeline">      return;</td>
    <td class="lineNumber">113</td>
    <td class="codeline">      return;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">114</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">114</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">115</td>
    <td class="codeline">    else if (Mips::MSACtrlRegClass.contains(SrcReg))</td>
    <td class="lineNumber">115</td>
    <td class="codeline">    else if (Mips::MSACtrlRegClass.contains(SrcReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">116</td>
    <td class="codeline">      Opc = Mips::CFCMSA;</td>
    <td class="lineNumber">116</td>
    <td class="codeline">      Opc = Mips::CFCMSA;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">117</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">117</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">118</td>
    <td class="codeline">  else if (Mips::GPR32RegClass.contains(SrcReg)) { // Copy from CPU Reg.</td>
    <td class="lineNumber">118</td>
    <td class="codeline">  else if (Mips::GPR32RegClass.contains(SrcReg)) { // Copy from CPU Reg.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">119</td>
    <td class="codeline">    if (Mips::CCRRegClass.contains(DestReg))</td>
    <td class="lineNumber">119</td>
    <td class="codeline">    if (Mips::CCRRegClass.contains(DestReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">120</td>
    <td class="codeline">      Opc = Mips::CTC1;</td>
    <td class="lineNumber">120</td>
    <td class="codeline">      Opc = Mips::CTC1;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">121</td>
    <td class="codeline">    else if (Mips::FGR32RegClass.contains(DestReg))</td>
    <td class="lineNumber">121</td>
    <td class="codeline">    else if (Mips::FGR32RegClass.contains(DestReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">122</td>
    <td class="codeline">      Opc = Mips::MTC1;</td>
    <td class="lineNumber">122</td>
    <td class="codeline">      Opc = Mips::MTC1;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">123</td>
    <td class="codeline">    else if (Mips::HI32RegClass.contains(DestReg))</td>
    <td class="lineNumber">123</td>
    <td class="codeline">    else if (Mips::HI32RegClass.contains(DestReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">124</td>
    <td class="codeline">      Opc = Mips::MTHI, DestReg = 0;</td>
    <td class="lineNumber">124</td>
    <td class="codeline">      Opc = Mips::MTHI, DestReg = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">125</td>
    <td class="codeline">    else if (Mips::LO32RegClass.contains(DestReg))</td>
    <td class="lineNumber">125</td>
    <td class="codeline">    else if (Mips::LO32RegClass.contains(DestReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">126</td>
    <td class="codeline">      Opc = Mips::MTLO, DestReg = 0;</td>
    <td class="lineNumber">126</td>
    <td class="codeline">      Opc = Mips::MTLO, DestReg = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">127</td>
    <td class="codeline">    else if (Mips::HI32DSPRegClass.contains(DestReg))</td>
    <td class="lineNumber">127</td>
    <td class="codeline">    else if (Mips::HI32DSPRegClass.contains(DestReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">128</td>
    <td class="codeline">      Opc = Mips::MTHI_DSP;</td>
    <td class="lineNumber">128</td>
    <td class="codeline">      Opc = Mips::MTHI_DSP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">129</td>
    <td class="codeline">    else if (Mips::LO32DSPRegClass.contains(DestReg))</td>
    <td class="lineNumber">129</td>
    <td class="codeline">    else if (Mips::LO32DSPRegClass.contains(DestReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">130</td>
    <td class="codeline">      Opc = Mips::MTLO_DSP;</td>
    <td class="lineNumber">130</td>
    <td class="codeline">      Opc = Mips::MTLO_DSP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">131</td>
    <td class="codeline">    else if (Mips::DSPCCRegClass.contains(DestReg)) {</td>
    <td class="lineNumber">131</td>
    <td class="codeline">    else if (Mips::DSPCCRegClass.contains(DestReg)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">132</td>
    <td class="codeline">      BuildMI(MBB, I, DL, get(Mips::WRDSP))</td>
    <td class="lineNumber">132</td>
    <td class="codeline">      BuildMI(MBB, I, DL, get(Mips::WRDSP))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">133</td>
    <td class="codeline">        .addReg(SrcReg, getKillRegState(KillSrc)).addImm(1 << 4)</td>
    <td class="lineNumber">133</td>
    <td class="codeline">        .addReg(SrcReg, getKillRegState(KillSrc)).addImm(1 << 4)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">134</td>
    <td class="codeline">        .addReg(DestReg, RegState::ImplicitDefine);</td>
    <td class="lineNumber">134</td>
    <td class="codeline">        .addReg(DestReg, RegState::ImplicitDefine);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">135</td>
    <td class="codeline">      return;</td>
    <td class="lineNumber">135</td>
    <td class="codeline">      return;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">136</td>
    <td class="codeline">    } else if (Mips::MSACtrlRegClass.contains(DestReg)) {</td>
    <td class="lineNumber">136</td>
    <td class="codeline">    } else if (Mips::MSACtrlRegClass.contains(DestReg)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">137</td>
    <td class="codeline">      BuildMI(MBB, I, DL, get(Mips::CTCMSA))</td>
    <td class="lineNumber">137</td>
    <td class="codeline">      BuildMI(MBB, I, DL, get(Mips::CTCMSA))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">138</td>
    <td class="codeline">          .addReg(DestReg)</td>
    <td class="lineNumber">138</td>
    <td class="codeline">          .addReg(DestReg)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">139</td>
    <td class="codeline">          .addReg(SrcReg, getKillRegState(KillSrc));</td>
    <td class="lineNumber">139</td>
    <td class="codeline">          .addReg(SrcReg, getKillRegState(KillSrc));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">140</td>
    <td class="codeline">      return;</td>
    <td class="lineNumber">140</td>
    <td class="codeline">      return;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">141</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">141</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">142</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">142</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">143</td>
    <td class="codeline">  else if (Mips::FGR32RegClass.contains(DestReg, SrcReg))</td>
    <td class="lineNumber">143</td>
    <td class="codeline">  else if (Mips::FGR32RegClass.contains(DestReg, SrcReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">144</td>
    <td class="codeline">    Opc = Mips::FMOV_S;</td>
    <td class="lineNumber">144</td>
    <td class="codeline">    Opc = Mips::FMOV_S;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">145</td>
    <td class="codeline">  else if (Mips::AFGR64RegClass.contains(DestReg, SrcReg))</td>
    <td class="lineNumber">145</td>
    <td class="codeline">  else if (Mips::AFGR64RegClass.contains(DestReg, SrcReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">146</td>
    <td class="codeline">    Opc = Mips::FMOV_D32;</td>
    <td class="lineNumber">146</td>
    <td class="codeline">    Opc = Mips::FMOV_D32;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">147</td>
    <td class="codeline">  else if (Mips::FGR64RegClass.contains(DestReg, SrcReg))</td>
    <td class="lineNumber">147</td>
    <td class="codeline">  else if (Mips::FGR64RegClass.contains(DestReg, SrcReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">148</td>
    <td class="codeline">    Opc = Mips::FMOV_D64;</td>
    <td class="lineNumber">148</td>
    <td class="codeline">    Opc = Mips::FMOV_D64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">149</td>
    <td class="codeline">  else if (Mips::GPR64RegClass.contains(DestReg)) { // Copy to CPU64 Reg.</td>
    <td class="lineNumber">149</td>
    <td class="codeline">  else if (Mips::GPR64RegClass.contains(DestReg)) { // Copy to CPU64 Reg.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">150</td>
    <td class="codeline">    if (Mips::GPR64RegClass.contains(SrcReg))</td>
    <td class="lineNumber">150</td>
    <td class="codeline">    if (Mips::GPR64RegClass.contains(SrcReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">151</td>
    <td class="codeline">      Opc = Mips::OR64, ZeroReg = Mips::ZERO_64;</td>
    <td class="lineNumber">151</td>
    <td class="codeline">      Opc = Mips::OR64, ZeroReg = Mips::ZERO_64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">152</td>
    <td class="codeline">    else if (Mips::HI64RegClass.contains(SrcReg))</td>
    <td class="lineNumber">152</td>
    <td class="codeline">    else if (Mips::HI64RegClass.contains(SrcReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">153</td>
    <td class="codeline">      Opc = Mips::MFHI64, SrcReg = 0;</td>
    <td class="lineNumber">153</td>
    <td class="codeline">      Opc = Mips::MFHI64, SrcReg = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">154</td>
    <td class="codeline">    else if (Mips::LO64RegClass.contains(SrcReg))</td>
    <td class="lineNumber">154</td>
    <td class="codeline">    else if (Mips::LO64RegClass.contains(SrcReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">155</td>
    <td class="codeline">      Opc = Mips::MFLO64, SrcReg = 0;</td>
    <td class="lineNumber">155</td>
    <td class="codeline">      Opc = Mips::MFLO64, SrcReg = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">156</td>
    <td class="codeline">    else if (Mips::FGR64RegClass.contains(SrcReg))</td>
    <td class="lineNumber">156</td>
    <td class="codeline">    else if (Mips::FGR64RegClass.contains(SrcReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">157</td>
    <td class="codeline">      Opc = Mips::DMFC1;</td>
    <td class="lineNumber">157</td>
    <td class="codeline">      Opc = Mips::DMFC1;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">158</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">158</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">159</td>
    <td class="codeline">  else if (Mips::GPR64RegClass.contains(SrcReg)) { // Copy from CPU64 Reg.</td>
    <td class="lineNumber">159</td>
    <td class="codeline">  else if (Mips::GPR64RegClass.contains(SrcReg)) { // Copy from CPU64 Reg.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">160</td>
    <td class="codeline">    if (Mips::HI64RegClass.contains(DestReg))</td>
    <td class="lineNumber">160</td>
    <td class="codeline">    if (Mips::HI64RegClass.contains(DestReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">161</td>
    <td class="codeline">      Opc = Mips::MTHI64, DestReg = 0;</td>
    <td class="lineNumber">161</td>
    <td class="codeline">      Opc = Mips::MTHI64, DestReg = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">162</td>
    <td class="codeline">    else if (Mips::LO64RegClass.contains(DestReg))</td>
    <td class="lineNumber">162</td>
    <td class="codeline">    else if (Mips::LO64RegClass.contains(DestReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">163</td>
    <td class="codeline">      Opc = Mips::MTLO64, DestReg = 0;</td>
    <td class="lineNumber">163</td>
    <td class="codeline">      Opc = Mips::MTLO64, DestReg = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">164</td>
    <td class="codeline">    else if (Mips::FGR64RegClass.contains(DestReg))</td>
    <td class="lineNumber">164</td>
    <td class="codeline">    else if (Mips::FGR64RegClass.contains(DestReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">165</td>
    <td class="codeline">      Opc = Mips::DMTC1;</td>
    <td class="lineNumber">165</td>
    <td class="codeline">      Opc = Mips::DMTC1;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">166</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">166</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">167</td>
    <td class="codeline">  else if (Mips::MSA128BRegClass.contains(DestReg)) { // Copy to MSA reg</td>
    <td class="lineNumber">167</td>
    <td class="codeline">  else if (Mips::MSA128BRegClass.contains(DestReg)) { // Copy to MSA reg</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">168</td>
    <td class="codeline">    if (Mips::MSA128BRegClass.contains(SrcReg))</td>
    <td class="lineNumber">168</td>
    <td class="codeline">    if (Mips::MSA128BRegClass.contains(SrcReg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">169</td>
    <td class="codeline">      Opc = Mips::MOVE_V;</td>
    <td class="lineNumber">169</td>
    <td class="codeline">      Opc = Mips::MOVE_V;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">170</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">170</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">171</td>
    <td class="codeline"></td>
    <td class="lineNumber">171</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">172</td>
    <td class="codeline">  assert(Opc && "Cannot copy registers");</td>
    <td class="lineNumber">172</td>
    <td class="codeline">  assert(Opc && "Cannot copy registers");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">173</td>
    <td class="codeline"></td>
    <td class="lineNumber">173</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">174</td>
    <td class="codeline">  MachineInstrBuilder MIB = BuildMI(MBB, I, DL, get(Opc));</td>
    <td class="lineNumber">174</td>
    <td class="codeline">  MachineInstrBuilder MIB = BuildMI(MBB, I, DL, get(Opc));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">175</td>
    <td class="codeline"></td>
    <td class="lineNumber">175</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">176</td>
    <td class="codeline">  if (DestReg)</td>
    <td class="lineNumber">176</td>
    <td class="codeline">  if (DestReg)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">177</td>
    <td class="codeline">    MIB.addReg(DestReg, RegState::Define);</td>
    <td class="lineNumber">177</td>
    <td class="codeline">    MIB.addReg(DestReg, RegState::Define);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">178</td>
    <td class="codeline"></td>
    <td class="lineNumber">178</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">179</td>
    <td class="codeline">  if (SrcReg)</td>
    <td class="lineNumber">179</td>
    <td class="codeline">  if (SrcReg)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">180</td>
    <td class="codeline">    MIB.addReg(SrcReg, getKillRegState(KillSrc));</td>
    <td class="lineNumber">180</td>
    <td class="codeline">    MIB.addReg(SrcReg, getKillRegState(KillSrc));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">181</td>
    <td class="codeline"></td>
    <td class="lineNumber">181</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">182</td>
    <td class="codeline">  if (ZeroReg)</td>
    <td class="lineNumber">182</td>
    <td class="codeline">  if (ZeroReg)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">183</td>
    <td class="codeline">    MIB.addReg(ZeroReg);</td>
    <td class="lineNumber">183</td>
    <td class="codeline">    MIB.addReg(ZeroReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">184</td>
    <td class="codeline">}</td>
    <td class="lineNumber">184</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">185</td>
    <td class="codeline"></td>
    <td class="lineNumber">185</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">186</td>
    <td class="codeLine diffFirst">static bool isORCopyInst(const MachineInstr &MI) {</td>
    <td class="lineNumber">186</td>
    <td class="codeline">static bool isORCopyInst(const MachineInstr &MI) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">187</td>
    <td class="codeLine diffFirst">  switch (MI.getOpcode()) {</td>
    <td class="lineNumber">187</td>
    <td class="codeline">  switch (MI.getOpcode()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">188</td>
    <td class="codeLine diffFirst">  default:</td>
    <td class="lineNumber">188</td>
    <td class="codeline">  default:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">189</td>
    <td class="codeLine diffFirst">    break;</td>
    <td class="lineNumber">189</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">190</td>
    <td class="codeLine diffFirst">  case Mips::OR_MM:</td>
    <td class="lineNumber">190</td>
    <td class="codeline">  case Mips::OR_MM:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">191</td>
    <td class="codeline">  case Mips::OR:</td>
    <td class="lineNumber">191</td>
    <td class="codeline">  case Mips::OR:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">192</td>
    <td class="codeLine diffFirst">    if (MI.getOperand(2).getReg() == Mips::ZERO)</td>
    <td class="lineNumber">192</td>
    <td class="codeline">    if (MI.getOperand(2).getReg() == Mips::ZERO)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">193</td>
    <td class="codeLine diffFirst">      return true;</td>
    <td class="lineNumber">193</td>
    <td class="codeline">      return true;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">194</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">194</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">195</td>
    <td class="codeline">  case Mips::OR64:</td>
    <td class="lineNumber">195</td>
    <td class="codeline">  case Mips::OR64:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">196</td>
    <td class="codeline">    if (MI.getOperand(2).getReg() == Mips::ZERO_64)</td>
    <td class="lineNumber">196</td>
    <td class="codeline">    if (MI.getOperand(2).getReg() == Mips::ZERO_64)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">197</td>
    <td class="codeline">      return true;</td>
    <td class="lineNumber">197</td>
    <td class="codeline">      return true;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">198</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">198</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">199</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">199</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">200</td>
    <td class="codeLine diffFirst">  return false;</td>
    <td class="lineNumber">200</td>
    <td class="codeline">  return false;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">201</td>
    <td class="codeline">}</td>
    <td class="lineNumber">201</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">202</td>
    <td class="codeline"></td>
    <td class="lineNumber">202</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">203</td>
    <td class="codeline">/// We check for the common case of 'or', as it's MIPS' preferred instruction</td>
    <td class="lineNumber">203</td>
    <td class="codeline">/// We check for the common case of 'or', as it's MIPS' preferred instruction</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">204</td>
    <td class="codeline">/// for GPRs but we have to check the operands to ensure that is the case.</td>
    <td class="lineNumber">204</td>
    <td class="codeline">/// for GPRs but we have to check the operands to ensure that is the case.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">205</td>
    <td class="codeline">/// Other move instructions for MIPS are directly identifiable.</td>
    <td class="lineNumber">205</td>
    <td class="codeline">/// Other move instructions for MIPS are directly identifiable.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">206</td>
    <td class="codeline">std::optional<DestSourcePair></td>
    <td class="lineNumber">206</td>
    <td class="codeline">std::optional<DestSourcePair></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">207</td>
    <td class="codeLine diffFirst">MipsSEInstrInfo::isCopyInstrImpl(const MachineInstr &MI) const {</td>
    <td class="lineNumber">207</td>
    <td class="codeline">MipsSEInstrInfo::isCopyInstrImpl(const MachineInstr &MI) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">208</td>
    <td class="codeLine diffFirst">  if (MI.isMoveReg() || isORCopyInst(MI))</td>
    <td class="lineNumber">208</td>
    <td class="codeline">  if (MI.isMoveReg() || isORCopyInst(MI))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">209</td>
    <td class="codeLine diffFirst">    return DestSourcePair{MI.getOperand(0), MI.getOperand(1)};</td>
    <td class="lineNumber">209</td>
    <td class="codeline">    return DestSourcePair{MI.getOperand(0), MI.getOperand(1)};</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">210</td>
    <td class="codeline"></td>
    <td class="lineNumber">210</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">211</td>
    <td class="codeLine diffFirst">  return std::nullopt;</td>
    <td class="lineNumber">211</td>
    <td class="codeline">  return std::nullopt;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">212</td>
    <td class="codeline">}</td>
    <td class="lineNumber">212</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">213</td>
    <td class="codeline"></td>
    <td class="lineNumber">213</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">214</td>
    <td class="codeline">void MipsSEInstrInfo::</td>
    <td class="lineNumber">214</td>
    <td class="codeline">void MipsSEInstrInfo::</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">215</td>
    <td class="codeline">storeRegToStack(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">215</td>
    <td class="codeline">storeRegToStack(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">216</td>
    <td class="codeline">                Register SrcReg, bool isKill, int FI,</td>
    <td class="lineNumber">216</td>
    <td class="codeline">                Register SrcReg, bool isKill, int FI,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">217</td>
    <td class="codeline">                const TargetRegisterClass *RC, const TargetRegisterInfo *TRI,</td>
    <td class="lineNumber">217</td>
    <td class="codeline">                const TargetRegisterClass *RC, const TargetRegisterInfo *TRI,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">218</td>
    <td class="codeline">                int64_t Offset) const {</td>
    <td class="lineNumber">218</td>
    <td class="codeline">                int64_t Offset) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">219</td>
    <td class="codeline">  DebugLoc DL;</td>
    <td class="lineNumber">219</td>
    <td class="codeline">  DebugLoc DL;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">220</td>
    <td class="codeline">  MachineMemOperand *MMO = GetMemOperand(MBB, FI, MachineMemOperand::MOStore);</td>
    <td class="lineNumber">220</td>
    <td class="codeline">  MachineMemOperand *MMO = GetMemOperand(MBB, FI, MachineMemOperand::MOStore);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">221</td>
    <td class="codeline"></td>
    <td class="lineNumber">221</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">222</td>
    <td class="codeline">  unsigned Opc = 0;</td>
    <td class="lineNumber">222</td>
    <td class="codeline">  unsigned Opc = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">223</td>
    <td class="codeline"></td>
    <td class="lineNumber">223</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">224</td>
    <td class="codeline">  if (Mips::GPR32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">224</td>
    <td class="codeline">  if (Mips::GPR32RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">225</td>
    <td class="codeline">    Opc = Mips::SW;</td>
    <td class="lineNumber">225</td>
    <td class="codeline">    Opc = Mips::SW;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">226</td>
    <td class="codeline">  else if (Mips::GPR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">226</td>
    <td class="codeline">  else if (Mips::GPR64RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">227</td>
    <td class="codeline">    Opc = Mips::SD;</td>
    <td class="lineNumber">227</td>
    <td class="codeline">    Opc = Mips::SD;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">228</td>
    <td class="codeline">  else if (Mips::ACC64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">228</td>
    <td class="codeline">  else if (Mips::ACC64RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">229</td>
    <td class="codeline">    Opc = Mips::STORE_ACC64;</td>
    <td class="lineNumber">229</td>
    <td class="codeline">    Opc = Mips::STORE_ACC64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">230</td>
    <td class="codeline">  else if (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">230</td>
    <td class="codeline">  else if (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">231</td>
    <td class="codeline">    Opc = Mips::STORE_ACC64DSP;</td>
    <td class="lineNumber">231</td>
    <td class="codeline">    Opc = Mips::STORE_ACC64DSP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">232</td>
    <td class="codeline">  else if (Mips::ACC128RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">232</td>
    <td class="codeline">  else if (Mips::ACC128RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">233</td>
    <td class="codeline">    Opc = Mips::STORE_ACC128;</td>
    <td class="lineNumber">233</td>
    <td class="codeline">    Opc = Mips::STORE_ACC128;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">234</td>
    <td class="codeline">  else if (Mips::DSPCCRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">234</td>
    <td class="codeline">  else if (Mips::DSPCCRegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">235</td>
    <td class="codeline">    Opc = Mips::STORE_CCOND_DSP;</td>
    <td class="lineNumber">235</td>
    <td class="codeline">    Opc = Mips::STORE_CCOND_DSP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">236</td>
    <td class="codeline">  else if (Mips::FGR32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">236</td>
    <td class="codeline">  else if (Mips::FGR32RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">237</td>
    <td class="codeline">    Opc = Mips::SWC1;</td>
    <td class="lineNumber">237</td>
    <td class="codeline">    Opc = Mips::SWC1;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">238</td>
    <td class="codeline">  else if (Mips::AFGR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">238</td>
    <td class="codeline">  else if (Mips::AFGR64RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">239</td>
    <td class="codeline">    Opc = Mips::SDC1;</td>
    <td class="lineNumber">239</td>
    <td class="codeline">    Opc = Mips::SDC1;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">240</td>
    <td class="codeline">  else if (Mips::FGR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">240</td>
    <td class="codeline">  else if (Mips::FGR64RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">241</td>
    <td class="codeline">    Opc = Mips::SDC164;</td>
    <td class="lineNumber">241</td>
    <td class="codeline">    Opc = Mips::SDC164;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">242</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v16i8))</td>
    <td class="lineNumber">242</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v16i8))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">243</td>
    <td class="codeline">    Opc = Mips::ST_B;</td>
    <td class="lineNumber">243</td>
    <td class="codeline">    Opc = Mips::ST_B;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">244</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v8i16) ||</td>
    <td class="lineNumber">244</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v8i16) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">245</td>
    <td class="codeline">           TRI->isTypeLegalForClass(*RC, MVT::v8f16))</td>
    <td class="lineNumber">245</td>
    <td class="codeline">           TRI->isTypeLegalForClass(*RC, MVT::v8f16))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">246</td>
    <td class="codeline">    Opc = Mips::ST_H;</td>
    <td class="lineNumber">246</td>
    <td class="codeline">    Opc = Mips::ST_H;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">247</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v4i32) ||</td>
    <td class="lineNumber">247</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v4i32) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">248</td>
    <td class="codeline">           TRI->isTypeLegalForClass(*RC, MVT::v4f32))</td>
    <td class="lineNumber">248</td>
    <td class="codeline">           TRI->isTypeLegalForClass(*RC, MVT::v4f32))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">249</td>
    <td class="codeline">    Opc = Mips::ST_W;</td>
    <td class="lineNumber">249</td>
    <td class="codeline">    Opc = Mips::ST_W;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">250</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v2i64) ||</td>
    <td class="lineNumber">250</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v2i64) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">251</td>
    <td class="codeline">           TRI->isTypeLegalForClass(*RC, MVT::v2f64))</td>
    <td class="lineNumber">251</td>
    <td class="codeline">           TRI->isTypeLegalForClass(*RC, MVT::v2f64))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">252</td>
    <td class="codeline">    Opc = Mips::ST_D;</td>
    <td class="lineNumber">252</td>
    <td class="codeline">    Opc = Mips::ST_D;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">253</td>
    <td class="codeline">  else if (Mips::LO32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">253</td>
    <td class="codeline">  else if (Mips::LO32RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">254</td>
    <td class="codeline">    Opc = Mips::SW;</td>
    <td class="lineNumber">254</td>
    <td class="codeline">    Opc = Mips::SW;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">255</td>
    <td class="codeline">  else if (Mips::LO64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">255</td>
    <td class="codeline">  else if (Mips::LO64RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">256</td>
    <td class="codeline">    Opc = Mips::SD;</td>
    <td class="lineNumber">256</td>
    <td class="codeline">    Opc = Mips::SD;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">257</td>
    <td class="codeline">  else if (Mips::HI32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">257</td>
    <td class="codeline">  else if (Mips::HI32RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">258</td>
    <td class="codeline">    Opc = Mips::SW;</td>
    <td class="lineNumber">258</td>
    <td class="codeline">    Opc = Mips::SW;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">259</td>
    <td class="codeline">  else if (Mips::HI64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">259</td>
    <td class="codeline">  else if (Mips::HI64RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">260</td>
    <td class="codeline">    Opc = Mips::SD;</td>
    <td class="lineNumber">260</td>
    <td class="codeline">    Opc = Mips::SD;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">261</td>
    <td class="codeline">  else if (Mips::DSPRRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">261</td>
    <td class="codeline">  else if (Mips::DSPRRegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">262</td>
    <td class="codeline">    Opc = Mips::SWDSP;</td>
    <td class="lineNumber">262</td>
    <td class="codeline">    Opc = Mips::SWDSP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">263</td>
    <td class="codeline"></td>
    <td class="lineNumber">263</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">264</td>
    <td class="codeline">  // Hi, Lo are normally caller save but they are callee save</td>
    <td class="lineNumber">264</td>
    <td class="codeline">  // Hi, Lo are normally caller save but they are callee save</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">265</td>
    <td class="codeline">  // for interrupt handling.</td>
    <td class="lineNumber">265</td>
    <td class="codeline">  // for interrupt handling.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">266</td>
    <td class="codeline">  const Function &Func = MBB.getParent()->getFunction();</td>
    <td class="lineNumber">266</td>
    <td class="codeline">  const Function &Func = MBB.getParent()->getFunction();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">267</td>
    <td class="codeline">  if (Func.hasFnAttribute("interrupt")) {</td>
    <td class="lineNumber">267</td>
    <td class="codeline">  if (Func.hasFnAttribute("interrupt")) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">268</td>
    <td class="codeline">    if (Mips::HI32RegClass.hasSubClassEq(RC)) {</td>
    <td class="lineNumber">268</td>
    <td class="codeline">    if (Mips::HI32RegClass.hasSubClassEq(RC)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">269</td>
    <td class="codeline">      BuildMI(MBB, I, DL, get(Mips::MFHI), Mips::K0);</td>
    <td class="lineNumber">269</td>
    <td class="codeline">      BuildMI(MBB, I, DL, get(Mips::MFHI), Mips::K0);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">270</td>
    <td class="codeline">      SrcReg = Mips::K0;</td>
    <td class="lineNumber">270</td>
    <td class="codeline">      SrcReg = Mips::K0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">271</td>
    <td class="codeline">    } else if (Mips::HI64RegClass.hasSubClassEq(RC)) {</td>
    <td class="lineNumber">271</td>
    <td class="codeline">    } else if (Mips::HI64RegClass.hasSubClassEq(RC)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">272</td>
    <td class="codeline">      BuildMI(MBB, I, DL, get(Mips::MFHI64), Mips::K0_64);</td>
    <td class="lineNumber">272</td>
    <td class="codeline">      BuildMI(MBB, I, DL, get(Mips::MFHI64), Mips::K0_64);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">273</td>
    <td class="codeline">      SrcReg = Mips::K0_64;</td>
    <td class="lineNumber">273</td>
    <td class="codeline">      SrcReg = Mips::K0_64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">274</td>
    <td class="codeline">    } else if (Mips::LO32RegClass.hasSubClassEq(RC)) {</td>
    <td class="lineNumber">274</td>
    <td class="codeline">    } else if (Mips::LO32RegClass.hasSubClassEq(RC)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">275</td>
    <td class="codeline">      BuildMI(MBB, I, DL, get(Mips::MFLO), Mips::K0);</td>
    <td class="lineNumber">275</td>
    <td class="codeline">      BuildMI(MBB, I, DL, get(Mips::MFLO), Mips::K0);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">276</td>
    <td class="codeline">      SrcReg = Mips::K0;</td>
    <td class="lineNumber">276</td>
    <td class="codeline">      SrcReg = Mips::K0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">277</td>
    <td class="codeline">    } else if (Mips::LO64RegClass.hasSubClassEq(RC)) {</td>
    <td class="lineNumber">277</td>
    <td class="codeline">    } else if (Mips::LO64RegClass.hasSubClassEq(RC)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">278</td>
    <td class="codeline">      BuildMI(MBB, I, DL, get(Mips::MFLO64), Mips::K0_64);</td>
    <td class="lineNumber">278</td>
    <td class="codeline">      BuildMI(MBB, I, DL, get(Mips::MFLO64), Mips::K0_64);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">279</td>
    <td class="codeline">      SrcReg = Mips::K0_64;</td>
    <td class="lineNumber">279</td>
    <td class="codeline">      SrcReg = Mips::K0_64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">280</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">280</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">281</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">281</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">282</td>
    <td class="codeline"></td>
    <td class="lineNumber">282</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">283</td>
    <td class="codeline">  assert(Opc && "Register class not handled!");</td>
    <td class="lineNumber">283</td>
    <td class="codeline">  assert(Opc && "Register class not handled!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">284</td>
    <td class="codeline">  BuildMI(MBB, I, DL, get(Opc)).addReg(SrcReg, getKillRegState(isKill))</td>
    <td class="lineNumber">284</td>
    <td class="codeline">  BuildMI(MBB, I, DL, get(Opc)).addReg(SrcReg, getKillRegState(isKill))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">285</td>
    <td class="codeline">    .addFrameIndex(FI).addImm(Offset).addMemOperand(MMO);</td>
    <td class="lineNumber">285</td>
    <td class="codeline">    .addFrameIndex(FI).addImm(Offset).addMemOperand(MMO);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">286</td>
    <td class="codeline">}</td>
    <td class="lineNumber">286</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">287</td>
    <td class="codeline"></td>
    <td class="lineNumber">287</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">288</td>
    <td class="codeline">void MipsSEInstrInfo::</td>
    <td class="lineNumber">288</td>
    <td class="codeline">void MipsSEInstrInfo::</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">289</td>
    <td class="codeline">loadRegFromStack(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">289</td>
    <td class="codeline">loadRegFromStack(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">290</td>
    <td class="codeline">                 Register DestReg, int FI, const TargetRegisterClass *RC,</td>
    <td class="lineNumber">290</td>
    <td class="codeline">                 Register DestReg, int FI, const TargetRegisterClass *RC,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">291</td>
    <td class="codeline">                 const TargetRegisterInfo *TRI, int64_t Offset) const {</td>
    <td class="lineNumber">291</td>
    <td class="codeline">                 const TargetRegisterInfo *TRI, int64_t Offset) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">292</td>
    <td class="codeline">  DebugLoc DL;</td>
    <td class="lineNumber">292</td>
    <td class="codeline">  DebugLoc DL;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">293</td>
    <td class="codeline">  if (I != MBB.end()) DL = I->getDebugLoc();</td>
    <td class="lineNumber">293</td>
    <td class="codeline">  if (I != MBB.end()) DL = I->getDebugLoc();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">294</td>
    <td class="codeline">  MachineMemOperand *MMO = GetMemOperand(MBB, FI, MachineMemOperand::MOLoad);</td>
    <td class="lineNumber">294</td>
    <td class="codeline">  MachineMemOperand *MMO = GetMemOperand(MBB, FI, MachineMemOperand::MOLoad);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">295</td>
    <td class="codeline">  unsigned Opc = 0;</td>
    <td class="lineNumber">295</td>
    <td class="codeline">  unsigned Opc = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">296</td>
    <td class="codeline"></td>
    <td class="lineNumber">296</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">297</td>
    <td class="codeline">  const Function &Func = MBB.getParent()->getFunction();</td>
    <td class="lineNumber">297</td>
    <td class="codeline">  const Function &Func = MBB.getParent()->getFunction();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">298</td>
    <td class="codeline">  bool ReqIndirectLoad = Func.hasFnAttribute("interrupt") &&</td>
    <td class="lineNumber">298</td>
    <td class="codeline">  bool ReqIndirectLoad = Func.hasFnAttribute("interrupt") &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">299</td>
    <td class="codeline">                         (DestReg == Mips::LO0 || DestReg == Mips::LO0_64 ||</td>
    <td class="lineNumber">299</td>
    <td class="codeline">                         (DestReg == Mips::LO0 || DestReg == Mips::LO0_64 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">300</td>
    <td class="codeline">                          DestReg == Mips::HI0 || DestReg == Mips::HI0_64);</td>
    <td class="lineNumber">300</td>
    <td class="codeline">                          DestReg == Mips::HI0 || DestReg == Mips::HI0_64);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">301</td>
    <td class="codeline"></td>
    <td class="lineNumber">301</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">302</td>
    <td class="codeline">  if (Mips::GPR32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">302</td>
    <td class="codeline">  if (Mips::GPR32RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">303</td>
    <td class="codeline">    Opc = Mips::LW;</td>
    <td class="lineNumber">303</td>
    <td class="codeline">    Opc = Mips::LW;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">304</td>
    <td class="codeline">  else if (Mips::GPR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">304</td>
    <td class="codeline">  else if (Mips::GPR64RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">305</td>
    <td class="codeline">    Opc = Mips::LD;</td>
    <td class="lineNumber">305</td>
    <td class="codeline">    Opc = Mips::LD;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">306</td>
    <td class="codeline">  else if (Mips::ACC64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">306</td>
    <td class="codeline">  else if (Mips::ACC64RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">307</td>
    <td class="codeline">    Opc = Mips::LOAD_ACC64;</td>
    <td class="lineNumber">307</td>
    <td class="codeline">    Opc = Mips::LOAD_ACC64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">308</td>
    <td class="codeline">  else if (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">308</td>
    <td class="codeline">  else if (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">309</td>
    <td class="codeline">    Opc = Mips::LOAD_ACC64DSP;</td>
    <td class="lineNumber">309</td>
    <td class="codeline">    Opc = Mips::LOAD_ACC64DSP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">310</td>
    <td class="codeline">  else if (Mips::ACC128RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">310</td>
    <td class="codeline">  else if (Mips::ACC128RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">311</td>
    <td class="codeline">    Opc = Mips::LOAD_ACC128;</td>
    <td class="lineNumber">311</td>
    <td class="codeline">    Opc = Mips::LOAD_ACC128;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">312</td>
    <td class="codeline">  else if (Mips::DSPCCRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">312</td>
    <td class="codeline">  else if (Mips::DSPCCRegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">313</td>
    <td class="codeline">    Opc = Mips::LOAD_CCOND_DSP;</td>
    <td class="lineNumber">313</td>
    <td class="codeline">    Opc = Mips::LOAD_CCOND_DSP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">314</td>
    <td class="codeline">  else if (Mips::FGR32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">314</td>
    <td class="codeline">  else if (Mips::FGR32RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">315</td>
    <td class="codeline">    Opc = Mips::LWC1;</td>
    <td class="lineNumber">315</td>
    <td class="codeline">    Opc = Mips::LWC1;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">316</td>
    <td class="codeline">  else if (Mips::AFGR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">316</td>
    <td class="codeline">  else if (Mips::AFGR64RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">317</td>
    <td class="codeline">    Opc = Mips::LDC1;</td>
    <td class="lineNumber">317</td>
    <td class="codeline">    Opc = Mips::LDC1;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">318</td>
    <td class="codeline">  else if (Mips::FGR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">318</td>
    <td class="codeline">  else if (Mips::FGR64RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">319</td>
    <td class="codeline">    Opc = Mips::LDC164;</td>
    <td class="lineNumber">319</td>
    <td class="codeline">    Opc = Mips::LDC164;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">320</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v16i8))</td>
    <td class="lineNumber">320</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v16i8))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">321</td>
    <td class="codeline">    Opc = Mips::LD_B;</td>
    <td class="lineNumber">321</td>
    <td class="codeline">    Opc = Mips::LD_B;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">322</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v8i16) ||</td>
    <td class="lineNumber">322</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v8i16) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">323</td>
    <td class="codeline">           TRI->isTypeLegalForClass(*RC, MVT::v8f16))</td>
    <td class="lineNumber">323</td>
    <td class="codeline">           TRI->isTypeLegalForClass(*RC, MVT::v8f16))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">324</td>
    <td class="codeline">    Opc = Mips::LD_H;</td>
    <td class="lineNumber">324</td>
    <td class="codeline">    Opc = Mips::LD_H;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">325</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v4i32) ||</td>
    <td class="lineNumber">325</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v4i32) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">326</td>
    <td class="codeline">           TRI->isTypeLegalForClass(*RC, MVT::v4f32))</td>
    <td class="lineNumber">326</td>
    <td class="codeline">           TRI->isTypeLegalForClass(*RC, MVT::v4f32))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">327</td>
    <td class="codeline">    Opc = Mips::LD_W;</td>
    <td class="lineNumber">327</td>
    <td class="codeline">    Opc = Mips::LD_W;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">328</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v2i64) ||</td>
    <td class="lineNumber">328</td>
    <td class="codeline">  else if (TRI->isTypeLegalForClass(*RC, MVT::v2i64) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">329</td>
    <td class="codeline">           TRI->isTypeLegalForClass(*RC, MVT::v2f64))</td>
    <td class="lineNumber">329</td>
    <td class="codeline">           TRI->isTypeLegalForClass(*RC, MVT::v2f64))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">330</td>
    <td class="codeline">    Opc = Mips::LD_D;</td>
    <td class="lineNumber">330</td>
    <td class="codeline">    Opc = Mips::LD_D;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">331</td>
    <td class="codeline">  else if (Mips::HI32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">331</td>
    <td class="codeline">  else if (Mips::HI32RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">332</td>
    <td class="codeline">    Opc = Mips::LW;</td>
    <td class="lineNumber">332</td>
    <td class="codeline">    Opc = Mips::LW;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">333</td>
    <td class="codeline">  else if (Mips::HI64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">333</td>
    <td class="codeline">  else if (Mips::HI64RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">334</td>
    <td class="codeline">    Opc = Mips::LD;</td>
    <td class="lineNumber">334</td>
    <td class="codeline">    Opc = Mips::LD;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">335</td>
    <td class="codeline">  else if (Mips::LO32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">335</td>
    <td class="codeline">  else if (Mips::LO32RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">336</td>
    <td class="codeline">    Opc = Mips::LW;</td>
    <td class="lineNumber">336</td>
    <td class="codeline">    Opc = Mips::LW;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">337</td>
    <td class="codeline">  else if (Mips::LO64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">337</td>
    <td class="codeline">  else if (Mips::LO64RegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">338</td>
    <td class="codeline">    Opc = Mips::LD;</td>
    <td class="lineNumber">338</td>
    <td class="codeline">    Opc = Mips::LD;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">339</td>
    <td class="codeline">  else if (Mips::DSPRRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">339</td>
    <td class="codeline">  else if (Mips::DSPRRegClass.hasSubClassEq(RC))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">340</td>
    <td class="codeline">    Opc = Mips::LWDSP;</td>
    <td class="lineNumber">340</td>
    <td class="codeline">    Opc = Mips::LWDSP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">341</td>
    <td class="codeline"></td>
    <td class="lineNumber">341</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">342</td>
    <td class="codeline">  assert(Opc && "Register class not handled!");</td>
    <td class="lineNumber">342</td>
    <td class="codeline">  assert(Opc && "Register class not handled!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">343</td>
    <td class="codeline"></td>
    <td class="lineNumber">343</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">344</td>
    <td class="codeline">  if (!ReqIndirectLoad)</td>
    <td class="lineNumber">344</td>
    <td class="codeline">  if (!ReqIndirectLoad)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">345</td>
    <td class="codeline">    BuildMI(MBB, I, DL, get(Opc), DestReg)</td>
    <td class="lineNumber">345</td>
    <td class="codeline">    BuildMI(MBB, I, DL, get(Opc), DestReg)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">346</td>
    <td class="codeline">        .addFrameIndex(FI)</td>
    <td class="lineNumber">346</td>
    <td class="codeline">        .addFrameIndex(FI)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">347</td>
    <td class="codeline">        .addImm(Offset)</td>
    <td class="lineNumber">347</td>
    <td class="codeline">        .addImm(Offset)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">348</td>
    <td class="codeline">        .addMemOperand(MMO);</td>
    <td class="lineNumber">348</td>
    <td class="codeline">        .addMemOperand(MMO);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">349</td>
    <td class="codeline">  else {</td>
    <td class="lineNumber">349</td>
    <td class="codeline">  else {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">350</td>
    <td class="codeline">    // Load HI/LO through K0. Notably the DestReg is encoded into the</td>
    <td class="lineNumber">350</td>
    <td class="codeline">    // Load HI/LO through K0. Notably the DestReg is encoded into the</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">351</td>
    <td class="codeline">    // instruction itself.</td>
    <td class="lineNumber">351</td>
    <td class="codeline">    // instruction itself.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">352</td>
    <td class="codeline">    unsigned Reg = Mips::K0;</td>
    <td class="lineNumber">352</td>
    <td class="codeline">    unsigned Reg = Mips::K0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">353</td>
    <td class="codeline">    unsigned LdOp = Mips::MTLO;</td>
    <td class="lineNumber">353</td>
    <td class="codeline">    unsigned LdOp = Mips::MTLO;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">354</td>
    <td class="codeline">    if (DestReg == Mips::HI0)</td>
    <td class="lineNumber">354</td>
    <td class="codeline">    if (DestReg == Mips::HI0)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">355</td>
    <td class="codeline">      LdOp = Mips::MTHI;</td>
    <td class="lineNumber">355</td>
    <td class="codeline">      LdOp = Mips::MTHI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">356</td>
    <td class="codeline"></td>
    <td class="lineNumber">356</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">357</td>
    <td class="codeline">    if (Subtarget.getABI().ArePtrs64bit()) {</td>
    <td class="lineNumber">357</td>
    <td class="codeline">    if (Subtarget.getABI().ArePtrs64bit()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">358</td>
    <td class="codeline">      Reg = Mips::K0_64;</td>
    <td class="lineNumber">358</td>
    <td class="codeline">      Reg = Mips::K0_64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">359</td>
    <td class="codeline">      if (DestReg == Mips::HI0_64)</td>
    <td class="lineNumber">359</td>
    <td class="codeline">      if (DestReg == Mips::HI0_64)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">360</td>
    <td class="codeline">        LdOp = Mips::MTHI64;</td>
    <td class="lineNumber">360</td>
    <td class="codeline">        LdOp = Mips::MTHI64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">361</td>
    <td class="codeline">      else</td>
    <td class="lineNumber">361</td>
    <td class="codeline">      else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">362</td>
    <td class="codeline">        LdOp = Mips::MTLO64;</td>
    <td class="lineNumber">362</td>
    <td class="codeline">        LdOp = Mips::MTLO64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">363</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">363</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">364</td>
    <td class="codeline"></td>
    <td class="lineNumber">364</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">365</td>
    <td class="codeline">    BuildMI(MBB, I, DL, get(Opc), Reg)</td>
    <td class="lineNumber">365</td>
    <td class="codeline">    BuildMI(MBB, I, DL, get(Opc), Reg)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">366</td>
    <td class="codeline">        .addFrameIndex(FI)</td>
    <td class="lineNumber">366</td>
    <td class="codeline">        .addFrameIndex(FI)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">367</td>
    <td class="codeline">        .addImm(Offset)</td>
    <td class="lineNumber">367</td>
    <td class="codeline">        .addImm(Offset)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">368</td>
    <td class="codeline">        .addMemOperand(MMO);</td>
    <td class="lineNumber">368</td>
    <td class="codeline">        .addMemOperand(MMO);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">369</td>
    <td class="codeline">    BuildMI(MBB, I, DL, get(LdOp)).addReg(Reg);</td>
    <td class="lineNumber">369</td>
    <td class="codeline">    BuildMI(MBB, I, DL, get(LdOp)).addReg(Reg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">370</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">370</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">371</td>
    <td class="codeline">}</td>
    <td class="lineNumber">371</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">372</td>
    <td class="codeline"></td>
    <td class="lineNumber">372</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">373</td>
    <td class="codeline">bool MipsSEInstrInfo::expandPostRAPseudo(MachineInstr &MI) const {</td>
    <td class="lineNumber">373</td>
    <td class="codeline">bool MipsSEInstrInfo::expandPostRAPseudo(MachineInstr &MI) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">374</td>
    <td class="codeline">  MachineBasicBlock &MBB = *MI.getParent();</td>
    <td class="lineNumber">374</td>
    <td class="codeline">  MachineBasicBlock &MBB = *MI.getParent();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">375</td>
    <td class="codeline">  bool isMicroMips = Subtarget.inMicroMipsMode();</td>
    <td class="lineNumber">375</td>
    <td class="codeline">  bool isMicroMips = Subtarget.inMicroMipsMode();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">376</td>
    <td class="codeline">  unsigned Opc;</td>
    <td class="lineNumber">376</td>
    <td class="codeline">  unsigned Opc;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">377</td>
    <td class="codeline"></td>
    <td class="lineNumber">377</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">378</td>
    <td class="codeline">  switch (MI.getDesc().getOpcode()) {</td>
    <td class="lineNumber">378</td>
    <td class="codeline">  switch (MI.getDesc().getOpcode()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">379</td>
    <td class="codeline">  default:</td>
    <td class="lineNumber">379</td>
    <td class="codeline">  default:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">380</td>
    <td class="codeline">    return false;</td>
    <td class="lineNumber">380</td>
    <td class="codeline">    return false;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">381</td>
    <td class="codeline">  case Mips::RetRA:</td>
    <td class="lineNumber">381</td>
    <td class="codeline">  case Mips::RetRA:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">382</td>
    <td class="codeline">    expandRetRA(MBB, MI);</td>
    <td class="lineNumber">382</td>
    <td class="codeline">    expandRetRA(MBB, MI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">383</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">383</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">384</td>
    <td class="codeline">  case Mips::ERet:</td>
    <td class="lineNumber">384</td>
    <td class="codeline">  case Mips::ERet:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">385</td>
    <td class="codeline">    expandERet(MBB, MI);</td>
    <td class="lineNumber">385</td>
    <td class="codeline">    expandERet(MBB, MI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">386</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">386</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">387</td>
    <td class="codeline">  case Mips::PseudoMFHI:</td>
    <td class="lineNumber">387</td>
    <td class="codeline">  case Mips::PseudoMFHI:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">388</td>
    <td class="codeline">    expandPseudoMFHiLo(MBB, MI, Mips::MFHI);</td>
    <td class="lineNumber">388</td>
    <td class="codeline">    expandPseudoMFHiLo(MBB, MI, Mips::MFHI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">389</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">389</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">390</td>
    <td class="codeline">  case Mips::PseudoMFHI_MM:</td>
    <td class="lineNumber">390</td>
    <td class="codeline">  case Mips::PseudoMFHI_MM:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">391</td>
    <td class="codeline">    expandPseudoMFHiLo(MBB, MI, Mips::MFHI16_MM);</td>
    <td class="lineNumber">391</td>
    <td class="codeline">    expandPseudoMFHiLo(MBB, MI, Mips::MFHI16_MM);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">392</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">392</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">393</td>
    <td class="codeline">  case Mips::PseudoMFLO:</td>
    <td class="lineNumber">393</td>
    <td class="codeline">  case Mips::PseudoMFLO:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">394</td>
    <td class="codeline">    expandPseudoMFHiLo(MBB, MI, Mips::MFLO);</td>
    <td class="lineNumber">394</td>
    <td class="codeline">    expandPseudoMFHiLo(MBB, MI, Mips::MFLO);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">395</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">395</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">396</td>
    <td class="codeline">  case Mips::PseudoMFLO_MM:</td>
    <td class="lineNumber">396</td>
    <td class="codeline">  case Mips::PseudoMFLO_MM:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">397</td>
    <td class="codeline">    expandPseudoMFHiLo(MBB, MI, Mips::MFLO16_MM);</td>
    <td class="lineNumber">397</td>
    <td class="codeline">    expandPseudoMFHiLo(MBB, MI, Mips::MFLO16_MM);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">398</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">398</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">399</td>
    <td class="codeline">  case Mips::PseudoMFHI64:</td>
    <td class="lineNumber">399</td>
    <td class="codeline">  case Mips::PseudoMFHI64:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">400</td>
    <td class="codeline">    expandPseudoMFHiLo(MBB, MI, Mips::MFHI64);</td>
    <td class="lineNumber">400</td>
    <td class="codeline">    expandPseudoMFHiLo(MBB, MI, Mips::MFHI64);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">401</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">401</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">402</td>
    <td class="codeline">  case Mips::PseudoMFLO64:</td>
    <td class="lineNumber">402</td>
    <td class="codeline">  case Mips::PseudoMFLO64:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">403</td>
    <td class="codeline">    expandPseudoMFHiLo(MBB, MI, Mips::MFLO64);</td>
    <td class="lineNumber">403</td>
    <td class="codeline">    expandPseudoMFHiLo(MBB, MI, Mips::MFLO64);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">404</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">404</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">405</td>
    <td class="codeline">  case Mips::PseudoMTLOHI:</td>
    <td class="lineNumber">405</td>
    <td class="codeline">  case Mips::PseudoMTLOHI:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">406</td>
    <td class="codeline">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO, Mips::MTHI, false);</td>
    <td class="lineNumber">406</td>
    <td class="codeline">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO, Mips::MTHI, false);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">407</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">407</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">408</td>
    <td class="codeline">  case Mips::PseudoMTLOHI64:</td>
    <td class="lineNumber">408</td>
    <td class="codeline">  case Mips::PseudoMTLOHI64:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">409</td>
    <td class="codeline">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO64, Mips::MTHI64, false);</td>
    <td class="lineNumber">409</td>
    <td class="codeline">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO64, Mips::MTHI64, false);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">410</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">410</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">411</td>
    <td class="codeline">  case Mips::PseudoMTLOHI_DSP:</td>
    <td class="lineNumber">411</td>
    <td class="codeline">  case Mips::PseudoMTLOHI_DSP:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">412</td>
    <td class="codeline">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO_DSP, Mips::MTHI_DSP, true);</td>
    <td class="lineNumber">412</td>
    <td class="codeline">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO_DSP, Mips::MTHI_DSP, true);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">413</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">413</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">414</td>
    <td class="codeline">  case Mips::PseudoMTLOHI_MM:</td>
    <td class="lineNumber">414</td>
    <td class="codeline">  case Mips::PseudoMTLOHI_MM:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">415</td>
    <td class="codeline">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO_MM, Mips::MTHI_MM, false);</td>
    <td class="lineNumber">415</td>
    <td class="codeline">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO_MM, Mips::MTHI_MM, false);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">416</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">416</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">417</td>
    <td class="codeline">  case Mips::PseudoCVT_S_W:</td>
    <td class="lineNumber">417</td>
    <td class="codeline">  case Mips::PseudoCVT_S_W:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">418</td>
    <td class="codeline">    expandCvtFPInt(MBB, MI, Mips::CVT_S_W, Mips::MTC1, false);</td>
    <td class="lineNumber">418</td>
    <td class="codeline">    expandCvtFPInt(MBB, MI, Mips::CVT_S_W, Mips::MTC1, false);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">419</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">419</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">420</td>
    <td class="codeline">  case Mips::PseudoCVT_D32_W:</td>
    <td class="lineNumber">420</td>
    <td class="codeline">  case Mips::PseudoCVT_D32_W:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">421</td>
    <td class="codeline">    Opc = isMicroMips ? Mips::CVT_D32_W_MM : Mips::CVT_D32_W;</td>
    <td class="lineNumber">421</td>
    <td class="codeline">    Opc = isMicroMips ? Mips::CVT_D32_W_MM : Mips::CVT_D32_W;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">422</td>
    <td class="codeline">    expandCvtFPInt(MBB, MI, Opc, Mips::MTC1, false);</td>
    <td class="lineNumber">422</td>
    <td class="codeline">    expandCvtFPInt(MBB, MI, Opc, Mips::MTC1, false);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">423</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">423</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">424</td>
    <td class="codeline">  case Mips::PseudoCVT_S_L:</td>
    <td class="lineNumber">424</td>
    <td class="codeline">  case Mips::PseudoCVT_S_L:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">425</td>
    <td class="codeline">    expandCvtFPInt(MBB, MI, Mips::CVT_S_L, Mips::DMTC1, true);</td>
    <td class="lineNumber">425</td>
    <td class="codeline">    expandCvtFPInt(MBB, MI, Mips::CVT_S_L, Mips::DMTC1, true);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">426</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">426</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">427</td>
    <td class="codeline">  case Mips::PseudoCVT_D64_W:</td>
    <td class="lineNumber">427</td>
    <td class="codeline">  case Mips::PseudoCVT_D64_W:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">428</td>
    <td class="codeline">    Opc = isMicroMips ? Mips::CVT_D64_W_MM : Mips::CVT_D64_W;</td>
    <td class="lineNumber">428</td>
    <td class="codeline">    Opc = isMicroMips ? Mips::CVT_D64_W_MM : Mips::CVT_D64_W;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">429</td>
    <td class="codeline">    expandCvtFPInt(MBB, MI, Opc, Mips::MTC1, true);</td>
    <td class="lineNumber">429</td>
    <td class="codeline">    expandCvtFPInt(MBB, MI, Opc, Mips::MTC1, true);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">430</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">430</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">431</td>
    <td class="codeline">  case Mips::PseudoCVT_D64_L:</td>
    <td class="lineNumber">431</td>
    <td class="codeline">  case Mips::PseudoCVT_D64_L:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">432</td>
    <td class="codeline">    expandCvtFPInt(MBB, MI, Mips::CVT_D64_L, Mips::DMTC1, true);</td>
    <td class="lineNumber">432</td>
    <td class="codeline">    expandCvtFPInt(MBB, MI, Mips::CVT_D64_L, Mips::DMTC1, true);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">433</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">433</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">434</td>
    <td class="codeline">  case Mips::BuildPairF64:</td>
    <td class="lineNumber">434</td>
    <td class="codeline">  case Mips::BuildPairF64:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">435</td>
    <td class="codeline">    expandBuildPairF64(MBB, MI, isMicroMips, false);</td>
    <td class="lineNumber">435</td>
    <td class="codeline">    expandBuildPairF64(MBB, MI, isMicroMips, false);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">436</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">436</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">437</td>
    <td class="codeline">  case Mips::BuildPairF64_64:</td>
    <td class="lineNumber">437</td>
    <td class="codeline">  case Mips::BuildPairF64_64:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">438</td>
    <td class="codeline">    expandBuildPairF64(MBB, MI, isMicroMips, true);</td>
    <td class="lineNumber">438</td>
    <td class="codeline">    expandBuildPairF64(MBB, MI, isMicroMips, true);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">439</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">439</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">440</td>
    <td class="codeline">  case Mips::ExtractElementF64:</td>
    <td class="lineNumber">440</td>
    <td class="codeline">  case Mips::ExtractElementF64:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">441</td>
    <td class="codeline">    expandExtractElementF64(MBB, MI, isMicroMips, false);</td>
    <td class="lineNumber">441</td>
    <td class="codeline">    expandExtractElementF64(MBB, MI, isMicroMips, false);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">442</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">442</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">443</td>
    <td class="codeline">  case Mips::ExtractElementF64_64:</td>
    <td class="lineNumber">443</td>
    <td class="codeline">  case Mips::ExtractElementF64_64:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">444</td>
    <td class="codeline">    expandExtractElementF64(MBB, MI, isMicroMips, true);</td>
    <td class="lineNumber">444</td>
    <td class="codeline">    expandExtractElementF64(MBB, MI, isMicroMips, true);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">445</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">445</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">446</td>
    <td class="codeline">  case Mips::MIPSeh_return32:</td>
    <td class="lineNumber">446</td>
    <td class="codeline">  case Mips::MIPSeh_return32:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">447</td>
    <td class="codeline">  case Mips::MIPSeh_return64:</td>
    <td class="lineNumber">447</td>
    <td class="codeline">  case Mips::MIPSeh_return64:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">448</td>
    <td class="codeline">    expandEhReturn(MBB, MI);</td>
    <td class="lineNumber">448</td>
    <td class="codeline">    expandEhReturn(MBB, MI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">449</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">449</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">450</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">450</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">451</td>
    <td class="codeline"></td>
    <td class="lineNumber">451</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">452</td>
    <td class="codeline">  MBB.erase(MI);</td>
    <td class="lineNumber">452</td>
    <td class="codeline">  MBB.erase(MI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">453</td>
    <td class="codeline">  return true;</td>
    <td class="lineNumber">453</td>
    <td class="codeline">  return true;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">454</td>
    <td class="codeline">}</td>
    <td class="lineNumber">454</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">455</td>
    <td class="codeline"></td>
    <td class="lineNumber">455</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">456</td>
    <td class="codeline">/// isBranchWithImm - Return true if the branch contains an immediate</td>
    <td class="lineNumber">456</td>
    <td class="codeline">/// isBranchWithImm - Return true if the branch contains an immediate</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">457</td>
    <td class="codeline">/// operand (\see lib/Target/Mips/MipsBranchExpansion.cpp).</td>
    <td class="lineNumber">457</td>
    <td class="codeline">/// operand (\see lib/Target/Mips/MipsBranchExpansion.cpp).</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">458</td>
    <td class="codeline">bool MipsSEInstrInfo::isBranchWithImm(unsigned Opc) const {</td>
    <td class="lineNumber">458</td>
    <td class="codeline">bool MipsSEInstrInfo::isBranchWithImm(unsigned Opc) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">459</td>
    <td class="codeline">  switch (Opc) {</td>
    <td class="lineNumber">459</td>
    <td class="codeline">  switch (Opc) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">460</td>
    <td class="codeline">  default:</td>
    <td class="lineNumber">460</td>
    <td class="codeline">  default:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">461</td>
    <td class="codeline">    return false;</td>
    <td class="lineNumber">461</td>
    <td class="codeline">    return false;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">462</td>
    <td class="codeline">  case Mips::BBIT0:</td>
    <td class="lineNumber">462</td>
    <td class="codeline">  case Mips::BBIT0:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">463</td>
    <td class="codeline">  case Mips::BBIT1:</td>
    <td class="lineNumber">463</td>
    <td class="codeline">  case Mips::BBIT1:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">464</td>
    <td class="codeline">  case Mips::BBIT032:</td>
    <td class="lineNumber">464</td>
    <td class="codeline">  case Mips::BBIT032:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">465</td>
    <td class="codeline">  case Mips::BBIT132:</td>
    <td class="lineNumber">465</td>
    <td class="codeline">  case Mips::BBIT132:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">466</td>
    <td class="codeline">    return true;</td>
    <td class="lineNumber">466</td>
    <td class="codeline">    return true;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">467</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">467</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">468</td>
    <td class="codeline">}</td>
    <td class="lineNumber">468</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">469</td>
    <td class="codeline"></td>
    <td class="lineNumber">469</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">470</td>
    <td class="codeline">/// getOppositeBranchOpc - Return the inverse of the specified</td>
    <td class="lineNumber">470</td>
    <td class="codeline">/// getOppositeBranchOpc - Return the inverse of the specified</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">471</td>
    <td class="codeline">/// opcode, e.g. turning BEQ to BNE.</td>
    <td class="lineNumber">471</td>
    <td class="codeline">/// opcode, e.g. turning BEQ to BNE.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">472</td>
    <td class="codeline">unsigned MipsSEInstrInfo::getOppositeBranchOpc(unsigned Opc) const {</td>
    <td class="lineNumber">472</td>
    <td class="codeline">unsigned MipsSEInstrInfo::getOppositeBranchOpc(unsigned Opc) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">473</td>
    <td class="codeline">  switch (Opc) {</td>
    <td class="lineNumber">473</td>
    <td class="codeline">  switch (Opc) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">474</td>
    <td class="codeline">  default:           llvm_unreachable("Illegal opcode!");</td>
    <td class="lineNumber">474</td>
    <td class="codeline">  default:           llvm_unreachable("Illegal opcode!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">475</td>
    <td class="codeline">  case Mips::BEQ:    return Mips::BNE;</td>
    <td class="lineNumber">475</td>
    <td class="codeline">  case Mips::BEQ:    return Mips::BNE;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">476</td>
    <td class="codeline">  case Mips::BEQ_MM: return Mips::BNE_MM;</td>
    <td class="lineNumber">476</td>
    <td class="codeline">  case Mips::BEQ_MM: return Mips::BNE_MM;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">477</td>
    <td class="codeline">  case Mips::BNE:    return Mips::BEQ;</td>
    <td class="lineNumber">477</td>
    <td class="codeline">  case Mips::BNE:    return Mips::BEQ;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">478</td>
    <td class="codeline">  case Mips::BNE_MM: return Mips::BEQ_MM;</td>
    <td class="lineNumber">478</td>
    <td class="codeline">  case Mips::BNE_MM: return Mips::BEQ_MM;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">479</td>
    <td class="codeline">  case Mips::BGTZ:   return Mips::BLEZ;</td>
    <td class="lineNumber">479</td>
    <td class="codeline">  case Mips::BGTZ:   return Mips::BLEZ;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">480</td>
    <td class="codeline">  case Mips::BGEZ:   return Mips::BLTZ;</td>
    <td class="lineNumber">480</td>
    <td class="codeline">  case Mips::BGEZ:   return Mips::BLTZ;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">481</td>
    <td class="codeline">  case Mips::BLTZ:   return Mips::BGEZ;</td>
    <td class="lineNumber">481</td>
    <td class="codeline">  case Mips::BLTZ:   return Mips::BGEZ;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">482</td>
    <td class="codeline">  case Mips::BLEZ:   return Mips::BGTZ;</td>
    <td class="lineNumber">482</td>
    <td class="codeline">  case Mips::BLEZ:   return Mips::BGTZ;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">483</td>
    <td class="codeline">  case Mips::BGTZ_MM:   return Mips::BLEZ_MM;</td>
    <td class="lineNumber">483</td>
    <td class="codeline">  case Mips::BGTZ_MM:   return Mips::BLEZ_MM;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">484</td>
    <td class="codeline">  case Mips::BGEZ_MM:   return Mips::BLTZ_MM;</td>
    <td class="lineNumber">484</td>
    <td class="codeline">  case Mips::BGEZ_MM:   return Mips::BLTZ_MM;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">485</td>
    <td class="codeline">  case Mips::BLTZ_MM:   return Mips::BGEZ_MM;</td>
    <td class="lineNumber">485</td>
    <td class="codeline">  case Mips::BLTZ_MM:   return Mips::BGEZ_MM;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">486</td>
    <td class="codeline">  case Mips::BLEZ_MM:   return Mips::BGTZ_MM;</td>
    <td class="lineNumber">486</td>
    <td class="codeline">  case Mips::BLEZ_MM:   return Mips::BGTZ_MM;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">487</td>
    <td class="codeline">  case Mips::BEQ64:  return Mips::BNE64;</td>
    <td class="lineNumber">487</td>
    <td class="codeline">  case Mips::BEQ64:  return Mips::BNE64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">488</td>
    <td class="codeline">  case Mips::BNE64:  return Mips::BEQ64;</td>
    <td class="lineNumber">488</td>
    <td class="codeline">  case Mips::BNE64:  return Mips::BEQ64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">489</td>
    <td class="codeline">  case Mips::BGTZ64: return Mips::BLEZ64;</td>
    <td class="lineNumber">489</td>
    <td class="codeline">  case Mips::BGTZ64: return Mips::BLEZ64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">490</td>
    <td class="codeline">  case Mips::BGEZ64: return Mips::BLTZ64;</td>
    <td class="lineNumber">490</td>
    <td class="codeline">  case Mips::BGEZ64: return Mips::BLTZ64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">491</td>
    <td class="codeline">  case Mips::BLTZ64: return Mips::BGEZ64;</td>
    <td class="lineNumber">491</td>
    <td class="codeline">  case Mips::BLTZ64: return Mips::BGEZ64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">492</td>
    <td class="codeline">  case Mips::BLEZ64: return Mips::BGTZ64;</td>
    <td class="lineNumber">492</td>
    <td class="codeline">  case Mips::BLEZ64: return Mips::BGTZ64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">493</td>
    <td class="codeline">  case Mips::BC1T:   return Mips::BC1F;</td>
    <td class="lineNumber">493</td>
    <td class="codeline">  case Mips::BC1T:   return Mips::BC1F;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">494</td>
    <td class="codeline">  case Mips::BC1F:   return Mips::BC1T;</td>
    <td class="lineNumber">494</td>
    <td class="codeline">  case Mips::BC1F:   return Mips::BC1T;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">495</td>
    <td class="codeline">  case Mips::BC1T_MM:   return Mips::BC1F_MM;</td>
    <td class="lineNumber">495</td>
    <td class="codeline">  case Mips::BC1T_MM:   return Mips::BC1F_MM;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">496</td>
    <td class="codeline">  case Mips::BC1F_MM:   return Mips::BC1T_MM;</td>
    <td class="lineNumber">496</td>
    <td class="codeline">  case Mips::BC1F_MM:   return Mips::BC1T_MM;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">497</td>
    <td class="codeline">  case Mips::BEQZ16_MM: return Mips::BNEZ16_MM;</td>
    <td class="lineNumber">497</td>
    <td class="codeline">  case Mips::BEQZ16_MM: return Mips::BNEZ16_MM;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">498</td>
    <td class="codeline">  case Mips::BNEZ16_MM: return Mips::BEQZ16_MM;</td>
    <td class="lineNumber">498</td>
    <td class="codeline">  case Mips::BNEZ16_MM: return Mips::BEQZ16_MM;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">499</td>
    <td class="codeline">  case Mips::BEQZC_MM:  return Mips::BNEZC_MM;</td>
    <td class="lineNumber">499</td>
    <td class="codeline">  case Mips::BEQZC_MM:  return Mips::BNEZC_MM;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">500</td>
    <td class="codeline">  case Mips::BNEZC_MM:  return Mips::BEQZC_MM;</td>
    <td class="lineNumber">500</td>
    <td class="codeline">  case Mips::BNEZC_MM:  return Mips::BEQZC_MM;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">501</td>
    <td class="codeline">  case Mips::BEQZC:  return Mips::BNEZC;</td>
    <td class="lineNumber">501</td>
    <td class="codeline">  case Mips::BEQZC:  return Mips::BNEZC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">502</td>
    <td class="codeline">  case Mips::BNEZC:  return Mips::BEQZC;</td>
    <td class="lineNumber">502</td>
    <td class="codeline">  case Mips::BNEZC:  return Mips::BEQZC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">503</td>
    <td class="codeline">  case Mips::BLEZC:  return Mips::BGTZC;</td>
    <td class="lineNumber">503</td>
    <td class="codeline">  case Mips::BLEZC:  return Mips::BGTZC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">504</td>
    <td class="codeline">  case Mips::BGEZC:  return Mips::BLTZC;</td>
    <td class="lineNumber">504</td>
    <td class="codeline">  case Mips::BGEZC:  return Mips::BLTZC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">505</td>
    <td class="codeline">  case Mips::BGEC:   return Mips::BLTC;</td>
    <td class="lineNumber">505</td>
    <td class="codeline">  case Mips::BGEC:   return Mips::BLTC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">506</td>
    <td class="codeline">  case Mips::BGTZC:  return Mips::BLEZC;</td>
    <td class="lineNumber">506</td>
    <td class="codeline">  case Mips::BGTZC:  return Mips::BLEZC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">507</td>
    <td class="codeline">  case Mips::BLTZC:  return Mips::BGEZC;</td>
    <td class="lineNumber">507</td>
    <td class="codeline">  case Mips::BLTZC:  return Mips::BGEZC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">508</td>
    <td class="codeline">  case Mips::BLTC:   return Mips::BGEC;</td>
    <td class="lineNumber">508</td>
    <td class="codeline">  case Mips::BLTC:   return Mips::BGEC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">509</td>
    <td class="codeline">  case Mips::BGEUC:  return Mips::BLTUC;</td>
    <td class="lineNumber">509</td>
    <td class="codeline">  case Mips::BGEUC:  return Mips::BLTUC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">510</td>
    <td class="codeline">  case Mips::BLTUC:  return Mips::BGEUC;</td>
    <td class="lineNumber">510</td>
    <td class="codeline">  case Mips::BLTUC:  return Mips::BGEUC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">511</td>
    <td class="codeline">  case Mips::BEQC:   return Mips::BNEC;</td>
    <td class="lineNumber">511</td>
    <td class="codeline">  case Mips::BEQC:   return Mips::BNEC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">512</td>
    <td class="codeline">  case Mips::BNEC:   return Mips::BEQC;</td>
    <td class="lineNumber">512</td>
    <td class="codeline">  case Mips::BNEC:   return Mips::BEQC;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">513</td>
    <td class="codeline">  case Mips::BC1EQZ: return Mips::BC1NEZ;</td>
    <td class="lineNumber">513</td>
    <td class="codeline">  case Mips::BC1EQZ: return Mips::BC1NEZ;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">514</td>
    <td class="codeline">  case Mips::BC1NEZ: return Mips::BC1EQZ;</td>
    <td class="lineNumber">514</td>
    <td class="codeline">  case Mips::BC1NEZ: return Mips::BC1EQZ;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">515</td>
    <td class="codeline">  case Mips::BEQZC_MMR6:  return Mips::BNEZC_MMR6;</td>
    <td class="lineNumber">515</td>
    <td class="codeline">  case Mips::BEQZC_MMR6:  return Mips::BNEZC_MMR6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">516</td>
    <td class="codeline">  case Mips::BNEZC_MMR6:  return Mips::BEQZC_MMR6;</td>
    <td class="lineNumber">516</td>
    <td class="codeline">  case Mips::BNEZC_MMR6:  return Mips::BEQZC_MMR6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">517</td>
    <td class="codeline">  case Mips::BLEZC_MMR6:  return Mips::BGTZC_MMR6;</td>
    <td class="lineNumber">517</td>
    <td class="codeline">  case Mips::BLEZC_MMR6:  return Mips::BGTZC_MMR6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">518</td>
    <td class="codeline">  case Mips::BGEZC_MMR6:  return Mips::BLTZC_MMR6;</td>
    <td class="lineNumber">518</td>
    <td class="codeline">  case Mips::BGEZC_MMR6:  return Mips::BLTZC_MMR6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">519</td>
    <td class="codeline">  case Mips::BGEC_MMR6:   return Mips::BLTC_MMR6;</td>
    <td class="lineNumber">519</td>
    <td class="codeline">  case Mips::BGEC_MMR6:   return Mips::BLTC_MMR6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">520</td>
    <td class="codeline">  case Mips::BGTZC_MMR6:  return Mips::BLEZC_MMR6;</td>
    <td class="lineNumber">520</td>
    <td class="codeline">  case Mips::BGTZC_MMR6:  return Mips::BLEZC_MMR6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">521</td>
    <td class="codeline">  case Mips::BLTZC_MMR6:  return Mips::BGEZC_MMR6;</td>
    <td class="lineNumber">521</td>
    <td class="codeline">  case Mips::BLTZC_MMR6:  return Mips::BGEZC_MMR6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">522</td>
    <td class="codeline">  case Mips::BLTC_MMR6:   return Mips::BGEC_MMR6;</td>
    <td class="lineNumber">522</td>
    <td class="codeline">  case Mips::BLTC_MMR6:   return Mips::BGEC_MMR6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">523</td>
    <td class="codeline">  case Mips::BGEUC_MMR6:  return Mips::BLTUC_MMR6;</td>
    <td class="lineNumber">523</td>
    <td class="codeline">  case Mips::BGEUC_MMR6:  return Mips::BLTUC_MMR6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">524</td>
    <td class="codeline">  case Mips::BLTUC_MMR6:  return Mips::BGEUC_MMR6;</td>
    <td class="lineNumber">524</td>
    <td class="codeline">  case Mips::BLTUC_MMR6:  return Mips::BGEUC_MMR6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">525</td>
    <td class="codeline">  case Mips::BEQC_MMR6:   return Mips::BNEC_MMR6;</td>
    <td class="lineNumber">525</td>
    <td class="codeline">  case Mips::BEQC_MMR6:   return Mips::BNEC_MMR6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">526</td>
    <td class="codeline">  case Mips::BNEC_MMR6:   return Mips::BEQC_MMR6;</td>
    <td class="lineNumber">526</td>
    <td class="codeline">  case Mips::BNEC_MMR6:   return Mips::BEQC_MMR6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">527</td>
    <td class="codeline">  case Mips::BC1EQZC_MMR6: return Mips::BC1NEZC_MMR6;</td>
    <td class="lineNumber">527</td>
    <td class="codeline">  case Mips::BC1EQZC_MMR6: return Mips::BC1NEZC_MMR6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">528</td>
    <td class="codeline">  case Mips::BC1NEZC_MMR6: return Mips::BC1EQZC_MMR6;</td>
    <td class="lineNumber">528</td>
    <td class="codeline">  case Mips::BC1NEZC_MMR6: return Mips::BC1EQZC_MMR6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">529</td>
    <td class="codeline">  case Mips::BEQZC64:  return Mips::BNEZC64;</td>
    <td class="lineNumber">529</td>
    <td class="codeline">  case Mips::BEQZC64:  return Mips::BNEZC64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">530</td>
    <td class="codeline">  case Mips::BNEZC64:  return Mips::BEQZC64;</td>
    <td class="lineNumber">530</td>
    <td class="codeline">  case Mips::BNEZC64:  return Mips::BEQZC64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">531</td>
    <td class="codeline">  case Mips::BEQC64:   return Mips::BNEC64;</td>
    <td class="lineNumber">531</td>
    <td class="codeline">  case Mips::BEQC64:   return Mips::BNEC64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">532</td>
    <td class="codeline">  case Mips::BNEC64:   return Mips::BEQC64;</td>
    <td class="lineNumber">532</td>
    <td class="codeline">  case Mips::BNEC64:   return Mips::BEQC64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">533</td>
    <td class="codeline">  case Mips::BGEC64:   return Mips::BLTC64;</td>
    <td class="lineNumber">533</td>
    <td class="codeline">  case Mips::BGEC64:   return Mips::BLTC64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">534</td>
    <td class="codeline">  case Mips::BGEUC64:  return Mips::BLTUC64;</td>
    <td class="lineNumber">534</td>
    <td class="codeline">  case Mips::BGEUC64:  return Mips::BLTUC64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">535</td>
    <td class="codeline">  case Mips::BLTC64:   return Mips::BGEC64;</td>
    <td class="lineNumber">535</td>
    <td class="codeline">  case Mips::BLTC64:   return Mips::BGEC64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">536</td>
    <td class="codeline">  case Mips::BLTUC64:  return Mips::BGEUC64;</td>
    <td class="lineNumber">536</td>
    <td class="codeline">  case Mips::BLTUC64:  return Mips::BGEUC64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">537</td>
    <td class="codeline">  case Mips::BGTZC64:  return Mips::BLEZC64;</td>
    <td class="lineNumber">537</td>
    <td class="codeline">  case Mips::BGTZC64:  return Mips::BLEZC64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">538</td>
    <td class="codeline">  case Mips::BGEZC64:  return Mips::BLTZC64;</td>
    <td class="lineNumber">538</td>
    <td class="codeline">  case Mips::BGEZC64:  return Mips::BLTZC64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">539</td>
    <td class="codeline">  case Mips::BLTZC64:  return Mips::BGEZC64;</td>
    <td class="lineNumber">539</td>
    <td class="codeline">  case Mips::BLTZC64:  return Mips::BGEZC64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">540</td>
    <td class="codeline">  case Mips::BLEZC64:  return Mips::BGTZC64;</td>
    <td class="lineNumber">540</td>
    <td class="codeline">  case Mips::BLEZC64:  return Mips::BGTZC64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">541</td>
    <td class="codeline">  case Mips::BBIT0:  return Mips::BBIT1;</td>
    <td class="lineNumber">541</td>
    <td class="codeline">  case Mips::BBIT0:  return Mips::BBIT1;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">542</td>
    <td class="codeline">  case Mips::BBIT1:  return Mips::BBIT0;</td>
    <td class="lineNumber">542</td>
    <td class="codeline">  case Mips::BBIT1:  return Mips::BBIT0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">543</td>
    <td class="codeline">  case Mips::BBIT032:  return Mips::BBIT132;</td>
    <td class="lineNumber">543</td>
    <td class="codeline">  case Mips::BBIT032:  return Mips::BBIT132;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">544</td>
    <td class="codeline">  case Mips::BBIT132:  return Mips::BBIT032;</td>
    <td class="lineNumber">544</td>
    <td class="codeline">  case Mips::BBIT132:  return Mips::BBIT032;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">545</td>
    <td class="codeline">  case Mips::BZ_B:   return Mips::BNZ_B;</td>
    <td class="lineNumber">545</td>
    <td class="codeline">  case Mips::BZ_B:   return Mips::BNZ_B;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">546</td>
    <td class="codeline">  case Mips::BZ_H:   return Mips::BNZ_H;</td>
    <td class="lineNumber">546</td>
    <td class="codeline">  case Mips::BZ_H:   return Mips::BNZ_H;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">547</td>
    <td class="codeline">  case Mips::BZ_W:   return Mips::BNZ_W;</td>
    <td class="lineNumber">547</td>
    <td class="codeline">  case Mips::BZ_W:   return Mips::BNZ_W;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">548</td>
    <td class="codeline">  case Mips::BZ_D:   return Mips::BNZ_D;</td>
    <td class="lineNumber">548</td>
    <td class="codeline">  case Mips::BZ_D:   return Mips::BNZ_D;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">549</td>
    <td class="codeline">  case Mips::BZ_V:   return Mips::BNZ_V;</td>
    <td class="lineNumber">549</td>
    <td class="codeline">  case Mips::BZ_V:   return Mips::BNZ_V;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">550</td>
    <td class="codeline">  case Mips::BNZ_B:  return Mips::BZ_B;</td>
    <td class="lineNumber">550</td>
    <td class="codeline">  case Mips::BNZ_B:  return Mips::BZ_B;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">551</td>
    <td class="codeline">  case Mips::BNZ_H:  return Mips::BZ_H;</td>
    <td class="lineNumber">551</td>
    <td class="codeline">  case Mips::BNZ_H:  return Mips::BZ_H;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">552</td>
    <td class="codeline">  case Mips::BNZ_W:  return Mips::BZ_W;</td>
    <td class="lineNumber">552</td>
    <td class="codeline">  case Mips::BNZ_W:  return Mips::BZ_W;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">553</td>
    <td class="codeline">  case Mips::BNZ_D:  return Mips::BZ_D;</td>
    <td class="lineNumber">553</td>
    <td class="codeline">  case Mips::BNZ_D:  return Mips::BZ_D;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">554</td>
    <td class="codeline">  case Mips::BNZ_V:  return Mips::BZ_V;</td>
    <td class="lineNumber">554</td>
    <td class="codeline">  case Mips::BNZ_V:  return Mips::BZ_V;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">555</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">555</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">556</td>
    <td class="codeline">}</td>
    <td class="lineNumber">556</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">557</td>
    <td class="codeline"></td>
    <td class="lineNumber">557</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">558</td>
    <td class="codeline">/// Adjust SP by Amount bytes.</td>
    <td class="lineNumber">558</td>
    <td class="codeline">/// Adjust SP by Amount bytes.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">559</td>
    <td class="codeline">void MipsSEInstrInfo::adjustStackPtr(unsigned SP, int64_t Amount,</td>
    <td class="lineNumber">559</td>
    <td class="codeline">void MipsSEInstrInfo::adjustStackPtr(unsigned SP, int64_t Amount,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">560</td>
    <td class="codeline">                                     MachineBasicBlock &MBB,</td>
    <td class="lineNumber">560</td>
    <td class="codeline">                                     MachineBasicBlock &MBB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">561</td>
    <td class="codeline">                                     MachineBasicBlock::iterator I) const {</td>
    <td class="lineNumber">561</td>
    <td class="codeline">                                     MachineBasicBlock::iterator I) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">562</td>
    <td class="codeline">  MipsABIInfo ABI = Subtarget.getABI();</td>
    <td class="lineNumber">562</td>
    <td class="codeline">  MipsABIInfo ABI = Subtarget.getABI();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">563</td>
    <td class="codeline">  DebugLoc DL;</td>
    <td class="lineNumber">563</td>
    <td class="codeline">  DebugLoc DL;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">564</td>
    <td class="codeline">  unsigned ADDiu = ABI.GetPtrAddiuOp();</td>
    <td class="lineNumber">564</td>
    <td class="codeline">  unsigned ADDiu = ABI.GetPtrAddiuOp();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">565</td>
    <td class="codeline"></td>
    <td class="lineNumber">565</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">566</td>
    <td class="codeline">  if (Amount == 0)</td>
    <td class="lineNumber">566</td>
    <td class="codeline">  if (Amount == 0)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">567</td>
    <td class="codeline">    return;</td>
    <td class="lineNumber">567</td>
    <td class="codeline">    return;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">568</td>
    <td class="codeline"></td>
    <td class="lineNumber">568</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">569</td>
    <td class="codeline">  if (isInt<16>(Amount)) {</td>
    <td class="lineNumber">569</td>
    <td class="codeline">  if (isInt<16>(Amount)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">570</td>
    <td class="codeline">    // addi sp, sp, amount</td>
    <td class="lineNumber">570</td>
    <td class="codeline">    // addi sp, sp, amount</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">571</td>
    <td class="codeline">    BuildMI(MBB, I, DL, get(ADDiu), SP).addReg(SP).addImm(Amount);</td>
    <td class="lineNumber">571</td>
    <td class="codeline">    BuildMI(MBB, I, DL, get(ADDiu), SP).addReg(SP).addImm(Amount);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">572</td>
    <td class="codeline">  } else {</td>
    <td class="lineNumber">572</td>
    <td class="codeline">  } else {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">573</td>
    <td class="codeline">    // For numbers which are not 16bit integers we synthesize Amount inline</td>
    <td class="lineNumber">573</td>
    <td class="codeline">    // For numbers which are not 16bit integers we synthesize Amount inline</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">574</td>
    <td class="codeline">    // then add or subtract it from sp.</td>
    <td class="lineNumber">574</td>
    <td class="codeline">    // then add or subtract it from sp.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">575</td>
    <td class="codeline">    unsigned Opc = ABI.GetPtrAdduOp();</td>
    <td class="lineNumber">575</td>
    <td class="codeline">    unsigned Opc = ABI.GetPtrAdduOp();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">576</td>
    <td class="codeline">    if (Amount < 0) {</td>
    <td class="lineNumber">576</td>
    <td class="codeline">    if (Amount < 0) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">577</td>
    <td class="codeline">      Opc = ABI.GetPtrSubuOp();</td>
    <td class="lineNumber">577</td>
    <td class="codeline">      Opc = ABI.GetPtrSubuOp();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">578</td>
    <td class="codeline">      Amount = -Amount;</td>
    <td class="lineNumber">578</td>
    <td class="codeline">      Amount = -Amount;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">579</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">579</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">580</td>
    <td class="codeline">    unsigned Reg = loadImmediate(Amount, MBB, I, DL, nullptr);</td>
    <td class="lineNumber">580</td>
    <td class="codeline">    unsigned Reg = loadImmediate(Amount, MBB, I, DL, nullptr);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">581</td>
    <td class="codeline">    BuildMI(MBB, I, DL, get(Opc), SP).addReg(SP).addReg(Reg, RegState::Kill);</td>
    <td class="lineNumber">581</td>
    <td class="codeline">    BuildMI(MBB, I, DL, get(Opc), SP).addReg(SP).addReg(Reg, RegState::Kill);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">582</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">582</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">583</td>
    <td class="codeline">}</td>
    <td class="lineNumber">583</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">584</td>
    <td class="codeline"></td>
    <td class="lineNumber">584</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">585</td>
    <td class="codeline">/// This function generates the sequence of instructions needed to get the</td>
    <td class="lineNumber">585</td>
    <td class="codeline">/// This function generates the sequence of instructions needed to get the</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">586</td>
    <td class="codeline">/// result of adding register REG and immediate IMM.</td>
    <td class="lineNumber">586</td>
    <td class="codeline">/// result of adding register REG and immediate IMM.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">587</td>
    <td class="codeline">unsigned MipsSEInstrInfo::loadImmediate(int64_t Imm, MachineBasicBlock &MBB,</td>
    <td class="lineNumber">587</td>
    <td class="codeline">unsigned MipsSEInstrInfo::loadImmediate(int64_t Imm, MachineBasicBlock &MBB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">588</td>
    <td class="codeline">                                        MachineBasicBlock::iterator II,</td>
    <td class="lineNumber">588</td>
    <td class="codeline">                                        MachineBasicBlock::iterator II,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">589</td>
    <td class="codeline">                                        const DebugLoc &DL,</td>
    <td class="lineNumber">589</td>
    <td class="codeline">                                        const DebugLoc &DL,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">590</td>
    <td class="codeline">                                        unsigned *NewImm) const {</td>
    <td class="lineNumber">590</td>
    <td class="codeline">                                        unsigned *NewImm) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">591</td>
    <td class="codeline">  MipsAnalyzeImmediate AnalyzeImm;</td>
    <td class="lineNumber">591</td>
    <td class="codeline">  MipsAnalyzeImmediate AnalyzeImm;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">592</td>
    <td class="codeline">  const MipsSubtarget &STI = Subtarget;</td>
    <td class="lineNumber">592</td>
    <td class="codeline">  const MipsSubtarget &STI = Subtarget;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">593</td>
    <td class="codeline">  MachineRegisterInfo &RegInfo = MBB.getParent()->getRegInfo();</td>
    <td class="lineNumber">593</td>
    <td class="codeline">  MachineRegisterInfo &RegInfo = MBB.getParent()->getRegInfo();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">594</td>
    <td class="codeline">  unsigned Size = STI.isABI_N64() ? 64 : 32;</td>
    <td class="lineNumber">594</td>
    <td class="codeline">  unsigned Size = STI.isABI_N64() ? 64 : 32;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">595</td>
    <td class="codeline">  unsigned LUi = STI.isABI_N64() ? Mips::LUi64 : Mips::LUi;</td>
    <td class="lineNumber">595</td>
    <td class="codeline">  unsigned LUi = STI.isABI_N64() ? Mips::LUi64 : Mips::LUi;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">596</td>
    <td class="codeline">  unsigned ZEROReg = STI.isABI_N64() ? Mips::ZERO_64 : Mips::ZERO;</td>
    <td class="lineNumber">596</td>
    <td class="codeline">  unsigned ZEROReg = STI.isABI_N64() ? Mips::ZERO_64 : Mips::ZERO;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">597</td>
    <td class="codeline">  const TargetRegisterClass *RC = STI.isABI_N64() ?</td>
    <td class="lineNumber">597</td>
    <td class="codeline">  const TargetRegisterClass *RC = STI.isABI_N64() ?</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">598</td>
    <td class="codeline">    &Mips::GPR64RegClass : &Mips::GPR32RegClass;</td>
    <td class="lineNumber">598</td>
    <td class="codeline">    &Mips::GPR64RegClass : &Mips::GPR32RegClass;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">599</td>
    <td class="codeline">  bool LastInstrIsADDiu = NewImm;</td>
    <td class="lineNumber">599</td>
    <td class="codeline">  bool LastInstrIsADDiu = NewImm;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">600</td>
    <td class="codeline"></td>
    <td class="lineNumber">600</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">601</td>
    <td class="codeline">  const MipsAnalyzeImmediate::InstSeq &Seq =</td>
    <td class="lineNumber">601</td>
    <td class="codeline">  const MipsAnalyzeImmediate::InstSeq &Seq =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">602</td>
    <td class="codeline">    AnalyzeImm.Analyze(Imm, Size, LastInstrIsADDiu);</td>
    <td class="lineNumber">602</td>
    <td class="codeline">    AnalyzeImm.Analyze(Imm, Size, LastInstrIsADDiu);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">603</td>
    <td class="codeline">  MipsAnalyzeImmediate::InstSeq::const_iterator Inst = Seq.begin();</td>
    <td class="lineNumber">603</td>
    <td class="codeline">  MipsAnalyzeImmediate::InstSeq::const_iterator Inst = Seq.begin();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">604</td>
    <td class="codeline"></td>
    <td class="lineNumber">604</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">605</td>
    <td class="codeline">  assert(Seq.size() && (!LastInstrIsADDiu || (Seq.size() > 1)));</td>
    <td class="lineNumber">605</td>
    <td class="codeline">  assert(Seq.size() && (!LastInstrIsADDiu || (Seq.size() > 1)));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">606</td>
    <td class="codeline"></td>
    <td class="lineNumber">606</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">607</td>
    <td class="codeline">  // The first instruction can be a LUi, which is different from other</td>
    <td class="lineNumber">607</td>
    <td class="codeline">  // The first instruction can be a LUi, which is different from other</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">608</td>
    <td class="codeline">  // instructions (ADDiu, ORI and SLL) in that it does not have a register</td>
    <td class="lineNumber">608</td>
    <td class="codeline">  // instructions (ADDiu, ORI and SLL) in that it does not have a register</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">609</td>
    <td class="codeline">  // operand.</td>
    <td class="lineNumber">609</td>
    <td class="codeline">  // operand.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">610</td>
    <td class="codeline">  Register Reg = RegInfo.createVirtualRegister(RC);</td>
    <td class="lineNumber">610</td>
    <td class="codeline">  Register Reg = RegInfo.createVirtualRegister(RC);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">611</td>
    <td class="codeline"></td>
    <td class="lineNumber">611</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">612</td>
    <td class="codeline">  if (Inst->Opc == LUi)</td>
    <td class="lineNumber">612</td>
    <td class="codeline">  if (Inst->Opc == LUi)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">613</td>
    <td class="codeline">    BuildMI(MBB, II, DL, get(LUi), Reg).addImm(SignExtend64<16>(Inst->ImmOpnd));</td>
    <td class="lineNumber">613</td>
    <td class="codeline">    BuildMI(MBB, II, DL, get(LUi), Reg).addImm(SignExtend64<16>(Inst->ImmOpnd));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">614</td>
    <td class="codeline">  else</td>
    <td class="lineNumber">614</td>
    <td class="codeline">  else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">615</td>
    <td class="codeline">    BuildMI(MBB, II, DL, get(Inst->Opc), Reg).addReg(ZEROReg)</td>
    <td class="lineNumber">615</td>
    <td class="codeline">    BuildMI(MBB, II, DL, get(Inst->Opc), Reg).addReg(ZEROReg)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">616</td>
    <td class="codeline">      .addImm(SignExtend64<16>(Inst->ImmOpnd));</td>
    <td class="lineNumber">616</td>
    <td class="codeline">      .addImm(SignExtend64<16>(Inst->ImmOpnd));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">617</td>
    <td class="codeline"></td>
    <td class="lineNumber">617</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">618</td>
    <td class="codeline">  // Build the remaining instructions in Seq.</td>
    <td class="lineNumber">618</td>
    <td class="codeline">  // Build the remaining instructions in Seq.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">619</td>
    <td class="codeline">  for (++Inst; Inst != Seq.end() - LastInstrIsADDiu; ++Inst)</td>
    <td class="lineNumber">619</td>
    <td class="codeline">  for (++Inst; Inst != Seq.end() - LastInstrIsADDiu; ++Inst)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">620</td>
    <td class="codeline">    BuildMI(MBB, II, DL, get(Inst->Opc), Reg).addReg(Reg, RegState::Kill)</td>
    <td class="lineNumber">620</td>
    <td class="codeline">    BuildMI(MBB, II, DL, get(Inst->Opc), Reg).addReg(Reg, RegState::Kill)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">621</td>
    <td class="codeline">      .addImm(SignExtend64<16>(Inst->ImmOpnd));</td>
    <td class="lineNumber">621</td>
    <td class="codeline">      .addImm(SignExtend64<16>(Inst->ImmOpnd));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">622</td>
    <td class="codeline"></td>
    <td class="lineNumber">622</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">623</td>
    <td class="codeline">  if (LastInstrIsADDiu)</td>
    <td class="lineNumber">623</td>
    <td class="codeline">  if (LastInstrIsADDiu)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">624</td>
    <td class="codeline">    *NewImm = Inst->ImmOpnd;</td>
    <td class="lineNumber">624</td>
    <td class="codeline">    *NewImm = Inst->ImmOpnd;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">625</td>
    <td class="codeline"></td>
    <td class="lineNumber">625</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">626</td>
    <td class="codeline">  return Reg;</td>
    <td class="lineNumber">626</td>
    <td class="codeline">  return Reg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">627</td>
    <td class="codeline">}</td>
    <td class="lineNumber">627</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">628</td>
    <td class="codeline"></td>
    <td class="lineNumber">628</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">629</td>
    <td class="codeline">unsigned MipsSEInstrInfo::getAnalyzableBrOpc(unsigned Opc) const {</td>
    <td class="lineNumber">629</td>
    <td class="codeline">unsigned MipsSEInstrInfo::getAnalyzableBrOpc(unsigned Opc) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">630</td>
    <td class="codeline">  return (Opc == Mips::BEQ    || Opc == Mips::BEQ_MM || Opc == Mips::BNE    ||</td>
    <td class="lineNumber">630</td>
    <td class="codeline">  return (Opc == Mips::BEQ    || Opc == Mips::BEQ_MM || Opc == Mips::BNE    ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">631</td>
    <td class="codeline">          Opc == Mips::BNE_MM || Opc == Mips::BGTZ   || Opc == Mips::BGEZ   ||</td>
    <td class="lineNumber">631</td>
    <td class="codeline">          Opc == Mips::BNE_MM || Opc == Mips::BGTZ   || Opc == Mips::BGEZ   ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">632</td>
    <td class="codeline">          Opc == Mips::BLTZ   || Opc == Mips::BLEZ   || Opc == Mips::BEQ64  ||</td>
    <td class="lineNumber">632</td>
    <td class="codeline">          Opc == Mips::BLTZ   || Opc == Mips::BLEZ   || Opc == Mips::BEQ64  ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">633</td>
    <td class="codeline">          Opc == Mips::BNE64  || Opc == Mips::BGTZ64 || Opc == Mips::BGEZ64 ||</td>
    <td class="lineNumber">633</td>
    <td class="codeline">          Opc == Mips::BNE64  || Opc == Mips::BGTZ64 || Opc == Mips::BGEZ64 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">634</td>
    <td class="codeline">          Opc == Mips::BLTZ64 || Opc == Mips::BLEZ64 || Opc == Mips::BC1T   ||</td>
    <td class="lineNumber">634</td>
    <td class="codeline">          Opc == Mips::BLTZ64 || Opc == Mips::BLEZ64 || Opc == Mips::BC1T   ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">635</td>
    <td class="codeline">          Opc == Mips::BC1F   || Opc == Mips::B      || Opc == Mips::J      ||</td>
    <td class="lineNumber">635</td>
    <td class="codeline">          Opc == Mips::BC1F   || Opc == Mips::B      || Opc == Mips::J      ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">636</td>
    <td class="codeline">          Opc == Mips::J_MM   || Opc == Mips::B_MM   || Opc == Mips::BEQZC_MM ||</td>
    <td class="lineNumber">636</td>
    <td class="codeline">          Opc == Mips::J_MM   || Opc == Mips::B_MM   || Opc == Mips::BEQZC_MM ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">637</td>
    <td class="codeline">          Opc == Mips::BNEZC_MM || Opc == Mips::BEQC || Opc == Mips::BNEC   ||</td>
    <td class="lineNumber">637</td>
    <td class="codeline">          Opc == Mips::BNEZC_MM || Opc == Mips::BEQC || Opc == Mips::BNEC   ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">638</td>
    <td class="codeline">          Opc == Mips::BLTC   || Opc == Mips::BGEC   || Opc == Mips::BLTUC  ||</td>
    <td class="lineNumber">638</td>
    <td class="codeline">          Opc == Mips::BLTC   || Opc == Mips::BGEC   || Opc == Mips::BLTUC  ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">639</td>
    <td class="codeline">          Opc == Mips::BGEUC  || Opc == Mips::BGTZC  || Opc == Mips::BLEZC  ||</td>
    <td class="lineNumber">639</td>
    <td class="codeline">          Opc == Mips::BGEUC  || Opc == Mips::BGTZC  || Opc == Mips::BLEZC  ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">640</td>
    <td class="codeline">          Opc == Mips::BGEZC  || Opc == Mips::BLTZC  || Opc == Mips::BEQZC  ||</td>
    <td class="lineNumber">640</td>
    <td class="codeline">          Opc == Mips::BGEZC  || Opc == Mips::BLTZC  || Opc == Mips::BEQZC  ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">641</td>
    <td class="codeline">          Opc == Mips::BNEZC  || Opc == Mips::BEQZC64 || Opc == Mips::BNEZC64 ||</td>
    <td class="lineNumber">641</td>
    <td class="codeline">          Opc == Mips::BNEZC  || Opc == Mips::BEQZC64 || Opc == Mips::BNEZC64 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">642</td>
    <td class="codeline">          Opc == Mips::BEQC64 || Opc == Mips::BNEC64 || Opc == Mips::BGEC64 ||</td>
    <td class="lineNumber">642</td>
    <td class="codeline">          Opc == Mips::BEQC64 || Opc == Mips::BNEC64 || Opc == Mips::BGEC64 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">643</td>
    <td class="codeline">          Opc == Mips::BGEUC64 || Opc == Mips::BLTC64 || Opc == Mips::BLTUC64 ||</td>
    <td class="lineNumber">643</td>
    <td class="codeline">          Opc == Mips::BGEUC64 || Opc == Mips::BLTC64 || Opc == Mips::BLTUC64 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">644</td>
    <td class="codeline">          Opc == Mips::BGTZC64 || Opc == Mips::BGEZC64 ||</td>
    <td class="lineNumber">644</td>
    <td class="codeline">          Opc == Mips::BGTZC64 || Opc == Mips::BGEZC64 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">645</td>
    <td class="codeline">          Opc == Mips::BLTZC64 || Opc == Mips::BLEZC64 || Opc == Mips::BC ||</td>
    <td class="lineNumber">645</td>
    <td class="codeline">          Opc == Mips::BLTZC64 || Opc == Mips::BLEZC64 || Opc == Mips::BC ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">646</td>
    <td class="codeline">          Opc == Mips::BBIT0 || Opc == Mips::BBIT1 || Opc == Mips::BBIT032 ||</td>
    <td class="lineNumber">646</td>
    <td class="codeline">          Opc == Mips::BBIT0 || Opc == Mips::BBIT1 || Opc == Mips::BBIT032 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">647</td>
    <td class="codeline">          Opc == Mips::BBIT132 ||  Opc == Mips::BC_MMR6 ||</td>
    <td class="lineNumber">647</td>
    <td class="codeline">          Opc == Mips::BBIT132 ||  Opc == Mips::BC_MMR6 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">648</td>
    <td class="codeline">          Opc == Mips::BEQC_MMR6 || Opc == Mips::BNEC_MMR6 ||</td>
    <td class="lineNumber">648</td>
    <td class="codeline">          Opc == Mips::BEQC_MMR6 || Opc == Mips::BNEC_MMR6 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">649</td>
    <td class="codeline">          Opc == Mips::BLTC_MMR6 || Opc == Mips::BGEC_MMR6 ||</td>
    <td class="lineNumber">649</td>
    <td class="codeline">          Opc == Mips::BLTC_MMR6 || Opc == Mips::BGEC_MMR6 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">650</td>
    <td class="codeline">          Opc == Mips::BLTUC_MMR6 || Opc == Mips::BGEUC_MMR6 ||</td>
    <td class="lineNumber">650</td>
    <td class="codeline">          Opc == Mips::BLTUC_MMR6 || Opc == Mips::BGEUC_MMR6 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">651</td>
    <td class="codeline">          Opc == Mips::BGTZC_MMR6 || Opc == Mips::BLEZC_MMR6 ||</td>
    <td class="lineNumber">651</td>
    <td class="codeline">          Opc == Mips::BGTZC_MMR6 || Opc == Mips::BLEZC_MMR6 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">652</td>
    <td class="codeline">          Opc == Mips::BGEZC_MMR6 || Opc == Mips::BLTZC_MMR6 ||</td>
    <td class="lineNumber">652</td>
    <td class="codeline">          Opc == Mips::BGEZC_MMR6 || Opc == Mips::BLTZC_MMR6 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">653</td>
    <td class="codeline">          Opc == Mips::BEQZC_MMR6 || Opc == Mips::BNEZC_MMR6) ? Opc : 0;</td>
    <td class="lineNumber">653</td>
    <td class="codeline">          Opc == Mips::BEQZC_MMR6 || Opc == Mips::BNEZC_MMR6) ? Opc : 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">654</td>
    <td class="codeline">}</td>
    <td class="lineNumber">654</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">655</td>
    <td class="codeline"></td>
    <td class="lineNumber">655</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">656</td>
    <td class="codeline">void MipsSEInstrInfo::expandRetRA(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">656</td>
    <td class="codeline">void MipsSEInstrInfo::expandRetRA(MachineBasicBlock &MBB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">657</td>
    <td class="codeline">                                  MachineBasicBlock::iterator I) const {</td>
    <td class="lineNumber">657</td>
    <td class="codeline">                                  MachineBasicBlock::iterator I) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">658</td>
    <td class="codeline"></td>
    <td class="lineNumber">658</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">659</td>
    <td class="codeline">  MachineInstrBuilder MIB;</td>
    <td class="lineNumber">659</td>
    <td class="codeline">  MachineInstrBuilder MIB;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">660</td>
    <td class="codeline">  if (Subtarget.isGP64bit())</td>
    <td class="lineNumber">660</td>
    <td class="codeline">  if (Subtarget.isGP64bit())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">661</td>
    <td class="codeline">    MIB = BuildMI(MBB, I, I->getDebugLoc(), get(Mips::PseudoReturn64))</td>
    <td class="lineNumber">661</td>
    <td class="codeline">    MIB = BuildMI(MBB, I, I->getDebugLoc(), get(Mips::PseudoReturn64))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">662</td>
    <td class="codeline">              .addReg(Mips::RA_64, RegState::Undef);</td>
    <td class="lineNumber">662</td>
    <td class="codeline">              .addReg(Mips::RA_64, RegState::Undef);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">663</td>
    <td class="codeline">  else</td>
    <td class="lineNumber">663</td>
    <td class="codeline">  else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">664</td>
    <td class="codeline">    MIB = BuildMI(MBB, I, I->getDebugLoc(), get(Mips::PseudoReturn))</td>
    <td class="lineNumber">664</td>
    <td class="codeline">    MIB = BuildMI(MBB, I, I->getDebugLoc(), get(Mips::PseudoReturn))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">665</td>
    <td class="codeline">              .addReg(Mips::RA, RegState::Undef);</td>
    <td class="lineNumber">665</td>
    <td class="codeline">              .addReg(Mips::RA, RegState::Undef);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">666</td>
    <td class="codeline"></td>
    <td class="lineNumber">666</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">667</td>
    <td class="codeline">  // Retain any imp-use flags.</td>
    <td class="lineNumber">667</td>
    <td class="codeline">  // Retain any imp-use flags.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">668</td>
    <td class="codeline">  for (auto & MO : I->operands()) {</td>
    <td class="lineNumber">668</td>
    <td class="codeline">  for (auto & MO : I->operands()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">669</td>
    <td class="codeline">    if (MO.isImplicit())</td>
    <td class="lineNumber">669</td>
    <td class="codeline">    if (MO.isImplicit())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">670</td>
    <td class="codeline">      MIB.add(MO);</td>
    <td class="lineNumber">670</td>
    <td class="codeline">      MIB.add(MO);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">671</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">671</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">672</td>
    <td class="codeline">}</td>
    <td class="lineNumber">672</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">673</td>
    <td class="codeline"></td>
    <td class="lineNumber">673</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">674</td>
    <td class="codeline">void MipsSEInstrInfo::expandERet(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">674</td>
    <td class="codeline">void MipsSEInstrInfo::expandERet(MachineBasicBlock &MBB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">675</td>
    <td class="codeline">                                 MachineBasicBlock::iterator I) const {</td>
    <td class="lineNumber">675</td>
    <td class="codeline">                                 MachineBasicBlock::iterator I) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">676</td>
    <td class="codeline">  BuildMI(MBB, I, I->getDebugLoc(), get(Mips::ERET));</td>
    <td class="lineNumber">676</td>
    <td class="codeline">  BuildMI(MBB, I, I->getDebugLoc(), get(Mips::ERET));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">677</td>
    <td class="codeline">}</td>
    <td class="lineNumber">677</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">678</td>
    <td class="codeline"></td>
    <td class="lineNumber">678</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">679</td>
    <td class="codeline">std::pair<bool, bool></td>
    <td class="lineNumber">679</td>
    <td class="codeline">std::pair<bool, bool></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">680</td>
    <td class="codeline">MipsSEInstrInfo::compareOpndSize(unsigned Opc,</td>
    <td class="lineNumber">680</td>
    <td class="codeline">MipsSEInstrInfo::compareOpndSize(unsigned Opc,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">681</td>
    <td class="codeline">                                 const MachineFunction &MF) const {</td>
    <td class="lineNumber">681</td>
    <td class="codeline">                                 const MachineFunction &MF) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">682</td>
    <td class="codeline">  const MCInstrDesc &Desc = get(Opc);</td>
    <td class="lineNumber">682</td>
    <td class="codeline">  const MCInstrDesc &Desc = get(Opc);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">683</td>
    <td class="codeline">  assert(Desc.NumOperands == 2 && "Unary instruction expected.");</td>
    <td class="lineNumber">683</td>
    <td class="codeline">  assert(Desc.NumOperands == 2 && "Unary instruction expected.");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">684</td>
    <td class="codeline">  const MipsRegisterInfo *RI = &getRegisterInfo();</td>
    <td class="lineNumber">684</td>
    <td class="codeline">  const MipsRegisterInfo *RI = &getRegisterInfo();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">685</td>
    <td class="codeline">  unsigned DstRegSize = RI->getRegSizeInBits(*getRegClass(Desc, 0, RI, MF));</td>
    <td class="lineNumber">685</td>
    <td class="codeline">  unsigned DstRegSize = RI->getRegSizeInBits(*getRegClass(Desc, 0, RI, MF));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">686</td>
    <td class="codeline">  unsigned SrcRegSize = RI->getRegSizeInBits(*getRegClass(Desc, 1, RI, MF));</td>
    <td class="lineNumber">686</td>
    <td class="codeline">  unsigned SrcRegSize = RI->getRegSizeInBits(*getRegClass(Desc, 1, RI, MF));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">687</td>
    <td class="codeline"></td>
    <td class="lineNumber">687</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">688</td>
    <td class="codeline">  return std::make_pair(DstRegSize > SrcRegSize, DstRegSize < SrcRegSize);</td>
    <td class="lineNumber">688</td>
    <td class="codeline">  return std::make_pair(DstRegSize > SrcRegSize, DstRegSize < SrcRegSize);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">689</td>
    <td class="codeline">}</td>
    <td class="lineNumber">689</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">690</td>
    <td class="codeline"></td>
    <td class="lineNumber">690</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">691</td>
    <td class="codeline">void MipsSEInstrInfo::expandPseudoMFHiLo(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">691</td>
    <td class="codeline">void MipsSEInstrInfo::expandPseudoMFHiLo(MachineBasicBlock &MBB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">692</td>
    <td class="codeline">                                         MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">692</td>
    <td class="codeline">                                         MachineBasicBlock::iterator I,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">693</td>
    <td class="codeline">                                         unsigned NewOpc) const {</td>
    <td class="lineNumber">693</td>
    <td class="codeline">                                         unsigned NewOpc) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">694</td>
    <td class="codeline">  BuildMI(MBB, I, I->getDebugLoc(), get(NewOpc), I->getOperand(0).getReg());</td>
    <td class="lineNumber">694</td>
    <td class="codeline">  BuildMI(MBB, I, I->getDebugLoc(), get(NewOpc), I->getOperand(0).getReg());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">695</td>
    <td class="codeline">}</td>
    <td class="lineNumber">695</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">696</td>
    <td class="codeline"></td>
    <td class="lineNumber">696</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">697</td>
    <td class="codeline">void MipsSEInstrInfo::expandPseudoMTLoHi(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">697</td>
    <td class="codeline">void MipsSEInstrInfo::expandPseudoMTLoHi(MachineBasicBlock &MBB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">698</td>
    <td class="codeline">                                         MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">698</td>
    <td class="codeline">                                         MachineBasicBlock::iterator I,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">699</td>
    <td class="codeline">                                         unsigned LoOpc,</td>
    <td class="lineNumber">699</td>
    <td class="codeline">                                         unsigned LoOpc,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">700</td>
    <td class="codeline">                                         unsigned HiOpc,</td>
    <td class="lineNumber">700</td>
    <td class="codeline">                                         unsigned HiOpc,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">701</td>
    <td class="codeline">                                         bool HasExplicitDef) const {</td>
    <td class="lineNumber">701</td>
    <td class="codeline">                                         bool HasExplicitDef) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">702</td>
    <td class="codeline">  // Expand</td>
    <td class="lineNumber">702</td>
    <td class="codeline">  // Expand</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">703</td>
    <td class="codeline">  //  lo_hi pseudomtlohi $gpr0, $gpr1</td>
    <td class="lineNumber">703</td>
    <td class="codeline">  //  lo_hi pseudomtlohi $gpr0, $gpr1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">704</td>
    <td class="codeline">  // to these two instructions:</td>
    <td class="lineNumber">704</td>
    <td class="codeline">  // to these two instructions:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">705</td>
    <td class="codeline">  //  mtlo $gpr0</td>
    <td class="lineNumber">705</td>
    <td class="codeline">  //  mtlo $gpr0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">706</td>
    <td class="codeline">  //  mthi $gpr1</td>
    <td class="lineNumber">706</td>
    <td class="codeline">  //  mthi $gpr1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">707</td>
    <td class="codeline"></td>
    <td class="lineNumber">707</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">708</td>
    <td class="codeline">  DebugLoc DL = I->getDebugLoc();</td>
    <td class="lineNumber">708</td>
    <td class="codeline">  DebugLoc DL = I->getDebugLoc();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">709</td>
    <td class="codeline">  const MachineOperand &SrcLo = I->getOperand(1), &SrcHi = I->getOperand(2);</td>
    <td class="lineNumber">709</td>
    <td class="codeline">  const MachineOperand &SrcLo = I->getOperand(1), &SrcHi = I->getOperand(2);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">710</td>
    <td class="codeline">  MachineInstrBuilder LoInst = BuildMI(MBB, I, DL, get(LoOpc));</td>
    <td class="lineNumber">710</td>
    <td class="codeline">  MachineInstrBuilder LoInst = BuildMI(MBB, I, DL, get(LoOpc));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">711</td>
    <td class="codeline">  MachineInstrBuilder HiInst = BuildMI(MBB, I, DL, get(HiOpc));</td>
    <td class="lineNumber">711</td>
    <td class="codeline">  MachineInstrBuilder HiInst = BuildMI(MBB, I, DL, get(HiOpc));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">712</td>
    <td class="codeline"></td>
    <td class="lineNumber">712</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">713</td>
    <td class="codeline">  // Add lo/hi registers if the mtlo/hi instructions created have explicit</td>
    <td class="lineNumber">713</td>
    <td class="codeline">  // Add lo/hi registers if the mtlo/hi instructions created have explicit</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">714</td>
    <td class="codeline">  // def registers.</td>
    <td class="lineNumber">714</td>
    <td class="codeline">  // def registers.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">715</td>
    <td class="codeline">  if (HasExplicitDef) {</td>
    <td class="lineNumber">715</td>
    <td class="codeline">  if (HasExplicitDef) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">716</td>
    <td class="codeline">    Register DstReg = I->getOperand(0).getReg();</td>
    <td class="lineNumber">716</td>
    <td class="codeline">    Register DstReg = I->getOperand(0).getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">717</td>
    <td class="codeline">    Register DstLo = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</td>
    <td class="lineNumber">717</td>
    <td class="codeline">    Register DstLo = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">718</td>
    <td class="codeline">    Register DstHi = getRegisterInfo().getSubReg(DstReg, Mips::sub_hi);</td>
    <td class="lineNumber">718</td>
    <td class="codeline">    Register DstHi = getRegisterInfo().getSubReg(DstReg, Mips::sub_hi);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">719</td>
    <td class="codeline">    LoInst.addReg(DstLo, RegState::Define);</td>
    <td class="lineNumber">719</td>
    <td class="codeline">    LoInst.addReg(DstLo, RegState::Define);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">720</td>
    <td class="codeline">    HiInst.addReg(DstHi, RegState::Define);</td>
    <td class="lineNumber">720</td>
    <td class="codeline">    HiInst.addReg(DstHi, RegState::Define);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">721</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">721</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">722</td>
    <td class="codeline"></td>
    <td class="lineNumber">722</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">723</td>
    <td class="codeline">  LoInst.addReg(SrcLo.getReg(), getKillRegState(SrcLo.isKill()));</td>
    <td class="lineNumber">723</td>
    <td class="codeline">  LoInst.addReg(SrcLo.getReg(), getKillRegState(SrcLo.isKill()));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">724</td>
    <td class="codeline">  HiInst.addReg(SrcHi.getReg(), getKillRegState(SrcHi.isKill()));</td>
    <td class="lineNumber">724</td>
    <td class="codeline">  HiInst.addReg(SrcHi.getReg(), getKillRegState(SrcHi.isKill()));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">725</td>
    <td class="codeline">}</td>
    <td class="lineNumber">725</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">726</td>
    <td class="codeline"></td>
    <td class="lineNumber">726</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">727</td>
    <td class="codeline">void MipsSEInstrInfo::expandCvtFPInt(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">727</td>
    <td class="codeline">void MipsSEInstrInfo::expandCvtFPInt(MachineBasicBlock &MBB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">728</td>
    <td class="codeline">                                     MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">728</td>
    <td class="codeline">                                     MachineBasicBlock::iterator I,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">729</td>
    <td class="codeline">                                     unsigned CvtOpc, unsigned MovOpc,</td>
    <td class="lineNumber">729</td>
    <td class="codeline">                                     unsigned CvtOpc, unsigned MovOpc,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">730</td>
    <td class="codeline">                                     bool IsI64) const {</td>
    <td class="lineNumber">730</td>
    <td class="codeline">                                     bool IsI64) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">731</td>
    <td class="codeline">  const MCInstrDesc &CvtDesc = get(CvtOpc), &MovDesc = get(MovOpc);</td>
    <td class="lineNumber">731</td>
    <td class="codeline">  const MCInstrDesc &CvtDesc = get(CvtOpc), &MovDesc = get(MovOpc);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">732</td>
    <td class="codeline">  const MachineOperand &Dst = I->getOperand(0), &Src = I->getOperand(1);</td>
    <td class="lineNumber">732</td>
    <td class="codeline">  const MachineOperand &Dst = I->getOperand(0), &Src = I->getOperand(1);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">733</td>
    <td class="codeline">  unsigned DstReg = Dst.getReg(), SrcReg = Src.getReg(), TmpReg = DstReg;</td>
    <td class="lineNumber">733</td>
    <td class="codeline">  unsigned DstReg = Dst.getReg(), SrcReg = Src.getReg(), TmpReg = DstReg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">734</td>
    <td class="codeline">  unsigned KillSrc =  getKillRegState(Src.isKill());</td>
    <td class="lineNumber">734</td>
    <td class="codeline">  unsigned KillSrc =  getKillRegState(Src.isKill());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">735</td>
    <td class="codeline">  DebugLoc DL = I->getDebugLoc();</td>
    <td class="lineNumber">735</td>
    <td class="codeline">  DebugLoc DL = I->getDebugLoc();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">736</td>
    <td class="codeline">  bool DstIsLarger, SrcIsLarger;</td>
    <td class="lineNumber">736</td>
    <td class="codeline">  bool DstIsLarger, SrcIsLarger;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">737</td>
    <td class="codeline"></td>
    <td class="lineNumber">737</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">738</td>
    <td class="codeline">  std::tie(DstIsLarger, SrcIsLarger) =</td>
    <td class="lineNumber">738</td>
    <td class="codeline">  std::tie(DstIsLarger, SrcIsLarger) =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">739</td>
    <td class="codeline">      compareOpndSize(CvtOpc, *MBB.getParent());</td>
    <td class="lineNumber">739</td>
    <td class="codeline">      compareOpndSize(CvtOpc, *MBB.getParent());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">740</td>
    <td class="codeline"></td>
    <td class="lineNumber">740</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">741</td>
    <td class="codeline">  if (DstIsLarger)</td>
    <td class="lineNumber">741</td>
    <td class="codeline">  if (DstIsLarger)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">742</td>
    <td class="codeline">    TmpReg = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</td>
    <td class="lineNumber">742</td>
    <td class="codeline">    TmpReg = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">743</td>
    <td class="codeline"></td>
    <td class="lineNumber">743</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">744</td>
    <td class="codeline">  if (SrcIsLarger)</td>
    <td class="lineNumber">744</td>
    <td class="codeline">  if (SrcIsLarger)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">745</td>
    <td class="codeline">    DstReg = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</td>
    <td class="lineNumber">745</td>
    <td class="codeline">    DstReg = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">746</td>
    <td class="codeline"></td>
    <td class="lineNumber">746</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">747</td>
    <td class="codeline">  BuildMI(MBB, I, DL, MovDesc, TmpReg).addReg(SrcReg, KillSrc);</td>
    <td class="lineNumber">747</td>
    <td class="codeline">  BuildMI(MBB, I, DL, MovDesc, TmpReg).addReg(SrcReg, KillSrc);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">748</td>
    <td class="codeline">  BuildMI(MBB, I, DL, CvtDesc, DstReg).addReg(TmpReg, RegState::Kill);</td>
    <td class="lineNumber">748</td>
    <td class="codeline">  BuildMI(MBB, I, DL, CvtDesc, DstReg).addReg(TmpReg, RegState::Kill);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">749</td>
    <td class="codeline">}</td>
    <td class="lineNumber">749</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">750</td>
    <td class="codeline"></td>
    <td class="lineNumber">750</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">751</td>
    <td class="codeline">void MipsSEInstrInfo::expandExtractElementF64(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">751</td>
    <td class="codeline">void MipsSEInstrInfo::expandExtractElementF64(MachineBasicBlock &MBB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">752</td>
    <td class="codeline">                                              MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">752</td>
    <td class="codeline">                                              MachineBasicBlock::iterator I,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">753</td>
    <td class="codeline">                                              bool isMicroMips,</td>
    <td class="lineNumber">753</td>
    <td class="codeline">                                              bool isMicroMips,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">754</td>
    <td class="codeline">                                              bool FP64) const {</td>
    <td class="lineNumber">754</td>
    <td class="codeline">                                              bool FP64) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">755</td>
    <td class="codeline">  Register DstReg = I->getOperand(0).getReg();</td>
    <td class="lineNumber">755</td>
    <td class="codeline">  Register DstReg = I->getOperand(0).getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">756</td>
    <td class="codeline">  Register SrcReg = I->getOperand(1).getReg();</td>
    <td class="lineNumber">756</td>
    <td class="codeline">  Register SrcReg = I->getOperand(1).getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">757</td>
    <td class="codeline">  unsigned N = I->getOperand(2).getImm();</td>
    <td class="lineNumber">757</td>
    <td class="codeline">  unsigned N = I->getOperand(2).getImm();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">758</td>
    <td class="codeline">  DebugLoc dl = I->getDebugLoc();</td>
    <td class="lineNumber">758</td>
    <td class="codeline">  DebugLoc dl = I->getDebugLoc();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">759</td>
    <td class="codeline"></td>
    <td class="lineNumber">759</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">760</td>
    <td class="codeline">  assert(N < 2 && "Invalid immediate");</td>
    <td class="lineNumber">760</td>
    <td class="codeline">  assert(N < 2 && "Invalid immediate");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">761</td>
    <td class="codeline">  unsigned SubIdx = N ? Mips::sub_hi : Mips::sub_lo;</td>
    <td class="lineNumber">761</td>
    <td class="codeline">  unsigned SubIdx = N ? Mips::sub_hi : Mips::sub_lo;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">762</td>
    <td class="codeline">  Register SubReg = getRegisterInfo().getSubReg(SrcReg, SubIdx);</td>
    <td class="lineNumber">762</td>
    <td class="codeline">  Register SubReg = getRegisterInfo().getSubReg(SrcReg, SubIdx);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">763</td>
    <td class="codeline"></td>
    <td class="lineNumber">763</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">764</td>
    <td class="codeline">  // FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</td>
    <td class="lineNumber">764</td>
    <td class="codeline">  // FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">765</td>
    <td class="codeline">  // in MipsSEFrameLowering.cpp.</td>
    <td class="lineNumber">765</td>
    <td class="codeline">  // in MipsSEFrameLowering.cpp.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">766</td>
    <td class="codeline">  assert(!(Subtarget.isABI_FPXX() && !Subtarget.hasMips32r2()));</td>
    <td class="lineNumber">766</td>
    <td class="codeline">  assert(!(Subtarget.isABI_FPXX() && !Subtarget.hasMips32r2()));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">767</td>
    <td class="codeline"></td>
    <td class="lineNumber">767</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">768</td>
    <td class="codeline">  // FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</td>
    <td class="lineNumber">768</td>
    <td class="codeline">  // FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">769</td>
    <td class="codeline">  // in MipsSEFrameLowering.cpp.</td>
    <td class="lineNumber">769</td>
    <td class="codeline">  // in MipsSEFrameLowering.cpp.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">770</td>
    <td class="codeline">  assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg()));</td>
    <td class="lineNumber">770</td>
    <td class="codeline">  assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg()));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">771</td>
    <td class="codeline"></td>
    <td class="lineNumber">771</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">772</td>
    <td class="codeline">  if (SubIdx == Mips::sub_hi && Subtarget.hasMTHC1()) {</td>
    <td class="lineNumber">772</td>
    <td class="codeline">  if (SubIdx == Mips::sub_hi && Subtarget.hasMTHC1()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">773</td>
    <td class="codeline">    // FIXME: Strictly speaking MFHC1 only reads the top 32-bits however, we</td>
    <td class="lineNumber">773</td>
    <td class="codeline">    // FIXME: Strictly speaking MFHC1 only reads the top 32-bits however, we</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">774</td>
    <td class="codeline">    //        claim to read the whole 64-bits as part of a white lie used to</td>
    <td class="lineNumber">774</td>
    <td class="codeline">    //        claim to read the whole 64-bits as part of a white lie used to</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">775</td>
    <td class="codeline">    //        temporarily work around a widespread bug in the -mfp64 support.</td>
    <td class="lineNumber">775</td>
    <td class="codeline">    //        temporarily work around a widespread bug in the -mfp64 support.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">776</td>
    <td class="codeline">    //        The problem is that none of the 32-bit fpu ops mention the fact</td>
    <td class="lineNumber">776</td>
    <td class="codeline">    //        The problem is that none of the 32-bit fpu ops mention the fact</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">777</td>
    <td class="codeline">    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</td>
    <td class="lineNumber">777</td>
    <td class="codeline">    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">778</td>
    <td class="codeline">    //        requires a major overhaul of the FPU implementation which can't</td>
    <td class="lineNumber">778</td>
    <td class="codeline">    //        requires a major overhaul of the FPU implementation which can't</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">779</td>
    <td class="codeline">    //        be done right now due to time constraints.</td>
    <td class="lineNumber">779</td>
    <td class="codeline">    //        be done right now due to time constraints.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">780</td>
    <td class="codeline">    //        MFHC1 is one of two instructions that are affected since they are</td>
    <td class="lineNumber">780</td>
    <td class="codeline">    //        MFHC1 is one of two instructions that are affected since they are</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">781</td>
    <td class="codeline">    //        the only instructions that don't read the lower 32-bits.</td>
    <td class="lineNumber">781</td>
    <td class="codeline">    //        the only instructions that don't read the lower 32-bits.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">782</td>
    <td class="codeline">    //        We therefore pretend that it reads the bottom 32-bits to</td>
    <td class="lineNumber">782</td>
    <td class="codeline">    //        We therefore pretend that it reads the bottom 32-bits to</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">783</td>
    <td class="codeline">    //        artificially create a dependency and prevent the scheduler</td>
    <td class="lineNumber">783</td>
    <td class="codeline">    //        artificially create a dependency and prevent the scheduler</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">784</td>
    <td class="codeline">    //        changing the behaviour of the code.</td>
    <td class="lineNumber">784</td>
    <td class="codeline">    //        changing the behaviour of the code.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">785</td>
    <td class="codeline">    BuildMI(MBB, I, dl,</td>
    <td class="lineNumber">785</td>
    <td class="codeline">    BuildMI(MBB, I, dl,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">786</td>
    <td class="codeline">            get(isMicroMips ? (FP64 ? Mips::MFHC1_D64_MM : Mips::MFHC1_D32_MM)</td>
    <td class="lineNumber">786</td>
    <td class="codeline">            get(isMicroMips ? (FP64 ? Mips::MFHC1_D64_MM : Mips::MFHC1_D32_MM)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">787</td>
    <td class="codeline">                            : (FP64 ? Mips::MFHC1_D64 : Mips::MFHC1_D32)),</td>
    <td class="lineNumber">787</td>
    <td class="codeline">                            : (FP64 ? Mips::MFHC1_D64 : Mips::MFHC1_D32)),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">788</td>
    <td class="codeline">            DstReg)</td>
    <td class="lineNumber">788</td>
    <td class="codeline">            DstReg)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">789</td>
    <td class="codeline">        .addReg(SrcReg);</td>
    <td class="lineNumber">789</td>
    <td class="codeline">        .addReg(SrcReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">790</td>
    <td class="codeline">  } else</td>
    <td class="lineNumber">790</td>
    <td class="codeline">  } else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">791</td>
    <td class="codeline">    BuildMI(MBB, I, dl, get(Mips::MFC1), DstReg).addReg(SubReg);</td>
    <td class="lineNumber">791</td>
    <td class="codeline">    BuildMI(MBB, I, dl, get(Mips::MFC1), DstReg).addReg(SubReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">792</td>
    <td class="codeline">}</td>
    <td class="lineNumber">792</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">793</td>
    <td class="codeline"></td>
    <td class="lineNumber">793</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">794</td>
    <td class="codeline">void MipsSEInstrInfo::expandBuildPairF64(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">794</td>
    <td class="codeline">void MipsSEInstrInfo::expandBuildPairF64(MachineBasicBlock &MBB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">795</td>
    <td class="codeline">                                         MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">795</td>
    <td class="codeline">                                         MachineBasicBlock::iterator I,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">796</td>
    <td class="codeline">                                         bool isMicroMips, bool FP64) const {</td>
    <td class="lineNumber">796</td>
    <td class="codeline">                                         bool isMicroMips, bool FP64) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">797</td>
    <td class="codeline">  Register DstReg = I->getOperand(0).getReg();</td>
    <td class="lineNumber">797</td>
    <td class="codeline">  Register DstReg = I->getOperand(0).getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">798</td>
    <td class="codeline">  unsigned LoReg = I->getOperand(1).getReg(), HiReg = I->getOperand(2).getReg();</td>
    <td class="lineNumber">798</td>
    <td class="codeline">  unsigned LoReg = I->getOperand(1).getReg(), HiReg = I->getOperand(2).getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">799</td>
    <td class="codeline">  const MCInstrDesc& Mtc1Tdd = get(Mips::MTC1);</td>
    <td class="lineNumber">799</td>
    <td class="codeline">  const MCInstrDesc& Mtc1Tdd = get(Mips::MTC1);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">800</td>
    <td class="codeline">  DebugLoc dl = I->getDebugLoc();</td>
    <td class="lineNumber">800</td>
    <td class="codeline">  DebugLoc dl = I->getDebugLoc();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">801</td>
    <td class="codeline">  const TargetRegisterInfo &TRI = getRegisterInfo();</td>
    <td class="lineNumber">801</td>
    <td class="codeline">  const TargetRegisterInfo &TRI = getRegisterInfo();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">802</td>
    <td class="codeline"></td>
    <td class="lineNumber">802</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">803</td>
    <td class="codeline">  // When mthc1 is available, use:</td>
    <td class="lineNumber">803</td>
    <td class="codeline">  // When mthc1 is available, use:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">804</td>
    <td class="codeline">  //   mtc1 Lo, $fp</td>
    <td class="lineNumber">804</td>
    <td class="codeline">  //   mtc1 Lo, $fp</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">805</td>
    <td class="codeline">  //   mthc1 Hi, $fp</td>
    <td class="lineNumber">805</td>
    <td class="codeline">  //   mthc1 Hi, $fp</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">806</td>
    <td class="codeline">  //</td>
    <td class="lineNumber">806</td>
    <td class="codeline">  //</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">807</td>
    <td class="codeline">  // Otherwise, for O32 FPXX ABI:</td>
    <td class="lineNumber">807</td>
    <td class="codeline">  // Otherwise, for O32 FPXX ABI:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">808</td>
    <td class="codeline">  //   spill + reload via ldc1</td>
    <td class="lineNumber">808</td>
    <td class="codeline">  //   spill + reload via ldc1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">809</td>
    <td class="codeline">  // This case is handled by the frame lowering code.</td>
    <td class="lineNumber">809</td>
    <td class="codeline">  // This case is handled by the frame lowering code.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">810</td>
    <td class="codeline">  //</td>
    <td class="lineNumber">810</td>
    <td class="codeline">  //</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">811</td>
    <td class="codeline">  // Otherwise, for FP32:</td>
    <td class="lineNumber">811</td>
    <td class="codeline">  // Otherwise, for FP32:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">812</td>
    <td class="codeline">  //   mtc1 Lo, $fp</td>
    <td class="lineNumber">812</td>
    <td class="codeline">  //   mtc1 Lo, $fp</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">813</td>
    <td class="codeline">  //   mtc1 Hi, $fp + 1</td>
    <td class="lineNumber">813</td>
    <td class="codeline">  //   mtc1 Hi, $fp + 1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">814</td>
    <td class="codeline">  //</td>
    <td class="lineNumber">814</td>
    <td class="codeline">  //</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">815</td>
    <td class="codeline">  // The case where dmtc1 is available doesn't need to be handled here</td>
    <td class="lineNumber">815</td>
    <td class="codeline">  // The case where dmtc1 is available doesn't need to be handled here</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">816</td>
    <td class="codeline">  // because it never creates a BuildPairF64 node.</td>
    <td class="lineNumber">816</td>
    <td class="codeline">  // because it never creates a BuildPairF64 node.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">817</td>
    <td class="codeline"></td>
    <td class="lineNumber">817</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">818</td>
    <td class="codeline">  // FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</td>
    <td class="lineNumber">818</td>
    <td class="codeline">  // FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">819</td>
    <td class="codeline">  // in MipsSEFrameLowering.cpp.</td>
    <td class="lineNumber">819</td>
    <td class="codeline">  // in MipsSEFrameLowering.cpp.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">820</td>
    <td class="codeline">  assert(!(Subtarget.isABI_FPXX() && !Subtarget.hasMips32r2()));</td>
    <td class="lineNumber">820</td>
    <td class="codeline">  assert(!(Subtarget.isABI_FPXX() && !Subtarget.hasMips32r2()));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">821</td>
    <td class="codeline"></td>
    <td class="lineNumber">821</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">822</td>
    <td class="codeline">  // FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</td>
    <td class="lineNumber">822</td>
    <td class="codeline">  // FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">823</td>
    <td class="codeline">  // in MipsSEFrameLowering.cpp.</td>
    <td class="lineNumber">823</td>
    <td class="codeline">  // in MipsSEFrameLowering.cpp.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">824</td>
    <td class="codeline">  assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg()));</td>
    <td class="lineNumber">824</td>
    <td class="codeline">  assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg()));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">825</td>
    <td class="codeline"></td>
    <td class="lineNumber">825</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">826</td>
    <td class="codeline">  BuildMI(MBB, I, dl, Mtc1Tdd, TRI.getSubReg(DstReg, Mips::sub_lo))</td>
    <td class="lineNumber">826</td>
    <td class="codeline">  BuildMI(MBB, I, dl, Mtc1Tdd, TRI.getSubReg(DstReg, Mips::sub_lo))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">827</td>
    <td class="codeline">    .addReg(LoReg);</td>
    <td class="lineNumber">827</td>
    <td class="codeline">    .addReg(LoReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">828</td>
    <td class="codeline"></td>
    <td class="lineNumber">828</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">829</td>
    <td class="codeline">  if (Subtarget.hasMTHC1()) {</td>
    <td class="lineNumber">829</td>
    <td class="codeline">  if (Subtarget.hasMTHC1()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">830</td>
    <td class="codeline">    // FIXME: The .addReg(DstReg) is a white lie used to temporarily work</td>
    <td class="lineNumber">830</td>
    <td class="codeline">    // FIXME: The .addReg(DstReg) is a white lie used to temporarily work</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">831</td>
    <td class="codeline">    //        around a widespread bug in the -mfp64 support.</td>
    <td class="lineNumber">831</td>
    <td class="codeline">    //        around a widespread bug in the -mfp64 support.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">832</td>
    <td class="codeline">    //        The problem is that none of the 32-bit fpu ops mention the fact</td>
    <td class="lineNumber">832</td>
    <td class="codeline">    //        The problem is that none of the 32-bit fpu ops mention the fact</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">833</td>
    <td class="codeline">    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</td>
    <td class="lineNumber">833</td>
    <td class="codeline">    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">834</td>
    <td class="codeline">    //        requires a major overhaul of the FPU implementation which can't</td>
    <td class="lineNumber">834</td>
    <td class="codeline">    //        requires a major overhaul of the FPU implementation which can't</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">835</td>
    <td class="codeline">    //        be done right now due to time constraints.</td>
    <td class="lineNumber">835</td>
    <td class="codeline">    //        be done right now due to time constraints.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">836</td>
    <td class="codeline">    //        MTHC1 is one of two instructions that are affected since they are</td>
    <td class="lineNumber">836</td>
    <td class="codeline">    //        MTHC1 is one of two instructions that are affected since they are</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">837</td>
    <td class="codeline">    //        the only instructions that don't read the lower 32-bits.</td>
    <td class="lineNumber">837</td>
    <td class="codeline">    //        the only instructions that don't read the lower 32-bits.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">838</td>
    <td class="codeline">    //        We therefore pretend that it reads the bottom 32-bits to</td>
    <td class="lineNumber">838</td>
    <td class="codeline">    //        We therefore pretend that it reads the bottom 32-bits to</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">839</td>
    <td class="codeline">    //        artificially create a dependency and prevent the scheduler</td>
    <td class="lineNumber">839</td>
    <td class="codeline">    //        artificially create a dependency and prevent the scheduler</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">840</td>
    <td class="codeline">    //        changing the behaviour of the code.</td>
    <td class="lineNumber">840</td>
    <td class="codeline">    //        changing the behaviour of the code.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">841</td>
    <td class="codeline">    BuildMI(MBB, I, dl,</td>
    <td class="lineNumber">841</td>
    <td class="codeline">    BuildMI(MBB, I, dl,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">842</td>
    <td class="codeline">            get(isMicroMips ? (FP64 ? Mips::MTHC1_D64_MM : Mips::MTHC1_D32_MM)</td>
    <td class="lineNumber">842</td>
    <td class="codeline">            get(isMicroMips ? (FP64 ? Mips::MTHC1_D64_MM : Mips::MTHC1_D32_MM)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">843</td>
    <td class="codeline">                            : (FP64 ? Mips::MTHC1_D64 : Mips::MTHC1_D32)),</td>
    <td class="lineNumber">843</td>
    <td class="codeline">                            : (FP64 ? Mips::MTHC1_D64 : Mips::MTHC1_D32)),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">844</td>
    <td class="codeline">            DstReg)</td>
    <td class="lineNumber">844</td>
    <td class="codeline">            DstReg)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">845</td>
    <td class="codeline">        .addReg(DstReg)</td>
    <td class="lineNumber">845</td>
    <td class="codeline">        .addReg(DstReg)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">846</td>
    <td class="codeline">        .addReg(HiReg);</td>
    <td class="lineNumber">846</td>
    <td class="codeline">        .addReg(HiReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">847</td>
    <td class="codeline">  } else if (Subtarget.isABI_FPXX())</td>
    <td class="lineNumber">847</td>
    <td class="codeline">  } else if (Subtarget.isABI_FPXX())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">848</td>
    <td class="codeline">    llvm_unreachable("BuildPairF64 not expanded in frame lowering code!");</td>
    <td class="lineNumber">848</td>
    <td class="codeline">    llvm_unreachable("BuildPairF64 not expanded in frame lowering code!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">849</td>
    <td class="codeline">  else</td>
    <td class="lineNumber">849</td>
    <td class="codeline">  else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">850</td>
    <td class="codeline">    BuildMI(MBB, I, dl, Mtc1Tdd, TRI.getSubReg(DstReg, Mips::sub_hi))</td>
    <td class="lineNumber">850</td>
    <td class="codeline">    BuildMI(MBB, I, dl, Mtc1Tdd, TRI.getSubReg(DstReg, Mips::sub_hi))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">851</td>
    <td class="codeline">      .addReg(HiReg);</td>
    <td class="lineNumber">851</td>
    <td class="codeline">      .addReg(HiReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">852</td>
    <td class="codeline">}</td>
    <td class="lineNumber">852</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">853</td>
    <td class="codeline"></td>
    <td class="lineNumber">853</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">854</td>
    <td class="codeline">void MipsSEInstrInfo::expandEhReturn(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">854</td>
    <td class="codeline">void MipsSEInstrInfo::expandEhReturn(MachineBasicBlock &MBB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">855</td>
    <td class="codeline">                                     MachineBasicBlock::iterator I) const {</td>
    <td class="lineNumber">855</td>
    <td class="codeline">                                     MachineBasicBlock::iterator I) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">856</td>
    <td class="codeline">  // This pseudo instruction is generated as part of the lowering of</td>
    <td class="lineNumber">856</td>
    <td class="codeline">  // This pseudo instruction is generated as part of the lowering of</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">857</td>
    <td class="codeline">  // ISD::EH_RETURN. We convert it to a stack increment by OffsetReg, and</td>
    <td class="lineNumber">857</td>
    <td class="codeline">  // ISD::EH_RETURN. We convert it to a stack increment by OffsetReg, and</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">858</td>
    <td class="codeline">  // indirect jump to TargetReg</td>
    <td class="lineNumber">858</td>
    <td class="codeline">  // indirect jump to TargetReg</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">859</td>
    <td class="codeline">  MipsABIInfo ABI = Subtarget.getABI();</td>
    <td class="lineNumber">859</td>
    <td class="codeline">  MipsABIInfo ABI = Subtarget.getABI();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">860</td>
    <td class="codeline">  unsigned ADDU = ABI.GetPtrAdduOp();</td>
    <td class="lineNumber">860</td>
    <td class="codeline">  unsigned ADDU = ABI.GetPtrAdduOp();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">861</td>
    <td class="codeline">  unsigned SP = Subtarget.isGP64bit() ? Mips::SP_64 : Mips::SP;</td>
    <td class="lineNumber">861</td>
    <td class="codeline">  unsigned SP = Subtarget.isGP64bit() ? Mips::SP_64 : Mips::SP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">862</td>
    <td class="codeline">  unsigned RA = Subtarget.isGP64bit() ? Mips::RA_64 : Mips::RA;</td>
    <td class="lineNumber">862</td>
    <td class="codeline">  unsigned RA = Subtarget.isGP64bit() ? Mips::RA_64 : Mips::RA;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">863</td>
    <td class="codeline">  unsigned T9 = Subtarget.isGP64bit() ? Mips::T9_64 : Mips::T9;</td>
    <td class="lineNumber">863</td>
    <td class="codeline">  unsigned T9 = Subtarget.isGP64bit() ? Mips::T9_64 : Mips::T9;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">864</td>
    <td class="codeline">  unsigned ZERO = Subtarget.isGP64bit() ? Mips::ZERO_64 : Mips::ZERO;</td>
    <td class="lineNumber">864</td>
    <td class="codeline">  unsigned ZERO = Subtarget.isGP64bit() ? Mips::ZERO_64 : Mips::ZERO;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">865</td>
    <td class="codeline">  Register OffsetReg = I->getOperand(0).getReg();</td>
    <td class="lineNumber">865</td>
    <td class="codeline">  Register OffsetReg = I->getOperand(0).getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">866</td>
    <td class="codeline">  Register TargetReg = I->getOperand(1).getReg();</td>
    <td class="lineNumber">866</td>
    <td class="codeline">  Register TargetReg = I->getOperand(1).getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">867</td>
    <td class="codeline"></td>
    <td class="lineNumber">867</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">868</td>
    <td class="codeline">  // addu $ra, $v0, $zero</td>
    <td class="lineNumber">868</td>
    <td class="codeline">  // addu $ra, $v0, $zero</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">869</td>
    <td class="codeline">  // addu $sp, $sp, $v1</td>
    <td class="lineNumber">869</td>
    <td class="codeline">  // addu $sp, $sp, $v1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">870</td>
    <td class="codeline">  // jr   $ra (via RetRA)</td>
    <td class="lineNumber">870</td>
    <td class="codeline">  // jr   $ra (via RetRA)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">871</td>
    <td class="codeline">  const TargetMachine &TM = MBB.getParent()->getTarget();</td>
    <td class="lineNumber">871</td>
    <td class="codeline">  const TargetMachine &TM = MBB.getParent()->getTarget();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">872</td>
    <td class="codeline">  if (TM.isPositionIndependent())</td>
    <td class="lineNumber">872</td>
    <td class="codeline">  if (TM.isPositionIndependent())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">873</td>
    <td class="codeline">    BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), T9)</td>
    <td class="lineNumber">873</td>
    <td class="codeline">    BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), T9)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">874</td>
    <td class="codeline">        .addReg(TargetReg)</td>
    <td class="lineNumber">874</td>
    <td class="codeline">        .addReg(TargetReg)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">875</td>
    <td class="codeline">        .addReg(ZERO);</td>
    <td class="lineNumber">875</td>
    <td class="codeline">        .addReg(ZERO);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">876</td>
    <td class="codeline">  BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), RA)</td>
    <td class="lineNumber">876</td>
    <td class="codeline">  BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), RA)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">877</td>
    <td class="codeline">      .addReg(TargetReg)</td>
    <td class="lineNumber">877</td>
    <td class="codeline">      .addReg(TargetReg)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">878</td>
    <td class="codeline">      .addReg(ZERO);</td>
    <td class="lineNumber">878</td>
    <td class="codeline">      .addReg(ZERO);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">879</td>
    <td class="codeline">  BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), SP).addReg(SP).addReg(OffsetReg);</td>
    <td class="lineNumber">879</td>
    <td class="codeline">  BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), SP).addReg(SP).addReg(OffsetReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">880</td>
    <td class="codeline">  expandRetRA(MBB, I);</td>
    <td class="lineNumber">880</td>
    <td class="codeline">  expandRetRA(MBB, I);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">881</td>
    <td class="codeline">}</td>
    <td class="lineNumber">881</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">882</td>
    <td class="codeline"></td>
    <td class="lineNumber">882</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">883</td>
    <td class="codeline">const MipsInstrInfo *llvm::createMipsSEInstrInfo(const MipsSubtarget &STI) {</td>
    <td class="lineNumber">883</td>
    <td class="codeline">const MipsInstrInfo *llvm::createMipsSEInstrInfo(const MipsSubtarget &STI) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">884</td>
    <td class="codeline">  return new MipsSEInstrInfo(STI);</td>
    <td class="lineNumber">884</td>
    <td class="codeline">  return new MipsSEInstrInfo(STI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">885</td>
    <td class="codeline">}</td>
    <td class="lineNumber">885</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">886</td>
    <td class="codeline"></td>
    <td class="lineNumber">886</td>
    <td class="codeline"></td>
  </tr>
</table>
    </div>
    <button class="collapsible" type="button">Open Side By Side Comparison</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Side By Side Comparison</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </th>
    <th class="mainTh">Hit count</th>
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </th>
    <th class="mainTh">Hit count</th>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1</td>
    <td class="codeLine">//===-- MipsSEInstrInfo.cpp - Mips32/64 Instruction Information -----------===//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1</td>
    <td class="codeLine">//===-- MipsSEInstrInfo.cpp - Mips32/64 Instruction Information -----------===//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">2</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">2</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">3</td>
    <td class="codeLine">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">3</td>
    <td class="codeLine">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">4</td>
    <td class="codeLine">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">4</td>
    <td class="codeLine">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">5</td>
    <td class="codeLine">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">5</td>
    <td class="codeLine">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">6</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">6</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">7</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">7</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">8</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">8</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">9</td>
    <td class="codeLine">// This file contains the Mips32/64 implementation of the TargetInstrInfo class.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">9</td>
    <td class="codeLine">// This file contains the Mips32/64 implementation of the TargetInstrInfo class.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">10</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">10</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">11</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">11</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">12</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">12</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">13</td>
    <td class="codeLine">#include "MipsSEInstrInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">13</td>
    <td class="codeLine">#include "MipsSEInstrInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">14</td>
    <td class="codeLine">#include "MCTargetDesc/MipsInstPrinter.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">14</td>
    <td class="codeLine">#include "MCTargetDesc/MipsInstPrinter.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">15</td>
    <td class="codeLine">#include "MipsAnalyzeImmediate.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">15</td>
    <td class="codeLine">#include "MipsAnalyzeImmediate.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">16</td>
    <td class="codeLine">#include "MipsMachineFunction.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">16</td>
    <td class="codeLine">#include "MipsMachineFunction.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">17</td>
    <td class="codeLine">#include "MipsTargetMachine.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">17</td>
    <td class="codeLine">#include "MipsTargetMachine.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">18</td>
    <td class="codeLine">#include "llvm/ADT/STLExtras.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">18</td>
    <td class="codeLine">#include "llvm/ADT/STLExtras.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">19</td>
    <td class="codeLine">#include "llvm/CodeGen/MachineInstrBuilder.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">19</td>
    <td class="codeLine">#include "llvm/CodeGen/MachineInstrBuilder.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">20</td>
    <td class="codeLine">#include "llvm/CodeGen/MachineRegisterInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">20</td>
    <td class="codeLine">#include "llvm/CodeGen/MachineRegisterInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">21</td>
    <td class="codeLine">#include "llvm/MC/TargetRegistry.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">21</td>
    <td class="codeLine">#include "llvm/MC/TargetRegistry.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">22</td>
    <td class="codeLine">#include "llvm/Support/ErrorHandling.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">22</td>
    <td class="codeLine">#include "llvm/Support/ErrorHandling.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">23</td>
    <td class="codeLine">#include "llvm/Support/MathExtras.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">23</td>
    <td class="codeLine">#include "llvm/Support/MathExtras.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">24</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">24</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">25</td>
    <td class="codeLine">using namespace llvm;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">25</td>
    <td class="codeLine">using namespace llvm;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">26</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">26</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">27</td>
    <td class="codeLine coveredLine">static unsigned getUnconditionalBranch(const MipsSubtarget &STI) {</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">27</td>
    <td class="codeLine coveredLine">static unsigned getUnconditionalBranch(const MipsSubtarget &STI) {</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">28</td>
    <td class="codeLine coveredLine">  if (STI.inMicroMipsMode())</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">28</td>
    <td class="codeLine coveredLine">  if (STI.inMicroMipsMode())</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">29</td>
    <td class="codeLine">    return STI.isPositionIndependent() ? Mips::B_MM : Mips::J_MM;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">29</td>
    <td class="codeLine">    return STI.isPositionIndependent() ? Mips::B_MM : Mips::J_MM;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">30</td>
    <td class="codeLine coveredLine">  return STI.isPositionIndependent() ? Mips::B : Mips::J;</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">30</td>
    <td class="codeLine coveredLine">  return STI.isPositionIndependent() ? Mips::B : Mips::J;</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">31</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">31</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">32</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">32</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">33</td>
    <td class="codeLine coveredLine">MipsSEInstrInfo::MipsSEInstrInfo(const MipsSubtarget &STI)</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">33</td>
    <td class="codeLine coveredLine">MipsSEInstrInfo::MipsSEInstrInfo(const MipsSubtarget &STI)</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">34</td>
    <td class="codeLine coveredLine">    : MipsInstrInfo(STI, getUnconditionalBranch(STI)), RI() {}</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">34</td>
    <td class="codeLine coveredLine">    : MipsInstrInfo(STI, getUnconditionalBranch(STI)), RI() {}</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">35</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">35</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">36</td>
    <td class="codeLine coveredLine">const MipsRegisterInfo &MipsSEInstrInfo::getRegisterInfo() const {</td>
    <td class="lineNumber">214</td>
    <td class="lineNumber">36</td>
    <td class="codeLine coveredLine">const MipsRegisterInfo &MipsSEInstrInfo::getRegisterInfo() const {</td>
    <td class="lineNumber">190</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">37</td>
    <td class="codeLine coveredLine">  return RI;</td>
    <td class="lineNumber">214</td>
    <td class="lineNumber">37</td>
    <td class="codeLine coveredLine">  return RI;</td>
    <td class="lineNumber">190</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">38</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">38</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">39</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">39</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">40</td>
    <td class="codeLine">/// isLoadFromStackSlot - If the specified machine instruction is a direct</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">40</td>
    <td class="codeLine">/// isLoadFromStackSlot - If the specified machine instruction is a direct</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">41</td>
    <td class="codeLine">/// load from a stack slot, return the virtual or physical register number of</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">41</td>
    <td class="codeLine">/// load from a stack slot, return the virtual or physical register number of</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">42</td>
    <td class="codeLine">/// the destination along with the FrameIndex of the loaded stack slot.  If</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">42</td>
    <td class="codeLine">/// the destination along with the FrameIndex of the loaded stack slot.  If</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">43</td>
    <td class="codeLine">/// not, return 0.  This predicate must return 0 if the instruction has</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">43</td>
    <td class="codeLine">/// not, return 0.  This predicate must return 0 if the instruction has</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">44</td>
    <td class="codeLine">/// any side effects other than loading from the stack slot.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">44</td>
    <td class="codeLine">/// any side effects other than loading from the stack slot.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">45</td>
    <td class="codeLine">unsigned MipsSEInstrInfo::isLoadFromStackSlot(const MachineInstr &MI,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">45</td>
    <td class="codeLine">unsigned MipsSEInstrInfo::isLoadFromStackSlot(const MachineInstr &MI,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">46</td>
    <td class="codeLine">                                              int &FrameIndex) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">46</td>
    <td class="codeLine">                                              int &FrameIndex) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">47</td>
    <td class="codeLine">  unsigned Opc = MI.getOpcode();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">47</td>
    <td class="codeLine">  unsigned Opc = MI.getOpcode();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">48</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">48</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">49</td>
    <td class="codeLine">  if ((Opc == Mips::LW)   || (Opc == Mips::LD)   ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">49</td>
    <td class="codeLine">  if ((Opc == Mips::LW)   || (Opc == Mips::LD)   ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">50</td>
    <td class="codeLine">      (Opc == Mips::LWC1) || (Opc == Mips::LDC1) || (Opc == Mips::LDC164)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">50</td>
    <td class="codeLine">      (Opc == Mips::LWC1) || (Opc == Mips::LDC1) || (Opc == Mips::LDC164)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">51</td>
    <td class="codeLine">    if ((MI.getOperand(1).isFI()) &&  // is a stack slot</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">51</td>
    <td class="codeLine">    if ((MI.getOperand(1).isFI()) &&  // is a stack slot</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">52</td>
    <td class="codeLine">        (MI.getOperand(2).isImm()) && // the imm is zero</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">52</td>
    <td class="codeLine">        (MI.getOperand(2).isImm()) && // the imm is zero</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">53</td>
    <td class="codeLine">        (isZeroImm(MI.getOperand(2)))) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">53</td>
    <td class="codeLine">        (isZeroImm(MI.getOperand(2)))) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">54</td>
    <td class="codeLine">      FrameIndex = MI.getOperand(1).getIndex();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">54</td>
    <td class="codeLine">      FrameIndex = MI.getOperand(1).getIndex();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">55</td>
    <td class="codeLine">      return MI.getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">55</td>
    <td class="codeLine">      return MI.getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">56</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">56</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">57</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">57</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">58</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">58</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">59</td>
    <td class="codeLine">  return 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">59</td>
    <td class="codeLine">  return 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">60</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">60</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">61</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">61</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">62</td>
    <td class="codeLine">/// isStoreToStackSlot - If the specified machine instruction is a direct</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">62</td>
    <td class="codeLine">/// isStoreToStackSlot - If the specified machine instruction is a direct</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">63</td>
    <td class="codeLine">/// store to a stack slot, return the virtual or physical register number of</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">63</td>
    <td class="codeLine">/// store to a stack slot, return the virtual or physical register number of</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">64</td>
    <td class="codeLine">/// the source reg along with the FrameIndex of the loaded stack slot.  If</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">64</td>
    <td class="codeLine">/// the source reg along with the FrameIndex of the loaded stack slot.  If</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">65</td>
    <td class="codeLine">/// not, return 0.  This predicate must return 0 if the instruction has</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">65</td>
    <td class="codeLine">/// not, return 0.  This predicate must return 0 if the instruction has</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">66</td>
    <td class="codeLine">/// any side effects other than storing to the stack slot.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">66</td>
    <td class="codeLine">/// any side effects other than storing to the stack slot.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">67</td>
    <td class="codeLine">unsigned MipsSEInstrInfo::isStoreToStackSlot(const MachineInstr &MI,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">67</td>
    <td class="codeLine">unsigned MipsSEInstrInfo::isStoreToStackSlot(const MachineInstr &MI,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">68</td>
    <td class="codeLine">                                             int &FrameIndex) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">68</td>
    <td class="codeLine">                                             int &FrameIndex) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">69</td>
    <td class="codeLine">  unsigned Opc = MI.getOpcode();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">69</td>
    <td class="codeLine">  unsigned Opc = MI.getOpcode();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">70</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">70</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">71</td>
    <td class="codeLine">  if ((Opc == Mips::SW)   || (Opc == Mips::SD)   ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">71</td>
    <td class="codeLine">  if ((Opc == Mips::SW)   || (Opc == Mips::SD)   ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">72</td>
    <td class="codeLine">      (Opc == Mips::SWC1) || (Opc == Mips::SDC1) || (Opc == Mips::SDC164)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">72</td>
    <td class="codeLine">      (Opc == Mips::SWC1) || (Opc == Mips::SDC1) || (Opc == Mips::SDC164)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">73</td>
    <td class="codeLine">    if ((MI.getOperand(1).isFI()) &&  // is a stack slot</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">73</td>
    <td class="codeLine">    if ((MI.getOperand(1).isFI()) &&  // is a stack slot</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">74</td>
    <td class="codeLine">        (MI.getOperand(2).isImm()) && // the imm is zero</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">74</td>
    <td class="codeLine">        (MI.getOperand(2).isImm()) && // the imm is zero</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">75</td>
    <td class="codeLine">        (isZeroImm(MI.getOperand(2)))) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">75</td>
    <td class="codeLine">        (isZeroImm(MI.getOperand(2)))) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">76</td>
    <td class="codeLine">      FrameIndex = MI.getOperand(1).getIndex();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">76</td>
    <td class="codeLine">      FrameIndex = MI.getOperand(1).getIndex();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">77</td>
    <td class="codeLine">      return MI.getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">77</td>
    <td class="codeLine">      return MI.getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">78</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">78</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">79</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">79</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">80</td>
    <td class="codeLine">  return 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">80</td>
    <td class="codeLine">  return 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">81</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">81</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">82</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">82</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">83</td>
    <td class="codeLine">void MipsSEInstrInfo::copyPhysReg(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">83</td>
    <td class="codeLine">void MipsSEInstrInfo::copyPhysReg(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">84</td>
    <td class="codeLine">                                  MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">84</td>
    <td class="codeLine">                                  MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">85</td>
    <td class="codeLine">                                  const DebugLoc &DL, MCRegister DestReg,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">85</td>
    <td class="codeLine">                                  const DebugLoc &DL, MCRegister DestReg,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">86</td>
    <td class="codeLine">                                  MCRegister SrcReg, bool KillSrc) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">86</td>
    <td class="codeLine">                                  MCRegister SrcReg, bool KillSrc) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">87</td>
    <td class="codeLine">  unsigned Opc = 0, ZeroReg = 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">87</td>
    <td class="codeLine">  unsigned Opc = 0, ZeroReg = 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">88</td>
    <td class="codeLine">  bool isMicroMips = Subtarget.inMicroMipsMode();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">88</td>
    <td class="codeLine">  bool isMicroMips = Subtarget.inMicroMipsMode();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">89</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">89</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">90</td>
    <td class="codeLine">  if (Mips::GPR32RegClass.contains(DestReg)) { // Copy to CPU Reg.</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">90</td>
    <td class="codeLine">  if (Mips::GPR32RegClass.contains(DestReg)) { // Copy to CPU Reg.</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">91</td>
    <td class="codeLine">    if (Mips::GPR32RegClass.contains(SrcReg)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">91</td>
    <td class="codeLine">    if (Mips::GPR32RegClass.contains(SrcReg)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">92</td>
    <td class="codeLine">      if (isMicroMips)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">92</td>
    <td class="codeLine">      if (isMicroMips)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">93</td>
    <td class="codeLine">        Opc = Mips::MOVE16_MM;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">93</td>
    <td class="codeLine">        Opc = Mips::MOVE16_MM;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">94</td>
    <td class="codeLine">      else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">94</td>
    <td class="codeLine">      else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">95</td>
    <td class="codeLine">        Opc = Mips::OR, ZeroReg = Mips::ZERO;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">95</td>
    <td class="codeLine">        Opc = Mips::OR, ZeroReg = Mips::ZERO;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">96</td>
    <td class="codeLine">    } else if (Mips::CCRRegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">96</td>
    <td class="codeLine">    } else if (Mips::CCRRegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">97</td>
    <td class="codeLine">      Opc = Mips::CFC1;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">97</td>
    <td class="codeLine">      Opc = Mips::CFC1;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">98</td>
    <td class="codeLine">    else if (Mips::FGR32RegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">98</td>
    <td class="codeLine">    else if (Mips::FGR32RegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">99</td>
    <td class="codeLine">      Opc = Mips::MFC1;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">99</td>
    <td class="codeLine">      Opc = Mips::MFC1;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">100</td>
    <td class="codeLine">    else if (Mips::HI32RegClass.contains(SrcReg)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">100</td>
    <td class="codeLine">    else if (Mips::HI32RegClass.contains(SrcReg)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">101</td>
    <td class="codeLine">      Opc = isMicroMips ? Mips::MFHI16_MM : Mips::MFHI;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">101</td>
    <td class="codeLine">      Opc = isMicroMips ? Mips::MFHI16_MM : Mips::MFHI;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">102</td>
    <td class="codeLine">      SrcReg = 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">102</td>
    <td class="codeLine">      SrcReg = 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">103</td>
    <td class="codeLine">    } else if (Mips::LO32RegClass.contains(SrcReg)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">103</td>
    <td class="codeLine">    } else if (Mips::LO32RegClass.contains(SrcReg)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">104</td>
    <td class="codeLine">      Opc = isMicroMips ? Mips::MFLO16_MM : Mips::MFLO;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">104</td>
    <td class="codeLine">      Opc = isMicroMips ? Mips::MFLO16_MM : Mips::MFLO;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">105</td>
    <td class="codeLine">      SrcReg = 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">105</td>
    <td class="codeLine">      SrcReg = 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">106</td>
    <td class="codeLine">    } else if (Mips::HI32DSPRegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">106</td>
    <td class="codeLine">    } else if (Mips::HI32DSPRegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">107</td>
    <td class="codeLine">      Opc = Mips::MFHI_DSP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">107</td>
    <td class="codeLine">      Opc = Mips::MFHI_DSP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">108</td>
    <td class="codeLine">    else if (Mips::LO32DSPRegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">108</td>
    <td class="codeLine">    else if (Mips::LO32DSPRegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">109</td>
    <td class="codeLine">      Opc = Mips::MFLO_DSP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">109</td>
    <td class="codeLine">      Opc = Mips::MFLO_DSP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">110</td>
    <td class="codeLine">    else if (Mips::DSPCCRegClass.contains(SrcReg)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">110</td>
    <td class="codeLine">    else if (Mips::DSPCCRegClass.contains(SrcReg)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">111</td>
    <td class="codeLine">      BuildMI(MBB, I, DL, get(Mips::RDDSP), DestReg).addImm(1 << 4)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">111</td>
    <td class="codeLine">      BuildMI(MBB, I, DL, get(Mips::RDDSP), DestReg).addImm(1 << 4)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">112</td>
    <td class="codeLine">        .addReg(SrcReg, RegState::Implicit | getKillRegState(KillSrc));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">112</td>
    <td class="codeLine">        .addReg(SrcReg, RegState::Implicit | getKillRegState(KillSrc));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">113</td>
    <td class="codeLine">      return;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">113</td>
    <td class="codeLine">      return;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">114</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">114</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">115</td>
    <td class="codeLine">    else if (Mips::MSACtrlRegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">115</td>
    <td class="codeLine">    else if (Mips::MSACtrlRegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">116</td>
    <td class="codeLine">      Opc = Mips::CFCMSA;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">116</td>
    <td class="codeLine">      Opc = Mips::CFCMSA;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">117</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">117</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">118</td>
    <td class="codeLine">  else if (Mips::GPR32RegClass.contains(SrcReg)) { // Copy from CPU Reg.</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">118</td>
    <td class="codeLine">  else if (Mips::GPR32RegClass.contains(SrcReg)) { // Copy from CPU Reg.</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">119</td>
    <td class="codeLine">    if (Mips::CCRRegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">119</td>
    <td class="codeLine">    if (Mips::CCRRegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">120</td>
    <td class="codeLine">      Opc = Mips::CTC1;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">120</td>
    <td class="codeLine">      Opc = Mips::CTC1;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">121</td>
    <td class="codeLine">    else if (Mips::FGR32RegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">121</td>
    <td class="codeLine">    else if (Mips::FGR32RegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">122</td>
    <td class="codeLine">      Opc = Mips::MTC1;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">122</td>
    <td class="codeLine">      Opc = Mips::MTC1;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">123</td>
    <td class="codeLine">    else if (Mips::HI32RegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">123</td>
    <td class="codeLine">    else if (Mips::HI32RegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">124</td>
    <td class="codeLine">      Opc = Mips::MTHI, DestReg = 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">124</td>
    <td class="codeLine">      Opc = Mips::MTHI, DestReg = 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">125</td>
    <td class="codeLine">    else if (Mips::LO32RegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">125</td>
    <td class="codeLine">    else if (Mips::LO32RegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">126</td>
    <td class="codeLine">      Opc = Mips::MTLO, DestReg = 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">126</td>
    <td class="codeLine">      Opc = Mips::MTLO, DestReg = 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">127</td>
    <td class="codeLine">    else if (Mips::HI32DSPRegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">127</td>
    <td class="codeLine">    else if (Mips::HI32DSPRegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">128</td>
    <td class="codeLine">      Opc = Mips::MTHI_DSP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">128</td>
    <td class="codeLine">      Opc = Mips::MTHI_DSP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">129</td>
    <td class="codeLine">    else if (Mips::LO32DSPRegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">129</td>
    <td class="codeLine">    else if (Mips::LO32DSPRegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">130</td>
    <td class="codeLine">      Opc = Mips::MTLO_DSP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">130</td>
    <td class="codeLine">      Opc = Mips::MTLO_DSP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">131</td>
    <td class="codeLine">    else if (Mips::DSPCCRegClass.contains(DestReg)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">131</td>
    <td class="codeLine">    else if (Mips::DSPCCRegClass.contains(DestReg)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">132</td>
    <td class="codeLine">      BuildMI(MBB, I, DL, get(Mips::WRDSP))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">132</td>
    <td class="codeLine">      BuildMI(MBB, I, DL, get(Mips::WRDSP))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">133</td>
    <td class="codeLine">        .addReg(SrcReg, getKillRegState(KillSrc)).addImm(1 << 4)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">133</td>
    <td class="codeLine">        .addReg(SrcReg, getKillRegState(KillSrc)).addImm(1 << 4)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">134</td>
    <td class="codeLine">        .addReg(DestReg, RegState::ImplicitDefine);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">134</td>
    <td class="codeLine">        .addReg(DestReg, RegState::ImplicitDefine);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">135</td>
    <td class="codeLine">      return;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">135</td>
    <td class="codeLine">      return;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">136</td>
    <td class="codeLine">    } else if (Mips::MSACtrlRegClass.contains(DestReg)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">136</td>
    <td class="codeLine">    } else if (Mips::MSACtrlRegClass.contains(DestReg)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">137</td>
    <td class="codeLine">      BuildMI(MBB, I, DL, get(Mips::CTCMSA))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">137</td>
    <td class="codeLine">      BuildMI(MBB, I, DL, get(Mips::CTCMSA))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">138</td>
    <td class="codeLine">          .addReg(DestReg)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">138</td>
    <td class="codeLine">          .addReg(DestReg)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">139</td>
    <td class="codeLine">          .addReg(SrcReg, getKillRegState(KillSrc));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">139</td>
    <td class="codeLine">          .addReg(SrcReg, getKillRegState(KillSrc));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">140</td>
    <td class="codeLine">      return;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">140</td>
    <td class="codeLine">      return;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">141</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">141</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">142</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">142</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">143</td>
    <td class="codeLine">  else if (Mips::FGR32RegClass.contains(DestReg, SrcReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">143</td>
    <td class="codeLine">  else if (Mips::FGR32RegClass.contains(DestReg, SrcReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">144</td>
    <td class="codeLine">    Opc = Mips::FMOV_S;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">144</td>
    <td class="codeLine">    Opc = Mips::FMOV_S;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">145</td>
    <td class="codeLine">  else if (Mips::AFGR64RegClass.contains(DestReg, SrcReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">145</td>
    <td class="codeLine">  else if (Mips::AFGR64RegClass.contains(DestReg, SrcReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">146</td>
    <td class="codeLine">    Opc = Mips::FMOV_D32;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">146</td>
    <td class="codeLine">    Opc = Mips::FMOV_D32;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">147</td>
    <td class="codeLine">  else if (Mips::FGR64RegClass.contains(DestReg, SrcReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">147</td>
    <td class="codeLine">  else if (Mips::FGR64RegClass.contains(DestReg, SrcReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">148</td>
    <td class="codeLine">    Opc = Mips::FMOV_D64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">148</td>
    <td class="codeLine">    Opc = Mips::FMOV_D64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">149</td>
    <td class="codeLine">  else if (Mips::GPR64RegClass.contains(DestReg)) { // Copy to CPU64 Reg.</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">149</td>
    <td class="codeLine">  else if (Mips::GPR64RegClass.contains(DestReg)) { // Copy to CPU64 Reg.</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">150</td>
    <td class="codeLine">    if (Mips::GPR64RegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">150</td>
    <td class="codeLine">    if (Mips::GPR64RegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">151</td>
    <td class="codeLine">      Opc = Mips::OR64, ZeroReg = Mips::ZERO_64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">151</td>
    <td class="codeLine">      Opc = Mips::OR64, ZeroReg = Mips::ZERO_64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">152</td>
    <td class="codeLine">    else if (Mips::HI64RegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">152</td>
    <td class="codeLine">    else if (Mips::HI64RegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">153</td>
    <td class="codeLine">      Opc = Mips::MFHI64, SrcReg = 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">153</td>
    <td class="codeLine">      Opc = Mips::MFHI64, SrcReg = 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">154</td>
    <td class="codeLine">    else if (Mips::LO64RegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">154</td>
    <td class="codeLine">    else if (Mips::LO64RegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">155</td>
    <td class="codeLine">      Opc = Mips::MFLO64, SrcReg = 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">155</td>
    <td class="codeLine">      Opc = Mips::MFLO64, SrcReg = 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">156</td>
    <td class="codeLine">    else if (Mips::FGR64RegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">156</td>
    <td class="codeLine">    else if (Mips::FGR64RegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">157</td>
    <td class="codeLine">      Opc = Mips::DMFC1;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">157</td>
    <td class="codeLine">      Opc = Mips::DMFC1;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">158</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">158</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">159</td>
    <td class="codeLine">  else if (Mips::GPR64RegClass.contains(SrcReg)) { // Copy from CPU64 Reg.</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">159</td>
    <td class="codeLine">  else if (Mips::GPR64RegClass.contains(SrcReg)) { // Copy from CPU64 Reg.</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">160</td>
    <td class="codeLine">    if (Mips::HI64RegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">160</td>
    <td class="codeLine">    if (Mips::HI64RegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">161</td>
    <td class="codeLine">      Opc = Mips::MTHI64, DestReg = 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">161</td>
    <td class="codeLine">      Opc = Mips::MTHI64, DestReg = 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">162</td>
    <td class="codeLine">    else if (Mips::LO64RegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">162</td>
    <td class="codeLine">    else if (Mips::LO64RegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">163</td>
    <td class="codeLine">      Opc = Mips::MTLO64, DestReg = 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">163</td>
    <td class="codeLine">      Opc = Mips::MTLO64, DestReg = 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">164</td>
    <td class="codeLine">    else if (Mips::FGR64RegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">164</td>
    <td class="codeLine">    else if (Mips::FGR64RegClass.contains(DestReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">165</td>
    <td class="codeLine">      Opc = Mips::DMTC1;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">165</td>
    <td class="codeLine">      Opc = Mips::DMTC1;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">166</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">166</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">167</td>
    <td class="codeLine">  else if (Mips::MSA128BRegClass.contains(DestReg)) { // Copy to MSA reg</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">167</td>
    <td class="codeLine">  else if (Mips::MSA128BRegClass.contains(DestReg)) { // Copy to MSA reg</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">168</td>
    <td class="codeLine">    if (Mips::MSA128BRegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">168</td>
    <td class="codeLine">    if (Mips::MSA128BRegClass.contains(SrcReg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">169</td>
    <td class="codeLine">      Opc = Mips::MOVE_V;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">169</td>
    <td class="codeLine">      Opc = Mips::MOVE_V;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">170</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">170</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">171</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">171</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">172</td>
    <td class="codeLine">  assert(Opc && "Cannot copy registers");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">172</td>
    <td class="codeLine">  assert(Opc && "Cannot copy registers");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">173</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">173</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">174</td>
    <td class="codeLine">  MachineInstrBuilder MIB = BuildMI(MBB, I, DL, get(Opc));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">174</td>
    <td class="codeLine">  MachineInstrBuilder MIB = BuildMI(MBB, I, DL, get(Opc));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">175</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">175</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">176</td>
    <td class="codeLine">  if (DestReg)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">176</td>
    <td class="codeLine">  if (DestReg)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">177</td>
    <td class="codeLine">    MIB.addReg(DestReg, RegState::Define);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">177</td>
    <td class="codeLine">    MIB.addReg(DestReg, RegState::Define);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">178</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">178</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">179</td>
    <td class="codeLine">  if (SrcReg)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">179</td>
    <td class="codeLine">  if (SrcReg)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">180</td>
    <td class="codeLine">    MIB.addReg(SrcReg, getKillRegState(KillSrc));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">180</td>
    <td class="codeLine">    MIB.addReg(SrcReg, getKillRegState(KillSrc));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">181</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">181</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">182</td>
    <td class="codeLine">  if (ZeroReg)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">182</td>
    <td class="codeLine">  if (ZeroReg)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">183</td>
    <td class="codeLine">    MIB.addReg(ZeroReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">183</td>
    <td class="codeLine">    MIB.addReg(ZeroReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">184</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">184</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">185</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">185</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">186</td>
    <td class="codeLine coveredLine">static bool isORCopyInst(const MachineInstr &MI) {</td>
    <td class="lineNumber">23</td>
    <td class="lineNumber">186</td>
    <td class="codeLine">static bool isORCopyInst(const MachineInstr &MI) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">187</td>
    <td class="codeLine coveredLine">  switch (MI.getOpcode()) {</td>
    <td class="lineNumber">23</td>
    <td class="lineNumber">187</td>
    <td class="codeLine">  switch (MI.getOpcode()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">188</td>
    <td class="codeLine coveredLine">  default:</td>
    <td class="lineNumber">21</td>
    <td class="lineNumber">188</td>
    <td class="codeLine">  default:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">189</td>
    <td class="codeLine coveredLine">    break;</td>
    <td class="lineNumber">21</td>
    <td class="lineNumber">189</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">190</td>
    <td class="codeLine coveredLine">  case Mips::OR_MM:</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">190</td>
    <td class="codeLine">  case Mips::OR_MM:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">191</td>
    <td class="codeLine">  case Mips::OR:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">191</td>
    <td class="codeLine">  case Mips::OR:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">192</td>
    <td class="codeLine coveredLine">    if (MI.getOperand(2).getReg() == Mips::ZERO)</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">192</td>
    <td class="codeLine">    if (MI.getOperand(2).getReg() == Mips::ZERO)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">193</td>
    <td class="codeLine coveredLine">      return true;</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">193</td>
    <td class="codeLine">      return true;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">194</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">194</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">195</td>
    <td class="codeLine">  case Mips::OR64:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">195</td>
    <td class="codeLine">  case Mips::OR64:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">196</td>
    <td class="codeLine">    if (MI.getOperand(2).getReg() == Mips::ZERO_64)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">196</td>
    <td class="codeLine">    if (MI.getOperand(2).getReg() == Mips::ZERO_64)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">197</td>
    <td class="codeLine">      return true;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">197</td>
    <td class="codeLine">      return true;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">198</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">198</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">199</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">199</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">200</td>
    <td class="codeLine coveredLine">  return false;</td>
    <td class="lineNumber">21</td>
    <td class="lineNumber">200</td>
    <td class="codeLine">  return false;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">201</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">201</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">202</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">202</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">203</td>
    <td class="codeLine">/// We check for the common case of 'or', as it's MIPS' preferred instruction</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">203</td>
    <td class="codeLine">/// We check for the common case of 'or', as it's MIPS' preferred instruction</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">204</td>
    <td class="codeLine">/// for GPRs but we have to check the operands to ensure that is the case.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">204</td>
    <td class="codeLine">/// for GPRs but we have to check the operands to ensure that is the case.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">205</td>
    <td class="codeLine">/// Other move instructions for MIPS are directly identifiable.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">205</td>
    <td class="codeLine">/// Other move instructions for MIPS are directly identifiable.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">206</td>
    <td class="codeLine">std::optional<DestSourcePair></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">206</td>
    <td class="codeLine">std::optional<DestSourcePair></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">207</td>
    <td class="codeLine coveredLine">MipsSEInstrInfo::isCopyInstrImpl(const MachineInstr &MI) const {</td>
    <td class="lineNumber">23</td>
    <td class="lineNumber">207</td>
    <td class="codeLine">MipsSEInstrInfo::isCopyInstrImpl(const MachineInstr &MI) const {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">208</td>
    <td class="codeLine coveredLine">  if (MI.isMoveReg() || isORCopyInst(MI))</td>
    <td class="lineNumber">23</td>
    <td class="lineNumber">208</td>
    <td class="codeLine">  if (MI.isMoveReg() || isORCopyInst(MI))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">209</td>
    <td class="codeLine coveredLine">    return DestSourcePair{MI.getOperand(0), MI.getOperand(1)};</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">209</td>
    <td class="codeLine">    return DestSourcePair{MI.getOperand(0), MI.getOperand(1)};</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">210</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">210</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">211</td>
    <td class="codeLine coveredLine">  return std::nullopt;</td>
    <td class="lineNumber">21</td>
    <td class="lineNumber">211</td>
    <td class="codeLine">  return std::nullopt;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">212</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">212</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">213</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">213</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">214</td>
    <td class="codeLine coveredLine">void MipsSEInstrInfo::</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">214</td>
    <td class="codeLine coveredLine">void MipsSEInstrInfo::</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">215</td>
    <td class="codeLine">storeRegToStack(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">215</td>
    <td class="codeLine">storeRegToStack(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">216</td>
    <td class="codeLine">                Register SrcReg, bool isKill, int FI,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">216</td>
    <td class="codeLine">                Register SrcReg, bool isKill, int FI,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">217</td>
    <td class="codeLine">                const TargetRegisterClass *RC, const TargetRegisterInfo *TRI,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">217</td>
    <td class="codeLine">                const TargetRegisterClass *RC, const TargetRegisterInfo *TRI,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">218</td>
    <td class="codeLine">                int64_t Offset) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">218</td>
    <td class="codeLine">                int64_t Offset) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">219</td>
    <td class="codeLine coveredLine">  DebugLoc DL;</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">219</td>
    <td class="codeLine coveredLine">  DebugLoc DL;</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">220</td>
    <td class="codeLine coveredLine">  MachineMemOperand *MMO = GetMemOperand(MBB, FI, MachineMemOperand::MOStore);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">220</td>
    <td class="codeLine coveredLine">  MachineMemOperand *MMO = GetMemOperand(MBB, FI, MachineMemOperand::MOStore);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">221</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">221</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">222</td>
    <td class="codeLine coveredLine">  unsigned Opc = 0;</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">222</td>
    <td class="codeLine coveredLine">  unsigned Opc = 0;</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">223</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">223</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">224</td>
    <td class="codeLine coveredLine">  if (Mips::GPR32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">224</td>
    <td class="codeLine coveredLine">  if (Mips::GPR32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">225</td>
    <td class="codeLine coveredLine">    Opc = Mips::SW;</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">225</td>
    <td class="codeLine coveredLine">    Opc = Mips::SW;</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">226</td>
    <td class="codeLine">  else if (Mips::GPR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">226</td>
    <td class="codeLine">  else if (Mips::GPR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">227</td>
    <td class="codeLine">    Opc = Mips::SD;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">227</td>
    <td class="codeLine">    Opc = Mips::SD;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">228</td>
    <td class="codeLine">  else if (Mips::ACC64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">228</td>
    <td class="codeLine">  else if (Mips::ACC64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">229</td>
    <td class="codeLine">    Opc = Mips::STORE_ACC64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">229</td>
    <td class="codeLine">    Opc = Mips::STORE_ACC64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">230</td>
    <td class="codeLine">  else if (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">230</td>
    <td class="codeLine">  else if (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">231</td>
    <td class="codeLine">    Opc = Mips::STORE_ACC64DSP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">231</td>
    <td class="codeLine">    Opc = Mips::STORE_ACC64DSP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">232</td>
    <td class="codeLine">  else if (Mips::ACC128RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">232</td>
    <td class="codeLine">  else if (Mips::ACC128RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">233</td>
    <td class="codeLine">    Opc = Mips::STORE_ACC128;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">233</td>
    <td class="codeLine">    Opc = Mips::STORE_ACC128;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">234</td>
    <td class="codeLine">  else if (Mips::DSPCCRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">234</td>
    <td class="codeLine">  else if (Mips::DSPCCRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">235</td>
    <td class="codeLine">    Opc = Mips::STORE_CCOND_DSP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">235</td>
    <td class="codeLine">    Opc = Mips::STORE_CCOND_DSP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">236</td>
    <td class="codeLine">  else if (Mips::FGR32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">236</td>
    <td class="codeLine">  else if (Mips::FGR32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">237</td>
    <td class="codeLine">    Opc = Mips::SWC1;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">237</td>
    <td class="codeLine">    Opc = Mips::SWC1;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">238</td>
    <td class="codeLine">  else if (Mips::AFGR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">238</td>
    <td class="codeLine">  else if (Mips::AFGR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">239</td>
    <td class="codeLine">    Opc = Mips::SDC1;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">239</td>
    <td class="codeLine">    Opc = Mips::SDC1;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">240</td>
    <td class="codeLine">  else if (Mips::FGR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">240</td>
    <td class="codeLine">  else if (Mips::FGR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">241</td>
    <td class="codeLine">    Opc = Mips::SDC164;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">241</td>
    <td class="codeLine">    Opc = Mips::SDC164;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">242</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v16i8))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">242</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v16i8))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">243</td>
    <td class="codeLine">    Opc = Mips::ST_B;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">243</td>
    <td class="codeLine">    Opc = Mips::ST_B;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">244</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v8i16) ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">244</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v8i16) ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">245</td>
    <td class="codeLine">           TRI->isTypeLegalForClass(*RC, MVT::v8f16))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">245</td>
    <td class="codeLine">           TRI->isTypeLegalForClass(*RC, MVT::v8f16))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">246</td>
    <td class="codeLine">    Opc = Mips::ST_H;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">246</td>
    <td class="codeLine">    Opc = Mips::ST_H;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">247</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v4i32) ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">247</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v4i32) ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">248</td>
    <td class="codeLine">           TRI->isTypeLegalForClass(*RC, MVT::v4f32))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">248</td>
    <td class="codeLine">           TRI->isTypeLegalForClass(*RC, MVT::v4f32))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">249</td>
    <td class="codeLine">    Opc = Mips::ST_W;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">249</td>
    <td class="codeLine">    Opc = Mips::ST_W;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">250</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v2i64) ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">250</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v2i64) ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">251</td>
    <td class="codeLine">           TRI->isTypeLegalForClass(*RC, MVT::v2f64))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">251</td>
    <td class="codeLine">           TRI->isTypeLegalForClass(*RC, MVT::v2f64))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">252</td>
    <td class="codeLine">    Opc = Mips::ST_D;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">252</td>
    <td class="codeLine">    Opc = Mips::ST_D;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">253</td>
    <td class="codeLine">  else if (Mips::LO32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">253</td>
    <td class="codeLine">  else if (Mips::LO32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">254</td>
    <td class="codeLine">    Opc = Mips::SW;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">254</td>
    <td class="codeLine">    Opc = Mips::SW;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">255</td>
    <td class="codeLine">  else if (Mips::LO64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">255</td>
    <td class="codeLine">  else if (Mips::LO64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">256</td>
    <td class="codeLine">    Opc = Mips::SD;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">256</td>
    <td class="codeLine">    Opc = Mips::SD;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">257</td>
    <td class="codeLine">  else if (Mips::HI32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">257</td>
    <td class="codeLine">  else if (Mips::HI32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">258</td>
    <td class="codeLine">    Opc = Mips::SW;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">258</td>
    <td class="codeLine">    Opc = Mips::SW;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">259</td>
    <td class="codeLine">  else if (Mips::HI64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">259</td>
    <td class="codeLine">  else if (Mips::HI64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">260</td>
    <td class="codeLine">    Opc = Mips::SD;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">260</td>
    <td class="codeLine">    Opc = Mips::SD;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">261</td>
    <td class="codeLine">  else if (Mips::DSPRRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">261</td>
    <td class="codeLine">  else if (Mips::DSPRRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">262</td>
    <td class="codeLine">    Opc = Mips::SWDSP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">262</td>
    <td class="codeLine">    Opc = Mips::SWDSP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">263</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">263</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">264</td>
    <td class="codeLine">  // Hi, Lo are normally caller save but they are callee save</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">264</td>
    <td class="codeLine">  // Hi, Lo are normally caller save but they are callee save</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">265</td>
    <td class="codeLine">  // for interrupt handling.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">265</td>
    <td class="codeLine">  // for interrupt handling.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">266</td>
    <td class="codeLine coveredLine">  const Function &Func = MBB.getParent()->getFunction();</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">266</td>
    <td class="codeLine coveredLine">  const Function &Func = MBB.getParent()->getFunction();</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">267</td>
    <td class="codeLine coveredLine">  if (Func.hasFnAttribute("interrupt")) {</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">267</td>
    <td class="codeLine coveredLine">  if (Func.hasFnAttribute("interrupt")) {</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">268</td>
    <td class="codeLine">    if (Mips::HI32RegClass.hasSubClassEq(RC)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">268</td>
    <td class="codeLine">    if (Mips::HI32RegClass.hasSubClassEq(RC)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">269</td>
    <td class="codeLine">      BuildMI(MBB, I, DL, get(Mips::MFHI), Mips::K0);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">269</td>
    <td class="codeLine">      BuildMI(MBB, I, DL, get(Mips::MFHI), Mips::K0);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">270</td>
    <td class="codeLine">      SrcReg = Mips::K0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">270</td>
    <td class="codeLine">      SrcReg = Mips::K0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">271</td>
    <td class="codeLine">    } else if (Mips::HI64RegClass.hasSubClassEq(RC)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">271</td>
    <td class="codeLine">    } else if (Mips::HI64RegClass.hasSubClassEq(RC)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">272</td>
    <td class="codeLine">      BuildMI(MBB, I, DL, get(Mips::MFHI64), Mips::K0_64);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">272</td>
    <td class="codeLine">      BuildMI(MBB, I, DL, get(Mips::MFHI64), Mips::K0_64);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">273</td>
    <td class="codeLine">      SrcReg = Mips::K0_64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">273</td>
    <td class="codeLine">      SrcReg = Mips::K0_64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">274</td>
    <td class="codeLine">    } else if (Mips::LO32RegClass.hasSubClassEq(RC)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">274</td>
    <td class="codeLine">    } else if (Mips::LO32RegClass.hasSubClassEq(RC)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">275</td>
    <td class="codeLine">      BuildMI(MBB, I, DL, get(Mips::MFLO), Mips::K0);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">275</td>
    <td class="codeLine">      BuildMI(MBB, I, DL, get(Mips::MFLO), Mips::K0);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">276</td>
    <td class="codeLine">      SrcReg = Mips::K0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">276</td>
    <td class="codeLine">      SrcReg = Mips::K0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">277</td>
    <td class="codeLine">    } else if (Mips::LO64RegClass.hasSubClassEq(RC)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">277</td>
    <td class="codeLine">    } else if (Mips::LO64RegClass.hasSubClassEq(RC)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">278</td>
    <td class="codeLine">      BuildMI(MBB, I, DL, get(Mips::MFLO64), Mips::K0_64);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">278</td>
    <td class="codeLine">      BuildMI(MBB, I, DL, get(Mips::MFLO64), Mips::K0_64);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">279</td>
    <td class="codeLine">      SrcReg = Mips::K0_64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">279</td>
    <td class="codeLine">      SrcReg = Mips::K0_64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">280</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">280</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">281</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">281</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">282</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">282</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">283</td>
    <td class="codeLine coveredLine">  assert(Opc && "Register class not handled!");</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">283</td>
    <td class="codeLine coveredLine">  assert(Opc && "Register class not handled!");</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">284</td>
    <td class="codeLine coveredLine">  BuildMI(MBB, I, DL, get(Opc)).addReg(SrcReg, getKillRegState(isKill))</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">284</td>
    <td class="codeLine coveredLine">  BuildMI(MBB, I, DL, get(Opc)).addReg(SrcReg, getKillRegState(isKill))</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">285</td>
    <td class="codeLine coveredLine">    .addFrameIndex(FI).addImm(Offset).addMemOperand(MMO);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">285</td>
    <td class="codeLine coveredLine">    .addFrameIndex(FI).addImm(Offset).addMemOperand(MMO);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">286</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">286</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">287</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">287</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">288</td>
    <td class="codeLine coveredLine">void MipsSEInstrInfo::</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">288</td>
    <td class="codeLine coveredLine">void MipsSEInstrInfo::</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">289</td>
    <td class="codeLine">loadRegFromStack(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">289</td>
    <td class="codeLine">loadRegFromStack(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">290</td>
    <td class="codeLine">                 Register DestReg, int FI, const TargetRegisterClass *RC,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">290</td>
    <td class="codeLine">                 Register DestReg, int FI, const TargetRegisterClass *RC,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">291</td>
    <td class="codeLine">                 const TargetRegisterInfo *TRI, int64_t Offset) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">291</td>
    <td class="codeLine">                 const TargetRegisterInfo *TRI, int64_t Offset) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">292</td>
    <td class="codeLine coveredLine">  DebugLoc DL;</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">292</td>
    <td class="codeLine coveredLine">  DebugLoc DL;</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">293</td>
    <td class="codeLine coveredLine">  if (I != MBB.end()) DL = I->getDebugLoc();</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">293</td>
    <td class="codeLine coveredLine">  if (I != MBB.end()) DL = I->getDebugLoc();</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">294</td>
    <td class="codeLine coveredLine">  MachineMemOperand *MMO = GetMemOperand(MBB, FI, MachineMemOperand::MOLoad);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">294</td>
    <td class="codeLine coveredLine">  MachineMemOperand *MMO = GetMemOperand(MBB, FI, MachineMemOperand::MOLoad);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">295</td>
    <td class="codeLine coveredLine">  unsigned Opc = 0;</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">295</td>
    <td class="codeLine coveredLine">  unsigned Opc = 0;</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">296</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">296</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">297</td>
    <td class="codeLine coveredLine">  const Function &Func = MBB.getParent()->getFunction();</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">297</td>
    <td class="codeLine coveredLine">  const Function &Func = MBB.getParent()->getFunction();</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">298</td>
    <td class="codeLine coveredLine">  bool ReqIndirectLoad = Func.hasFnAttribute("interrupt") &&</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">298</td>
    <td class="codeLine coveredLine">  bool ReqIndirectLoad = Func.hasFnAttribute("interrupt") &&</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">299</td>
    <td class="codeLine">                         (DestReg == Mips::LO0 || DestReg == Mips::LO0_64 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">299</td>
    <td class="codeLine">                         (DestReg == Mips::LO0 || DestReg == Mips::LO0_64 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">300</td>
    <td class="codeLine">                          DestReg == Mips::HI0 || DestReg == Mips::HI0_64);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">300</td>
    <td class="codeLine">                          DestReg == Mips::HI0 || DestReg == Mips::HI0_64);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">301</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">301</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">302</td>
    <td class="codeLine coveredLine">  if (Mips::GPR32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">302</td>
    <td class="codeLine coveredLine">  if (Mips::GPR32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">303</td>
    <td class="codeLine coveredLine">    Opc = Mips::LW;</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">303</td>
    <td class="codeLine coveredLine">    Opc = Mips::LW;</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">304</td>
    <td class="codeLine">  else if (Mips::GPR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">304</td>
    <td class="codeLine">  else if (Mips::GPR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">305</td>
    <td class="codeLine">    Opc = Mips::LD;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">305</td>
    <td class="codeLine">    Opc = Mips::LD;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">306</td>
    <td class="codeLine">  else if (Mips::ACC64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">306</td>
    <td class="codeLine">  else if (Mips::ACC64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">307</td>
    <td class="codeLine">    Opc = Mips::LOAD_ACC64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">307</td>
    <td class="codeLine">    Opc = Mips::LOAD_ACC64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">308</td>
    <td class="codeLine">  else if (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">308</td>
    <td class="codeLine">  else if (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">309</td>
    <td class="codeLine">    Opc = Mips::LOAD_ACC64DSP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">309</td>
    <td class="codeLine">    Opc = Mips::LOAD_ACC64DSP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">310</td>
    <td class="codeLine">  else if (Mips::ACC128RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">310</td>
    <td class="codeLine">  else if (Mips::ACC128RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">311</td>
    <td class="codeLine">    Opc = Mips::LOAD_ACC128;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">311</td>
    <td class="codeLine">    Opc = Mips::LOAD_ACC128;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">312</td>
    <td class="codeLine">  else if (Mips::DSPCCRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">312</td>
    <td class="codeLine">  else if (Mips::DSPCCRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">313</td>
    <td class="codeLine">    Opc = Mips::LOAD_CCOND_DSP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">313</td>
    <td class="codeLine">    Opc = Mips::LOAD_CCOND_DSP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">314</td>
    <td class="codeLine">  else if (Mips::FGR32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">314</td>
    <td class="codeLine">  else if (Mips::FGR32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">315</td>
    <td class="codeLine">    Opc = Mips::LWC1;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">315</td>
    <td class="codeLine">    Opc = Mips::LWC1;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">316</td>
    <td class="codeLine">  else if (Mips::AFGR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">316</td>
    <td class="codeLine">  else if (Mips::AFGR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">317</td>
    <td class="codeLine">    Opc = Mips::LDC1;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">317</td>
    <td class="codeLine">    Opc = Mips::LDC1;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">318</td>
    <td class="codeLine">  else if (Mips::FGR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">318</td>
    <td class="codeLine">  else if (Mips::FGR64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">319</td>
    <td class="codeLine">    Opc = Mips::LDC164;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">319</td>
    <td class="codeLine">    Opc = Mips::LDC164;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">320</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v16i8))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">320</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v16i8))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">321</td>
    <td class="codeLine">    Opc = Mips::LD_B;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">321</td>
    <td class="codeLine">    Opc = Mips::LD_B;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">322</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v8i16) ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">322</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v8i16) ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">323</td>
    <td class="codeLine">           TRI->isTypeLegalForClass(*RC, MVT::v8f16))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">323</td>
    <td class="codeLine">           TRI->isTypeLegalForClass(*RC, MVT::v8f16))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">324</td>
    <td class="codeLine">    Opc = Mips::LD_H;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">324</td>
    <td class="codeLine">    Opc = Mips::LD_H;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">325</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v4i32) ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">325</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v4i32) ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">326</td>
    <td class="codeLine">           TRI->isTypeLegalForClass(*RC, MVT::v4f32))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">326</td>
    <td class="codeLine">           TRI->isTypeLegalForClass(*RC, MVT::v4f32))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">327</td>
    <td class="codeLine">    Opc = Mips::LD_W;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">327</td>
    <td class="codeLine">    Opc = Mips::LD_W;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">328</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v2i64) ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">328</td>
    <td class="codeLine">  else if (TRI->isTypeLegalForClass(*RC, MVT::v2i64) ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">329</td>
    <td class="codeLine">           TRI->isTypeLegalForClass(*RC, MVT::v2f64))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">329</td>
    <td class="codeLine">           TRI->isTypeLegalForClass(*RC, MVT::v2f64))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">330</td>
    <td class="codeLine">    Opc = Mips::LD_D;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">330</td>
    <td class="codeLine">    Opc = Mips::LD_D;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">331</td>
    <td class="codeLine">  else if (Mips::HI32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">331</td>
    <td class="codeLine">  else if (Mips::HI32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">332</td>
    <td class="codeLine">    Opc = Mips::LW;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">332</td>
    <td class="codeLine">    Opc = Mips::LW;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">333</td>
    <td class="codeLine">  else if (Mips::HI64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">333</td>
    <td class="codeLine">  else if (Mips::HI64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">334</td>
    <td class="codeLine">    Opc = Mips::LD;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">334</td>
    <td class="codeLine">    Opc = Mips::LD;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">335</td>
    <td class="codeLine">  else if (Mips::LO32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">335</td>
    <td class="codeLine">  else if (Mips::LO32RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">336</td>
    <td class="codeLine">    Opc = Mips::LW;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">336</td>
    <td class="codeLine">    Opc = Mips::LW;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">337</td>
    <td class="codeLine">  else if (Mips::LO64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">337</td>
    <td class="codeLine">  else if (Mips::LO64RegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">338</td>
    <td class="codeLine">    Opc = Mips::LD;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">338</td>
    <td class="codeLine">    Opc = Mips::LD;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">339</td>
    <td class="codeLine">  else if (Mips::DSPRRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">339</td>
    <td class="codeLine">  else if (Mips::DSPRRegClass.hasSubClassEq(RC))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">340</td>
    <td class="codeLine">    Opc = Mips::LWDSP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">340</td>
    <td class="codeLine">    Opc = Mips::LWDSP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">341</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">341</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">342</td>
    <td class="codeLine coveredLine">  assert(Opc && "Register class not handled!");</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">342</td>
    <td class="codeLine coveredLine">  assert(Opc && "Register class not handled!");</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">343</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">343</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">344</td>
    <td class="codeLine coveredLine">  if (!ReqIndirectLoad)</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">344</td>
    <td class="codeLine coveredLine">  if (!ReqIndirectLoad)</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">345</td>
    <td class="codeLine coveredLine">    BuildMI(MBB, I, DL, get(Opc), DestReg)</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">345</td>
    <td class="codeLine coveredLine">    BuildMI(MBB, I, DL, get(Opc), DestReg)</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">346</td>
    <td class="codeLine coveredLine">        .addFrameIndex(FI)</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">346</td>
    <td class="codeLine coveredLine">        .addFrameIndex(FI)</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">347</td>
    <td class="codeLine coveredLine">        .addImm(Offset)</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">347</td>
    <td class="codeLine coveredLine">        .addImm(Offset)</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">348</td>
    <td class="codeLine coveredLine">        .addMemOperand(MMO);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">348</td>
    <td class="codeLine coveredLine">        .addMemOperand(MMO);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">349</td>
    <td class="codeLine">  else {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">349</td>
    <td class="codeLine">  else {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">350</td>
    <td class="codeLine">    // Load HI/LO through K0. Notably the DestReg is encoded into the</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">350</td>
    <td class="codeLine">    // Load HI/LO through K0. Notably the DestReg is encoded into the</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">351</td>
    <td class="codeLine">    // instruction itself.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">351</td>
    <td class="codeLine">    // instruction itself.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">352</td>
    <td class="codeLine">    unsigned Reg = Mips::K0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">352</td>
    <td class="codeLine">    unsigned Reg = Mips::K0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">353</td>
    <td class="codeLine">    unsigned LdOp = Mips::MTLO;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">353</td>
    <td class="codeLine">    unsigned LdOp = Mips::MTLO;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">354</td>
    <td class="codeLine">    if (DestReg == Mips::HI0)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">354</td>
    <td class="codeLine">    if (DestReg == Mips::HI0)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">355</td>
    <td class="codeLine">      LdOp = Mips::MTHI;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">355</td>
    <td class="codeLine">      LdOp = Mips::MTHI;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">356</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">356</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">357</td>
    <td class="codeLine">    if (Subtarget.getABI().ArePtrs64bit()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">357</td>
    <td class="codeLine">    if (Subtarget.getABI().ArePtrs64bit()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">358</td>
    <td class="codeLine">      Reg = Mips::K0_64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">358</td>
    <td class="codeLine">      Reg = Mips::K0_64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">359</td>
    <td class="codeLine">      if (DestReg == Mips::HI0_64)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">359</td>
    <td class="codeLine">      if (DestReg == Mips::HI0_64)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">360</td>
    <td class="codeLine">        LdOp = Mips::MTHI64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">360</td>
    <td class="codeLine">        LdOp = Mips::MTHI64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">361</td>
    <td class="codeLine">      else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">361</td>
    <td class="codeLine">      else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">362</td>
    <td class="codeLine">        LdOp = Mips::MTLO64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">362</td>
    <td class="codeLine">        LdOp = Mips::MTLO64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">363</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">363</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">364</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">364</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">365</td>
    <td class="codeLine">    BuildMI(MBB, I, DL, get(Opc), Reg)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">365</td>
    <td class="codeLine">    BuildMI(MBB, I, DL, get(Opc), Reg)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">366</td>
    <td class="codeLine">        .addFrameIndex(FI)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">366</td>
    <td class="codeLine">        .addFrameIndex(FI)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">367</td>
    <td class="codeLine">        .addImm(Offset)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">367</td>
    <td class="codeLine">        .addImm(Offset)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">368</td>
    <td class="codeLine">        .addMemOperand(MMO);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">368</td>
    <td class="codeLine">        .addMemOperand(MMO);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">369</td>
    <td class="codeLine">    BuildMI(MBB, I, DL, get(LdOp)).addReg(Reg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">369</td>
    <td class="codeLine">    BuildMI(MBB, I, DL, get(LdOp)).addReg(Reg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">370</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">370</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">371</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">371</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">372</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">372</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">373</td>
    <td class="codeLine coveredLine">bool MipsSEInstrInfo::expandPostRAPseudo(MachineInstr &MI) const {</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">373</td>
    <td class="codeLine coveredLine">bool MipsSEInstrInfo::expandPostRAPseudo(MachineInstr &MI) const {</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">374</td>
    <td class="codeLine coveredLine">  MachineBasicBlock &MBB = *MI.getParent();</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">374</td>
    <td class="codeLine coveredLine">  MachineBasicBlock &MBB = *MI.getParent();</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">375</td>
    <td class="codeLine coveredLine">  bool isMicroMips = Subtarget.inMicroMipsMode();</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">375</td>
    <td class="codeLine coveredLine">  bool isMicroMips = Subtarget.inMicroMipsMode();</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">376</td>
    <td class="codeLine">  unsigned Opc;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">376</td>
    <td class="codeLine">  unsigned Opc;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">377</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">377</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">378</td>
    <td class="codeLine coveredLine">  switch (MI.getDesc().getOpcode()) {</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">378</td>
    <td class="codeLine coveredLine">  switch (MI.getDesc().getOpcode()) {</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">379</td>
    <td class="codeLine coveredLine">  default:</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">379</td>
    <td class="codeLine coveredLine">  default:</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">380</td>
    <td class="codeLine coveredLine">    return false;</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">380</td>
    <td class="codeLine coveredLine">    return false;</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">381</td>
    <td class="codeLine coveredLine">  case Mips::RetRA:</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">381</td>
    <td class="codeLine coveredLine">  case Mips::RetRA:</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">382</td>
    <td class="codeLine coveredLine">    expandRetRA(MBB, MI);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">382</td>
    <td class="codeLine coveredLine">    expandRetRA(MBB, MI);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">383</td>
    <td class="codeLine coveredLine">    break;</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">383</td>
    <td class="codeLine coveredLine">    break;</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">384</td>
    <td class="codeLine">  case Mips::ERet:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">384</td>
    <td class="codeLine">  case Mips::ERet:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">385</td>
    <td class="codeLine">    expandERet(MBB, MI);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">385</td>
    <td class="codeLine">    expandERet(MBB, MI);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">386</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">386</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">387</td>
    <td class="codeLine">  case Mips::PseudoMFHI:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">387</td>
    <td class="codeLine">  case Mips::PseudoMFHI:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">388</td>
    <td class="codeLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFHI);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">388</td>
    <td class="codeLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFHI);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">389</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">389</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">390</td>
    <td class="codeLine">  case Mips::PseudoMFHI_MM:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">390</td>
    <td class="codeLine">  case Mips::PseudoMFHI_MM:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">391</td>
    <td class="codeLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFHI16_MM);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">391</td>
    <td class="codeLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFHI16_MM);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">392</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">392</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">393</td>
    <td class="codeLine">  case Mips::PseudoMFLO:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">393</td>
    <td class="codeLine">  case Mips::PseudoMFLO:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">394</td>
    <td class="codeLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFLO);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">394</td>
    <td class="codeLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFLO);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">395</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">395</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">396</td>
    <td class="codeLine">  case Mips::PseudoMFLO_MM:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">396</td>
    <td class="codeLine">  case Mips::PseudoMFLO_MM:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">397</td>
    <td class="codeLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFLO16_MM);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">397</td>
    <td class="codeLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFLO16_MM);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">398</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">398</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">399</td>
    <td class="codeLine">  case Mips::PseudoMFHI64:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">399</td>
    <td class="codeLine">  case Mips::PseudoMFHI64:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">400</td>
    <td class="codeLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFHI64);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">400</td>
    <td class="codeLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFHI64);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">401</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">401</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">402</td>
    <td class="codeLine">  case Mips::PseudoMFLO64:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">402</td>
    <td class="codeLine">  case Mips::PseudoMFLO64:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">403</td>
    <td class="codeLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFLO64);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">403</td>
    <td class="codeLine">    expandPseudoMFHiLo(MBB, MI, Mips::MFLO64);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">404</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">404</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">405</td>
    <td class="codeLine">  case Mips::PseudoMTLOHI:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">405</td>
    <td class="codeLine">  case Mips::PseudoMTLOHI:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">406</td>
    <td class="codeLine">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO, Mips::MTHI, false);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">406</td>
    <td class="codeLine">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO, Mips::MTHI, false);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">407</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">407</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">408</td>
    <td class="codeLine">  case Mips::PseudoMTLOHI64:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">408</td>
    <td class="codeLine">  case Mips::PseudoMTLOHI64:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">409</td>
    <td class="codeLine">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO64, Mips::MTHI64, false);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">409</td>
    <td class="codeLine">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO64, Mips::MTHI64, false);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">410</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">410</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">411</td>
    <td class="codeLine">  case Mips::PseudoMTLOHI_DSP:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">411</td>
    <td class="codeLine">  case Mips::PseudoMTLOHI_DSP:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">412</td>
    <td class="codeLine">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO_DSP, Mips::MTHI_DSP, true);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">412</td>
    <td class="codeLine">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO_DSP, Mips::MTHI_DSP, true);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">413</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">413</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">414</td>
    <td class="codeLine">  case Mips::PseudoMTLOHI_MM:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">414</td>
    <td class="codeLine">  case Mips::PseudoMTLOHI_MM:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">415</td>
    <td class="codeLine">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO_MM, Mips::MTHI_MM, false);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">415</td>
    <td class="codeLine">    expandPseudoMTLoHi(MBB, MI, Mips::MTLO_MM, Mips::MTHI_MM, false);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">416</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">416</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">417</td>
    <td class="codeLine">  case Mips::PseudoCVT_S_W:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">417</td>
    <td class="codeLine">  case Mips::PseudoCVT_S_W:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">418</td>
    <td class="codeLine">    expandCvtFPInt(MBB, MI, Mips::CVT_S_W, Mips::MTC1, false);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">418</td>
    <td class="codeLine">    expandCvtFPInt(MBB, MI, Mips::CVT_S_W, Mips::MTC1, false);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">419</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">419</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">420</td>
    <td class="codeLine">  case Mips::PseudoCVT_D32_W:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">420</td>
    <td class="codeLine">  case Mips::PseudoCVT_D32_W:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">421</td>
    <td class="codeLine">    Opc = isMicroMips ? Mips::CVT_D32_W_MM : Mips::CVT_D32_W;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">421</td>
    <td class="codeLine">    Opc = isMicroMips ? Mips::CVT_D32_W_MM : Mips::CVT_D32_W;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">422</td>
    <td class="codeLine">    expandCvtFPInt(MBB, MI, Opc, Mips::MTC1, false);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">422</td>
    <td class="codeLine">    expandCvtFPInt(MBB, MI, Opc, Mips::MTC1, false);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">423</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">423</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">424</td>
    <td class="codeLine">  case Mips::PseudoCVT_S_L:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">424</td>
    <td class="codeLine">  case Mips::PseudoCVT_S_L:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">425</td>
    <td class="codeLine">    expandCvtFPInt(MBB, MI, Mips::CVT_S_L, Mips::DMTC1, true);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">425</td>
    <td class="codeLine">    expandCvtFPInt(MBB, MI, Mips::CVT_S_L, Mips::DMTC1, true);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">426</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">426</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">427</td>
    <td class="codeLine">  case Mips::PseudoCVT_D64_W:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">427</td>
    <td class="codeLine">  case Mips::PseudoCVT_D64_W:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">428</td>
    <td class="codeLine">    Opc = isMicroMips ? Mips::CVT_D64_W_MM : Mips::CVT_D64_W;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">428</td>
    <td class="codeLine">    Opc = isMicroMips ? Mips::CVT_D64_W_MM : Mips::CVT_D64_W;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">429</td>
    <td class="codeLine">    expandCvtFPInt(MBB, MI, Opc, Mips::MTC1, true);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">429</td>
    <td class="codeLine">    expandCvtFPInt(MBB, MI, Opc, Mips::MTC1, true);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">430</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">430</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">431</td>
    <td class="codeLine">  case Mips::PseudoCVT_D64_L:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">431</td>
    <td class="codeLine">  case Mips::PseudoCVT_D64_L:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">432</td>
    <td class="codeLine">    expandCvtFPInt(MBB, MI, Mips::CVT_D64_L, Mips::DMTC1, true);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">432</td>
    <td class="codeLine">    expandCvtFPInt(MBB, MI, Mips::CVT_D64_L, Mips::DMTC1, true);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">433</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">433</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">434</td>
    <td class="codeLine">  case Mips::BuildPairF64:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">434</td>
    <td class="codeLine">  case Mips::BuildPairF64:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">435</td>
    <td class="codeLine">    expandBuildPairF64(MBB, MI, isMicroMips, false);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">435</td>
    <td class="codeLine">    expandBuildPairF64(MBB, MI, isMicroMips, false);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">436</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">436</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">437</td>
    <td class="codeLine">  case Mips::BuildPairF64_64:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">437</td>
    <td class="codeLine">  case Mips::BuildPairF64_64:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">438</td>
    <td class="codeLine">    expandBuildPairF64(MBB, MI, isMicroMips, true);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">438</td>
    <td class="codeLine">    expandBuildPairF64(MBB, MI, isMicroMips, true);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">439</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">439</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">440</td>
    <td class="codeLine">  case Mips::ExtractElementF64:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">440</td>
    <td class="codeLine">  case Mips::ExtractElementF64:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">441</td>
    <td class="codeLine">    expandExtractElementF64(MBB, MI, isMicroMips, false);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">441</td>
    <td class="codeLine">    expandExtractElementF64(MBB, MI, isMicroMips, false);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">442</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">442</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">443</td>
    <td class="codeLine">  case Mips::ExtractElementF64_64:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">443</td>
    <td class="codeLine">  case Mips::ExtractElementF64_64:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">444</td>
    <td class="codeLine">    expandExtractElementF64(MBB, MI, isMicroMips, true);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">444</td>
    <td class="codeLine">    expandExtractElementF64(MBB, MI, isMicroMips, true);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">445</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">445</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">446</td>
    <td class="codeLine">  case Mips::MIPSeh_return32:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">446</td>
    <td class="codeLine">  case Mips::MIPSeh_return32:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">447</td>
    <td class="codeLine">  case Mips::MIPSeh_return64:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">447</td>
    <td class="codeLine">  case Mips::MIPSeh_return64:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">448</td>
    <td class="codeLine">    expandEhReturn(MBB, MI);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">448</td>
    <td class="codeLine">    expandEhReturn(MBB, MI);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">449</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">449</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">450</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">450</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">451</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">451</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">452</td>
    <td class="codeLine coveredLine">  MBB.erase(MI);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">452</td>
    <td class="codeLine coveredLine">  MBB.erase(MI);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">453</td>
    <td class="codeLine coveredLine">  return true;</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">453</td>
    <td class="codeLine coveredLine">  return true;</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">454</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">454</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">455</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">455</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">456</td>
    <td class="codeLine">/// isBranchWithImm - Return true if the branch contains an immediate</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">456</td>
    <td class="codeLine">/// isBranchWithImm - Return true if the branch contains an immediate</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">457</td>
    <td class="codeLine">/// operand (\see lib/Target/Mips/MipsBranchExpansion.cpp).</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">457</td>
    <td class="codeLine">/// operand (\see lib/Target/Mips/MipsBranchExpansion.cpp).</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">458</td>
    <td class="codeLine">bool MipsSEInstrInfo::isBranchWithImm(unsigned Opc) const {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">458</td>
    <td class="codeLine">bool MipsSEInstrInfo::isBranchWithImm(unsigned Opc) const {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">459</td>
    <td class="codeLine">  switch (Opc) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">459</td>
    <td class="codeLine">  switch (Opc) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">460</td>
    <td class="codeLine">  default:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">460</td>
    <td class="codeLine">  default:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">461</td>
    <td class="codeLine">    return false;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">461</td>
    <td class="codeLine">    return false;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">462</td>
    <td class="codeLine">  case Mips::BBIT0:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">462</td>
    <td class="codeLine">  case Mips::BBIT0:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">463</td>
    <td class="codeLine">  case Mips::BBIT1:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">463</td>
    <td class="codeLine">  case Mips::BBIT1:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">464</td>
    <td class="codeLine">  case Mips::BBIT032:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">464</td>
    <td class="codeLine">  case Mips::BBIT032:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">465</td>
    <td class="codeLine">  case Mips::BBIT132:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">465</td>
    <td class="codeLine">  case Mips::BBIT132:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">466</td>
    <td class="codeLine">    return true;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">466</td>
    <td class="codeLine">    return true;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">467</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">467</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">468</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">468</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">469</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">469</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">470</td>
    <td class="codeLine">/// getOppositeBranchOpc - Return the inverse of the specified</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">470</td>
    <td class="codeLine">/// getOppositeBranchOpc - Return the inverse of the specified</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">471</td>
    <td class="codeLine">/// opcode, e.g. turning BEQ to BNE.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">471</td>
    <td class="codeLine">/// opcode, e.g. turning BEQ to BNE.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">472</td>
    <td class="codeLine">unsigned MipsSEInstrInfo::getOppositeBranchOpc(unsigned Opc) const {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">472</td>
    <td class="codeLine">unsigned MipsSEInstrInfo::getOppositeBranchOpc(unsigned Opc) const {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">473</td>
    <td class="codeLine">  switch (Opc) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">473</td>
    <td class="codeLine">  switch (Opc) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">474</td>
    <td class="codeLine">  default:           llvm_unreachable("Illegal opcode!");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">474</td>
    <td class="codeLine">  default:           llvm_unreachable("Illegal opcode!");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">475</td>
    <td class="codeLine">  case Mips::BEQ:    return Mips::BNE;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">475</td>
    <td class="codeLine">  case Mips::BEQ:    return Mips::BNE;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">476</td>
    <td class="codeLine">  case Mips::BEQ_MM: return Mips::BNE_MM;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">476</td>
    <td class="codeLine">  case Mips::BEQ_MM: return Mips::BNE_MM;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">477</td>
    <td class="codeLine">  case Mips::BNE:    return Mips::BEQ;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">477</td>
    <td class="codeLine">  case Mips::BNE:    return Mips::BEQ;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">478</td>
    <td class="codeLine">  case Mips::BNE_MM: return Mips::BEQ_MM;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">478</td>
    <td class="codeLine">  case Mips::BNE_MM: return Mips::BEQ_MM;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">479</td>
    <td class="codeLine">  case Mips::BGTZ:   return Mips::BLEZ;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">479</td>
    <td class="codeLine">  case Mips::BGTZ:   return Mips::BLEZ;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">480</td>
    <td class="codeLine">  case Mips::BGEZ:   return Mips::BLTZ;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">480</td>
    <td class="codeLine">  case Mips::BGEZ:   return Mips::BLTZ;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">481</td>
    <td class="codeLine">  case Mips::BLTZ:   return Mips::BGEZ;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">481</td>
    <td class="codeLine">  case Mips::BLTZ:   return Mips::BGEZ;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">482</td>
    <td class="codeLine">  case Mips::BLEZ:   return Mips::BGTZ;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">482</td>
    <td class="codeLine">  case Mips::BLEZ:   return Mips::BGTZ;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">483</td>
    <td class="codeLine">  case Mips::BGTZ_MM:   return Mips::BLEZ_MM;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">483</td>
    <td class="codeLine">  case Mips::BGTZ_MM:   return Mips::BLEZ_MM;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">484</td>
    <td class="codeLine">  case Mips::BGEZ_MM:   return Mips::BLTZ_MM;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">484</td>
    <td class="codeLine">  case Mips::BGEZ_MM:   return Mips::BLTZ_MM;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">485</td>
    <td class="codeLine">  case Mips::BLTZ_MM:   return Mips::BGEZ_MM;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">485</td>
    <td class="codeLine">  case Mips::BLTZ_MM:   return Mips::BGEZ_MM;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">486</td>
    <td class="codeLine">  case Mips::BLEZ_MM:   return Mips::BGTZ_MM;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">486</td>
    <td class="codeLine">  case Mips::BLEZ_MM:   return Mips::BGTZ_MM;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">487</td>
    <td class="codeLine">  case Mips::BEQ64:  return Mips::BNE64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">487</td>
    <td class="codeLine">  case Mips::BEQ64:  return Mips::BNE64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">488</td>
    <td class="codeLine">  case Mips::BNE64:  return Mips::BEQ64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">488</td>
    <td class="codeLine">  case Mips::BNE64:  return Mips::BEQ64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">489</td>
    <td class="codeLine">  case Mips::BGTZ64: return Mips::BLEZ64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">489</td>
    <td class="codeLine">  case Mips::BGTZ64: return Mips::BLEZ64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">490</td>
    <td class="codeLine">  case Mips::BGEZ64: return Mips::BLTZ64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">490</td>
    <td class="codeLine">  case Mips::BGEZ64: return Mips::BLTZ64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">491</td>
    <td class="codeLine">  case Mips::BLTZ64: return Mips::BGEZ64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">491</td>
    <td class="codeLine">  case Mips::BLTZ64: return Mips::BGEZ64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">492</td>
    <td class="codeLine">  case Mips::BLEZ64: return Mips::BGTZ64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">492</td>
    <td class="codeLine">  case Mips::BLEZ64: return Mips::BGTZ64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">493</td>
    <td class="codeLine">  case Mips::BC1T:   return Mips::BC1F;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">493</td>
    <td class="codeLine">  case Mips::BC1T:   return Mips::BC1F;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">494</td>
    <td class="codeLine">  case Mips::BC1F:   return Mips::BC1T;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">494</td>
    <td class="codeLine">  case Mips::BC1F:   return Mips::BC1T;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">495</td>
    <td class="codeLine">  case Mips::BC1T_MM:   return Mips::BC1F_MM;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">495</td>
    <td class="codeLine">  case Mips::BC1T_MM:   return Mips::BC1F_MM;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">496</td>
    <td class="codeLine">  case Mips::BC1F_MM:   return Mips::BC1T_MM;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">496</td>
    <td class="codeLine">  case Mips::BC1F_MM:   return Mips::BC1T_MM;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">497</td>
    <td class="codeLine">  case Mips::BEQZ16_MM: return Mips::BNEZ16_MM;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">497</td>
    <td class="codeLine">  case Mips::BEQZ16_MM: return Mips::BNEZ16_MM;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">498</td>
    <td class="codeLine">  case Mips::BNEZ16_MM: return Mips::BEQZ16_MM;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">498</td>
    <td class="codeLine">  case Mips::BNEZ16_MM: return Mips::BEQZ16_MM;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">499</td>
    <td class="codeLine">  case Mips::BEQZC_MM:  return Mips::BNEZC_MM;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">499</td>
    <td class="codeLine">  case Mips::BEQZC_MM:  return Mips::BNEZC_MM;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">500</td>
    <td class="codeLine">  case Mips::BNEZC_MM:  return Mips::BEQZC_MM;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">500</td>
    <td class="codeLine">  case Mips::BNEZC_MM:  return Mips::BEQZC_MM;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">501</td>
    <td class="codeLine">  case Mips::BEQZC:  return Mips::BNEZC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">501</td>
    <td class="codeLine">  case Mips::BEQZC:  return Mips::BNEZC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">502</td>
    <td class="codeLine">  case Mips::BNEZC:  return Mips::BEQZC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">502</td>
    <td class="codeLine">  case Mips::BNEZC:  return Mips::BEQZC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">503</td>
    <td class="codeLine">  case Mips::BLEZC:  return Mips::BGTZC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">503</td>
    <td class="codeLine">  case Mips::BLEZC:  return Mips::BGTZC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">504</td>
    <td class="codeLine">  case Mips::BGEZC:  return Mips::BLTZC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">504</td>
    <td class="codeLine">  case Mips::BGEZC:  return Mips::BLTZC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">505</td>
    <td class="codeLine">  case Mips::BGEC:   return Mips::BLTC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">505</td>
    <td class="codeLine">  case Mips::BGEC:   return Mips::BLTC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">506</td>
    <td class="codeLine">  case Mips::BGTZC:  return Mips::BLEZC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">506</td>
    <td class="codeLine">  case Mips::BGTZC:  return Mips::BLEZC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">507</td>
    <td class="codeLine">  case Mips::BLTZC:  return Mips::BGEZC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">507</td>
    <td class="codeLine">  case Mips::BLTZC:  return Mips::BGEZC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">508</td>
    <td class="codeLine">  case Mips::BLTC:   return Mips::BGEC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">508</td>
    <td class="codeLine">  case Mips::BLTC:   return Mips::BGEC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">509</td>
    <td class="codeLine">  case Mips::BGEUC:  return Mips::BLTUC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">509</td>
    <td class="codeLine">  case Mips::BGEUC:  return Mips::BLTUC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">510</td>
    <td class="codeLine">  case Mips::BLTUC:  return Mips::BGEUC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">510</td>
    <td class="codeLine">  case Mips::BLTUC:  return Mips::BGEUC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">511</td>
    <td class="codeLine">  case Mips::BEQC:   return Mips::BNEC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">511</td>
    <td class="codeLine">  case Mips::BEQC:   return Mips::BNEC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">512</td>
    <td class="codeLine">  case Mips::BNEC:   return Mips::BEQC;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">512</td>
    <td class="codeLine">  case Mips::BNEC:   return Mips::BEQC;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">513</td>
    <td class="codeLine">  case Mips::BC1EQZ: return Mips::BC1NEZ;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">513</td>
    <td class="codeLine">  case Mips::BC1EQZ: return Mips::BC1NEZ;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">514</td>
    <td class="codeLine">  case Mips::BC1NEZ: return Mips::BC1EQZ;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">514</td>
    <td class="codeLine">  case Mips::BC1NEZ: return Mips::BC1EQZ;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">515</td>
    <td class="codeLine">  case Mips::BEQZC_MMR6:  return Mips::BNEZC_MMR6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">515</td>
    <td class="codeLine">  case Mips::BEQZC_MMR6:  return Mips::BNEZC_MMR6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">516</td>
    <td class="codeLine">  case Mips::BNEZC_MMR6:  return Mips::BEQZC_MMR6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">516</td>
    <td class="codeLine">  case Mips::BNEZC_MMR6:  return Mips::BEQZC_MMR6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">517</td>
    <td class="codeLine">  case Mips::BLEZC_MMR6:  return Mips::BGTZC_MMR6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">517</td>
    <td class="codeLine">  case Mips::BLEZC_MMR6:  return Mips::BGTZC_MMR6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">518</td>
    <td class="codeLine">  case Mips::BGEZC_MMR6:  return Mips::BLTZC_MMR6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">518</td>
    <td class="codeLine">  case Mips::BGEZC_MMR6:  return Mips::BLTZC_MMR6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">519</td>
    <td class="codeLine">  case Mips::BGEC_MMR6:   return Mips::BLTC_MMR6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">519</td>
    <td class="codeLine">  case Mips::BGEC_MMR6:   return Mips::BLTC_MMR6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">520</td>
    <td class="codeLine">  case Mips::BGTZC_MMR6:  return Mips::BLEZC_MMR6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">520</td>
    <td class="codeLine">  case Mips::BGTZC_MMR6:  return Mips::BLEZC_MMR6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">521</td>
    <td class="codeLine">  case Mips::BLTZC_MMR6:  return Mips::BGEZC_MMR6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">521</td>
    <td class="codeLine">  case Mips::BLTZC_MMR6:  return Mips::BGEZC_MMR6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">522</td>
    <td class="codeLine">  case Mips::BLTC_MMR6:   return Mips::BGEC_MMR6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">522</td>
    <td class="codeLine">  case Mips::BLTC_MMR6:   return Mips::BGEC_MMR6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">523</td>
    <td class="codeLine">  case Mips::BGEUC_MMR6:  return Mips::BLTUC_MMR6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">523</td>
    <td class="codeLine">  case Mips::BGEUC_MMR6:  return Mips::BLTUC_MMR6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">524</td>
    <td class="codeLine">  case Mips::BLTUC_MMR6:  return Mips::BGEUC_MMR6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">524</td>
    <td class="codeLine">  case Mips::BLTUC_MMR6:  return Mips::BGEUC_MMR6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">525</td>
    <td class="codeLine">  case Mips::BEQC_MMR6:   return Mips::BNEC_MMR6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">525</td>
    <td class="codeLine">  case Mips::BEQC_MMR6:   return Mips::BNEC_MMR6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">526</td>
    <td class="codeLine">  case Mips::BNEC_MMR6:   return Mips::BEQC_MMR6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">526</td>
    <td class="codeLine">  case Mips::BNEC_MMR6:   return Mips::BEQC_MMR6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">527</td>
    <td class="codeLine">  case Mips::BC1EQZC_MMR6: return Mips::BC1NEZC_MMR6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">527</td>
    <td class="codeLine">  case Mips::BC1EQZC_MMR6: return Mips::BC1NEZC_MMR6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">528</td>
    <td class="codeLine">  case Mips::BC1NEZC_MMR6: return Mips::BC1EQZC_MMR6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">528</td>
    <td class="codeLine">  case Mips::BC1NEZC_MMR6: return Mips::BC1EQZC_MMR6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">529</td>
    <td class="codeLine">  case Mips::BEQZC64:  return Mips::BNEZC64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">529</td>
    <td class="codeLine">  case Mips::BEQZC64:  return Mips::BNEZC64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">530</td>
    <td class="codeLine">  case Mips::BNEZC64:  return Mips::BEQZC64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">530</td>
    <td class="codeLine">  case Mips::BNEZC64:  return Mips::BEQZC64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">531</td>
    <td class="codeLine">  case Mips::BEQC64:   return Mips::BNEC64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">531</td>
    <td class="codeLine">  case Mips::BEQC64:   return Mips::BNEC64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">532</td>
    <td class="codeLine">  case Mips::BNEC64:   return Mips::BEQC64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">532</td>
    <td class="codeLine">  case Mips::BNEC64:   return Mips::BEQC64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">533</td>
    <td class="codeLine">  case Mips::BGEC64:   return Mips::BLTC64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">533</td>
    <td class="codeLine">  case Mips::BGEC64:   return Mips::BLTC64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">534</td>
    <td class="codeLine">  case Mips::BGEUC64:  return Mips::BLTUC64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">534</td>
    <td class="codeLine">  case Mips::BGEUC64:  return Mips::BLTUC64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">535</td>
    <td class="codeLine">  case Mips::BLTC64:   return Mips::BGEC64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">535</td>
    <td class="codeLine">  case Mips::BLTC64:   return Mips::BGEC64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">536</td>
    <td class="codeLine">  case Mips::BLTUC64:  return Mips::BGEUC64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">536</td>
    <td class="codeLine">  case Mips::BLTUC64:  return Mips::BGEUC64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">537</td>
    <td class="codeLine">  case Mips::BGTZC64:  return Mips::BLEZC64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">537</td>
    <td class="codeLine">  case Mips::BGTZC64:  return Mips::BLEZC64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">538</td>
    <td class="codeLine">  case Mips::BGEZC64:  return Mips::BLTZC64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">538</td>
    <td class="codeLine">  case Mips::BGEZC64:  return Mips::BLTZC64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">539</td>
    <td class="codeLine">  case Mips::BLTZC64:  return Mips::BGEZC64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">539</td>
    <td class="codeLine">  case Mips::BLTZC64:  return Mips::BGEZC64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">540</td>
    <td class="codeLine">  case Mips::BLEZC64:  return Mips::BGTZC64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">540</td>
    <td class="codeLine">  case Mips::BLEZC64:  return Mips::BGTZC64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">541</td>
    <td class="codeLine">  case Mips::BBIT0:  return Mips::BBIT1;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">541</td>
    <td class="codeLine">  case Mips::BBIT0:  return Mips::BBIT1;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">542</td>
    <td class="codeLine">  case Mips::BBIT1:  return Mips::BBIT0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">542</td>
    <td class="codeLine">  case Mips::BBIT1:  return Mips::BBIT0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">543</td>
    <td class="codeLine">  case Mips::BBIT032:  return Mips::BBIT132;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">543</td>
    <td class="codeLine">  case Mips::BBIT032:  return Mips::BBIT132;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">544</td>
    <td class="codeLine">  case Mips::BBIT132:  return Mips::BBIT032;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">544</td>
    <td class="codeLine">  case Mips::BBIT132:  return Mips::BBIT032;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">545</td>
    <td class="codeLine">  case Mips::BZ_B:   return Mips::BNZ_B;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">545</td>
    <td class="codeLine">  case Mips::BZ_B:   return Mips::BNZ_B;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">546</td>
    <td class="codeLine">  case Mips::BZ_H:   return Mips::BNZ_H;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">546</td>
    <td class="codeLine">  case Mips::BZ_H:   return Mips::BNZ_H;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">547</td>
    <td class="codeLine">  case Mips::BZ_W:   return Mips::BNZ_W;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">547</td>
    <td class="codeLine">  case Mips::BZ_W:   return Mips::BNZ_W;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">548</td>
    <td class="codeLine">  case Mips::BZ_D:   return Mips::BNZ_D;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">548</td>
    <td class="codeLine">  case Mips::BZ_D:   return Mips::BNZ_D;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">549</td>
    <td class="codeLine">  case Mips::BZ_V:   return Mips::BNZ_V;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">549</td>
    <td class="codeLine">  case Mips::BZ_V:   return Mips::BNZ_V;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">550</td>
    <td class="codeLine">  case Mips::BNZ_B:  return Mips::BZ_B;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">550</td>
    <td class="codeLine">  case Mips::BNZ_B:  return Mips::BZ_B;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">551</td>
    <td class="codeLine">  case Mips::BNZ_H:  return Mips::BZ_H;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">551</td>
    <td class="codeLine">  case Mips::BNZ_H:  return Mips::BZ_H;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">552</td>
    <td class="codeLine">  case Mips::BNZ_W:  return Mips::BZ_W;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">552</td>
    <td class="codeLine">  case Mips::BNZ_W:  return Mips::BZ_W;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">553</td>
    <td class="codeLine">  case Mips::BNZ_D:  return Mips::BZ_D;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">553</td>
    <td class="codeLine">  case Mips::BNZ_D:  return Mips::BZ_D;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">554</td>
    <td class="codeLine">  case Mips::BNZ_V:  return Mips::BZ_V;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">554</td>
    <td class="codeLine">  case Mips::BNZ_V:  return Mips::BZ_V;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">555</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">555</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">556</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">556</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">557</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">557</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">558</td>
    <td class="codeLine">/// Adjust SP by Amount bytes.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">558</td>
    <td class="codeLine">/// Adjust SP by Amount bytes.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">559</td>
    <td class="codeLine coveredLine">void MipsSEInstrInfo::adjustStackPtr(unsigned SP, int64_t Amount,</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">559</td>
    <td class="codeLine coveredLine">void MipsSEInstrInfo::adjustStackPtr(unsigned SP, int64_t Amount,</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">560</td>
    <td class="codeLine">                                     MachineBasicBlock &MBB,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">560</td>
    <td class="codeLine">                                     MachineBasicBlock &MBB,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">561</td>
    <td class="codeLine">                                     MachineBasicBlock::iterator I) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">561</td>
    <td class="codeLine">                                     MachineBasicBlock::iterator I) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">562</td>
    <td class="codeLine coveredLine">  MipsABIInfo ABI = Subtarget.getABI();</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">562</td>
    <td class="codeLine coveredLine">  MipsABIInfo ABI = Subtarget.getABI();</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">563</td>
    <td class="codeLine coveredLine">  DebugLoc DL;</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">563</td>
    <td class="codeLine coveredLine">  DebugLoc DL;</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">564</td>
    <td class="codeLine coveredLine">  unsigned ADDiu = ABI.GetPtrAddiuOp();</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">564</td>
    <td class="codeLine coveredLine">  unsigned ADDiu = ABI.GetPtrAddiuOp();</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">565</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">565</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">566</td>
    <td class="codeLine coveredLine">  if (Amount == 0)</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">566</td>
    <td class="codeLine coveredLine">  if (Amount == 0)</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">567</td>
    <td class="codeLine">    return;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">567</td>
    <td class="codeLine">    return;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">568</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">568</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">569</td>
    <td class="codeLine coveredLine">  if (isInt<16>(Amount)) {</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">569</td>
    <td class="codeLine coveredLine">  if (isInt<16>(Amount)) {</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">570</td>
    <td class="codeLine">    // addi sp, sp, amount</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">570</td>
    <td class="codeLine">    // addi sp, sp, amount</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">571</td>
    <td class="codeLine coveredLine">    BuildMI(MBB, I, DL, get(ADDiu), SP).addReg(SP).addImm(Amount);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">571</td>
    <td class="codeLine coveredLine">    BuildMI(MBB, I, DL, get(ADDiu), SP).addReg(SP).addImm(Amount);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">572</td>
    <td class="codeLine">  } else {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">572</td>
    <td class="codeLine">  } else {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">573</td>
    <td class="codeLine">    // For numbers which are not 16bit integers we synthesize Amount inline</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">573</td>
    <td class="codeLine">    // For numbers which are not 16bit integers we synthesize Amount inline</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">574</td>
    <td class="codeLine">    // then add or subtract it from sp.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">574</td>
    <td class="codeLine">    // then add or subtract it from sp.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">575</td>
    <td class="codeLine">    unsigned Opc = ABI.GetPtrAdduOp();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">575</td>
    <td class="codeLine">    unsigned Opc = ABI.GetPtrAdduOp();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">576</td>
    <td class="codeLine">    if (Amount < 0) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">576</td>
    <td class="codeLine">    if (Amount < 0) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">577</td>
    <td class="codeLine">      Opc = ABI.GetPtrSubuOp();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">577</td>
    <td class="codeLine">      Opc = ABI.GetPtrSubuOp();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">578</td>
    <td class="codeLine">      Amount = -Amount;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">578</td>
    <td class="codeLine">      Amount = -Amount;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">579</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">579</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">580</td>
    <td class="codeLine">    unsigned Reg = loadImmediate(Amount, MBB, I, DL, nullptr);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">580</td>
    <td class="codeLine">    unsigned Reg = loadImmediate(Amount, MBB, I, DL, nullptr);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">581</td>
    <td class="codeLine">    BuildMI(MBB, I, DL, get(Opc), SP).addReg(SP).addReg(Reg, RegState::Kill);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">581</td>
    <td class="codeLine">    BuildMI(MBB, I, DL, get(Opc), SP).addReg(SP).addReg(Reg, RegState::Kill);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">582</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">582</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">583</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">583</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">584</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">584</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">585</td>
    <td class="codeLine">/// This function generates the sequence of instructions needed to get the</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">585</td>
    <td class="codeLine">/// This function generates the sequence of instructions needed to get the</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">586</td>
    <td class="codeLine">/// result of adding register REG and immediate IMM.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">586</td>
    <td class="codeLine">/// result of adding register REG and immediate IMM.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">587</td>
    <td class="codeLine">unsigned MipsSEInstrInfo::loadImmediate(int64_t Imm, MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">587</td>
    <td class="codeLine">unsigned MipsSEInstrInfo::loadImmediate(int64_t Imm, MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">588</td>
    <td class="codeLine">                                        MachineBasicBlock::iterator II,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">588</td>
    <td class="codeLine">                                        MachineBasicBlock::iterator II,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">589</td>
    <td class="codeLine">                                        const DebugLoc &DL,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">589</td>
    <td class="codeLine">                                        const DebugLoc &DL,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">590</td>
    <td class="codeLine">                                        unsigned *NewImm) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">590</td>
    <td class="codeLine">                                        unsigned *NewImm) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">591</td>
    <td class="codeLine">  MipsAnalyzeImmediate AnalyzeImm;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">591</td>
    <td class="codeLine">  MipsAnalyzeImmediate AnalyzeImm;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">592</td>
    <td class="codeLine">  const MipsSubtarget &STI = Subtarget;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">592</td>
    <td class="codeLine">  const MipsSubtarget &STI = Subtarget;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">593</td>
    <td class="codeLine">  MachineRegisterInfo &RegInfo = MBB.getParent()->getRegInfo();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">593</td>
    <td class="codeLine">  MachineRegisterInfo &RegInfo = MBB.getParent()->getRegInfo();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">594</td>
    <td class="codeLine">  unsigned Size = STI.isABI_N64() ? 64 : 32;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">594</td>
    <td class="codeLine">  unsigned Size = STI.isABI_N64() ? 64 : 32;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">595</td>
    <td class="codeLine">  unsigned LUi = STI.isABI_N64() ? Mips::LUi64 : Mips::LUi;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">595</td>
    <td class="codeLine">  unsigned LUi = STI.isABI_N64() ? Mips::LUi64 : Mips::LUi;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">596</td>
    <td class="codeLine">  unsigned ZEROReg = STI.isABI_N64() ? Mips::ZERO_64 : Mips::ZERO;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">596</td>
    <td class="codeLine">  unsigned ZEROReg = STI.isABI_N64() ? Mips::ZERO_64 : Mips::ZERO;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">597</td>
    <td class="codeLine">  const TargetRegisterClass *RC = STI.isABI_N64() ?</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">597</td>
    <td class="codeLine">  const TargetRegisterClass *RC = STI.isABI_N64() ?</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">598</td>
    <td class="codeLine">    &Mips::GPR64RegClass : &Mips::GPR32RegClass;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">598</td>
    <td class="codeLine">    &Mips::GPR64RegClass : &Mips::GPR32RegClass;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">599</td>
    <td class="codeLine">  bool LastInstrIsADDiu = NewImm;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">599</td>
    <td class="codeLine">  bool LastInstrIsADDiu = NewImm;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">600</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">600</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">601</td>
    <td class="codeLine">  const MipsAnalyzeImmediate::InstSeq &Seq =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">601</td>
    <td class="codeLine">  const MipsAnalyzeImmediate::InstSeq &Seq =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">602</td>
    <td class="codeLine">    AnalyzeImm.Analyze(Imm, Size, LastInstrIsADDiu);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">602</td>
    <td class="codeLine">    AnalyzeImm.Analyze(Imm, Size, LastInstrIsADDiu);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">603</td>
    <td class="codeLine">  MipsAnalyzeImmediate::InstSeq::const_iterator Inst = Seq.begin();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">603</td>
    <td class="codeLine">  MipsAnalyzeImmediate::InstSeq::const_iterator Inst = Seq.begin();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">604</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">604</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">605</td>
    <td class="codeLine">  assert(Seq.size() && (!LastInstrIsADDiu || (Seq.size() > 1)));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">605</td>
    <td class="codeLine">  assert(Seq.size() && (!LastInstrIsADDiu || (Seq.size() > 1)));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">606</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">606</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">607</td>
    <td class="codeLine">  // The first instruction can be a LUi, which is different from other</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">607</td>
    <td class="codeLine">  // The first instruction can be a LUi, which is different from other</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">608</td>
    <td class="codeLine">  // instructions (ADDiu, ORI and SLL) in that it does not have a register</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">608</td>
    <td class="codeLine">  // instructions (ADDiu, ORI and SLL) in that it does not have a register</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">609</td>
    <td class="codeLine">  // operand.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">609</td>
    <td class="codeLine">  // operand.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">610</td>
    <td class="codeLine">  Register Reg = RegInfo.createVirtualRegister(RC);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">610</td>
    <td class="codeLine">  Register Reg = RegInfo.createVirtualRegister(RC);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">611</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">611</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">612</td>
    <td class="codeLine">  if (Inst->Opc == LUi)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">612</td>
    <td class="codeLine">  if (Inst->Opc == LUi)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">613</td>
    <td class="codeLine">    BuildMI(MBB, II, DL, get(LUi), Reg).addImm(SignExtend64<16>(Inst->ImmOpnd));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">613</td>
    <td class="codeLine">    BuildMI(MBB, II, DL, get(LUi), Reg).addImm(SignExtend64<16>(Inst->ImmOpnd));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">614</td>
    <td class="codeLine">  else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">614</td>
    <td class="codeLine">  else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">615</td>
    <td class="codeLine">    BuildMI(MBB, II, DL, get(Inst->Opc), Reg).addReg(ZEROReg)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">615</td>
    <td class="codeLine">    BuildMI(MBB, II, DL, get(Inst->Opc), Reg).addReg(ZEROReg)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">616</td>
    <td class="codeLine">      .addImm(SignExtend64<16>(Inst->ImmOpnd));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">616</td>
    <td class="codeLine">      .addImm(SignExtend64<16>(Inst->ImmOpnd));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">617</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">617</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">618</td>
    <td class="codeLine">  // Build the remaining instructions in Seq.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">618</td>
    <td class="codeLine">  // Build the remaining instructions in Seq.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">619</td>
    <td class="codeLine">  for (++Inst; Inst != Seq.end() - LastInstrIsADDiu; ++Inst)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">619</td>
    <td class="codeLine">  for (++Inst; Inst != Seq.end() - LastInstrIsADDiu; ++Inst)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">620</td>
    <td class="codeLine">    BuildMI(MBB, II, DL, get(Inst->Opc), Reg).addReg(Reg, RegState::Kill)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">620</td>
    <td class="codeLine">    BuildMI(MBB, II, DL, get(Inst->Opc), Reg).addReg(Reg, RegState::Kill)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">621</td>
    <td class="codeLine">      .addImm(SignExtend64<16>(Inst->ImmOpnd));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">621</td>
    <td class="codeLine">      .addImm(SignExtend64<16>(Inst->ImmOpnd));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">622</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">622</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">623</td>
    <td class="codeLine">  if (LastInstrIsADDiu)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">623</td>
    <td class="codeLine">  if (LastInstrIsADDiu)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">624</td>
    <td class="codeLine">    *NewImm = Inst->ImmOpnd;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">624</td>
    <td class="codeLine">    *NewImm = Inst->ImmOpnd;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">625</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">625</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">626</td>
    <td class="codeLine">  return Reg;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">626</td>
    <td class="codeLine">  return Reg;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">627</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">627</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">628</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">628</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">629</td>
    <td class="codeLine">unsigned MipsSEInstrInfo::getAnalyzableBrOpc(unsigned Opc) const {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">629</td>
    <td class="codeLine">unsigned MipsSEInstrInfo::getAnalyzableBrOpc(unsigned Opc) const {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">630</td>
    <td class="codeLine">  return (Opc == Mips::BEQ    || Opc == Mips::BEQ_MM || Opc == Mips::BNE    ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">630</td>
    <td class="codeLine">  return (Opc == Mips::BEQ    || Opc == Mips::BEQ_MM || Opc == Mips::BNE    ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">631</td>
    <td class="codeLine">          Opc == Mips::BNE_MM || Opc == Mips::BGTZ   || Opc == Mips::BGEZ   ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">631</td>
    <td class="codeLine">          Opc == Mips::BNE_MM || Opc == Mips::BGTZ   || Opc == Mips::BGEZ   ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">632</td>
    <td class="codeLine">          Opc == Mips::BLTZ   || Opc == Mips::BLEZ   || Opc == Mips::BEQ64  ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">632</td>
    <td class="codeLine">          Opc == Mips::BLTZ   || Opc == Mips::BLEZ   || Opc == Mips::BEQ64  ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">633</td>
    <td class="codeLine">          Opc == Mips::BNE64  || Opc == Mips::BGTZ64 || Opc == Mips::BGEZ64 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">633</td>
    <td class="codeLine">          Opc == Mips::BNE64  || Opc == Mips::BGTZ64 || Opc == Mips::BGEZ64 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">634</td>
    <td class="codeLine">          Opc == Mips::BLTZ64 || Opc == Mips::BLEZ64 || Opc == Mips::BC1T   ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">634</td>
    <td class="codeLine">          Opc == Mips::BLTZ64 || Opc == Mips::BLEZ64 || Opc == Mips::BC1T   ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">635</td>
    <td class="codeLine">          Opc == Mips::BC1F   || Opc == Mips::B      || Opc == Mips::J      ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">635</td>
    <td class="codeLine">          Opc == Mips::BC1F   || Opc == Mips::B      || Opc == Mips::J      ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">636</td>
    <td class="codeLine">          Opc == Mips::J_MM   || Opc == Mips::B_MM   || Opc == Mips::BEQZC_MM ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">636</td>
    <td class="codeLine">          Opc == Mips::J_MM   || Opc == Mips::B_MM   || Opc == Mips::BEQZC_MM ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">637</td>
    <td class="codeLine">          Opc == Mips::BNEZC_MM || Opc == Mips::BEQC || Opc == Mips::BNEC   ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">637</td>
    <td class="codeLine">          Opc == Mips::BNEZC_MM || Opc == Mips::BEQC || Opc == Mips::BNEC   ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">638</td>
    <td class="codeLine">          Opc == Mips::BLTC   || Opc == Mips::BGEC   || Opc == Mips::BLTUC  ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">638</td>
    <td class="codeLine">          Opc == Mips::BLTC   || Opc == Mips::BGEC   || Opc == Mips::BLTUC  ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">639</td>
    <td class="codeLine">          Opc == Mips::BGEUC  || Opc == Mips::BGTZC  || Opc == Mips::BLEZC  ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">639</td>
    <td class="codeLine">          Opc == Mips::BGEUC  || Opc == Mips::BGTZC  || Opc == Mips::BLEZC  ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">640</td>
    <td class="codeLine">          Opc == Mips::BGEZC  || Opc == Mips::BLTZC  || Opc == Mips::BEQZC  ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">640</td>
    <td class="codeLine">          Opc == Mips::BGEZC  || Opc == Mips::BLTZC  || Opc == Mips::BEQZC  ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">641</td>
    <td class="codeLine">          Opc == Mips::BNEZC  || Opc == Mips::BEQZC64 || Opc == Mips::BNEZC64 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">641</td>
    <td class="codeLine">          Opc == Mips::BNEZC  || Opc == Mips::BEQZC64 || Opc == Mips::BNEZC64 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">642</td>
    <td class="codeLine">          Opc == Mips::BEQC64 || Opc == Mips::BNEC64 || Opc == Mips::BGEC64 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">642</td>
    <td class="codeLine">          Opc == Mips::BEQC64 || Opc == Mips::BNEC64 || Opc == Mips::BGEC64 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">643</td>
    <td class="codeLine">          Opc == Mips::BGEUC64 || Opc == Mips::BLTC64 || Opc == Mips::BLTUC64 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">643</td>
    <td class="codeLine">          Opc == Mips::BGEUC64 || Opc == Mips::BLTC64 || Opc == Mips::BLTUC64 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">644</td>
    <td class="codeLine">          Opc == Mips::BGTZC64 || Opc == Mips::BGEZC64 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">644</td>
    <td class="codeLine">          Opc == Mips::BGTZC64 || Opc == Mips::BGEZC64 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">645</td>
    <td class="codeLine">          Opc == Mips::BLTZC64 || Opc == Mips::BLEZC64 || Opc == Mips::BC ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">645</td>
    <td class="codeLine">          Opc == Mips::BLTZC64 || Opc == Mips::BLEZC64 || Opc == Mips::BC ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">646</td>
    <td class="codeLine">          Opc == Mips::BBIT0 || Opc == Mips::BBIT1 || Opc == Mips::BBIT032 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">646</td>
    <td class="codeLine">          Opc == Mips::BBIT0 || Opc == Mips::BBIT1 || Opc == Mips::BBIT032 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">647</td>
    <td class="codeLine">          Opc == Mips::BBIT132 ||  Opc == Mips::BC_MMR6 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">647</td>
    <td class="codeLine">          Opc == Mips::BBIT132 ||  Opc == Mips::BC_MMR6 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">648</td>
    <td class="codeLine">          Opc == Mips::BEQC_MMR6 || Opc == Mips::BNEC_MMR6 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">648</td>
    <td class="codeLine">          Opc == Mips::BEQC_MMR6 || Opc == Mips::BNEC_MMR6 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">649</td>
    <td class="codeLine">          Opc == Mips::BLTC_MMR6 || Opc == Mips::BGEC_MMR6 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">649</td>
    <td class="codeLine">          Opc == Mips::BLTC_MMR6 || Opc == Mips::BGEC_MMR6 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">650</td>
    <td class="codeLine">          Opc == Mips::BLTUC_MMR6 || Opc == Mips::BGEUC_MMR6 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">650</td>
    <td class="codeLine">          Opc == Mips::BLTUC_MMR6 || Opc == Mips::BGEUC_MMR6 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">651</td>
    <td class="codeLine">          Opc == Mips::BGTZC_MMR6 || Opc == Mips::BLEZC_MMR6 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">651</td>
    <td class="codeLine">          Opc == Mips::BGTZC_MMR6 || Opc == Mips::BLEZC_MMR6 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">652</td>
    <td class="codeLine">          Opc == Mips::BGEZC_MMR6 || Opc == Mips::BLTZC_MMR6 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">652</td>
    <td class="codeLine">          Opc == Mips::BGEZC_MMR6 || Opc == Mips::BLTZC_MMR6 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">653</td>
    <td class="codeLine">          Opc == Mips::BEQZC_MMR6 || Opc == Mips::BNEZC_MMR6) ? Opc : 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">653</td>
    <td class="codeLine">          Opc == Mips::BEQZC_MMR6 || Opc == Mips::BNEZC_MMR6) ? Opc : 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">654</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">654</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">655</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">655</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">656</td>
    <td class="codeLine coveredLine">void MipsSEInstrInfo::expandRetRA(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">656</td>
    <td class="codeLine coveredLine">void MipsSEInstrInfo::expandRetRA(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">657</td>
    <td class="codeLine">                                  MachineBasicBlock::iterator I) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">657</td>
    <td class="codeLine">                                  MachineBasicBlock::iterator I) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">658</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">658</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">659</td>
    <td class="codeLine coveredLine">  MachineInstrBuilder MIB;</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">659</td>
    <td class="codeLine coveredLine">  MachineInstrBuilder MIB;</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">660</td>
    <td class="codeLine coveredLine">  if (Subtarget.isGP64bit())</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">660</td>
    <td class="codeLine coveredLine">  if (Subtarget.isGP64bit())</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">661</td>
    <td class="codeLine">    MIB = BuildMI(MBB, I, I->getDebugLoc(), get(Mips::PseudoReturn64))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">661</td>
    <td class="codeLine">    MIB = BuildMI(MBB, I, I->getDebugLoc(), get(Mips::PseudoReturn64))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">662</td>
    <td class="codeLine">              .addReg(Mips::RA_64, RegState::Undef);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">662</td>
    <td class="codeLine">              .addReg(Mips::RA_64, RegState::Undef);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">663</td>
    <td class="codeLine">  else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">663</td>
    <td class="codeLine">  else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">664</td>
    <td class="codeLine coveredLine">    MIB = BuildMI(MBB, I, I->getDebugLoc(), get(Mips::PseudoReturn))</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">664</td>
    <td class="codeLine coveredLine">    MIB = BuildMI(MBB, I, I->getDebugLoc(), get(Mips::PseudoReturn))</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">665</td>
    <td class="codeLine coveredLine">              .addReg(Mips::RA, RegState::Undef);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">665</td>
    <td class="codeLine coveredLine">              .addReg(Mips::RA, RegState::Undef);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">666</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">666</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">667</td>
    <td class="codeLine">  // Retain any imp-use flags.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">667</td>
    <td class="codeLine">  // Retain any imp-use flags.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">668</td>
    <td class="codeLine coveredLine">  for (auto & MO : I->operands()) {</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">668</td>
    <td class="codeLine coveredLine">  for (auto & MO : I->operands()) {</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">669</td>
    <td class="codeLine coveredLine">    if (MO.isImplicit())</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">669</td>
    <td class="codeLine coveredLine">    if (MO.isImplicit())</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">670</td>
    <td class="codeLine coveredLine">      MIB.add(MO);</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">670</td>
    <td class="codeLine coveredLine">      MIB.add(MO);</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">671</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">671</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">672</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">672</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">673</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">673</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">674</td>
    <td class="codeLine">void MipsSEInstrInfo::expandERet(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">674</td>
    <td class="codeLine">void MipsSEInstrInfo::expandERet(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">675</td>
    <td class="codeLine">                                 MachineBasicBlock::iterator I) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">675</td>
    <td class="codeLine">                                 MachineBasicBlock::iterator I) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">676</td>
    <td class="codeLine">  BuildMI(MBB, I, I->getDebugLoc(), get(Mips::ERET));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">676</td>
    <td class="codeLine">  BuildMI(MBB, I, I->getDebugLoc(), get(Mips::ERET));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">677</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">677</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">678</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">678</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">679</td>
    <td class="codeLine">std::pair<bool, bool></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">679</td>
    <td class="codeLine">std::pair<bool, bool></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">680</td>
    <td class="codeLine">MipsSEInstrInfo::compareOpndSize(unsigned Opc,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">680</td>
    <td class="codeLine">MipsSEInstrInfo::compareOpndSize(unsigned Opc,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">681</td>
    <td class="codeLine">                                 const MachineFunction &MF) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">681</td>
    <td class="codeLine">                                 const MachineFunction &MF) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">682</td>
    <td class="codeLine">  const MCInstrDesc &Desc = get(Opc);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">682</td>
    <td class="codeLine">  const MCInstrDesc &Desc = get(Opc);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">683</td>
    <td class="codeLine">  assert(Desc.NumOperands == 2 && "Unary instruction expected.");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">683</td>
    <td class="codeLine">  assert(Desc.NumOperands == 2 && "Unary instruction expected.");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">684</td>
    <td class="codeLine">  const MipsRegisterInfo *RI = &getRegisterInfo();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">684</td>
    <td class="codeLine">  const MipsRegisterInfo *RI = &getRegisterInfo();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">685</td>
    <td class="codeLine">  unsigned DstRegSize = RI->getRegSizeInBits(*getRegClass(Desc, 0, RI, MF));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">685</td>
    <td class="codeLine">  unsigned DstRegSize = RI->getRegSizeInBits(*getRegClass(Desc, 0, RI, MF));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">686</td>
    <td class="codeLine">  unsigned SrcRegSize = RI->getRegSizeInBits(*getRegClass(Desc, 1, RI, MF));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">686</td>
    <td class="codeLine">  unsigned SrcRegSize = RI->getRegSizeInBits(*getRegClass(Desc, 1, RI, MF));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">687</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">687</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">688</td>
    <td class="codeLine">  return std::make_pair(DstRegSize > SrcRegSize, DstRegSize < SrcRegSize);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">688</td>
    <td class="codeLine">  return std::make_pair(DstRegSize > SrcRegSize, DstRegSize < SrcRegSize);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">689</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">689</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">690</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">690</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">691</td>
    <td class="codeLine">void MipsSEInstrInfo::expandPseudoMFHiLo(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">691</td>
    <td class="codeLine">void MipsSEInstrInfo::expandPseudoMFHiLo(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">692</td>
    <td class="codeLine">                                         MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">692</td>
    <td class="codeLine">                                         MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">693</td>
    <td class="codeLine">                                         unsigned NewOpc) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">693</td>
    <td class="codeLine">                                         unsigned NewOpc) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">694</td>
    <td class="codeLine">  BuildMI(MBB, I, I->getDebugLoc(), get(NewOpc), I->getOperand(0).getReg());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">694</td>
    <td class="codeLine">  BuildMI(MBB, I, I->getDebugLoc(), get(NewOpc), I->getOperand(0).getReg());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">695</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">695</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">696</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">696</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">697</td>
    <td class="codeLine">void MipsSEInstrInfo::expandPseudoMTLoHi(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">697</td>
    <td class="codeLine">void MipsSEInstrInfo::expandPseudoMTLoHi(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">698</td>
    <td class="codeLine">                                         MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">698</td>
    <td class="codeLine">                                         MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">699</td>
    <td class="codeLine">                                         unsigned LoOpc,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">699</td>
    <td class="codeLine">                                         unsigned LoOpc,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">700</td>
    <td class="codeLine">                                         unsigned HiOpc,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">700</td>
    <td class="codeLine">                                         unsigned HiOpc,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">701</td>
    <td class="codeLine">                                         bool HasExplicitDef) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">701</td>
    <td class="codeLine">                                         bool HasExplicitDef) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">702</td>
    <td class="codeLine">  // Expand</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">702</td>
    <td class="codeLine">  // Expand</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">703</td>
    <td class="codeLine">  //  lo_hi pseudomtlohi $gpr0, $gpr1</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">703</td>
    <td class="codeLine">  //  lo_hi pseudomtlohi $gpr0, $gpr1</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">704</td>
    <td class="codeLine">  // to these two instructions:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">704</td>
    <td class="codeLine">  // to these two instructions:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">705</td>
    <td class="codeLine">  //  mtlo $gpr0</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">705</td>
    <td class="codeLine">  //  mtlo $gpr0</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">706</td>
    <td class="codeLine">  //  mthi $gpr1</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">706</td>
    <td class="codeLine">  //  mthi $gpr1</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">707</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">707</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">708</td>
    <td class="codeLine">  DebugLoc DL = I->getDebugLoc();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">708</td>
    <td class="codeLine">  DebugLoc DL = I->getDebugLoc();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">709</td>
    <td class="codeLine">  const MachineOperand &SrcLo = I->getOperand(1), &SrcHi = I->getOperand(2);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">709</td>
    <td class="codeLine">  const MachineOperand &SrcLo = I->getOperand(1), &SrcHi = I->getOperand(2);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">710</td>
    <td class="codeLine">  MachineInstrBuilder LoInst = BuildMI(MBB, I, DL, get(LoOpc));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">710</td>
    <td class="codeLine">  MachineInstrBuilder LoInst = BuildMI(MBB, I, DL, get(LoOpc));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">711</td>
    <td class="codeLine">  MachineInstrBuilder HiInst = BuildMI(MBB, I, DL, get(HiOpc));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">711</td>
    <td class="codeLine">  MachineInstrBuilder HiInst = BuildMI(MBB, I, DL, get(HiOpc));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">712</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">712</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">713</td>
    <td class="codeLine">  // Add lo/hi registers if the mtlo/hi instructions created have explicit</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">713</td>
    <td class="codeLine">  // Add lo/hi registers if the mtlo/hi instructions created have explicit</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">714</td>
    <td class="codeLine">  // def registers.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">714</td>
    <td class="codeLine">  // def registers.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">715</td>
    <td class="codeLine">  if (HasExplicitDef) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">715</td>
    <td class="codeLine">  if (HasExplicitDef) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">716</td>
    <td class="codeLine">    Register DstReg = I->getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">716</td>
    <td class="codeLine">    Register DstReg = I->getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">717</td>
    <td class="codeLine">    Register DstLo = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">717</td>
    <td class="codeLine">    Register DstLo = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">718</td>
    <td class="codeLine">    Register DstHi = getRegisterInfo().getSubReg(DstReg, Mips::sub_hi);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">718</td>
    <td class="codeLine">    Register DstHi = getRegisterInfo().getSubReg(DstReg, Mips::sub_hi);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">719</td>
    <td class="codeLine">    LoInst.addReg(DstLo, RegState::Define);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">719</td>
    <td class="codeLine">    LoInst.addReg(DstLo, RegState::Define);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">720</td>
    <td class="codeLine">    HiInst.addReg(DstHi, RegState::Define);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">720</td>
    <td class="codeLine">    HiInst.addReg(DstHi, RegState::Define);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">721</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">721</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">722</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">722</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">723</td>
    <td class="codeLine">  LoInst.addReg(SrcLo.getReg(), getKillRegState(SrcLo.isKill()));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">723</td>
    <td class="codeLine">  LoInst.addReg(SrcLo.getReg(), getKillRegState(SrcLo.isKill()));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">724</td>
    <td class="codeLine">  HiInst.addReg(SrcHi.getReg(), getKillRegState(SrcHi.isKill()));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">724</td>
    <td class="codeLine">  HiInst.addReg(SrcHi.getReg(), getKillRegState(SrcHi.isKill()));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">725</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">725</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">726</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">726</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">727</td>
    <td class="codeLine">void MipsSEInstrInfo::expandCvtFPInt(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">727</td>
    <td class="codeLine">void MipsSEInstrInfo::expandCvtFPInt(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">728</td>
    <td class="codeLine">                                     MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">728</td>
    <td class="codeLine">                                     MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">729</td>
    <td class="codeLine">                                     unsigned CvtOpc, unsigned MovOpc,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">729</td>
    <td class="codeLine">                                     unsigned CvtOpc, unsigned MovOpc,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">730</td>
    <td class="codeLine">                                     bool IsI64) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">730</td>
    <td class="codeLine">                                     bool IsI64) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">731</td>
    <td class="codeLine">  const MCInstrDesc &CvtDesc = get(CvtOpc), &MovDesc = get(MovOpc);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">731</td>
    <td class="codeLine">  const MCInstrDesc &CvtDesc = get(CvtOpc), &MovDesc = get(MovOpc);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">732</td>
    <td class="codeLine">  const MachineOperand &Dst = I->getOperand(0), &Src = I->getOperand(1);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">732</td>
    <td class="codeLine">  const MachineOperand &Dst = I->getOperand(0), &Src = I->getOperand(1);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">733</td>
    <td class="codeLine">  unsigned DstReg = Dst.getReg(), SrcReg = Src.getReg(), TmpReg = DstReg;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">733</td>
    <td class="codeLine">  unsigned DstReg = Dst.getReg(), SrcReg = Src.getReg(), TmpReg = DstReg;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">734</td>
    <td class="codeLine">  unsigned KillSrc =  getKillRegState(Src.isKill());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">734</td>
    <td class="codeLine">  unsigned KillSrc =  getKillRegState(Src.isKill());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">735</td>
    <td class="codeLine">  DebugLoc DL = I->getDebugLoc();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">735</td>
    <td class="codeLine">  DebugLoc DL = I->getDebugLoc();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">736</td>
    <td class="codeLine">  bool DstIsLarger, SrcIsLarger;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">736</td>
    <td class="codeLine">  bool DstIsLarger, SrcIsLarger;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">737</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">737</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">738</td>
    <td class="codeLine">  std::tie(DstIsLarger, SrcIsLarger) =</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">738</td>
    <td class="codeLine">  std::tie(DstIsLarger, SrcIsLarger) =</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">739</td>
    <td class="codeLine">      compareOpndSize(CvtOpc, *MBB.getParent());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">739</td>
    <td class="codeLine">      compareOpndSize(CvtOpc, *MBB.getParent());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">740</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">740</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">741</td>
    <td class="codeLine">  if (DstIsLarger)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">741</td>
    <td class="codeLine">  if (DstIsLarger)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">742</td>
    <td class="codeLine">    TmpReg = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">742</td>
    <td class="codeLine">    TmpReg = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">743</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">743</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">744</td>
    <td class="codeLine">  if (SrcIsLarger)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">744</td>
    <td class="codeLine">  if (SrcIsLarger)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">745</td>
    <td class="codeLine">    DstReg = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">745</td>
    <td class="codeLine">    DstReg = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">746</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">746</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">747</td>
    <td class="codeLine">  BuildMI(MBB, I, DL, MovDesc, TmpReg).addReg(SrcReg, KillSrc);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">747</td>
    <td class="codeLine">  BuildMI(MBB, I, DL, MovDesc, TmpReg).addReg(SrcReg, KillSrc);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">748</td>
    <td class="codeLine">  BuildMI(MBB, I, DL, CvtDesc, DstReg).addReg(TmpReg, RegState::Kill);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">748</td>
    <td class="codeLine">  BuildMI(MBB, I, DL, CvtDesc, DstReg).addReg(TmpReg, RegState::Kill);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">749</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">749</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">750</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">750</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">751</td>
    <td class="codeLine">void MipsSEInstrInfo::expandExtractElementF64(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">751</td>
    <td class="codeLine">void MipsSEInstrInfo::expandExtractElementF64(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">752</td>
    <td class="codeLine">                                              MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">752</td>
    <td class="codeLine">                                              MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">753</td>
    <td class="codeLine">                                              bool isMicroMips,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">753</td>
    <td class="codeLine">                                              bool isMicroMips,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">754</td>
    <td class="codeLine">                                              bool FP64) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">754</td>
    <td class="codeLine">                                              bool FP64) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">755</td>
    <td class="codeLine">  Register DstReg = I->getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">755</td>
    <td class="codeLine">  Register DstReg = I->getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">756</td>
    <td class="codeLine">  Register SrcReg = I->getOperand(1).getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">756</td>
    <td class="codeLine">  Register SrcReg = I->getOperand(1).getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">757</td>
    <td class="codeLine">  unsigned N = I->getOperand(2).getImm();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">757</td>
    <td class="codeLine">  unsigned N = I->getOperand(2).getImm();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">758</td>
    <td class="codeLine">  DebugLoc dl = I->getDebugLoc();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">758</td>
    <td class="codeLine">  DebugLoc dl = I->getDebugLoc();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">759</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">759</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">760</td>
    <td class="codeLine">  assert(N < 2 && "Invalid immediate");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">760</td>
    <td class="codeLine">  assert(N < 2 && "Invalid immediate");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">761</td>
    <td class="codeLine">  unsigned SubIdx = N ? Mips::sub_hi : Mips::sub_lo;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">761</td>
    <td class="codeLine">  unsigned SubIdx = N ? Mips::sub_hi : Mips::sub_lo;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">762</td>
    <td class="codeLine">  Register SubReg = getRegisterInfo().getSubReg(SrcReg, SubIdx);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">762</td>
    <td class="codeLine">  Register SubReg = getRegisterInfo().getSubReg(SrcReg, SubIdx);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">763</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">763</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">764</td>
    <td class="codeLine">  // FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">764</td>
    <td class="codeLine">  // FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">765</td>
    <td class="codeLine">  // in MipsSEFrameLowering.cpp.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">765</td>
    <td class="codeLine">  // in MipsSEFrameLowering.cpp.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">766</td>
    <td class="codeLine">  assert(!(Subtarget.isABI_FPXX() && !Subtarget.hasMips32r2()));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">766</td>
    <td class="codeLine">  assert(!(Subtarget.isABI_FPXX() && !Subtarget.hasMips32r2()));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">767</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">767</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">768</td>
    <td class="codeLine">  // FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">768</td>
    <td class="codeLine">  // FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">769</td>
    <td class="codeLine">  // in MipsSEFrameLowering.cpp.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">769</td>
    <td class="codeLine">  // in MipsSEFrameLowering.cpp.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">770</td>
    <td class="codeLine">  assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg()));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">770</td>
    <td class="codeLine">  assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg()));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">771</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">771</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">772</td>
    <td class="codeLine">  if (SubIdx == Mips::sub_hi && Subtarget.hasMTHC1()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">772</td>
    <td class="codeLine">  if (SubIdx == Mips::sub_hi && Subtarget.hasMTHC1()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">773</td>
    <td class="codeLine">    // FIXME: Strictly speaking MFHC1 only reads the top 32-bits however, we</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">773</td>
    <td class="codeLine">    // FIXME: Strictly speaking MFHC1 only reads the top 32-bits however, we</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">774</td>
    <td class="codeLine">    //        claim to read the whole 64-bits as part of a white lie used to</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">774</td>
    <td class="codeLine">    //        claim to read the whole 64-bits as part of a white lie used to</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">775</td>
    <td class="codeLine">    //        temporarily work around a widespread bug in the -mfp64 support.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">775</td>
    <td class="codeLine">    //        temporarily work around a widespread bug in the -mfp64 support.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">776</td>
    <td class="codeLine">    //        The problem is that none of the 32-bit fpu ops mention the fact</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">776</td>
    <td class="codeLine">    //        The problem is that none of the 32-bit fpu ops mention the fact</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">777</td>
    <td class="codeLine">    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">777</td>
    <td class="codeLine">    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">778</td>
    <td class="codeLine">    //        requires a major overhaul of the FPU implementation which can't</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">778</td>
    <td class="codeLine">    //        requires a major overhaul of the FPU implementation which can't</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">779</td>
    <td class="codeLine">    //        be done right now due to time constraints.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">779</td>
    <td class="codeLine">    //        be done right now due to time constraints.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">780</td>
    <td class="codeLine">    //        MFHC1 is one of two instructions that are affected since they are</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">780</td>
    <td class="codeLine">    //        MFHC1 is one of two instructions that are affected since they are</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">781</td>
    <td class="codeLine">    //        the only instructions that don't read the lower 32-bits.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">781</td>
    <td class="codeLine">    //        the only instructions that don't read the lower 32-bits.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">782</td>
    <td class="codeLine">    //        We therefore pretend that it reads the bottom 32-bits to</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">782</td>
    <td class="codeLine">    //        We therefore pretend that it reads the bottom 32-bits to</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">783</td>
    <td class="codeLine">    //        artificially create a dependency and prevent the scheduler</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">783</td>
    <td class="codeLine">    //        artificially create a dependency and prevent the scheduler</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">784</td>
    <td class="codeLine">    //        changing the behaviour of the code.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">784</td>
    <td class="codeLine">    //        changing the behaviour of the code.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">785</td>
    <td class="codeLine">    BuildMI(MBB, I, dl,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">785</td>
    <td class="codeLine">    BuildMI(MBB, I, dl,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">786</td>
    <td class="codeLine">            get(isMicroMips ? (FP64 ? Mips::MFHC1_D64_MM : Mips::MFHC1_D32_MM)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">786</td>
    <td class="codeLine">            get(isMicroMips ? (FP64 ? Mips::MFHC1_D64_MM : Mips::MFHC1_D32_MM)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">787</td>
    <td class="codeLine">                            : (FP64 ? Mips::MFHC1_D64 : Mips::MFHC1_D32)),</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">787</td>
    <td class="codeLine">                            : (FP64 ? Mips::MFHC1_D64 : Mips::MFHC1_D32)),</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">788</td>
    <td class="codeLine">            DstReg)</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">788</td>
    <td class="codeLine">            DstReg)</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">789</td>
    <td class="codeLine">        .addReg(SrcReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">789</td>
    <td class="codeLine">        .addReg(SrcReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">790</td>
    <td class="codeLine">  } else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">790</td>
    <td class="codeLine">  } else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">791</td>
    <td class="codeLine">    BuildMI(MBB, I, dl, get(Mips::MFC1), DstReg).addReg(SubReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">791</td>
    <td class="codeLine">    BuildMI(MBB, I, dl, get(Mips::MFC1), DstReg).addReg(SubReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">792</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">792</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">793</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">793</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">794</td>
    <td class="codeLine">void MipsSEInstrInfo::expandBuildPairF64(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">794</td>
    <td class="codeLine">void MipsSEInstrInfo::expandBuildPairF64(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">795</td>
    <td class="codeLine">                                         MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">795</td>
    <td class="codeLine">                                         MachineBasicBlock::iterator I,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">796</td>
    <td class="codeLine">                                         bool isMicroMips, bool FP64) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">796</td>
    <td class="codeLine">                                         bool isMicroMips, bool FP64) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">797</td>
    <td class="codeLine">  Register DstReg = I->getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">797</td>
    <td class="codeLine">  Register DstReg = I->getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">798</td>
    <td class="codeLine">  unsigned LoReg = I->getOperand(1).getReg(), HiReg = I->getOperand(2).getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">798</td>
    <td class="codeLine">  unsigned LoReg = I->getOperand(1).getReg(), HiReg = I->getOperand(2).getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">799</td>
    <td class="codeLine">  const MCInstrDesc& Mtc1Tdd = get(Mips::MTC1);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">799</td>
    <td class="codeLine">  const MCInstrDesc& Mtc1Tdd = get(Mips::MTC1);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">800</td>
    <td class="codeLine">  DebugLoc dl = I->getDebugLoc();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">800</td>
    <td class="codeLine">  DebugLoc dl = I->getDebugLoc();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">801</td>
    <td class="codeLine">  const TargetRegisterInfo &TRI = getRegisterInfo();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">801</td>
    <td class="codeLine">  const TargetRegisterInfo &TRI = getRegisterInfo();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">802</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">802</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">803</td>
    <td class="codeLine">  // When mthc1 is available, use:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">803</td>
    <td class="codeLine">  // When mthc1 is available, use:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">804</td>
    <td class="codeLine">  //   mtc1 Lo, $fp</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">804</td>
    <td class="codeLine">  //   mtc1 Lo, $fp</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">805</td>
    <td class="codeLine">  //   mthc1 Hi, $fp</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">805</td>
    <td class="codeLine">  //   mthc1 Hi, $fp</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">806</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">806</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">807</td>
    <td class="codeLine">  // Otherwise, for O32 FPXX ABI:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">807</td>
    <td class="codeLine">  // Otherwise, for O32 FPXX ABI:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">808</td>
    <td class="codeLine">  //   spill + reload via ldc1</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">808</td>
    <td class="codeLine">  //   spill + reload via ldc1</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">809</td>
    <td class="codeLine">  // This case is handled by the frame lowering code.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">809</td>
    <td class="codeLine">  // This case is handled by the frame lowering code.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">810</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">810</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">811</td>
    <td class="codeLine">  // Otherwise, for FP32:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">811</td>
    <td class="codeLine">  // Otherwise, for FP32:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">812</td>
    <td class="codeLine">  //   mtc1 Lo, $fp</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">812</td>
    <td class="codeLine">  //   mtc1 Lo, $fp</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">813</td>
    <td class="codeLine">  //   mtc1 Hi, $fp + 1</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">813</td>
    <td class="codeLine">  //   mtc1 Hi, $fp + 1</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">814</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">814</td>
    <td class="codeLine">  //</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">815</td>
    <td class="codeLine">  // The case where dmtc1 is available doesn't need to be handled here</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">815</td>
    <td class="codeLine">  // The case where dmtc1 is available doesn't need to be handled here</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">816</td>
    <td class="codeLine">  // because it never creates a BuildPairF64 node.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">816</td>
    <td class="codeLine">  // because it never creates a BuildPairF64 node.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">817</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">817</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">818</td>
    <td class="codeLine">  // FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">818</td>
    <td class="codeLine">  // FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">819</td>
    <td class="codeLine">  // in MipsSEFrameLowering.cpp.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">819</td>
    <td class="codeLine">  // in MipsSEFrameLowering.cpp.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">820</td>
    <td class="codeLine">  assert(!(Subtarget.isABI_FPXX() && !Subtarget.hasMips32r2()));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">820</td>
    <td class="codeLine">  assert(!(Subtarget.isABI_FPXX() && !Subtarget.hasMips32r2()));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">821</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">821</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">822</td>
    <td class="codeLine">  // FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">822</td>
    <td class="codeLine">  // FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">823</td>
    <td class="codeLine">  // in MipsSEFrameLowering.cpp.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">823</td>
    <td class="codeLine">  // in MipsSEFrameLowering.cpp.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">824</td>
    <td class="codeLine">  assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg()));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">824</td>
    <td class="codeLine">  assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg()));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">825</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">825</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">826</td>
    <td class="codeLine">  BuildMI(MBB, I, dl, Mtc1Tdd, TRI.getSubReg(DstReg, Mips::sub_lo))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">826</td>
    <td class="codeLine">  BuildMI(MBB, I, dl, Mtc1Tdd, TRI.getSubReg(DstReg, Mips::sub_lo))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">827</td>
    <td class="codeLine">    .addReg(LoReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">827</td>
    <td class="codeLine">    .addReg(LoReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">828</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">828</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">829</td>
    <td class="codeLine">  if (Subtarget.hasMTHC1()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">829</td>
    <td class="codeLine">  if (Subtarget.hasMTHC1()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">830</td>
    <td class="codeLine">    // FIXME: The .addReg(DstReg) is a white lie used to temporarily work</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">830</td>
    <td class="codeLine">    // FIXME: The .addReg(DstReg) is a white lie used to temporarily work</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">831</td>
    <td class="codeLine">    //        around a widespread bug in the -mfp64 support.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">831</td>
    <td class="codeLine">    //        around a widespread bug in the -mfp64 support.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">832</td>
    <td class="codeLine">    //        The problem is that none of the 32-bit fpu ops mention the fact</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">832</td>
    <td class="codeLine">    //        The problem is that none of the 32-bit fpu ops mention the fact</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">833</td>
    <td class="codeLine">    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">833</td>
    <td class="codeLine">    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">834</td>
    <td class="codeLine">    //        requires a major overhaul of the FPU implementation which can't</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">834</td>
    <td class="codeLine">    //        requires a major overhaul of the FPU implementation which can't</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">835</td>
    <td class="codeLine">    //        be done right now due to time constraints.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">835</td>
    <td class="codeLine">    //        be done right now due to time constraints.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">836</td>
    <td class="codeLine">    //        MTHC1 is one of two instructions that are affected since they are</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">836</td>
    <td class="codeLine">    //        MTHC1 is one of two instructions that are affected since they are</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">837</td>
    <td class="codeLine">    //        the only instructions that don't read the lower 32-bits.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">837</td>
    <td class="codeLine">    //        the only instructions that don't read the lower 32-bits.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">838</td>
    <td class="codeLine">    //        We therefore pretend that it reads the bottom 32-bits to</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">838</td>
    <td class="codeLine">    //        We therefore pretend that it reads the bottom 32-bits to</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">839</td>
    <td class="codeLine">    //        artificially create a dependency and prevent the scheduler</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">839</td>
    <td class="codeLine">    //        artificially create a dependency and prevent the scheduler</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">840</td>
    <td class="codeLine">    //        changing the behaviour of the code.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">840</td>
    <td class="codeLine">    //        changing the behaviour of the code.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">841</td>
    <td class="codeLine">    BuildMI(MBB, I, dl,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">841</td>
    <td class="codeLine">    BuildMI(MBB, I, dl,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">842</td>
    <td class="codeLine">            get(isMicroMips ? (FP64 ? Mips::MTHC1_D64_MM : Mips::MTHC1_D32_MM)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">842</td>
    <td class="codeLine">            get(isMicroMips ? (FP64 ? Mips::MTHC1_D64_MM : Mips::MTHC1_D32_MM)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">843</td>
    <td class="codeLine">                            : (FP64 ? Mips::MTHC1_D64 : Mips::MTHC1_D32)),</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">843</td>
    <td class="codeLine">                            : (FP64 ? Mips::MTHC1_D64 : Mips::MTHC1_D32)),</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">844</td>
    <td class="codeLine">            DstReg)</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">844</td>
    <td class="codeLine">            DstReg)</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">845</td>
    <td class="codeLine">        .addReg(DstReg)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">845</td>
    <td class="codeLine">        .addReg(DstReg)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">846</td>
    <td class="codeLine">        .addReg(HiReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">846</td>
    <td class="codeLine">        .addReg(HiReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">847</td>
    <td class="codeLine">  } else if (Subtarget.isABI_FPXX())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">847</td>
    <td class="codeLine">  } else if (Subtarget.isABI_FPXX())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">848</td>
    <td class="codeLine">    llvm_unreachable("BuildPairF64 not expanded in frame lowering code!");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">848</td>
    <td class="codeLine">    llvm_unreachable("BuildPairF64 not expanded in frame lowering code!");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">849</td>
    <td class="codeLine">  else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">849</td>
    <td class="codeLine">  else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">850</td>
    <td class="codeLine">    BuildMI(MBB, I, dl, Mtc1Tdd, TRI.getSubReg(DstReg, Mips::sub_hi))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">850</td>
    <td class="codeLine">    BuildMI(MBB, I, dl, Mtc1Tdd, TRI.getSubReg(DstReg, Mips::sub_hi))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">851</td>
    <td class="codeLine">      .addReg(HiReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">851</td>
    <td class="codeLine">      .addReg(HiReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">852</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">852</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">853</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">853</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">854</td>
    <td class="codeLine">void MipsSEInstrInfo::expandEhReturn(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">854</td>
    <td class="codeLine">void MipsSEInstrInfo::expandEhReturn(MachineBasicBlock &MBB,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">855</td>
    <td class="codeLine">                                     MachineBasicBlock::iterator I) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">855</td>
    <td class="codeLine">                                     MachineBasicBlock::iterator I) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">856</td>
    <td class="codeLine">  // This pseudo instruction is generated as part of the lowering of</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">856</td>
    <td class="codeLine">  // This pseudo instruction is generated as part of the lowering of</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">857</td>
    <td class="codeLine">  // ISD::EH_RETURN. We convert it to a stack increment by OffsetReg, and</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">857</td>
    <td class="codeLine">  // ISD::EH_RETURN. We convert it to a stack increment by OffsetReg, and</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">858</td>
    <td class="codeLine">  // indirect jump to TargetReg</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">858</td>
    <td class="codeLine">  // indirect jump to TargetReg</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">859</td>
    <td class="codeLine">  MipsABIInfo ABI = Subtarget.getABI();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">859</td>
    <td class="codeLine">  MipsABIInfo ABI = Subtarget.getABI();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">860</td>
    <td class="codeLine">  unsigned ADDU = ABI.GetPtrAdduOp();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">860</td>
    <td class="codeLine">  unsigned ADDU = ABI.GetPtrAdduOp();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">861</td>
    <td class="codeLine">  unsigned SP = Subtarget.isGP64bit() ? Mips::SP_64 : Mips::SP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">861</td>
    <td class="codeLine">  unsigned SP = Subtarget.isGP64bit() ? Mips::SP_64 : Mips::SP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">862</td>
    <td class="codeLine">  unsigned RA = Subtarget.isGP64bit() ? Mips::RA_64 : Mips::RA;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">862</td>
    <td class="codeLine">  unsigned RA = Subtarget.isGP64bit() ? Mips::RA_64 : Mips::RA;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">863</td>
    <td class="codeLine">  unsigned T9 = Subtarget.isGP64bit() ? Mips::T9_64 : Mips::T9;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">863</td>
    <td class="codeLine">  unsigned T9 = Subtarget.isGP64bit() ? Mips::T9_64 : Mips::T9;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">864</td>
    <td class="codeLine">  unsigned ZERO = Subtarget.isGP64bit() ? Mips::ZERO_64 : Mips::ZERO;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">864</td>
    <td class="codeLine">  unsigned ZERO = Subtarget.isGP64bit() ? Mips::ZERO_64 : Mips::ZERO;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">865</td>
    <td class="codeLine">  Register OffsetReg = I->getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">865</td>
    <td class="codeLine">  Register OffsetReg = I->getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">866</td>
    <td class="codeLine">  Register TargetReg = I->getOperand(1).getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">866</td>
    <td class="codeLine">  Register TargetReg = I->getOperand(1).getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">867</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">867</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">868</td>
    <td class="codeLine">  // addu $ra, $v0, $zero</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">868</td>
    <td class="codeLine">  // addu $ra, $v0, $zero</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">869</td>
    <td class="codeLine">  // addu $sp, $sp, $v1</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">869</td>
    <td class="codeLine">  // addu $sp, $sp, $v1</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">870</td>
    <td class="codeLine">  // jr   $ra (via RetRA)</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">870</td>
    <td class="codeLine">  // jr   $ra (via RetRA)</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">871</td>
    <td class="codeLine">  const TargetMachine &TM = MBB.getParent()->getTarget();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">871</td>
    <td class="codeLine">  const TargetMachine &TM = MBB.getParent()->getTarget();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">872</td>
    <td class="codeLine">  if (TM.isPositionIndependent())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">872</td>
    <td class="codeLine">  if (TM.isPositionIndependent())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">873</td>
    <td class="codeLine">    BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), T9)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">873</td>
    <td class="codeLine">    BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), T9)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">874</td>
    <td class="codeLine">        .addReg(TargetReg)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">874</td>
    <td class="codeLine">        .addReg(TargetReg)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">875</td>
    <td class="codeLine">        .addReg(ZERO);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">875</td>
    <td class="codeLine">        .addReg(ZERO);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">876</td>
    <td class="codeLine">  BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), RA)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">876</td>
    <td class="codeLine">  BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), RA)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">877</td>
    <td class="codeLine">      .addReg(TargetReg)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">877</td>
    <td class="codeLine">      .addReg(TargetReg)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">878</td>
    <td class="codeLine">      .addReg(ZERO);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">878</td>
    <td class="codeLine">      .addReg(ZERO);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">879</td>
    <td class="codeLine">  BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), SP).addReg(SP).addReg(OffsetReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">879</td>
    <td class="codeLine">  BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), SP).addReg(SP).addReg(OffsetReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">880</td>
    <td class="codeLine">  expandRetRA(MBB, I);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">880</td>
    <td class="codeLine">  expandRetRA(MBB, I);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">881</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">881</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">882</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">882</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">883</td>
    <td class="codeLine coveredLine">const MipsInstrInfo *llvm::createMipsSEInstrInfo(const MipsSubtarget &STI) {</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">883</td>
    <td class="codeLine coveredLine">const MipsInstrInfo *llvm::createMipsSEInstrInfo(const MipsSubtarget &STI) {</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">884</td>
    <td class="codeLine coveredLine">  return new MipsSEInstrInfo(STI);</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">884</td>
    <td class="codeLine coveredLine">  return new MipsSEInstrInfo(STI);</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">885</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">885</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">886</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">886</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
</table>
    </div>
    <button id="myBtn" onclick="topFunction()" title="Go to top" type="button">Top</button>
    <script src="../Javascript/drop_down.js"></script>
    <script src="../Javascript/top_button.js"></script>
  </body>
</html>