git clone --depth 1 --no-tags https://github.com/SinghalNaina/Two_stage_opamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724425338
git clone --depth 1 --no-tags https://github.com/stark-phoenix/CNN-Inference-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724924472
git clone --depth 1 --no-tags https://github.com/WarrenNou/ECE-128-LAB-11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725376173
git clone --depth 1 --no-tags https://github.com/odguzmanv/CoinMaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725243058
git clone --depth 1 --no-tags https://github.com/engrakmal/USRT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727682924
git clone --depth 1 --no-tags https://github.com/mustafaarslan0/gf180mpw_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727687237
git clone --depth 1 --no-tags https://github.com/JThr3e/AdventOfCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725942603
git clone --depth 1 --no-tags https://github.com/Ananya22131/ANN_IIITD2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730109397
git clone --depth 1 --no-tags https://github.com/rlf-arlut/eposhh_fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730368982
git clone --depth 1 --no-tags https://github.com/NirupamYashas/Information_Leakage_RTL_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730482653
git clone --depth 1 --no-tags https://github.com/theanhiti/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730463869
git clone --depth 1 --no-tags https://github.com/Ivan890129/cad_hw3_power.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726488716
git clone --depth 1 --no-tags https://github.com/uday-b-n/RISCV_major_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731084762
git clone --depth 1 --no-tags https://github.com/rogeermv/nono.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730855186
git clone --depth 1 --no-tags https://github.com/russellfriesenhahn/gf180-mpw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730889330
git clone --depth 1 --no-tags https://github.com/AliMaher15/Automatic-Garage-Door-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730898373
git clone --depth 1 --no-tags https://github.com/talhaiqbal-10xe/algo_hardware_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731482775
git clone --depth 1 --no-tags https://github.com/ethanajohnston/BlackjackVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726864025
git clone --depth 1 --no-tags https://github.com/Jmairn/towergame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731768232
git clone --depth 1 --no-tags https://github.com/matheusbarret0/Pratica_laboratorial_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731730341
git clone --depth 1 --no-tags https://github.com/Aniket-Bodele/SFFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731629499
git clone --depth 1 --no-tags https://github.com/Shodz14/Low-Power-Configurable-Multi-Clock-Digital-System-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732042932
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_int_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731801506
git clone --depth 1 --no-tags https://github.com/Nomdinoh/Single-Cycle-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732373279
git clone --depth 1 --no-tags https://github.com/brian-mortimer/pulse-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731298888
git clone --depth 1 --no-tags https://github.com/liuchao6355/SM4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732315165
git clone --depth 1 --no-tags https://github.com/RandyMcSavage/2048FPGAProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732246940
git clone --depth 1 --no-tags https://github.com/Sam-Shuman/Rhythm-Hero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731816909
git clone --depth 1 --no-tags https://github.com/inmare/verilog_vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727617844
git clone --depth 1 --no-tags https://github.com/sdmetzger/iceBreakerExample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724172658
git clone --depth 1 --no-tags https://github.com/syedzuhairabbasrizvi/AbyssEscape-A-DLD-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725431069
git clone --depth 1 --no-tags https://github.com/jhdonghj/BUAA-CO-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731836186
git clone --depth 1 --no-tags https://github.com/Squareless-XD/2023Fall-UCAS-CALab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730261036
git clone --depth 1 --no-tags https://github.com/MohdYasser1/8259A-PIC-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727373505
git clone --depth 1 --no-tags https://github.com/YoussefGobran/PIC-8259-Arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727320973
git clone --depth 1 --no-tags https://github.com/vocandaoven/mathfundmental.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727196883
git clone --depth 1 --no-tags https://github.com/CharanMV2913/VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726331094
git clone --depth 1 --no-tags https://github.com/MODKWODK/LAB4-2-MIX-LAB3-FIR-LAB4-1-WITH-WISHBOND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728594927
git clone --depth 1 --no-tags https://github.com/MahdiHaeri/Verilog_Logic_Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731025845
git clone --depth 1 --no-tags https://github.com/mikeakohn/m6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731811304
git clone --depth 1 --no-tags https://github.com/SHIVANANDA23/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731101404
git clone --depth 1 --no-tags https://github.com/gabrielroman1107/ICOM4215-MIPS_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724880263
git clone --depth 1 --no-tags https://github.com/PrathikshaRBhat/Verilog-HDL-Mini-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731880566
git clone --depth 1 --no-tags https://github.com/YoussefNasser11/Low-Power-Multi-Clock-Digital-System-using-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729352899
git clone --depth 1 --no-tags https://github.com/davi-btr/Spectrum_Analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724675735
git clone --depth 1 --no-tags https://github.com/ImtiyazAli1997/Verilog_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725655381
git clone --depth 1 --no-tags https://github.com/AliMaher15/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730893237
git clone --depth 1 --no-tags https://github.com/FatTran/SDRAM_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728116269
git clone --depth 1 --no-tags https://github.com/RawanMostafa08/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729148378
git clone --depth 1 --no-tags https://github.com/budude2/openfpga-GBC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736787151
git clone --depth 1 --no-tags https://github.com/hkust-zhiyao/MasterRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732897800
git clone --depth 1 --no-tags https://github.com/wangyuxiao2000/ccsds-ldpc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736610633
git clone --depth 1 --no-tags https://github.com/AwesomeDolphin/openFPGA-SpaceInvaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736367484
git clone --depth 1 --no-tags https://github.com/secworks/verilator_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735275328
git clone --depth 1 --no-tags https://github.com/EhsanShahbazii/Digital-VLSI-System-Design-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737735921
git clone --depth 1 --no-tags https://github.com/cnily03-hive/single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733944919
git clone --depth 1 --no-tags https://github.com/Slamy/fpga-composite-video.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734018424
git clone --depth 1 --no-tags https://github.com/davidbroughsmyth/riscv-hdp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733051452
git clone --depth 1 --no-tags https://github.com/alibaba-damo-academy/damo-npu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733288849
git clone --depth 1 --no-tags https://github.com/asimkhan8107/AMBA-AHB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734757104
git clone --depth 1 --no-tags https://github.com/Mohammed-Abed-Alkareem/Simple-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737095618
git clone --depth 1 --no-tags https://github.com/ZXMicroJack/mist-ports.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737132222
git clone --depth 1 --no-tags https://github.com/ffhh927/NSCSCC-2023-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735029002
git clone --depth 1 --no-tags https://github.com/xin-li-sdu/Cryptography-Engineering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738522667
git clone --depth 1 --no-tags https://github.com/MiiKiyoshi/Marios_Coin_Collection_Adventure-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735279305
git clone --depth 1 --no-tags https://github.com/wu1564/SOC_LAB_DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733546086
git clone --depth 1 --no-tags https://github.com/Ponponri/SOC_Final_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736504764
git clone --depth 1 --no-tags https://github.com/jack74387/tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737952073
git clone --depth 1 --no-tags https://github.com/chenjunhao0315/wordEc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735349753
git clone --depth 1 --no-tags https://github.com/ARX-0/RISC-V_single_cycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737300979
git clone --depth 1 --no-tags https://github.com/faa00/Tang_MEGA_138K_Pro_Dock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733596709
git clone --depth 1 --no-tags https://github.com/alidakik/FPGA-Digital-Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738551355
git clone --depth 1 --no-tags https://github.com/XuanxuanRao/BUAA_2023_CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733070294
git clone --depth 1 --no-tags https://github.com/wu1564/systolic_array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733964019
git clone --depth 1 --no-tags https://github.com/userofmeet27/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733955277
git clone --depth 1 --no-tags https://github.com/Ajaymalolan/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734791300
git clone --depth 1 --no-tags https://github.com/GeeK21235/router2x2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738060475
git clone --depth 1 --no-tags https://github.com/li-yiyang/one-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735098845
git clone --depth 1 --no-tags https://github.com/mcclure/analogue-core-template-amaranth-variants.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737089232
git clone --depth 1 --no-tags https://github.com/kento2247/mp_exp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732849508
git clone --depth 1 --no-tags https://github.com/akaArmin/jku-tt06-7-segment-FUN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732959527
git clone --depth 1 --no-tags https://github.com/OrGolan12/RISC-V-Project-OB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732671047
git clone --depth 1 --no-tags https://github.com/HayatGamal2000/SAP-1-Processor-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736762270
git clone --depth 1 --no-tags https://github.com/giebfried/leet_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737207173
git clone --depth 1 --no-tags https://github.com/andy1147/IMG2COL_GEMM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737743065
git clone --depth 1 --no-tags https://github.com/AlperenBaris/Amiral_Batti.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738491878
git clone --depth 1 --no-tags https://github.com/zhanhc21/2023_COD_pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732602839
git clone --depth 1 --no-tags https://github.com/KonataLin/KonataNPU-MonoCycleVersion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737986456
git clone --depth 1 --no-tags https://github.com/Strivekaudani/64-QAM-Modulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736770173
git clone --depth 1 --no-tags https://github.com/rohann-9/100daysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738065424
git clone --depth 1 --no-tags https://github.com/Nipun-9420/Simple_counter_switch_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735507517
git clone --depth 1 --no-tags https://github.com/yenzu0329/ICLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735945810
git clone --depth 1 --no-tags https://github.com/TejasAshokR/7-segment_LED_display_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732585554
git clone --depth 1 --no-tags https://github.com/manish03/LDPCENCDEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735723989
