
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.02

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: pipeline_count[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.17    1.31    1.52    1.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.31    0.00    1.72 ^ pipeline_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.72   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ pipeline_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.43    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  1.30   slack (MET)


Startpoint: wr_en_pipe[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_en_pipe[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_en_pipe[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.00    0.05    0.35    0.35 v wr_en_pipe[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         wr_en_pipe[0] (net)
                  0.05    0.00    0.35 v wr_en_pipe[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.35   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wr_en_pipe[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: pipeline_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.17    1.31    1.52    1.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.31    0.00    1.72 ^ pipeline_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.72   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pipeline_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.38    9.62   library recovery time
                                  9.62   data required time
-----------------------------------------------------------------------------
                                  9.62   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  7.89   slack (MET)


Startpoint: rd_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_count[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.19    0.49    0.49 ^ rd_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[0] (net)
                  0.19    0.00    0.49 ^ _238_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.22    0.29    0.78 ^ _238_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _114_ (net)
                  0.22    0.00    0.78 ^ _159_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    0.85 v _159_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _086_ (net)
                  0.09    0.00    0.85 v _227_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.19    0.34    1.20 v _227_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _087_ (net)
                  0.19    0.00    1.20 v _138_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     7    0.08    0.31    0.43    1.63 ^ _138_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _100_ (net)
                  0.31    0.00    1.63 ^ _231_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.19    0.43    2.06 v _231_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _102_ (net)
                  0.19    0.00    2.06 v _222_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.16    2.23 v _222_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _070_ (net)
                  0.05    0.00    2.23 v _223_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    2.42 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _071_ (net)
                  0.08    0.00    2.42 v _224_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.12    2.54 ^ _224_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _072_ (net)
                  0.18    0.00    2.54 ^ _225_/A3 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.00    0.06    0.24    2.78 v _225_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         data_count[4] (net)
                  0.06    0.00    2.78 v data_count[4] (out)
                                  2.78   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.02   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: pipeline_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.17    1.31    1.52    1.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.31    0.00    1.72 ^ pipeline_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.72   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pipeline_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.38    9.62   library recovery time
                                  9.62   data required time
-----------------------------------------------------------------------------
                                  9.62   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  7.89   slack (MET)


Startpoint: rd_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_count[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.19    0.49    0.49 ^ rd_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[0] (net)
                  0.19    0.00    0.49 ^ _238_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.22    0.29    0.78 ^ _238_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _114_ (net)
                  0.22    0.00    0.78 ^ _159_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    0.85 v _159_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _086_ (net)
                  0.09    0.00    0.85 v _227_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.19    0.34    1.20 v _227_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _087_ (net)
                  0.19    0.00    1.20 v _138_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     7    0.08    0.31    0.43    1.63 ^ _138_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _100_ (net)
                  0.31    0.00    1.63 ^ _231_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.19    0.43    2.06 v _231_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _102_ (net)
                  0.19    0.00    2.06 v _222_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.16    2.23 v _222_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _070_ (net)
                  0.05    0.00    2.23 v _223_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    2.42 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _071_ (net)
                  0.08    0.00    2.42 v _224_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.12    2.54 ^ _224_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _072_ (net)
                  0.18    0.00    2.54 ^ _225_/A3 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.00    0.06    0.24    2.78 v _225_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         data_count[4] (net)
                  0.06    0.00    2.78 v data_count[4] (out)
                                  2.78   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.02   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.13e-03   8.30e-04   1.08e-08   4.96e-03  19.6%
Combinational          1.37e-02   6.69e-03   3.59e-08   2.04e-02  80.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.78e-02   7.52e-03   4.67e-08   2.54e-02 100.0%
                          70.3%      29.7%       0.0%
