#ifndef _CSU_MAP_H_
#define _CSU_MAP_H_

#define ROM_L			0x00000000ULL
#define ROM_H			0x0000FFFCULL
#define RAM_L			0x00020000ULL
#define RAM_H			0x00023FFCULL
#define ECLIC_L			0x00040000ULL
#define ECLIC_H			0x0004FFFCULL
#define MSG_RAM_L		0x00060000ULL
#define MSG_RAM_H		0x00060FFCULL
#define DMA_TCR			0x00061000ULL
#define DMA_FCR			0x00061004ULL
#define DMA_SAR			0x00061008ULL
#define DMA_DAR			0x0006100CULL
#define DMA_LEN			0x00061010ULL
#define DMA_SR			0x00061014ULL
#define DMA_CR			0x00061018ULL
#define PCAP_RESET		0x00062000ULL
#define PCAP_ENABLE		0x00062004ULL
#define PCAP_WR_STREAM	0x00062008ULL
#define PCAP_RD_STREAM	0x0006200CULL
#define DRNG_CTR		0x00063000ULL
#define DRNG_STR		0x00063004ULL
#define DRNG_OUT		0x00063008ULL
#define DRNG_MODE		0x0006300CULL
#define DRNG_IN			0x00063010ULL
#define DRNG_TRNGD		0x0006301CULL
#define CSU_TIMER_L		0x00068000ULL
#define CSU_TIMER_H		0x00068FFCULL
#define CSU_LOCAL_L		0x00069000ULL
#define CSU_LOCAL_H		0x00069FFCULL
#define DDR_L_2GB_L     0x00100000ULL  
#define DDR_L_2GB_H     0x5FFFFFFCULL
#define RPU_LM_L        0x60000000ULL
#define RPU_LM_H        0x6007FFFCULL
#define OCM_L           0x61000000ULL
#define OCM_H           0x6103FFFCULL
#define NPU_L           0x63E00000ULL
#define NPU_H           0x63FFFFFCULL
#define NANDC_L         0x64000000ULL
#define NANDC_H         0x64FFFFFCULL
#define QSPI_XIP_L      0x70000000ULL
#define QSPI_XIP_H      0x7FFFFFFCULL
#define GP0_SL_L        0x80000000ULL
#define GP0_SL_H        0x9FFFFFFCULL
#define GP1_SL_L        0xA0000000ULL
#define GP1_SL_H        0xBFFFFFFCULL
#define GIC_L           0xDD000000ULL
#define GIC_H           0xDD3FFFFCULL
#define SDIO0_L         0xF8049000ULL
#define SDIO0_H         0xF8049FFCULL
#define SDIO1_L         0xF804A000ULL
#define SDIO1_H         0xF804AFFCULL
#define DMACH_CTRL_L    0xF804D000ULL
#define DMACH_CTRL_H    0xF804DFFCULL
#define QSPI_CTRL_L     0xF804E000ULL
#define QSPI_CTRL_H     0xF804E114ULL
#define CSU_MSGRAM_L    0xF8080000ULL
#define CSU_MSGRAM_H    0xF8080FFCULL
#define CSU_DMACTRL_L	0xF8081000ULL
#define CSU_DMACTRL_H	0xF8081014ULL
#define CSU_PCAP_L		0xF8082000ULL
#define CSU_PCAP_H		0xF8082004ULL
#define GBE0_L          0xF8100000ULL
#define GBE0_H          0xF810FFFCULL
#define GBE1_L          0xF8110000ULL
#define GBE1_H          0xF811FFFCULL
#define USB0_L          0xF8180000ULL
#define USB0_H          0xF81BFFFCULL
#define USB1_L          0xF81C0000ULL
#define USB1_H          0xF81FFFFCULL
#define UART0_L         0xF8400000ULL
#define UART0_H         0xF8400FFCULL
#define UART1_L         0xF8401000ULL
#define UART1_H         0xF8401FFCULL
#define SPI0_L          0xF8404000ULL
#define SPI0_H          0xF8404FFCULL
#define SPI1_L          0xF8405000ULL
#define SPI1_H          0xF8405FFCULL
#define CAN0_L          0xF8408000ULL
#define CAN0_H          0xF8408FFCULL
#define CAN1_L          0xF8409000ULL
#define CAN1_H          0xF8409FFCULL
#define XADC_L          0xF840B000ULL
#define XADC_H          0xF840BFFCULL
#define TTC0_L          0xF840C000ULL
#define TTC0_H          0xF840CFFCULL
#define TTC1_L          0xF840D000ULL
#define TTC1_H          0xF840DFFCULL
#define MPU_DDRS0_L		0xF840E000ULL
#define MPU_DDRS0_H     0xF840EFFCULL
#define MPU_DDRS1_L		0xF840F000ULL
#define MPU_DDRS1_H     0xF840FFFCULL
#define WDT_L           0xF8410000ULL
#define WDT_H           0xF8410FFCULL
#define GPIO_L          0xF8411000ULL
#define GPIO_H          0xF8411FFCULL
#define MPU_HPM0_L		0xF8412000ULL
#define MPU_HPM0_H		0xF8412FFCULL
#define MPU_HPM1_L		0xF8413000ULL
#define MPU_HPM1_H		0xF8413FFCULL
#define I2C0_L          0xF8414000ULL
#define I2C0_H          0xF8414FFCULL
#define I2C1_L          0xF8415000ULL
#define I2C1_H          0xF8415FFCULL
#define DMACX_CTRL0_L   0xF8418000ULL
#define DMACX_CTRL0_H   0xF8418FFCULL
#define DMACX_CTRL1_L   0xF8419000ULL
#define DMACX_CTRL1_H   0xF8419FFCULL
#define NANDC_CFG_L     0xF841A000ULL
#define NANDC_CFG_H     0xF841AFFCULL
#define MPU_OCMS2_L		0xF841B000ULL
#define MPU_OCMS2_H		0xF841BFFCULL
#define MPU_NPU_L		0xF841C000ULL
#define MPU_NPU_H		0xF841CFFCULL
#define IPC_L           0xF841F000ULL
#define IPC_H           0xF841FFFCULL
#define DMC_CFG_L       0xF8420000ULL
#define DMC_CFG_H       0xF843FFFCULL
#define XMON_G0_L       0xF8440000ULL
#define XMON_G0_H       0xF8443FFCULL
#define XMON_G1_L       0xF8444000ULL
#define XMON_G1_H       0xF8447FFCULL
#define JPU_CFG_L       0xF8460000ULL
#define JPU_CFG_H       0xF846FFFCULL
#define TOP_CFG_L       0xF8800000ULL
#define TOP_CFG_H       0xF8807FFCULL


#endif

