DRAM Socket0: 43
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 61
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 45
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 10
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 11
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 6
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 17
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 16
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
PACKAGE Socket0: 8
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 16
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 8
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 16
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 76
PACKAGE Socket0: 8
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 16
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 11
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 12
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 21
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 52
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 16
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 6
PACKAGE Socket0: 22
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 16
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 15
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 22
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 11
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 30
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 16
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 35
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
CORE Socket0: 7
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 79
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 16
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 11
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 37
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 6
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 16
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 6
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 16
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 23
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 24
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 16
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 33
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 54
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
