

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 15:23:28 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_32 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       95|       95|  0.950 us|  0.950 us|   96|   96|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 34 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 35 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 36 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add471835_loc = alloca i64 1"   --->   Operation 37 'alloca' 'add471835_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add47_116151836_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add47_116151836_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add47_216501837_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add47_216501837_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add47_11838_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add47_11838_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add47_1_11839_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add47_1_11839_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add47_1_21840_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add47_1_21840_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add47_21841_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add47_21841_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add47_2_21843_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add47_2_21843_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add47_31844_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add47_31844_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add47_3_11845_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add47_3_11845_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add47_3_21846_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add47_3_21846_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add47_41847_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add47_41847_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add47_4_11848_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add47_4_11848_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add47_4_21849_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add47_4_21849_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 66 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 67 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 68 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 69 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 70 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 71 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 72 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 73 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 74 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 75 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 76 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 77 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 78 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 79 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 80 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 81 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 82 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d1.cpp:24]   --->   Operation 83 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d1.cpp:31]   --->   Operation 84 'partselect' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln149_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d1.cpp:149]   --->   Operation 85 'partselect' 'trunc_ln149_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [d1.cpp:24]   --->   Operation 86 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln24" [d1.cpp:24]   --->   Operation 87 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 88 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 89 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 89 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 90 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 90 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 91 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 92 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 93 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 93 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 94 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 94 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 95 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 95 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d1.cpp:24]   --->   Operation 96 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 97 [1/2] (1.21ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d1.cpp:24]   --->   Operation 97 'call' 'call_ln24' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln31_1" [d1.cpp:31]   --->   Operation 98 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln31" [d1.cpp:31]   --->   Operation 99 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [8/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 100 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 101 [7/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 101 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 102 [6/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 102 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 103 [5/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 103 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 104 [4/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 104 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 105 [3/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 105 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 106 [2/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 106 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 107 [1/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 107 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d1.cpp:31]   --->   Operation 108 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 109 [1/2] (1.21ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d1.cpp:31]   --->   Operation 109 'call' 'call_ln31' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 110 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 111 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 112 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 113 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 114 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 115 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 116 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 117 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 118 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 119 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 120 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 121 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 122 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 123 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add47_4_21849_loc, i64 %add47_4_11848_loc, i64 %add47_41847_loc, i64 %add47_3_21846_loc, i64 %add47_3_11845_loc, i64 %add47_31844_loc, i64 %add47_2_21843_loc, i64 %add47_21841_loc, i64 %add47_1_21840_loc, i64 %add47_1_11839_loc, i64 %add47_11838_loc, i64 %add47_216501837_loc, i64 %add47_116151836_loc, i64 %add471835_loc"   --->   Operation 124 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 6.94>
ST_23 : Operation 125 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 125 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 126 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 126 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 127 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 127 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 128 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 128 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 129 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 129 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 130 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 131 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 132 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 133 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 134 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 135 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 136 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 137 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 138 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 139 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 140 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 141 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 142 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%conv36 = zext i32 %arg2_r_15_loc_load"   --->   Operation 143 'zext' 'conv36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add47_4_21849_loc, i64 %add47_4_11848_loc, i64 %add47_41847_loc, i64 %add47_3_21846_loc, i64 %add47_3_11845_loc, i64 %add47_31844_loc, i64 %add47_2_21843_loc, i64 %add47_21841_loc, i64 %add47_1_21840_loc, i64 %add47_1_11839_loc, i64 %add47_11838_loc, i64 %add47_216501837_loc, i64 %add47_116151836_loc, i64 %add471835_loc"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i32 %arg1_r_15_loc_load" [d1.cpp:78]   --->   Operation 145 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i32 %arg1_r_15_loc_load" [d1.cpp:70]   --->   Operation 146 'zext' 'zext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i32 %arg2_r_8_loc_load" [d1.cpp:70]   --->   Operation 147 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i32 %arg2_r_8_loc_load" [d1.cpp:70]   --->   Operation 148 'zext' 'zext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 149 '%mul_ln70 = mul i64 %zext_ln70, i64 %zext_ln78'
ST_23 : Operation 149 [1/1] (2.10ns)   --->   "%mul_ln70 = mul i64 %zext_ln70, i64 %zext_ln78" [d1.cpp:70]   --->   Operation 149 'mul' 'mul_ln70' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i32 %arg2_r_loc_load" [d1.cpp:70]   --->   Operation 150 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln70_7 = zext i32 %arg2_r_loc_load" [d1.cpp:70]   --->   Operation 151 'zext' 'zext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (1.01ns)   --->   "%add_ln70 = add i33 %zext_ln70_6, i33 %zext_ln70_7" [d1.cpp:70]   --->   Operation 152 'add' 'add_ln70' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln70_8 = zext i33 %add_ln70" [d1.cpp:70]   --->   Operation 153 'zext' 'zext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 154 '%mul_ln70_1 = mul i64 %zext_ln70_8, i64 %zext_ln78'
ST_23 : Operation 154 [1/1] (2.64ns)   --->   "%mul_ln70_1 = mul i64 %zext_ln70_8, i64 %zext_ln78" [d1.cpp:70]   --->   Operation 154 'mul' 'mul_ln70_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i32 %arg2_r_7_loc_load" [d1.cpp:78]   --->   Operation 155 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 156 '%mul_ln78 = mul i64 %zext_ln78_1, i64 %zext_ln78'
ST_23 : Operation 156 [1/1] (2.10ns)   --->   "%mul_ln78 = mul i64 %zext_ln78_1, i64 %zext_ln78" [d1.cpp:78]   --->   Operation 156 'mul' 'mul_ln78' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i32 %arg2_r_6_loc_load" [d1.cpp:78]   --->   Operation 157 'zext' 'zext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 158 '%mul_ln78_1 = mul i64 %zext_ln78_2, i64 %zext_ln78'
ST_23 : Operation 158 [1/1] (2.10ns)   --->   "%mul_ln78_1 = mul i64 %zext_ln78_2, i64 %zext_ln78" [d1.cpp:78]   --->   Operation 158 'mul' 'mul_ln78_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i32 %arg2_r_14_loc_load" [d1.cpp:80]   --->   Operation 159 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i32 %arg2_r_5_loc_load" [d1.cpp:78]   --->   Operation 160 'zext' 'zext_ln78_3' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 161 '%mul_ln78_2 = mul i64 %zext_ln78_3, i64 %zext_ln78'
ST_23 : Operation 161 [1/1] (2.10ns)   --->   "%mul_ln78_2 = mul i64 %zext_ln78_3, i64 %zext_ln78" [d1.cpp:78]   --->   Operation 161 'mul' 'mul_ln78_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i32 %arg2_r_13_loc_load" [d1.cpp:80]   --->   Operation 162 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 163 '%mul_ln80 = mul i64 %zext_ln80_1, i64 %zext_ln78'
ST_23 : Operation 163 [1/1] (2.10ns)   --->   "%mul_ln80 = mul i64 %zext_ln80_1, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 163 'mul' 'mul_ln80' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln78_4 = zext i32 %arg2_r_4_loc_load" [d1.cpp:78]   --->   Operation 164 'zext' 'zext_ln78_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i32 %arg2_r_12_loc_load" [d1.cpp:80]   --->   Operation 165 'zext' 'zext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln78_5 = zext i32 %arg2_r_3_loc_load" [d1.cpp:78]   --->   Operation 166 'zext' 'zext_ln78_5' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 167 '%mul_ln78_4 = mul i64 %zext_ln78_5, i64 %zext_ln78'
ST_23 : Operation 167 [1/1] (2.10ns)   --->   "%mul_ln78_4 = mul i64 %zext_ln78_5, i64 %zext_ln78" [d1.cpp:78]   --->   Operation 167 'mul' 'mul_ln78_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln80_3 = zext i32 %arg2_r_11_loc_load" [d1.cpp:80]   --->   Operation 168 'zext' 'zext_ln80_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln78_6 = zext i32 %arg2_r_2_loc_load" [d1.cpp:78]   --->   Operation 169 'zext' 'zext_ln78_6' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 170 '%mul_ln78_5 = mul i64 %zext_ln78_6, i64 %zext_ln78'
ST_23 : Operation 170 [1/1] (2.10ns)   --->   "%mul_ln78_5 = mul i64 %zext_ln78_6, i64 %zext_ln78" [d1.cpp:78]   --->   Operation 170 'mul' 'mul_ln78_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln80_4 = zext i32 %arg2_r_10_loc_load" [d1.cpp:80]   --->   Operation 171 'zext' 'zext_ln80_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln78_7 = zext i32 %arg2_r_1_loc_load" [d1.cpp:78]   --->   Operation 172 'zext' 'zext_ln78_7' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 173 '%mul_ln78_6 = mul i64 %zext_ln78_7, i64 %zext_ln78'
ST_23 : Operation 173 [1/1] (2.10ns)   --->   "%mul_ln78_6 = mul i64 %zext_ln78_7, i64 %zext_ln78" [d1.cpp:78]   --->   Operation 173 'mul' 'mul_ln78_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln80_5 = zext i32 %arg2_r_9_loc_load" [d1.cpp:80]   --->   Operation 174 'zext' 'zext_ln80_5' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 175 '%mul_ln80_3 = mul i64 %zext_ln80_5, i64 %zext_ln78'
ST_23 : Operation 175 [1/1] (2.10ns)   --->   "%mul_ln80_3 = mul i64 %zext_ln80_5, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 175 'mul' 'mul_ln80_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln78_8 = zext i32 %arg1_r_14_loc_load" [d1.cpp:78]   --->   Operation 176 'zext' 'zext_ln78_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln70_9 = zext i32 %arg1_r_14_loc_load" [d1.cpp:70]   --->   Operation 177 'zext' 'zext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 178 '%mul_ln70_2 = mul i64 %zext_ln80_5, i64 %zext_ln78_8'
ST_23 : Operation 178 [1/1] (2.10ns)   --->   "%mul_ln70_2 = mul i64 %zext_ln80_5, i64 %zext_ln78_8" [d1.cpp:70]   --->   Operation 178 'mul' 'mul_ln70_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 179 '%mul_ln70_3 = mul i64 %zext_ln78_7, i64 %zext_ln78_8'
ST_23 : Operation 179 [1/1] (2.10ns)   --->   "%mul_ln70_3 = mul i64 %zext_ln78_7, i64 %zext_ln78_8" [d1.cpp:70]   --->   Operation 179 'mul' 'mul_ln70_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 180 '%mul_ln78_7 = mul i64 %zext_ln70, i64 %zext_ln78_8'
ST_23 : Operation 180 [1/1] (2.10ns)   --->   "%mul_ln78_7 = mul i64 %zext_ln70, i64 %zext_ln78_8" [d1.cpp:78]   --->   Operation 180 'mul' 'mul_ln78_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 181 '%mul_ln78_8 = mul i64 %zext_ln78_1, i64 %zext_ln78_8'
ST_23 : Operation 181 [1/1] (2.10ns)   --->   "%mul_ln78_8 = mul i64 %zext_ln78_1, i64 %zext_ln78_8" [d1.cpp:78]   --->   Operation 181 'mul' 'mul_ln78_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 182 '%mul_ln78_9 = mul i64 %zext_ln78_2, i64 %zext_ln78_8'
ST_23 : Operation 182 [1/1] (2.10ns)   --->   "%mul_ln78_9 = mul i64 %zext_ln78_2, i64 %zext_ln78_8" [d1.cpp:78]   --->   Operation 182 'mul' 'mul_ln78_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 183 '%mul_ln78_10 = mul i64 %zext_ln78_3, i64 %zext_ln78_8'
ST_23 : Operation 183 [1/1] (2.10ns)   --->   "%mul_ln78_10 = mul i64 %zext_ln78_3, i64 %zext_ln78_8" [d1.cpp:78]   --->   Operation 183 'mul' 'mul_ln78_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 184 '%mul_ln80_4 = mul i64 %zext_ln80_1, i64 %zext_ln78_8'
ST_23 : Operation 184 [1/1] (2.10ns)   --->   "%mul_ln80_4 = mul i64 %zext_ln80_1, i64 %zext_ln78_8" [d1.cpp:80]   --->   Operation 184 'mul' 'mul_ln80_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 185 '%mul_ln78_12 = mul i64 %zext_ln78_5, i64 %zext_ln78_8'
ST_23 : Operation 185 [1/1] (2.10ns)   --->   "%mul_ln78_12 = mul i64 %zext_ln78_5, i64 %zext_ln78_8" [d1.cpp:78]   --->   Operation 185 'mul' 'mul_ln78_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 186 '%mul_ln80_6 = mul i64 %zext_ln80_3, i64 %zext_ln78_8'
ST_23 : Operation 186 [1/1] (2.10ns)   --->   "%mul_ln80_6 = mul i64 %zext_ln80_3, i64 %zext_ln78_8" [d1.cpp:80]   --->   Operation 186 'mul' 'mul_ln80_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 187 '%mul_ln78_13 = mul i64 %zext_ln78_6, i64 %zext_ln78_8'
ST_23 : Operation 187 [1/1] (2.10ns)   --->   "%mul_ln78_13 = mul i64 %zext_ln78_6, i64 %zext_ln78_8" [d1.cpp:78]   --->   Operation 187 'mul' 'mul_ln78_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln78_9 = zext i32 %arg1_r_13_loc_load" [d1.cpp:78]   --->   Operation 188 'zext' 'zext_ln78_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln70_10 = zext i32 %arg1_r_13_loc_load" [d1.cpp:70]   --->   Operation 189 'zext' 'zext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 190 '%mul_ln70_4 = mul i64 %zext_ln80_4, i64 %zext_ln78_9'
ST_23 : Operation 190 [1/1] (2.10ns)   --->   "%mul_ln70_4 = mul i64 %zext_ln80_4, i64 %zext_ln78_9" [d1.cpp:70]   --->   Operation 190 'mul' 'mul_ln70_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 191 '%mul_ln70_5 = mul i64 %zext_ln78_6, i64 %zext_ln78_9'
ST_23 : Operation 191 [1/1] (2.10ns)   --->   "%mul_ln70_5 = mul i64 %zext_ln78_6, i64 %zext_ln78_9" [d1.cpp:70]   --->   Operation 191 'mul' 'mul_ln70_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 192 '%mul_ln78_14 = mul i64 %zext_ln80_5, i64 %zext_ln78_9'
ST_23 : Operation 192 [1/1] (2.10ns)   --->   "%mul_ln78_14 = mul i64 %zext_ln80_5, i64 %zext_ln78_9" [d1.cpp:78]   --->   Operation 192 'mul' 'mul_ln78_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 193 '%mul_ln78_15 = mul i64 %zext_ln70, i64 %zext_ln78_9'
ST_23 : Operation 193 [1/1] (2.10ns)   --->   "%mul_ln78_15 = mul i64 %zext_ln70, i64 %zext_ln78_9" [d1.cpp:78]   --->   Operation 193 'mul' 'mul_ln78_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 194 '%mul_ln78_16 = mul i64 %zext_ln78_1, i64 %zext_ln78_9'
ST_23 : Operation 194 [1/1] (2.10ns)   --->   "%mul_ln78_16 = mul i64 %zext_ln78_1, i64 %zext_ln78_9" [d1.cpp:78]   --->   Operation 194 'mul' 'mul_ln78_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 195 '%mul_ln78_17 = mul i64 %zext_ln78_2, i64 %zext_ln78_9'
ST_23 : Operation 195 [1/1] (2.10ns)   --->   "%mul_ln78_17 = mul i64 %zext_ln78_2, i64 %zext_ln78_9" [d1.cpp:78]   --->   Operation 195 'mul' 'mul_ln78_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 196 '%mul_ln78_18 = mul i64 %zext_ln78_3, i64 %zext_ln78_9'
ST_23 : Operation 196 [1/1] (2.10ns)   --->   "%mul_ln78_18 = mul i64 %zext_ln78_3, i64 %zext_ln78_9" [d1.cpp:78]   --->   Operation 196 'mul' 'mul_ln78_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 197 '%mul_ln80_7 = mul i64 %zext_ln80_1, i64 %zext_ln78_9'
ST_23 : Operation 197 [1/1] (2.10ns)   --->   "%mul_ln80_7 = mul i64 %zext_ln80_1, i64 %zext_ln78_9" [d1.cpp:80]   --->   Operation 197 'mul' 'mul_ln80_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 198 '%mul_ln78_19 = mul i64 %zext_ln78_4, i64 %zext_ln78_9'
ST_23 : Operation 198 [1/1] (2.10ns)   --->   "%mul_ln78_19 = mul i64 %zext_ln78_4, i64 %zext_ln78_9" [d1.cpp:78]   --->   Operation 198 'mul' 'mul_ln78_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 199 '%mul_ln80_8 = mul i64 %zext_ln80_2, i64 %zext_ln78_9'
ST_23 : Operation 199 [1/1] (2.10ns)   --->   "%mul_ln80_8 = mul i64 %zext_ln80_2, i64 %zext_ln78_9" [d1.cpp:80]   --->   Operation 199 'mul' 'mul_ln80_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 200 '%mul_ln78_20 = mul i64 %zext_ln78_5, i64 %zext_ln78_9'
ST_23 : Operation 200 [1/1] (2.10ns)   --->   "%mul_ln78_20 = mul i64 %zext_ln78_5, i64 %zext_ln78_9" [d1.cpp:78]   --->   Operation 200 'mul' 'mul_ln78_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 201 '%mul_ln80_9 = mul i64 %zext_ln80_3, i64 %zext_ln78_9'
ST_23 : Operation 201 [1/1] (2.10ns)   --->   "%mul_ln80_9 = mul i64 %zext_ln80_3, i64 %zext_ln78_9" [d1.cpp:80]   --->   Operation 201 'mul' 'mul_ln80_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln78_10 = zext i32 %arg1_r_12_loc_load" [d1.cpp:78]   --->   Operation 202 'zext' 'zext_ln78_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln70_11 = zext i32 %arg1_r_12_loc_load" [d1.cpp:70]   --->   Operation 203 'zext' 'zext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 204 '%mul_ln70_6 = mul i64 %zext_ln80_3, i64 %zext_ln78_10'
ST_23 : Operation 204 [1/1] (2.10ns)   --->   "%mul_ln70_6 = mul i64 %zext_ln80_3, i64 %zext_ln78_10" [d1.cpp:70]   --->   Operation 204 'mul' 'mul_ln70_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 205 '%mul_ln70_7 = mul i64 %zext_ln78_5, i64 %zext_ln78_10'
ST_23 : Operation 205 [1/1] (2.10ns)   --->   "%mul_ln70_7 = mul i64 %zext_ln78_5, i64 %zext_ln78_10" [d1.cpp:70]   --->   Operation 205 'mul' 'mul_ln70_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 206 '%mul_ln78_21 = mul i64 %zext_ln80_4, i64 %zext_ln78_10'
ST_23 : Operation 206 [1/1] (2.10ns)   --->   "%mul_ln78_21 = mul i64 %zext_ln80_4, i64 %zext_ln78_10" [d1.cpp:78]   --->   Operation 206 'mul' 'mul_ln78_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 207 '%mul_ln78_22 = mul i64 %zext_ln80_5, i64 %zext_ln78_10'
ST_23 : Operation 207 [1/1] (2.10ns)   --->   "%mul_ln78_22 = mul i64 %zext_ln80_5, i64 %zext_ln78_10" [d1.cpp:78]   --->   Operation 207 'mul' 'mul_ln78_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 208 '%mul_ln78_23 = mul i64 %zext_ln70, i64 %zext_ln78_10'
ST_23 : Operation 208 [1/1] (2.10ns)   --->   "%mul_ln78_23 = mul i64 %zext_ln70, i64 %zext_ln78_10" [d1.cpp:78]   --->   Operation 208 'mul' 'mul_ln78_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 209 '%mul_ln78_24 = mul i64 %zext_ln78_1, i64 %zext_ln78_10'
ST_23 : Operation 209 [1/1] (2.10ns)   --->   "%mul_ln78_24 = mul i64 %zext_ln78_1, i64 %zext_ln78_10" [d1.cpp:78]   --->   Operation 209 'mul' 'mul_ln78_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 210 '%mul_ln78_25 = mul i64 %zext_ln78_2, i64 %zext_ln78_10'
ST_23 : Operation 210 [1/1] (2.10ns)   --->   "%mul_ln78_25 = mul i64 %zext_ln78_2, i64 %zext_ln78_10" [d1.cpp:78]   --->   Operation 210 'mul' 'mul_ln78_25' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 211 '%mul_ln78_26 = mul i64 %zext_ln78_3, i64 %zext_ln78_10'
ST_23 : Operation 211 [1/1] (2.10ns)   --->   "%mul_ln78_26 = mul i64 %zext_ln78_3, i64 %zext_ln78_10" [d1.cpp:78]   --->   Operation 211 'mul' 'mul_ln78_26' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 212 '%mul_ln80_10 = mul i64 %zext_ln80_1, i64 %zext_ln78_10'
ST_23 : Operation 212 [1/1] (2.10ns)   --->   "%mul_ln80_10 = mul i64 %zext_ln80_1, i64 %zext_ln78_10" [d1.cpp:80]   --->   Operation 212 'mul' 'mul_ln80_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 213 '%mul_ln78_27 = mul i64 %zext_ln78_4, i64 %zext_ln78_10'
ST_23 : Operation 213 [1/1] (2.10ns)   --->   "%mul_ln78_27 = mul i64 %zext_ln78_4, i64 %zext_ln78_10" [d1.cpp:78]   --->   Operation 213 'mul' 'mul_ln78_27' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 214 '%mul_ln80_11 = mul i64 %zext_ln80_2, i64 %zext_ln78_10'
ST_23 : Operation 214 [1/1] (2.10ns)   --->   "%mul_ln80_11 = mul i64 %zext_ln80_2, i64 %zext_ln78_10" [d1.cpp:80]   --->   Operation 214 'mul' 'mul_ln80_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln78_11 = zext i32 %arg1_r_11_loc_load" [d1.cpp:78]   --->   Operation 215 'zext' 'zext_ln78_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln70_12 = zext i32 %arg1_r_11_loc_load" [d1.cpp:70]   --->   Operation 216 'zext' 'zext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 217 '%mul_ln70_8 = mul i64 %zext_ln80_2, i64 %zext_ln78_11'
ST_23 : Operation 217 [1/1] (2.10ns)   --->   "%mul_ln70_8 = mul i64 %zext_ln80_2, i64 %zext_ln78_11" [d1.cpp:70]   --->   Operation 217 'mul' 'mul_ln70_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 218 '%mul_ln70_9 = mul i64 %zext_ln78_4, i64 %zext_ln78_11'
ST_23 : Operation 218 [1/1] (2.10ns)   --->   "%mul_ln70_9 = mul i64 %zext_ln78_4, i64 %zext_ln78_11" [d1.cpp:70]   --->   Operation 218 'mul' 'mul_ln70_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 219 '%mul_ln78_29 = mul i64 %zext_ln80_4, i64 %zext_ln78_11'
ST_23 : Operation 219 [1/1] (2.10ns)   --->   "%mul_ln78_29 = mul i64 %zext_ln80_4, i64 %zext_ln78_11" [d1.cpp:78]   --->   Operation 219 'mul' 'mul_ln78_29' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 220 '%mul_ln78_30 = mul i64 %zext_ln80_5, i64 %zext_ln78_11'
ST_23 : Operation 220 [1/1] (2.10ns)   --->   "%mul_ln78_30 = mul i64 %zext_ln80_5, i64 %zext_ln78_11" [d1.cpp:78]   --->   Operation 220 'mul' 'mul_ln78_30' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 221 '%mul_ln78_31 = mul i64 %zext_ln70, i64 %zext_ln78_11'
ST_23 : Operation 221 [1/1] (2.10ns)   --->   "%mul_ln78_31 = mul i64 %zext_ln70, i64 %zext_ln78_11" [d1.cpp:78]   --->   Operation 221 'mul' 'mul_ln78_31' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 222 '%mul_ln78_32 = mul i64 %zext_ln78_1, i64 %zext_ln78_11'
ST_23 : Operation 222 [1/1] (2.10ns)   --->   "%mul_ln78_32 = mul i64 %zext_ln78_1, i64 %zext_ln78_11" [d1.cpp:78]   --->   Operation 222 'mul' 'mul_ln78_32' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 223 '%mul_ln78_33 = mul i64 %zext_ln78_2, i64 %zext_ln78_11'
ST_23 : Operation 223 [1/1] (2.10ns)   --->   "%mul_ln78_33 = mul i64 %zext_ln78_2, i64 %zext_ln78_11" [d1.cpp:78]   --->   Operation 223 'mul' 'mul_ln78_33' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 224 '%mul_ln78_34 = mul i64 %zext_ln78_3, i64 %zext_ln78_11'
ST_23 : Operation 224 [1/1] (2.10ns)   --->   "%mul_ln78_34 = mul i64 %zext_ln78_3, i64 %zext_ln78_11" [d1.cpp:78]   --->   Operation 224 'mul' 'mul_ln78_34' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 225 '%mul_ln80_12 = mul i64 %zext_ln80_1, i64 %zext_ln78_11'
ST_23 : Operation 225 [1/1] (2.10ns)   --->   "%mul_ln80_12 = mul i64 %zext_ln80_1, i64 %zext_ln78_11" [d1.cpp:80]   --->   Operation 225 'mul' 'mul_ln80_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i32 %arg1_r_10_loc_load" [d1.cpp:70]   --->   Operation 226 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln70_13 = zext i32 %arg1_r_10_loc_load" [d1.cpp:70]   --->   Operation 227 'zext' 'zext_ln70_13' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 228 '%mul_ln70_10 = mul i64 %zext_ln80_1, i64 %zext_ln70_2'
ST_23 : Operation 228 [1/1] (2.10ns)   --->   "%mul_ln70_10 = mul i64 %zext_ln80_1, i64 %zext_ln70_2" [d1.cpp:70]   --->   Operation 228 'mul' 'mul_ln70_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 229 '%mul_ln70_11 = mul i64 %zext_ln78_3, i64 %zext_ln70_2'
ST_23 : Operation 229 [1/1] (2.10ns)   --->   "%mul_ln70_11 = mul i64 %zext_ln78_3, i64 %zext_ln70_2" [d1.cpp:70]   --->   Operation 229 'mul' 'mul_ln70_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 230 '%mul_ln78_37 = mul i64 %zext_ln80_4, i64 %zext_ln70_2'
ST_23 : Operation 230 [1/1] (2.10ns)   --->   "%mul_ln78_37 = mul i64 %zext_ln80_4, i64 %zext_ln70_2" [d1.cpp:78]   --->   Operation 230 'mul' 'mul_ln78_37' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 231 '%mul_ln78_38 = mul i64 %zext_ln80_5, i64 %zext_ln70_2'
ST_23 : Operation 231 [1/1] (2.10ns)   --->   "%mul_ln78_38 = mul i64 %zext_ln80_5, i64 %zext_ln70_2" [d1.cpp:78]   --->   Operation 231 'mul' 'mul_ln78_38' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 232 '%mul_ln78_39 = mul i64 %zext_ln70, i64 %zext_ln70_2'
ST_23 : Operation 232 [1/1] (2.10ns)   --->   "%mul_ln78_39 = mul i64 %zext_ln70, i64 %zext_ln70_2" [d1.cpp:78]   --->   Operation 232 'mul' 'mul_ln78_39' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 233 '%mul_ln78_40 = mul i64 %zext_ln78_1, i64 %zext_ln70_2'
ST_23 : Operation 233 [1/1] (2.10ns)   --->   "%mul_ln78_40 = mul i64 %zext_ln78_1, i64 %zext_ln70_2" [d1.cpp:78]   --->   Operation 233 'mul' 'mul_ln78_40' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 234 '%mul_ln78_41 = mul i64 %zext_ln78_2, i64 %zext_ln70_2'
ST_23 : Operation 234 [1/1] (2.10ns)   --->   "%mul_ln78_41 = mul i64 %zext_ln78_2, i64 %zext_ln70_2" [d1.cpp:78]   --->   Operation 234 'mul' 'mul_ln78_41' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i32 %arg1_r_9_loc_load" [d1.cpp:70]   --->   Operation 235 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln70_14 = zext i32 %arg1_r_9_loc_load" [d1.cpp:70]   --->   Operation 236 'zext' 'zext_ln70_14' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 237 '%mul_ln70_12 = mul i64 %zext_ln80, i64 %zext_ln70_3'
ST_23 : Operation 237 [1/1] (2.10ns)   --->   "%mul_ln70_12 = mul i64 %zext_ln80, i64 %zext_ln70_3" [d1.cpp:70]   --->   Operation 237 'mul' 'mul_ln70_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 238 '%mul_ln70_13 = mul i64 %zext_ln78_2, i64 %zext_ln70_3'
ST_23 : Operation 238 [1/1] (2.10ns)   --->   "%mul_ln70_13 = mul i64 %zext_ln78_2, i64 %zext_ln70_3" [d1.cpp:70]   --->   Operation 238 'mul' 'mul_ln70_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 239 '%mul_ln78_45 = mul i64 %zext_ln80_4, i64 %zext_ln70_3'
ST_23 : Operation 239 [1/1] (2.10ns)   --->   "%mul_ln78_45 = mul i64 %zext_ln80_4, i64 %zext_ln70_3" [d1.cpp:78]   --->   Operation 239 'mul' 'mul_ln78_45' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 240 '%mul_ln78_46 = mul i64 %zext_ln80_5, i64 %zext_ln70_3'
ST_23 : Operation 240 [1/1] (2.10ns)   --->   "%mul_ln78_46 = mul i64 %zext_ln80_5, i64 %zext_ln70_3" [d1.cpp:78]   --->   Operation 240 'mul' 'mul_ln78_46' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 241 '%mul_ln78_47 = mul i64 %zext_ln70, i64 %zext_ln70_3'
ST_23 : Operation 241 [1/1] (2.10ns)   --->   "%mul_ln78_47 = mul i64 %zext_ln70, i64 %zext_ln70_3" [d1.cpp:78]   --->   Operation 241 'mul' 'mul_ln78_47' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 242 '%mul_ln78_48 = mul i64 %zext_ln78_1, i64 %zext_ln70_3'
ST_23 : Operation 242 [1/1] (2.10ns)   --->   "%mul_ln78_48 = mul i64 %zext_ln78_1, i64 %zext_ln70_3" [d1.cpp:78]   --->   Operation 242 'mul' 'mul_ln78_48' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i32 %arg1_r_8_loc_load" [d1.cpp:70]   --->   Operation 243 'zext' 'zext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln70_15 = zext i32 %arg1_r_8_loc_load" [d1.cpp:70]   --->   Operation 244 'zext' 'zext_ln70_15' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 245 '%mul_ln70_14 = mul i64 %conv36, i64 %zext_ln70_4'
ST_23 : Operation 245 [1/1] (2.10ns)   --->   "%mul_ln70_14 = mul i64 %conv36, i64 %zext_ln70_4" [d1.cpp:70]   --->   Operation 245 'mul' 'mul_ln70_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 246 '%mul_ln70_15 = mul i64 %zext_ln78_1, i64 %zext_ln70_4'
ST_23 : Operation 246 [1/1] (2.10ns)   --->   "%mul_ln70_15 = mul i64 %zext_ln78_1, i64 %zext_ln70_4" [d1.cpp:70]   --->   Operation 246 'mul' 'mul_ln70_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 247 '%mul_ln78_51 = mul i64 %zext_ln80_2, i64 %zext_ln70_4'
ST_23 : Operation 247 [1/1] (2.10ns)   --->   "%mul_ln78_51 = mul i64 %zext_ln80_2, i64 %zext_ln70_4" [d1.cpp:78]   --->   Operation 247 'mul' 'mul_ln78_51' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 248 '%mul_ln78_53 = mul i64 %zext_ln80_4, i64 %zext_ln70_4'
ST_23 : Operation 248 [1/1] (2.10ns)   --->   "%mul_ln78_53 = mul i64 %zext_ln80_4, i64 %zext_ln70_4" [d1.cpp:78]   --->   Operation 248 'mul' 'mul_ln78_53' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 249 '%mul_ln78_54 = mul i64 %zext_ln80_5, i64 %zext_ln70_4'
ST_23 : Operation 249 [1/1] (2.10ns)   --->   "%mul_ln78_54 = mul i64 %zext_ln80_5, i64 %zext_ln70_4" [d1.cpp:78]   --->   Operation 249 'mul' 'mul_ln78_54' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 250 '%mul_ln78_55 = mul i64 %zext_ln70, i64 %zext_ln70_4'
ST_23 : Operation 250 [1/1] (2.10ns)   --->   "%mul_ln78_55 = mul i64 %zext_ln70, i64 %zext_ln70_4" [d1.cpp:78]   --->   Operation 250 'mul' 'mul_ln78_55' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln78_12 = zext i32 %arg1_r_7_loc_load" [d1.cpp:78]   --->   Operation 251 'zext' 'zext_ln78_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln78_19 = zext i32 %arg1_r_7_loc_load" [d1.cpp:78]   --->   Operation 252 'zext' 'zext_ln78_19' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 253 '%mul_ln78_56 = mul i64 %conv36, i64 %zext_ln78_12'
ST_23 : Operation 253 [1/1] (2.10ns)   --->   "%mul_ln78_56 = mul i64 %conv36, i64 %zext_ln78_12" [d1.cpp:78]   --->   Operation 253 'mul' 'mul_ln78_56' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 254 '%mul_ln78_59 = mul i64 %zext_ln80_2, i64 %zext_ln78_12'
ST_23 : Operation 254 [1/1] (2.10ns)   --->   "%mul_ln78_59 = mul i64 %zext_ln80_2, i64 %zext_ln78_12" [d1.cpp:78]   --->   Operation 254 'mul' 'mul_ln78_59' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 255 '%mul_ln78_61 = mul i64 %zext_ln80_4, i64 %zext_ln78_12'
ST_23 : Operation 255 [1/1] (2.10ns)   --->   "%mul_ln78_61 = mul i64 %zext_ln80_4, i64 %zext_ln78_12" [d1.cpp:78]   --->   Operation 255 'mul' 'mul_ln78_61' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 256 '%mul_ln78_62 = mul i64 %zext_ln80_5, i64 %zext_ln78_12'
ST_23 : Operation 256 [1/1] (2.10ns)   --->   "%mul_ln78_62 = mul i64 %zext_ln80_5, i64 %zext_ln78_12" [d1.cpp:78]   --->   Operation 256 'mul' 'mul_ln78_62' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln78_13 = zext i32 %arg1_r_6_loc_load" [d1.cpp:78]   --->   Operation 257 'zext' 'zext_ln78_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln80_6 = zext i32 %arg1_r_6_loc_load" [d1.cpp:80]   --->   Operation 258 'zext' 'zext_ln80_6' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 259 '%mul_ln80_13 = mul i64 %conv36, i64 %zext_ln78_13'
ST_23 : Operation 259 [1/1] (2.10ns)   --->   "%mul_ln80_13 = mul i64 %conv36, i64 %zext_ln78_13" [d1.cpp:80]   --->   Operation 259 'mul' 'mul_ln80_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 260 '%mul_ln80_16 = mul i64 %zext_ln80_2, i64 %zext_ln78_13'
ST_23 : Operation 260 [1/1] (2.10ns)   --->   "%mul_ln80_16 = mul i64 %zext_ln80_2, i64 %zext_ln78_13" [d1.cpp:80]   --->   Operation 260 'mul' 'mul_ln80_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 261 '%mul_ln80_17 = mul i64 %zext_ln80_3, i64 %zext_ln78_13'
ST_23 : Operation 261 [1/1] (2.10ns)   --->   "%mul_ln80_17 = mul i64 %zext_ln80_3, i64 %zext_ln78_13" [d1.cpp:80]   --->   Operation 261 'mul' 'mul_ln80_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 262 '%mul_ln80_18 = mul i64 %zext_ln80_4, i64 %zext_ln78_13'
ST_23 : Operation 262 [1/1] (2.10ns)   --->   "%mul_ln80_18 = mul i64 %zext_ln80_4, i64 %zext_ln78_13" [d1.cpp:80]   --->   Operation 262 'mul' 'mul_ln80_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln78_14 = zext i32 %arg1_r_5_loc_load" [d1.cpp:78]   --->   Operation 263 'zext' 'zext_ln78_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln80_7 = zext i32 %arg1_r_5_loc_load" [d1.cpp:80]   --->   Operation 264 'zext' 'zext_ln80_7' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 265 '%mul_ln80_19 = mul i64 %conv36, i64 %zext_ln78_14'
ST_23 : Operation 265 [1/1] (2.10ns)   --->   "%mul_ln80_19 = mul i64 %conv36, i64 %zext_ln78_14" [d1.cpp:80]   --->   Operation 265 'mul' 'mul_ln80_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 266 '%mul_ln80_22 = mul i64 %zext_ln80_2, i64 %zext_ln78_14'
ST_23 : Operation 266 [1/1] (2.10ns)   --->   "%mul_ln80_22 = mul i64 %zext_ln80_2, i64 %zext_ln78_14" [d1.cpp:80]   --->   Operation 266 'mul' 'mul_ln80_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 267 '%mul_ln80_23 = mul i64 %zext_ln80_3, i64 %zext_ln78_14'
ST_23 : Operation 267 [1/1] (2.10ns)   --->   "%mul_ln80_23 = mul i64 %zext_ln80_3, i64 %zext_ln78_14" [d1.cpp:80]   --->   Operation 267 'mul' 'mul_ln80_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln78_15 = zext i32 %arg1_r_4_loc_load" [d1.cpp:78]   --->   Operation 268 'zext' 'zext_ln78_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln80_8 = zext i32 %arg1_r_4_loc_load" [d1.cpp:80]   --->   Operation 269 'zext' 'zext_ln80_8' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 270 '%mul_ln80_24 = mul i64 %conv36, i64 %zext_ln78_15'
ST_23 : Operation 270 [1/1] (2.10ns)   --->   "%mul_ln80_24 = mul i64 %conv36, i64 %zext_ln78_15" [d1.cpp:80]   --->   Operation 270 'mul' 'mul_ln80_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 271 '%mul_ln80_26 = mul i64 %zext_ln80_1, i64 %zext_ln78_15'
ST_23 : Operation 271 [1/1] (2.10ns)   --->   "%mul_ln80_26 = mul i64 %zext_ln80_1, i64 %zext_ln78_15" [d1.cpp:80]   --->   Operation 271 'mul' 'mul_ln80_26' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 272 '%mul_ln80_27 = mul i64 %zext_ln80_2, i64 %zext_ln78_15'
ST_23 : Operation 272 [1/1] (2.10ns)   --->   "%mul_ln80_27 = mul i64 %zext_ln80_2, i64 %zext_ln78_15" [d1.cpp:80]   --->   Operation 272 'mul' 'mul_ln80_27' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln78_16 = zext i32 %arg1_r_3_loc_load" [d1.cpp:78]   --->   Operation 273 'zext' 'zext_ln78_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln80_9 = zext i32 %arg1_r_3_loc_load" [d1.cpp:80]   --->   Operation 274 'zext' 'zext_ln80_9' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 275 '%mul_ln80_28 = mul i64 %conv36, i64 %zext_ln78_16'
ST_23 : Operation 275 [1/1] (2.10ns)   --->   "%mul_ln80_28 = mul i64 %conv36, i64 %zext_ln78_16" [d1.cpp:80]   --->   Operation 275 'mul' 'mul_ln80_28' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 276 '%mul_ln80_29 = mul i64 %zext_ln80, i64 %zext_ln78_16'
ST_23 : Operation 276 [1/1] (2.10ns)   --->   "%mul_ln80_29 = mul i64 %zext_ln80, i64 %zext_ln78_16" [d1.cpp:80]   --->   Operation 276 'mul' 'mul_ln80_29' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 277 '%mul_ln80_30 = mul i64 %zext_ln80_1, i64 %zext_ln78_16'
ST_23 : Operation 277 [1/1] (2.10ns)   --->   "%mul_ln80_30 = mul i64 %zext_ln80_1, i64 %zext_ln78_16" [d1.cpp:80]   --->   Operation 277 'mul' 'mul_ln80_30' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln78_17 = zext i32 %arg1_r_2_loc_load" [d1.cpp:78]   --->   Operation 278 'zext' 'zext_ln78_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln80_10 = zext i32 %arg1_r_2_loc_load" [d1.cpp:80]   --->   Operation 279 'zext' 'zext_ln80_10' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 280 '%mul_ln80_31 = mul i64 %conv36, i64 %zext_ln78_17'
ST_23 : Operation 280 [1/1] (2.10ns)   --->   "%mul_ln80_31 = mul i64 %conv36, i64 %zext_ln78_17" [d1.cpp:80]   --->   Operation 280 'mul' 'mul_ln80_31' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 281 '%mul_ln80_32 = mul i64 %zext_ln80, i64 %zext_ln78_17'
ST_23 : Operation 281 [1/1] (2.10ns)   --->   "%mul_ln80_32 = mul i64 %zext_ln80, i64 %zext_ln78_17" [d1.cpp:80]   --->   Operation 281 'mul' 'mul_ln80_32' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln78_18 = zext i32 %arg1_r_1_loc_load" [d1.cpp:78]   --->   Operation 282 'zext' 'zext_ln78_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln80_11 = zext i32 %arg1_r_1_loc_load" [d1.cpp:80]   --->   Operation 283 'zext' 'zext_ln80_11' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 284 '%mul_ln80_33 = mul i64 %conv36, i64 %zext_ln78_18'
ST_23 : Operation 284 [1/1] (2.10ns)   --->   "%mul_ln80_33 = mul i64 %conv36, i64 %zext_ln78_18" [d1.cpp:80]   --->   Operation 284 'mul' 'mul_ln80_33' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 285 [1/1] (1.01ns)   --->   "%add_ln78 = add i33 %zext_ln70_14, i33 %zext_ln80_11" [d1.cpp:78]   --->   Operation 285 'add' 'add_ln78' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln78_20 = zext i33 %add_ln78" [d1.cpp:78]   --->   Operation 286 'zext' 'zext_ln78_20' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 287 '%mul_ln78_63 = mul i64 %zext_ln78_20, i64 %conv36'
ST_23 : Operation 287 [1/1] (2.64ns)   --->   "%mul_ln78_63 = mul i64 %zext_ln78_20, i64 %conv36" [d1.cpp:78]   --->   Operation 287 'mul' 'mul_ln78_63' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 288 [1/1] (1.01ns)   --->   "%add_ln106 = add i33 %zext_ln70_13, i33 %zext_ln80_10" [d1.cpp:106]   --->   Operation 288 'add' 'add_ln106' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i33 %add_ln106" [d1.cpp:106]   --->   Operation 289 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.76ns)   --->   Input mux for Operation 290 '%mul_ln106 = mul i64 %zext_ln80, i64 %zext_ln106_1'
ST_23 : Operation 290 [1/1] (2.64ns)   --->   "%mul_ln106 = mul i64 %zext_ln80, i64 %zext_ln106_1" [d1.cpp:106]   --->   Operation 290 'mul' 'mul_ln106' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 291 [1/1] (1.08ns)   --->   "%add_ln106_1 = add i64 %mul_ln80_12, i64 %mul_ln80_27" [d1.cpp:106]   --->   Operation 291 'add' 'add_ln106_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_2 = add i64 %add_ln106_1, i64 %mul_ln80_30" [d1.cpp:106]   --->   Operation 292 'add' 'add_ln106_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 293 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_3 = add i64 %add_ln106_2, i64 %mul_ln106" [d1.cpp:106]   --->   Operation 293 'add' 'add_ln106_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 294 [1/1] (1.01ns)   --->   "%add_ln106_5 = add i33 %zext_ln80_6, i33 %zext_ln70_9" [d1.cpp:106]   --->   Operation 294 'add' 'add_ln106_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i33 %add_ln106_5" [d1.cpp:106]   --->   Operation 295 'zext' 'zext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.76ns)   --->   Input mux for Operation 296 '%mul_ln106_1 = mul i64 %zext_ln80_4, i64 %zext_ln106_2'
ST_23 : Operation 296 [1/1] (2.64ns)   --->   "%mul_ln106_1 = mul i64 %zext_ln80_4, i64 %zext_ln106_2" [d1.cpp:106]   --->   Operation 296 'mul' 'mul_ln106_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 297 [1/1] (1.08ns)   --->   "%add_ln106_6 = add i64 %mul_ln80_11, i64 %mul_ln80_23" [d1.cpp:106]   --->   Operation 297 'add' 'add_ln106_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_7 = add i64 %add_ln106_6, i64 %mul_ln80_9" [d1.cpp:106]   --->   Operation 298 'add' 'add_ln106_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 299 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_8 = add i64 %add_ln106_7, i64 %mul_ln106_1" [d1.cpp:106]   --->   Operation 299 'add' 'add_ln106_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %add_ln106_3" [d1.cpp:106]   --->   Operation 300 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i64 %add_ln106_8" [d1.cpp:106]   --->   Operation 301 'trunc' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 302 [1/1] (1.08ns)   --->   "%add_ln106_10 = add i64 %mul_ln78_6, i64 %mul_ln78_13" [d1.cpp:106]   --->   Operation 302 'add' 'add_ln106_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_11 = add i64 %mul_ln78_34, i64 %mul_ln78_27" [d1.cpp:106]   --->   Operation 303 'add' 'add_ln106_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 304 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_12 = add i64 %add_ln106_11, i64 %mul_ln78_20" [d1.cpp:106]   --->   Operation 304 'add' 'add_ln106_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = trunc i64 %add_ln106_10" [d1.cpp:106]   --->   Operation 305 'trunc' 'trunc_ln106_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln106_3 = trunc i64 %add_ln106_12" [d1.cpp:106]   --->   Operation 306 'trunc' 'trunc_ln106_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_14 = add i64 %mul_ln78_41, i64 %mul_ln78_55" [d1.cpp:106]   --->   Operation 307 'add' 'add_ln106_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 308 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_15 = add i64 %add_ln106_14, i64 %mul_ln78_48" [d1.cpp:106]   --->   Operation 308 'add' 'add_ln106_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_16 = add i64 %mul_ln80_3, i64 %mul_ln78_63" [d1.cpp:106]   --->   Operation 309 'add' 'add_ln106_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 310 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_17 = add i64 %add_ln106_16, i64 %mul_ln78_62" [d1.cpp:106]   --->   Operation 310 'add' 'add_ln106_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln106_4 = trunc i64 %add_ln106_15" [d1.cpp:106]   --->   Operation 311 'trunc' 'trunc_ln106_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln106_5 = trunc i64 %add_ln106_17" [d1.cpp:106]   --->   Operation 312 'trunc' 'trunc_ln106_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 313 [1/1] (1.08ns)   --->   "%add_ln106_18 = add i64 %add_ln106_17, i64 %add_ln106_15" [d1.cpp:106]   --->   Operation 313 'add' 'add_ln106_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_19 = add i28 %trunc_ln106_3, i28 %trunc_ln106_2" [d1.cpp:106]   --->   Operation 314 'add' 'add_ln106_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 315 [1/1] (0.97ns)   --->   "%add_ln106_20 = add i28 %trunc_ln106_5, i28 %trunc_ln106_4" [d1.cpp:106]   --->   Operation 315 'add' 'add_ln106_20' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 316 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln106_23 = add i28 %add_ln106_20, i28 %add_ln106_19" [d1.cpp:106]   --->   Operation 316 'add' 'add_ln106_23' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %arg1_r_loc_load" [d1.cpp:106]   --->   Operation 317 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i32 %arg1_r_loc_load" [d1.cpp:114]   --->   Operation 318 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 319 '%mul_ln114_3 = mul i64 %zext_ln80_5, i64 %zext_ln78_14'
ST_23 : Operation 319 [1/1] (2.10ns)   --->   "%mul_ln114_3 = mul i64 %zext_ln80_5, i64 %zext_ln78_14" [d1.cpp:114]   --->   Operation 319 'mul' 'mul_ln114_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 320 '%mul_ln115_1 = mul i64 %zext_ln78_2, i64 %zext_ln78_12'
ST_23 : Operation 320 [1/1] (2.10ns)   --->   "%mul_ln115_1 = mul i64 %zext_ln78_2, i64 %zext_ln78_12" [d1.cpp:115]   --->   Operation 320 'mul' 'mul_ln115_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 321 '%mul_ln115_2 = mul i64 %zext_ln70, i64 %zext_ln78_14'
ST_23 : Operation 321 [1/1] (2.10ns)   --->   "%mul_ln115_2 = mul i64 %zext_ln70, i64 %zext_ln78_14" [d1.cpp:115]   --->   Operation 321 'mul' 'mul_ln115_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 322 '%mul_ln115_3 = mul i64 %zext_ln80_5, i64 %zext_ln78_15'
ST_23 : Operation 322 [1/1] (2.10ns)   --->   "%mul_ln115_3 = mul i64 %zext_ln80_5, i64 %zext_ln78_15" [d1.cpp:115]   --->   Operation 322 'mul' 'mul_ln115_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 323 '%mul_ln115_4 = mul i64 %zext_ln78_1, i64 %zext_ln78_13'
ST_23 : Operation 323 [1/1] (2.10ns)   --->   "%mul_ln115_4 = mul i64 %zext_ln78_1, i64 %zext_ln78_13" [d1.cpp:115]   --->   Operation 323 'mul' 'mul_ln115_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 324 '%mul_ln116_2 = mul i64 %zext_ln78_1, i64 %zext_ln78_14'
ST_23 : Operation 324 [1/1] (2.10ns)   --->   "%mul_ln116_2 = mul i64 %zext_ln78_1, i64 %zext_ln78_14" [d1.cpp:116]   --->   Operation 324 'mul' 'mul_ln116_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 325 '%mul_ln116_3 = mul i64 %zext_ln70, i64 %zext_ln78_15'
ST_23 : Operation 325 [1/1] (2.10ns)   --->   "%mul_ln116_3 = mul i64 %zext_ln70, i64 %zext_ln78_15" [d1.cpp:116]   --->   Operation 325 'mul' 'mul_ln116_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 326 [1/1] (1.01ns)   --->   "%add_ln78_1 = add i33 %zext_ln70_10, i33 %zext_ln80_7" [d1.cpp:78]   --->   Operation 326 'add' 'add_ln78_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln78_21 = zext i33 %add_ln78_1" [d1.cpp:78]   --->   Operation 327 'zext' 'zext_ln78_21' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 328 '%mul_ln78_64 = mul i64 %zext_ln78_21, i64 %conv36'
ST_23 : Operation 328 [1/1] (2.64ns)   --->   "%mul_ln78_64 = mul i64 %zext_ln78_21, i64 %conv36" [d1.cpp:78]   --->   Operation 328 'mul' 'mul_ln78_64' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 329 [1/1] (1.08ns)   --->   "%add_ln116_12 = add i64 %mul_ln78_16, i64 %mul_ln78_23" [d1.cpp:116]   --->   Operation 329 'add' 'add_ln116_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 330 [1/1] (1.08ns)   --->   "%add_ln116_13 = add i64 %add_ln116_12, i64 %mul_ln116_2" [d1.cpp:116]   --->   Operation 330 'add' 'add_ln116_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_14 = add i64 %mul_ln116_3, i64 %mul_ln78_64" [d1.cpp:116]   --->   Operation 331 'add' 'add_ln116_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 332 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln116_15 = add i64 %add_ln116_14, i64 %mul_ln78_30" [d1.cpp:116]   --->   Operation 332 'add' 'add_ln116_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln116_5 = trunc i64 %add_ln116_13" [d1.cpp:116]   --->   Operation 333 'trunc' 'trunc_ln116_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln116_6 = trunc i64 %add_ln116_15" [d1.cpp:116]   --->   Operation 334 'trunc' 'trunc_ln116_6' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 335 '%mul_ln117 = mul i64 %zext_ln70, i64 %zext_ln78_16'
ST_23 : Operation 335 [1/1] (2.10ns)   --->   "%mul_ln117 = mul i64 %zext_ln70, i64 %zext_ln78_16" [d1.cpp:117]   --->   Operation 335 'mul' 'mul_ln117' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 336 '%mul_ln117_3 = mul i64 %zext_ln78_2, i64 %zext_ln78_14'
ST_23 : Operation 336 [1/1] (2.10ns)   --->   "%mul_ln117_3 = mul i64 %zext_ln78_2, i64 %zext_ln78_14" [d1.cpp:117]   --->   Operation 336 'mul' 'mul_ln117_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 337 '%mul_ln117_4 = mul i64 %zext_ln78_1, i64 %zext_ln78_15'
ST_23 : Operation 337 [1/1] (2.10ns)   --->   "%mul_ln117_4 = mul i64 %zext_ln78_1, i64 %zext_ln78_15" [d1.cpp:117]   --->   Operation 337 'mul' 'mul_ln117_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 338 [1/1] (1.01ns)   --->   "%add_ln78_2 = add i33 %zext_ln70_11, i33 %zext_ln80_8" [d1.cpp:78]   --->   Operation 338 'add' 'add_ln78_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln78_22 = zext i33 %add_ln78_2" [d1.cpp:78]   --->   Operation 339 'zext' 'zext_ln78_22' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 340 '%mul_ln78_65 = mul i64 %zext_ln78_22, i64 %conv36'
ST_23 : Operation 340 [1/1] (2.64ns)   --->   "%mul_ln78_65 = mul i64 %zext_ln78_22, i64 %conv36" [d1.cpp:78]   --->   Operation 340 'mul' 'mul_ln78_65' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 341 [1/1] (1.08ns)   --->   "%add_ln117_3 = add i64 %mul_ln78_38, i64 %mul_ln117" [d1.cpp:117]   --->   Operation 341 'add' 'add_ln117_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i64 %add_ln117_3" [d1.cpp:117]   --->   Operation 342 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_13 = add i64 %mul_ln78_17, i64 %mul_ln78_24" [d1.cpp:117]   --->   Operation 343 'add' 'add_ln117_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 344 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln117_14 = add i64 %add_ln117_13, i64 %mul_ln117_3" [d1.cpp:117]   --->   Operation 344 'add' 'add_ln117_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_15 = add i64 %mul_ln117_4, i64 %mul_ln78_65" [d1.cpp:117]   --->   Operation 345 'add' 'add_ln117_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 346 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln117_16 = add i64 %add_ln117_15, i64 %mul_ln78_31" [d1.cpp:117]   --->   Operation 346 'add' 'add_ln117_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln117_5 = trunc i64 %add_ln117_14" [d1.cpp:117]   --->   Operation 347 'trunc' 'trunc_ln117_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln117_6 = trunc i64 %add_ln117_16" [d1.cpp:117]   --->   Operation 348 'trunc' 'trunc_ln117_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 349 [1/1] (1.08ns)   --->   "%add_ln117_17 = add i64 %add_ln117_16, i64 %add_ln117_14" [d1.cpp:117]   --->   Operation 349 'add' 'add_ln117_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 350 [1/1] (0.97ns)   --->   "%add_ln117_19 = add i28 %trunc_ln117_6, i28 %trunc_ln117_5" [d1.cpp:117]   --->   Operation 350 'add' 'add_ln117_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 351 '%mul_ln118_2 = mul i64 %zext_ln78_3, i64 %zext_ln78_14'
ST_23 : Operation 351 [1/1] (2.10ns)   --->   "%mul_ln118_2 = mul i64 %zext_ln78_3, i64 %zext_ln78_14" [d1.cpp:118]   --->   Operation 351 'mul' 'mul_ln118_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 352 [1/1] (1.01ns)   --->   "%add_ln78_3 = add i33 %zext_ln70_12, i33 %zext_ln80_9" [d1.cpp:78]   --->   Operation 352 'add' 'add_ln78_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln78_23 = zext i33 %add_ln78_3" [d1.cpp:78]   --->   Operation 353 'zext' 'zext_ln78_23' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 354 '%mul_ln78_66 = mul i64 %zext_ln78_23, i64 %conv36'
ST_23 : Operation 354 [1/1] (2.64ns)   --->   "%mul_ln78_66 = mul i64 %zext_ln78_23, i64 %conv36" [d1.cpp:78]   --->   Operation 354 'mul' 'mul_ln78_66' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 355 [1/1] (1.08ns)   --->   "%add_ln118_4 = add i64 %mul_ln78_53, i64 %mul_ln78_46" [d1.cpp:118]   --->   Operation 355 'add' 'add_ln118_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i64 %add_ln118_4" [d1.cpp:118]   --->   Operation 356 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_13 = add i64 %mul_ln78_18, i64 %mul_ln78_25" [d1.cpp:118]   --->   Operation 357 'add' 'add_ln118_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 358 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln118_14 = add i64 %add_ln118_13, i64 %mul_ln118_2" [d1.cpp:118]   --->   Operation 358 'add' 'add_ln118_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_15 = add i64 %mul_ln78_32, i64 %mul_ln78_66" [d1.cpp:118]   --->   Operation 359 'add' 'add_ln118_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 360 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln118_16 = add i64 %add_ln118_15, i64 %mul_ln78_39" [d1.cpp:118]   --->   Operation 360 'add' 'add_ln118_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln118_5 = trunc i64 %add_ln118_14" [d1.cpp:118]   --->   Operation 361 'trunc' 'trunc_ln118_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln118_6 = trunc i64 %add_ln118_16" [d1.cpp:118]   --->   Operation 362 'trunc' 'trunc_ln118_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 363 [1/1] (1.08ns)   --->   "%add_ln118_17 = add i64 %add_ln118_16, i64 %add_ln118_14" [d1.cpp:118]   --->   Operation 363 'add' 'add_ln118_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 364 [1/1] (0.97ns)   --->   "%add_ln118_19 = add i28 %trunc_ln118_6, i28 %trunc_ln118_5" [d1.cpp:118]   --->   Operation 364 'add' 'add_ln118_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 365 '%mul_ln119 = mul i64 %zext_ln78_7, i64 %zext_ln70_4'
ST_23 : Operation 365 [1/1] (2.10ns)   --->   "%mul_ln119 = mul i64 %zext_ln78_7, i64 %zext_ln70_4" [d1.cpp:119]   --->   Operation 365 'mul' 'mul_ln119' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 366 '%mul_ln119_1 = mul i64 %zext_ln78_6, i64 %zext_ln78_12'
ST_23 : Operation 366 [1/1] (2.10ns)   --->   "%mul_ln119_1 = mul i64 %zext_ln78_6, i64 %zext_ln78_12" [d1.cpp:119]   --->   Operation 366 'mul' 'mul_ln119_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 367 '%mul_ln78_67 = mul i64 %zext_ln106_1, i64 %conv36'
ST_23 : Operation 367 [1/1] (2.64ns)   --->   "%mul_ln78_67 = mul i64 %zext_ln106_1, i64 %conv36" [d1.cpp:78]   --->   Operation 367 'mul' 'mul_ln78_67' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.76ns)   --->   Input mux for Operation 368 '%mul_ln119_2 = mul i64 %zext_ln80, i64 %zext_ln78_23'
ST_23 : Operation 368 [1/1] (2.64ns)   --->   "%mul_ln119_2 = mul i64 %zext_ln80, i64 %zext_ln78_23" [d1.cpp:119]   --->   Operation 368 'mul' 'mul_ln119_2' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 369 [1/1] (1.08ns)   --->   "%add_ln119_1 = add i64 %mul_ln80_10, i64 %mul_ln80_22" [d1.cpp:119]   --->   Operation 369 'add' 'add_ln119_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_2 = add i64 %add_ln119_1, i64 %mul_ln80_26" [d1.cpp:119]   --->   Operation 370 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 371 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln119_3 = add i64 %add_ln119_2, i64 %mul_ln119_2" [d1.cpp:119]   --->   Operation 371 'add' 'add_ln119_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 372 [1/1] (1.01ns)   --->   "%add_ln119_4 = add i33 %zext_ln78_19, i33 %zext_ln70_5" [d1.cpp:119]   --->   Operation 372 'add' 'add_ln119_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i33 %add_ln119_4" [d1.cpp:119]   --->   Operation 373 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.76ns)   --->   Input mux for Operation 374 '%mul_ln119_3 = mul i64 %zext_ln80_4, i64 %zext_ln119'
ST_23 : Operation 374 [1/1] (2.64ns)   --->   "%mul_ln119_3 = mul i64 %zext_ln80_4, i64 %zext_ln119" [d1.cpp:119]   --->   Operation 374 'mul' 'mul_ln119_3' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 375 [1/1] (1.08ns)   --->   "%add_ln119_5 = add i64 %mul_ln80_8, i64 %mul_ln80_17" [d1.cpp:119]   --->   Operation 375 'add' 'add_ln119_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_6 = add i64 %add_ln119_5, i64 %mul_ln80_6" [d1.cpp:119]   --->   Operation 376 'add' 'add_ln119_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 377 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln119_7 = add i64 %add_ln119_6, i64 %mul_ln119_3" [d1.cpp:119]   --->   Operation 377 'add' 'add_ln119_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i64 %add_ln119_3" [d1.cpp:119]   --->   Operation 378 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln119_1 = trunc i64 %add_ln119_7" [d1.cpp:119]   --->   Operation 379 'trunc' 'trunc_ln119_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 380 [1/1] (1.08ns)   --->   "%add_ln119_9 = add i64 %mul_ln119, i64 %mul_ln78_5" [d1.cpp:119]   --->   Operation 380 'add' 'add_ln119_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_10 = add i64 %mul_ln78_19, i64 %mul_ln78_12" [d1.cpp:119]   --->   Operation 381 'add' 'add_ln119_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 382 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln119_11 = add i64 %add_ln119_10, i64 %mul_ln119_1" [d1.cpp:119]   --->   Operation 382 'add' 'add_ln119_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln119_2 = trunc i64 %add_ln119_9" [d1.cpp:119]   --->   Operation 383 'trunc' 'trunc_ln119_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln119_3 = trunc i64 %add_ln119_11" [d1.cpp:119]   --->   Operation 384 'trunc' 'trunc_ln119_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_13 = add i64 %mul_ln78_26, i64 %mul_ln78_40" [d1.cpp:119]   --->   Operation 385 'add' 'add_ln119_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 386 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln119_14 = add i64 %add_ln119_13, i64 %mul_ln78_33" [d1.cpp:119]   --->   Operation 386 'add' 'add_ln119_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_15 = add i64 %mul_ln78_47, i64 %mul_ln78_67" [d1.cpp:119]   --->   Operation 387 'add' 'add_ln119_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 388 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln119_16 = add i64 %add_ln119_15, i64 %mul_ln78_54" [d1.cpp:119]   --->   Operation 388 'add' 'add_ln119_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln119_4 = trunc i64 %add_ln119_14" [d1.cpp:119]   --->   Operation 389 'trunc' 'trunc_ln119_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln119_5 = trunc i64 %add_ln119_16" [d1.cpp:119]   --->   Operation 390 'trunc' 'trunc_ln119_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 391 [1/1] (1.08ns)   --->   "%add_ln119_17 = add i64 %add_ln119_16, i64 %add_ln119_14" [d1.cpp:119]   --->   Operation 391 'add' 'add_ln119_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_18 = add i28 %trunc_ln119_3, i28 %trunc_ln119_2" [d1.cpp:119]   --->   Operation 392 'add' 'add_ln119_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 393 [1/1] (0.97ns)   --->   "%add_ln119_19 = add i28 %trunc_ln119_5, i28 %trunc_ln119_4" [d1.cpp:119]   --->   Operation 393 'add' 'add_ln119_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 394 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_22 = add i28 %add_ln119_19, i28 %add_ln119_18" [d1.cpp:119]   --->   Operation 394 'add' 'add_ln119_22' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 395 '%mul_ln120 = mul i64 %zext_ln80_1, i64 %zext_ln78_17'
ST_23 : Operation 395 [1/1] (2.10ns)   --->   "%mul_ln120 = mul i64 %zext_ln80_1, i64 %zext_ln78_17" [d1.cpp:120]   --->   Operation 395 'mul' 'mul_ln120' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 396 '%mul_ln120_1 = mul i64 %zext_ln80_2, i64 %zext_ln78_16'
ST_23 : Operation 396 [1/1] (2.10ns)   --->   "%mul_ln120_1 = mul i64 %zext_ln80_2, i64 %zext_ln78_16" [d1.cpp:120]   --->   Operation 396 'mul' 'mul_ln120_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 397 '%mul_ln120_2 = mul i64 %zext_ln70, i64 %zext_ln78_12'
ST_23 : Operation 397 [1/1] (2.10ns)   --->   "%mul_ln120_2 = mul i64 %zext_ln70, i64 %zext_ln78_12" [d1.cpp:120]   --->   Operation 397 'mul' 'mul_ln120_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 398 '%mul_ln120_3 = mul i64 %zext_ln80_5, i64 %zext_ln78_13'
ST_23 : Operation 398 [1/1] (2.10ns)   --->   "%mul_ln120_3 = mul i64 %zext_ln80_5, i64 %zext_ln78_13" [d1.cpp:120]   --->   Operation 398 'mul' 'mul_ln120_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 399 '%mul_ln120_4 = mul i64 %zext_ln80_4, i64 %zext_ln78_14'
ST_23 : Operation 399 [1/1] (2.10ns)   --->   "%mul_ln120_4 = mul i64 %zext_ln80_4, i64 %zext_ln78_14" [d1.cpp:120]   --->   Operation 399 'mul' 'mul_ln120_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 400 [1/1] (1.01ns)   --->   "%add_ln70_1 = add i33 %zext_ln70_15, i33 %zext_ln114" [d1.cpp:70]   --->   Operation 400 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln70_16 = zext i33 %add_ln70_1" [d1.cpp:70]   --->   Operation 401 'zext' 'zext_ln70_16' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 402 '%mul_ln70_16 = mul i64 %zext_ln70_16, i64 %conv36'
ST_23 : Operation 402 [1/1] (2.64ns)   --->   "%mul_ln70_16 = mul i64 %zext_ln70_16, i64 %conv36" [d1.cpp:70]   --->   Operation 402 'mul' 'mul_ln70_16' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.76ns)   --->   Input mux for Operation 403 '%mul_ln120_5 = mul i64 %zext_ln80, i64 %zext_ln78_20'
ST_23 : Operation 403 [1/1] (2.64ns)   --->   "%mul_ln120_5 = mul i64 %zext_ln80, i64 %zext_ln78_20" [d1.cpp:120]   --->   Operation 403 'mul' 'mul_ln120_5' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 404 [1/1] (1.08ns)   --->   "%add_ln120 = add i64 %mul_ln70_8, i64 %mul_ln70_10" [d1.cpp:120]   --->   Operation 404 'add' 'add_ln120' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_1 = add i64 %add_ln120, i64 %mul_ln120" [d1.cpp:120]   --->   Operation 405 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 406 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln120_2 = add i64 %add_ln120_1, i64 %mul_ln120_5" [d1.cpp:120]   --->   Operation 406 'add' 'add_ln120_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_3 = add i64 %mul_ln120_4, i64 %mul_ln120_3" [d1.cpp:120]   --->   Operation 407 'add' 'add_ln120_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 408 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln120_4 = add i64 %add_ln120_3, i64 %mul_ln120_1" [d1.cpp:120]   --->   Operation 408 'add' 'add_ln120_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.76ns)   --->   Input mux for Operation 409 '%mul_ln120_6 = mul i64 %zext_ln80_3, i64 %zext_ln78_22'
ST_23 : Operation 409 [1/1] (2.64ns)   --->   "%mul_ln120_6 = mul i64 %zext_ln80_3, i64 %zext_ln78_22" [d1.cpp:120]   --->   Operation 409 'mul' 'mul_ln120_6' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 410 [1/1] (1.08ns)   --->   "%add_ln120_5 = add i64 %mul_ln120_6, i64 %mul_ln70_4" [d1.cpp:120]   --->   Operation 410 'add' 'add_ln120_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i64 %add_ln120_4" [d1.cpp:120]   --->   Operation 411 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln120_1 = trunc i64 %add_ln120_5" [d1.cpp:120]   --->   Operation 412 'trunc' 'trunc_ln120_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 413 [1/1] (1.08ns)   --->   "%add_ln120_6 = add i64 %add_ln120_5, i64 %add_ln120_4" [d1.cpp:120]   --->   Operation 413 'add' 'add_ln120_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln120_2 = trunc i64 %add_ln120_2" [d1.cpp:120]   --->   Operation 414 'trunc' 'trunc_ln120_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 415 [1/1] (0.97ns)   --->   "%add_ln120_7 = add i28 %trunc_ln120_1, i28 %trunc_ln120" [d1.cpp:120]   --->   Operation 415 'add' 'add_ln120_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 416 [1/1] (1.08ns)   --->   "%add_ln120_9 = add i64 %mul_ln70_3, i64 %mul_ln70_5" [d1.cpp:120]   --->   Operation 416 'add' 'add_ln120_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_10 = add i64 %mul_ln70_11, i64 %mul_ln70_9" [d1.cpp:120]   --->   Operation 417 'add' 'add_ln120_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 418 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln120_11 = add i64 %add_ln120_10, i64 %mul_ln70_7" [d1.cpp:120]   --->   Operation 418 'add' 'add_ln120_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln120_3 = trunc i64 %add_ln120_9" [d1.cpp:120]   --->   Operation 419 'trunc' 'trunc_ln120_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln120_4 = trunc i64 %add_ln120_11" [d1.cpp:120]   --->   Operation 420 'trunc' 'trunc_ln120_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_13 = add i64 %mul_ln70_13, i64 %mul_ln120_2" [d1.cpp:120]   --->   Operation 421 'add' 'add_ln120_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 422 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln120_14 = add i64 %add_ln120_13, i64 %mul_ln70_15" [d1.cpp:120]   --->   Operation 422 'add' 'add_ln120_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_15 = add i64 %mul_ln70_1, i64 %mul_ln70_16" [d1.cpp:120]   --->   Operation 423 'add' 'add_ln120_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 424 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln120_16 = add i64 %add_ln120_15, i64 %mul_ln70_2" [d1.cpp:120]   --->   Operation 424 'add' 'add_ln120_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln120_5 = trunc i64 %add_ln120_14" [d1.cpp:120]   --->   Operation 425 'trunc' 'trunc_ln120_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln120_6 = trunc i64 %add_ln120_16" [d1.cpp:120]   --->   Operation 426 'trunc' 'trunc_ln120_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 427 [1/1] (1.08ns)   --->   "%add_ln120_17 = add i64 %add_ln120_16, i64 %add_ln120_14" [d1.cpp:120]   --->   Operation 427 'add' 'add_ln120_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_18 = add i28 %trunc_ln120_4, i28 %trunc_ln120_3" [d1.cpp:120]   --->   Operation 428 'add' 'add_ln120_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 429 [1/1] (0.97ns)   --->   "%add_ln120_19 = add i28 %trunc_ln120_6, i28 %trunc_ln120_5" [d1.cpp:120]   --->   Operation 429 'add' 'add_ln120_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 430 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_22 = add i28 %add_ln120_19, i28 %add_ln120_18" [d1.cpp:120]   --->   Operation 430 'add' 'add_ln120_22' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 431 '%mul_ln121 = mul i64 %zext_ln78_1, i64 %zext_ln106'
ST_23 : Operation 431 [1/1] (2.10ns)   --->   "%mul_ln121 = mul i64 %zext_ln78_1, i64 %zext_ln106" [d1.cpp:121]   --->   Operation 431 'mul' 'mul_ln121' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 432 '%mul_ln121_1 = mul i64 %zext_ln78_2, i64 %zext_ln78_18'
ST_23 : Operation 432 [1/1] (2.10ns)   --->   "%mul_ln121_1 = mul i64 %zext_ln78_2, i64 %zext_ln78_18" [d1.cpp:121]   --->   Operation 432 'mul' 'mul_ln121_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 433 '%mul_ln121_2 = mul i64 %zext_ln78_3, i64 %zext_ln78_17'
ST_23 : Operation 433 [1/1] (2.10ns)   --->   "%mul_ln121_2 = mul i64 %zext_ln78_3, i64 %zext_ln78_17" [d1.cpp:121]   --->   Operation 433 'mul' 'mul_ln121_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 434 '%mul_ln121_3 = mul i64 %zext_ln78_4, i64 %zext_ln78_16'
ST_23 : Operation 434 [1/1] (2.10ns)   --->   "%mul_ln121_3 = mul i64 %zext_ln78_4, i64 %zext_ln78_16" [d1.cpp:121]   --->   Operation 434 'mul' 'mul_ln121_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 435 '%mul_ln121_4 = mul i64 %zext_ln78_5, i64 %zext_ln78_15'
ST_23 : Operation 435 [1/1] (2.10ns)   --->   "%mul_ln121_4 = mul i64 %zext_ln78_5, i64 %zext_ln78_15" [d1.cpp:121]   --->   Operation 435 'mul' 'mul_ln121_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 436 '%mul_ln121_5 = mul i64 %zext_ln78_6, i64 %zext_ln78_14'
ST_23 : Operation 436 [1/1] (2.10ns)   --->   "%mul_ln121_5 = mul i64 %zext_ln78_6, i64 %zext_ln78_14" [d1.cpp:121]   --->   Operation 436 'mul' 'mul_ln121_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 437 '%mul_ln121_6 = mul i64 %zext_ln70_1, i64 %zext_ln78_12'
ST_23 : Operation 437 [1/1] (2.10ns)   --->   "%mul_ln121_6 = mul i64 %zext_ln70_1, i64 %zext_ln78_12" [d1.cpp:121]   --->   Operation 437 'mul' 'mul_ln121_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 438 '%mul_ln121_7 = mul i64 %zext_ln78_7, i64 %zext_ln78_13'
ST_23 : Operation 438 [1/1] (2.10ns)   --->   "%mul_ln121_7 = mul i64 %zext_ln78_7, i64 %zext_ln78_13" [d1.cpp:121]   --->   Operation 438 'mul' 'mul_ln121_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 439 [1/1] (1.08ns)   --->   "%add_ln121 = add i64 %mul_ln70_10, i64 %mul_ln70_12" [d1.cpp:121]   --->   Operation 439 'add' 'add_ln121' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 440 [1/1] (1.08ns)   --->   "%add_ln121_1 = add i64 %mul_ln70_8, i64 %mul_ln70_6" [d1.cpp:121]   --->   Operation 440 'add' 'add_ln121_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i64 %add_ln121" [d1.cpp:121]   --->   Operation 441 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = trunc i64 %add_ln121_1" [d1.cpp:121]   --->   Operation 442 'trunc' 'trunc_ln121_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 443 [1/1] (1.08ns)   --->   "%add_ln121_2 = add i64 %add_ln121_1, i64 %add_ln121" [d1.cpp:121]   --->   Operation 443 'add' 'add_ln121_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 444 [1/1] (1.08ns)   --->   "%add_ln121_3 = add i64 %mul_ln70, i64 %mul_ln121" [d1.cpp:121]   --->   Operation 444 'add' 'add_ln121_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 445 [1/1] (1.08ns)   --->   "%add_ln121_4 = add i64 %mul_ln70_4, i64 %mul_ln70_2" [d1.cpp:121]   --->   Operation 445 'add' 'add_ln121_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln121_2 = trunc i64 %add_ln121_3" [d1.cpp:121]   --->   Operation 446 'trunc' 'trunc_ln121_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln121_3 = trunc i64 %add_ln121_4" [d1.cpp:121]   --->   Operation 447 'trunc' 'trunc_ln121_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 448 [1/1] (1.08ns)   --->   "%add_ln121_5 = add i64 %add_ln121_4, i64 %add_ln121_3" [d1.cpp:121]   --->   Operation 448 'add' 'add_ln121_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 449 [1/1] (0.97ns)   --->   "%add_ln121_6 = add i28 %trunc_ln121_1, i28 %trunc_ln121" [d1.cpp:121]   --->   Operation 449 'add' 'add_ln121_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 450 [1/1] (0.97ns)   --->   "%add_ln121_7 = add i28 %trunc_ln121_3, i28 %trunc_ln121_2" [d1.cpp:121]   --->   Operation 450 'add' 'add_ln121_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 451 [1/1] (1.08ns)   --->   "%add_ln121_9 = add i64 %mul_ln121_7, i64 %mul_ln121_5" [d1.cpp:121]   --->   Operation 451 'add' 'add_ln121_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 452 [1/1] (1.08ns)   --->   "%add_ln121_10 = add i64 %mul_ln121_6, i64 %mul_ln121_3" [d1.cpp:121]   --->   Operation 452 'add' 'add_ln121_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln121_4 = trunc i64 %add_ln121_9" [d1.cpp:121]   --->   Operation 453 'trunc' 'trunc_ln121_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln121_5 = trunc i64 %add_ln121_10" [d1.cpp:121]   --->   Operation 454 'trunc' 'trunc_ln121_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 455 [1/1] (1.08ns)   --->   "%add_ln121_12 = add i64 %mul_ln121_4, i64 %mul_ln121_1" [d1.cpp:121]   --->   Operation 455 'add' 'add_ln121_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 456 [1/1] (1.08ns)   --->   "%add_ln121_13 = add i64 %mul_ln121_2, i64 %mul_ln70_14" [d1.cpp:121]   --->   Operation 456 'add' 'add_ln121_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln121_6 = trunc i64 %add_ln121_12" [d1.cpp:121]   --->   Operation 457 'trunc' 'trunc_ln121_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln121_7 = trunc i64 %add_ln121_13" [d1.cpp:121]   --->   Operation 458 'trunc' 'trunc_ln121_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 459 [1/1] (1.08ns)   --->   "%add_ln121_14 = add i64 %add_ln121_13, i64 %add_ln121_12" [d1.cpp:121]   --->   Operation 459 'add' 'add_ln121_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 460 [1/1] (0.97ns)   --->   "%add_ln121_16 = add i28 %trunc_ln121_7, i28 %trunc_ln121_6" [d1.cpp:121]   --->   Operation 460 'add' 'add_ln121_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 461 '%mul_ln122 = mul i64 %zext_ln78_2, i64 %zext_ln106'
ST_23 : Operation 461 [1/1] (2.10ns)   --->   "%mul_ln122 = mul i64 %zext_ln78_2, i64 %zext_ln106" [d1.cpp:122]   --->   Operation 461 'mul' 'mul_ln122' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 462 '%mul_ln122_1 = mul i64 %zext_ln78_3, i64 %zext_ln78_18'
ST_23 : Operation 462 [1/1] (2.10ns)   --->   "%mul_ln122_1 = mul i64 %zext_ln78_3, i64 %zext_ln78_18" [d1.cpp:122]   --->   Operation 462 'mul' 'mul_ln122_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 463 '%mul_ln122_3 = mul i64 %zext_ln78_5, i64 %zext_ln78_16'
ST_23 : Operation 463 [1/1] (2.10ns)   --->   "%mul_ln122_3 = mul i64 %zext_ln78_5, i64 %zext_ln78_16" [d1.cpp:122]   --->   Operation 463 'mul' 'mul_ln122_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 464 '%mul_ln123 = mul i64 %zext_ln78_3, i64 %zext_ln106'
ST_23 : Operation 464 [1/1] (2.10ns)   --->   "%mul_ln123 = mul i64 %zext_ln78_3, i64 %zext_ln106" [d1.cpp:123]   --->   Operation 464 'mul' 'mul_ln123' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 465 '%mul_ln123_2 = mul i64 %zext_ln78_5, i64 %zext_ln78_17'
ST_23 : Operation 465 [1/1] (2.10ns)   --->   "%mul_ln123_2 = mul i64 %zext_ln78_5, i64 %zext_ln78_17" [d1.cpp:123]   --->   Operation 465 'mul' 'mul_ln123_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 466 '%mul_ln124_1 = mul i64 %zext_ln78_5, i64 %zext_ln78_18'
ST_23 : Operation 466 [1/1] (2.10ns)   --->   "%mul_ln124_1 = mul i64 %zext_ln78_5, i64 %zext_ln78_18" [d1.cpp:124]   --->   Operation 466 'mul' 'mul_ln124_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 467 '%mul_ln125 = mul i64 %zext_ln78_5, i64 %zext_ln106'
ST_23 : Operation 467 [1/1] (2.10ns)   --->   "%mul_ln125 = mul i64 %zext_ln78_5, i64 %zext_ln106" [d1.cpp:125]   --->   Operation 467 'mul' 'mul_ln125' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 468 '%mul_ln127 = mul i64 %zext_ln70_1, i64 %zext_ln78_18'
ST_23 : Operation 468 [1/1] (2.10ns)   --->   "%mul_ln127 = mul i64 %zext_ln70_1, i64 %zext_ln78_18" [d1.cpp:127]   --->   Operation 468 'mul' 'mul_ln127' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 469 '%mul_ln127_1 = mul i64 %zext_ln78_7, i64 %zext_ln106'
ST_23 : Operation 469 [1/1] (2.10ns)   --->   "%mul_ln127_1 = mul i64 %zext_ln78_7, i64 %zext_ln106" [d1.cpp:127]   --->   Operation 469 'mul' 'mul_ln127_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 470 '%mul_ln128 = mul i64 %zext_ln70_1, i64 %zext_ln106'
ST_23 : Operation 470 [1/1] (2.10ns)   --->   "%mul_ln128 = mul i64 %zext_ln70_1, i64 %zext_ln106" [d1.cpp:128]   --->   Operation 470 'mul' 'mul_ln128' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 471 [1/1] (1.08ns)   --->   "%add_ln80 = add i64 %mul_ln80_30, i64 %mul_ln80_32" [d1.cpp:80]   --->   Operation 471 'add' 'add_ln80' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 472 [1/1] (1.08ns)   --->   "%add_ln80_1 = add i64 %mul_ln80_27, i64 %mul_ln80_23" [d1.cpp:80]   --->   Operation 472 'add' 'add_ln80_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i64 %add_ln80" [d1.cpp:80]   --->   Operation 473 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i64 %add_ln80_1" [d1.cpp:80]   --->   Operation 474 'trunc' 'trunc_ln80_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 475 [1/1] (1.08ns)   --->   "%add_ln80_3 = add i64 %mul_ln78_55, i64 %mul_ln78_48" [d1.cpp:80]   --->   Operation 475 'add' 'add_ln80_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 476 [1/1] (1.08ns)   --->   "%add_ln80_4 = add i64 %mul_ln80_18, i64 %mul_ln78_62" [d1.cpp:80]   --->   Operation 476 'add' 'add_ln80_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln80_2 = trunc i64 %add_ln80_3" [d1.cpp:80]   --->   Operation 477 'trunc' 'trunc_ln80_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln80_3 = trunc i64 %add_ln80_4" [d1.cpp:80]   --->   Operation 478 'trunc' 'trunc_ln80_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 479 [1/1] (1.08ns)   --->   "%add_ln80_5 = add i64 %add_ln80_4, i64 %add_ln80_3" [d1.cpp:80]   --->   Operation 479 'add' 'add_ln80_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 480 [1/1] (0.97ns)   --->   "%add_ln80_7 = add i28 %trunc_ln80_3, i28 %trunc_ln80_2" [d1.cpp:80]   --->   Operation 480 'add' 'add_ln80_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 481 [1/1] (1.08ns)   --->   "%add_ln80_9 = add i64 %mul_ln128, i64 %mul_ln78_27" [d1.cpp:80]   --->   Operation 481 'add' 'add_ln80_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln80_4 = trunc i64 %add_ln80_9" [d1.cpp:80]   --->   Operation 482 'trunc' 'trunc_ln80_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 483 [1/1] (1.08ns)   --->   "%add_ln80_11 = add i64 %mul_ln78_20, i64 %mul_ln78_41" [d1.cpp:80]   --->   Operation 483 'add' 'add_ln80_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 484 [1/1] (1.08ns)   --->   "%add_ln80_12 = add i64 %mul_ln78_34, i64 %mul_ln80_33" [d1.cpp:80]   --->   Operation 484 'add' 'add_ln80_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln80_5 = trunc i64 %add_ln80_11" [d1.cpp:80]   --->   Operation 485 'trunc' 'trunc_ln80_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln80_6 = trunc i64 %add_ln80_12" [d1.cpp:80]   --->   Operation 486 'trunc' 'trunc_ln80_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 487 [1/1] (1.08ns)   --->   "%add_ln80_13 = add i64 %add_ln80_12, i64 %add_ln80_11" [d1.cpp:80]   --->   Operation 487 'add' 'add_ln80_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 488 [1/1] (0.97ns)   --->   "%add_ln80_15 = add i28 %trunc_ln80_6, i28 %trunc_ln80_5" [d1.cpp:80]   --->   Operation 488 'add' 'add_ln80_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 489 '%mul_ln130 = mul i64 %zext_ln70, i64 %zext_ln106'
ST_23 : Operation 489 [1/1] (2.10ns)   --->   "%mul_ln130 = mul i64 %zext_ln70, i64 %zext_ln106" [d1.cpp:130]   --->   Operation 489 'mul' 'mul_ln130' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i64 %mul_ln130" [d1.cpp:130]   --->   Operation 490 'zext' 'zext_ln130_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 491 '%mul_ln130_1 = mul i64 %zext_ln78_1, i64 %zext_ln78_18'
ST_23 : Operation 491 [1/1] (2.10ns)   --->   "%mul_ln130_1 = mul i64 %zext_ln78_1, i64 %zext_ln78_18" [d1.cpp:130]   --->   Operation 491 'mul' 'mul_ln130_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln130_2 = zext i64 %mul_ln130_1" [d1.cpp:130]   --->   Operation 492 'zext' 'zext_ln130_2' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 493 '%mul_ln130_2 = mul i64 %zext_ln78_2, i64 %zext_ln78_17'
ST_23 : Operation 493 [1/1] (2.10ns)   --->   "%mul_ln130_2 = mul i64 %zext_ln78_2, i64 %zext_ln78_17" [d1.cpp:130]   --->   Operation 493 'mul' 'mul_ln130_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln130_3 = zext i64 %mul_ln130_2" [d1.cpp:130]   --->   Operation 494 'zext' 'zext_ln130_3' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 495 '%mul_ln130_3 = mul i64 %zext_ln78_3, i64 %zext_ln78_16'
ST_23 : Operation 495 [1/1] (2.10ns)   --->   "%mul_ln130_3 = mul i64 %zext_ln78_3, i64 %zext_ln78_16" [d1.cpp:130]   --->   Operation 495 'mul' 'mul_ln130_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln130_4 = zext i64 %mul_ln130_3" [d1.cpp:130]   --->   Operation 496 'zext' 'zext_ln130_4' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 497 '%mul_ln130_4 = mul i64 %zext_ln78_4, i64 %zext_ln78_15'
ST_23 : Operation 497 [1/1] (2.10ns)   --->   "%mul_ln130_4 = mul i64 %zext_ln78_4, i64 %zext_ln78_15" [d1.cpp:130]   --->   Operation 497 'mul' 'mul_ln130_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln130_5 = zext i64 %mul_ln130_4" [d1.cpp:130]   --->   Operation 498 'zext' 'zext_ln130_5' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 499 '%mul_ln130_5 = mul i64 %zext_ln78_5, i64 %zext_ln78_14'
ST_23 : Operation 499 [1/1] (2.10ns)   --->   "%mul_ln130_5 = mul i64 %zext_ln78_5, i64 %zext_ln78_14" [d1.cpp:130]   --->   Operation 499 'mul' 'mul_ln130_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln130_6 = zext i64 %mul_ln130_5" [d1.cpp:130]   --->   Operation 500 'zext' 'zext_ln130_6' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 501 '%mul_ln130_6 = mul i64 %zext_ln78_6, i64 %zext_ln78_13'
ST_23 : Operation 501 [1/1] (2.10ns)   --->   "%mul_ln130_6 = mul i64 %zext_ln78_6, i64 %zext_ln78_13" [d1.cpp:130]   --->   Operation 501 'mul' 'mul_ln130_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln130_7 = zext i64 %mul_ln130_6" [d1.cpp:130]   --->   Operation 502 'zext' 'zext_ln130_7' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 503 '%mul_ln130_7 = mul i64 %zext_ln78_7, i64 %zext_ln78_12'
ST_23 : Operation 503 [1/1] (2.10ns)   --->   "%mul_ln130_7 = mul i64 %zext_ln78_7, i64 %zext_ln78_12" [d1.cpp:130]   --->   Operation 503 'mul' 'mul_ln130_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln130_8 = zext i64 %mul_ln130_7" [d1.cpp:130]   --->   Operation 504 'zext' 'zext_ln130_8' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 505 '%mul_ln130_8 = mul i64 %zext_ln70_1, i64 %zext_ln70_4'
ST_23 : Operation 505 [1/1] (2.10ns)   --->   "%mul_ln130_8 = mul i64 %zext_ln70_1, i64 %zext_ln70_4" [d1.cpp:130]   --->   Operation 505 'mul' 'mul_ln130_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln130_9 = zext i64 %mul_ln130_8" [d1.cpp:130]   --->   Operation 506 'zext' 'zext_ln130_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i64 %mul_ln130_8" [d1.cpp:130]   --->   Operation 507 'trunc' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln130_2 = trunc i64 %mul_ln130_7" [d1.cpp:130]   --->   Operation 508 'trunc' 'trunc_ln130_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln130_3 = trunc i64 %mul_ln130_6" [d1.cpp:130]   --->   Operation 509 'trunc' 'trunc_ln130_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln130_4 = trunc i64 %mul_ln130_5" [d1.cpp:130]   --->   Operation 510 'trunc' 'trunc_ln130_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln130_5 = trunc i64 %mul_ln130_4" [d1.cpp:130]   --->   Operation 511 'trunc' 'trunc_ln130_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln130_7 = trunc i64 %mul_ln130_3" [d1.cpp:130]   --->   Operation 512 'trunc' 'trunc_ln130_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln130_8 = trunc i64 %mul_ln130_2" [d1.cpp:130]   --->   Operation 513 'trunc' 'trunc_ln130_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln130_9 = trunc i64 %mul_ln130_1" [d1.cpp:130]   --->   Operation 514 'trunc' 'trunc_ln130_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln130_11 = trunc i64 %mul_ln130" [d1.cpp:130]   --->   Operation 515 'trunc' 'trunc_ln130_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 516 [1/1] (1.08ns)   --->   "%add_ln130_4 = add i65 %zext_ln130_9, i65 %zext_ln130_7" [d1.cpp:130]   --->   Operation 516 'add' 'add_ln130_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln130_12 = zext i65 %add_ln130_4" [d1.cpp:130]   --->   Operation 517 'zext' 'zext_ln130_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 518 [1/1] (1.09ns)   --->   "%add_ln130_5 = add i66 %zext_ln130_12, i66 %zext_ln130_8" [d1.cpp:130]   --->   Operation 518 'add' 'add_ln130_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 519 [1/1] (1.08ns)   --->   "%add_ln130_6 = add i65 %zext_ln130_5, i65 %zext_ln130_4" [d1.cpp:130]   --->   Operation 519 'add' 'add_ln130_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln130_14 = zext i65 %add_ln130_6" [d1.cpp:130]   --->   Operation 520 'zext' 'zext_ln130_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 521 [1/1] (1.09ns)   --->   "%add_ln130_7 = add i66 %zext_ln130_14, i66 %zext_ln130_6" [d1.cpp:130]   --->   Operation 521 'add' 'add_ln130_7' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 522 [1/1] (1.08ns)   --->   "%add_ln130_9 = add i65 %zext_ln130_2, i65 %zext_ln130_1" [d1.cpp:130]   --->   Operation 522 'add' 'add_ln130_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln130_17 = zext i65 %add_ln130_9" [d1.cpp:130]   --->   Operation 523 'zext' 'zext_ln130_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 524 [1/1] (1.09ns)   --->   "%add_ln130_10 = add i66 %zext_ln130_17, i66 %zext_ln130_3" [d1.cpp:130]   --->   Operation 524 'add' 'add_ln130_10' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 525 '%mul_ln78_68 = mul i64 %zext_ln106_2, i64 %conv36'
ST_23 : Operation 525 [1/1] (2.64ns)   --->   "%mul_ln78_68 = mul i64 %zext_ln106_2, i64 %conv36" [d1.cpp:78]   --->   Operation 525 'mul' 'mul_ln78_68' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.76ns)   --->   Input mux for Operation 526 '%mul_ln115_8 = mul i64 %zext_ln80, i64 %zext_ln119'
ST_23 : Operation 526 [1/1] (2.64ns)   --->   "%mul_ln115_8 = mul i64 %zext_ln80, i64 %zext_ln119" [d1.cpp:115]   --->   Operation 526 'mul' 'mul_ln115_8' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_9 = add i64 %mul_ln115_1, i64 %mul_ln78_15" [d1.cpp:115]   --->   Operation 527 'add' 'add_ln115_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 528 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln115_10 = add i64 %add_ln115_9, i64 %mul_ln78_8" [d1.cpp:115]   --->   Operation 528 'add' 'add_ln115_10' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln115_3 = trunc i64 %add_ln115_10" [d1.cpp:115]   --->   Operation 529 'trunc' 'trunc_ln115_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 530 [1/1] (1.08ns)   --->   "%add_ln115_12 = add i64 %mul_ln115_4, i64 %mul_ln115_2" [d1.cpp:115]   --->   Operation 530 'add' 'add_ln115_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_13 = add i64 %mul_ln78_22, i64 %mul_ln78_68" [d1.cpp:115]   --->   Operation 531 'add' 'add_ln115_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 532 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln115_14 = add i64 %add_ln115_13, i64 %mul_ln115_3" [d1.cpp:115]   --->   Operation 532 'add' 'add_ln115_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln115_4 = trunc i64 %add_ln115_12" [d1.cpp:115]   --->   Operation 533 'trunc' 'trunc_ln115_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln115_5 = trunc i64 %add_ln115_14" [d1.cpp:115]   --->   Operation 534 'trunc' 'trunc_ln115_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 535 [1/1] (1.08ns)   --->   "%add_ln115_15 = add i64 %add_ln115_14, i64 %add_ln115_12" [d1.cpp:115]   --->   Operation 535 'add' 'add_ln115_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 536 [1/1] (0.97ns)   --->   "%add_ln115_17 = add i28 %trunc_ln115_5, i28 %trunc_ln115_4" [d1.cpp:115]   --->   Operation 536 'add' 'add_ln115_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 537 '%mul_ln78_69 = mul i64 %zext_ln119, i64 %conv36'
ST_23 : Operation 537 [1/1] (2.64ns)   --->   "%mul_ln78_69 = mul i64 %zext_ln119, i64 %conv36" [d1.cpp:78]   --->   Operation 537 'mul' 'mul_ln78_69' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 538 [1/1] (1.08ns)   --->   "%add_ln114_12 = add i64 %mul_ln78_7, i64 %mul_ln78_14" [d1.cpp:114]   --->   Operation 538 'add' 'add_ln114_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_13 = add i64 %mul_ln114_3, i64 %mul_ln78_69" [d1.cpp:114]   --->   Operation 539 'add' 'add_ln114_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 540 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln114_14 = add i64 %add_ln114_13, i64 %mul_ln78_21" [d1.cpp:114]   --->   Operation 540 'add' 'add_ln114_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln114_5 = trunc i64 %add_ln114_12" [d1.cpp:114]   --->   Operation 541 'trunc' 'trunc_ln114_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln114_6 = trunc i64 %add_ln114_14" [d1.cpp:114]   --->   Operation 542 'trunc' 'trunc_ln114_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 543 [1/1] (1.08ns)   --->   "%add_ln114_15 = add i64 %add_ln114_14, i64 %add_ln114_12" [d1.cpp:114]   --->   Operation 543 'add' 'add_ln114_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 544 [1/1] (0.97ns)   --->   "%add_ln114_17 = add i28 %trunc_ln114_6, i28 %trunc_ln114_5" [d1.cpp:114]   --->   Operation 544 'add' 'add_ln114_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 545 [1/1] (1.08ns)   --->   "%add_ln127_1 = add i64 %mul_ln80_26, i64 %mul_ln80_29" [d1.cpp:127]   --->   Operation 545 'add' 'add_ln127_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 546 [1/1] (1.08ns)   --->   "%add_ln127_2 = add i64 %mul_ln80_22, i64 %mul_ln80_17" [d1.cpp:127]   --->   Operation 546 'add' 'add_ln127_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i64 %add_ln127_1" [d1.cpp:127]   --->   Operation 547 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln127_1 = trunc i64 %add_ln127_2" [d1.cpp:127]   --->   Operation 548 'trunc' 'trunc_ln127_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 549 [1/1] (1.08ns)   --->   "%add_ln127_4 = add i64 %mul_ln78_47, i64 %mul_ln78_40" [d1.cpp:127]   --->   Operation 549 'add' 'add_ln127_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 550 [1/1] (1.08ns)   --->   "%add_ln127_5 = add i64 %mul_ln78_61, i64 %mul_ln78_54" [d1.cpp:127]   --->   Operation 550 'add' 'add_ln127_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln127_2 = trunc i64 %add_ln127_4" [d1.cpp:127]   --->   Operation 551 'trunc' 'trunc_ln127_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln127_3 = trunc i64 %add_ln127_5" [d1.cpp:127]   --->   Operation 552 'trunc' 'trunc_ln127_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 553 [1/1] (1.08ns)   --->   "%add_ln127_6 = add i64 %add_ln127_5, i64 %add_ln127_4" [d1.cpp:127]   --->   Operation 553 'add' 'add_ln127_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 554 [1/1] (0.97ns)   --->   "%add_ln127_8 = add i28 %trunc_ln127_3, i28 %trunc_ln127_2" [d1.cpp:127]   --->   Operation 554 'add' 'add_ln127_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 555 [1/1] (1.08ns)   --->   "%add_ln127_10 = add i64 %mul_ln127_1, i64 %mul_ln78_5" [d1.cpp:127]   --->   Operation 555 'add' 'add_ln127_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 556 [1/1] (1.08ns)   --->   "%add_ln127_11 = add i64 %mul_ln127, i64 %mul_ln78_19" [d1.cpp:127]   --->   Operation 556 'add' 'add_ln127_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln127_4 = trunc i64 %add_ln127_10" [d1.cpp:127]   --->   Operation 557 'trunc' 'trunc_ln127_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln127_5 = trunc i64 %add_ln127_11" [d1.cpp:127]   --->   Operation 558 'trunc' 'trunc_ln127_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 559 [1/1] (1.08ns)   --->   "%add_ln127_13 = add i64 %mul_ln78_12, i64 %mul_ln78_33" [d1.cpp:127]   --->   Operation 559 'add' 'add_ln127_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 560 [1/1] (1.08ns)   --->   "%add_ln127_14 = add i64 %mul_ln78_26, i64 %mul_ln80_31" [d1.cpp:127]   --->   Operation 560 'add' 'add_ln127_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln127_6 = trunc i64 %add_ln127_13" [d1.cpp:127]   --->   Operation 561 'trunc' 'trunc_ln127_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln127_7 = trunc i64 %add_ln127_14" [d1.cpp:127]   --->   Operation 562 'trunc' 'trunc_ln127_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 563 [1/1] (1.08ns)   --->   "%add_ln127_15 = add i64 %add_ln127_14, i64 %add_ln127_13" [d1.cpp:127]   --->   Operation 563 'add' 'add_ln127_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 564 [1/1] (0.97ns)   --->   "%add_ln127_17 = add i28 %trunc_ln127_7, i28 %trunc_ln127_6" [d1.cpp:127]   --->   Operation 564 'add' 'add_ln127_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 565 [1/1] (1.08ns)   --->   "%add_ln126_4 = add i64 %mul_ln78_39, i64 %mul_ln78_32" [d1.cpp:126]   --->   Operation 565 'add' 'add_ln126_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln126_2 = trunc i64 %add_ln126_4" [d1.cpp:126]   --->   Operation 566 'trunc' 'trunc_ln126_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 567 [1/1] (1.08ns)   --->   "%add_ln126_5 = add i64 %add_ln118_4, i64 %add_ln126_4" [d1.cpp:126]   --->   Operation 567 'add' 'add_ln126_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 568 [1/1] (1.08ns)   --->   "%add_ln126_12 = add i64 %mul_ln78_4, i64 %mul_ln78_25" [d1.cpp:126]   --->   Operation 568 'add' 'add_ln126_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 569 [1/1] (1.08ns)   --->   "%add_ln126_13 = add i64 %mul_ln78_18, i64 %mul_ln80_28" [d1.cpp:126]   --->   Operation 569 'add' 'add_ln126_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln126_5 = trunc i64 %add_ln126_12" [d1.cpp:126]   --->   Operation 570 'trunc' 'trunc_ln126_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln126_6 = trunc i64 %add_ln126_13" [d1.cpp:126]   --->   Operation 571 'trunc' 'trunc_ln126_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 572 [1/1] (1.08ns)   --->   "%add_ln126_14 = add i64 %add_ln126_13, i64 %add_ln126_12" [d1.cpp:126]   --->   Operation 572 'add' 'add_ln126_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 573 [1/1] (0.97ns)   --->   "%add_ln126_16 = add i28 %trunc_ln126_6, i28 %trunc_ln126_5" [d1.cpp:126]   --->   Operation 573 'add' 'add_ln126_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 574 [1/1] (1.08ns)   --->   "%add_ln125_4 = add i64 %mul_ln78_31, i64 %mul_ln78_24" [d1.cpp:125]   --->   Operation 574 'add' 'add_ln125_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 575 [1/1] (1.08ns)   --->   "%add_ln125_5 = add i64 %mul_ln78_45, i64 %mul_ln78_38" [d1.cpp:125]   --->   Operation 575 'add' 'add_ln125_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln125_2 = trunc i64 %add_ln125_4" [d1.cpp:125]   --->   Operation 576 'trunc' 'trunc_ln125_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln125_3 = trunc i64 %add_ln125_5" [d1.cpp:125]   --->   Operation 577 'trunc' 'trunc_ln125_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 578 [1/1] (1.08ns)   --->   "%add_ln125_6 = add i64 %add_ln125_5, i64 %add_ln125_4" [d1.cpp:125]   --->   Operation 578 'add' 'add_ln125_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 579 [1/1] (0.97ns)   --->   "%add_ln125_8 = add i28 %trunc_ln125_3, i28 %trunc_ln125_2" [d1.cpp:125]   --->   Operation 579 'add' 'add_ln125_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 580 [1/1] (1.08ns)   --->   "%add_ln125_13 = add i64 %mul_ln125, i64 %mul_ln78_17" [d1.cpp:125]   --->   Operation 580 'add' 'add_ln125_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 581 [1/1] (1.08ns)   --->   "%add_ln125_14 = add i64 %mul_ln78_10, i64 %mul_ln80_24" [d1.cpp:125]   --->   Operation 581 'add' 'add_ln125_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln125_6 = trunc i64 %add_ln125_13" [d1.cpp:125]   --->   Operation 582 'trunc' 'trunc_ln125_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln125_7 = trunc i64 %add_ln125_14" [d1.cpp:125]   --->   Operation 583 'trunc' 'trunc_ln125_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 584 [1/1] (1.08ns)   --->   "%add_ln125_15 = add i64 %add_ln125_14, i64 %add_ln125_13" [d1.cpp:125]   --->   Operation 584 'add' 'add_ln125_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 585 [1/1] (0.97ns)   --->   "%add_ln125_17 = add i28 %trunc_ln125_7, i28 %trunc_ln125_6" [d1.cpp:125]   --->   Operation 585 'add' 'add_ln125_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 586 [1/1] (1.08ns)   --->   "%add_ln124_4 = add i64 %mul_ln78_37, i64 %mul_ln78_30" [d1.cpp:124]   --->   Operation 586 'add' 'add_ln124_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln124_2 = trunc i64 %add_ln116_12" [d1.cpp:124]   --->   Operation 587 'trunc' 'trunc_ln124_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln124_3 = trunc i64 %add_ln124_4" [d1.cpp:124]   --->   Operation 588 'trunc' 'trunc_ln124_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 589 [1/1] (1.08ns)   --->   "%add_ln124_5 = add i64 %add_ln124_4, i64 %add_ln116_12" [d1.cpp:124]   --->   Operation 589 'add' 'add_ln124_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 590 [1/1] (0.97ns)   --->   "%add_ln124_7 = add i28 %trunc_ln124_3, i28 %trunc_ln124_2" [d1.cpp:124]   --->   Operation 590 'add' 'add_ln124_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 591 [1/1] (1.08ns)   --->   "%add_ln124_12 = add i64 %mul_ln124_1, i64 %mul_ln78_9" [d1.cpp:124]   --->   Operation 591 'add' 'add_ln124_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 592 [1/1] (1.08ns)   --->   "%add_ln124_13 = add i64 %mul_ln78_2, i64 %mul_ln80_19" [d1.cpp:124]   --->   Operation 592 'add' 'add_ln124_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln124_6 = trunc i64 %add_ln124_12" [d1.cpp:124]   --->   Operation 593 'trunc' 'trunc_ln124_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln124_7 = trunc i64 %add_ln124_13" [d1.cpp:124]   --->   Operation 594 'trunc' 'trunc_ln124_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 595 [1/1] (1.08ns)   --->   "%add_ln124_14 = add i64 %add_ln124_13, i64 %add_ln124_12" [d1.cpp:124]   --->   Operation 595 'add' 'add_ln124_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 596 [1/1] (0.97ns)   --->   "%add_ln124_16 = add i28 %trunc_ln124_7, i28 %trunc_ln124_6" [d1.cpp:124]   --->   Operation 596 'add' 'add_ln124_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 597 [1/1] (1.08ns)   --->   "%add_ln123_3 = add i64 %mul_ln78_15, i64 %mul_ln78_8" [d1.cpp:123]   --->   Operation 597 'add' 'add_ln123_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 598 [1/1] (1.08ns)   --->   "%add_ln123_5 = add i64 %mul_ln78_29, i64 %mul_ln78_22" [d1.cpp:123]   --->   Operation 598 'add' 'add_ln123_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln123_2 = trunc i64 %add_ln123_3" [d1.cpp:123]   --->   Operation 599 'trunc' 'trunc_ln123_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln123_3 = trunc i64 %add_ln123_5" [d1.cpp:123]   --->   Operation 600 'trunc' 'trunc_ln123_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 601 [1/1] (1.08ns)   --->   "%add_ln123_6 = add i64 %add_ln123_5, i64 %add_ln123_3" [d1.cpp:123]   --->   Operation 601 'add' 'add_ln123_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 602 [1/1] (0.97ns)   --->   "%add_ln123_8 = add i28 %trunc_ln123_3, i28 %trunc_ln123_2" [d1.cpp:123]   --->   Operation 602 'add' 'add_ln123_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 603 [1/1] (1.08ns)   --->   "%add_ln123_13 = add i64 %mul_ln123_2, i64 %mul_ln78_1" [d1.cpp:123]   --->   Operation 603 'add' 'add_ln123_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 604 [1/1] (1.08ns)   --->   "%add_ln123_14 = add i64 %mul_ln123, i64 %mul_ln80_13" [d1.cpp:123]   --->   Operation 604 'add' 'add_ln123_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln123_6 = trunc i64 %add_ln123_13" [d1.cpp:123]   --->   Operation 605 'trunc' 'trunc_ln123_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln123_7 = trunc i64 %add_ln123_14" [d1.cpp:123]   --->   Operation 606 'trunc' 'trunc_ln123_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 607 [1/1] (1.08ns)   --->   "%add_ln123_15 = add i64 %add_ln123_14, i64 %add_ln123_13" [d1.cpp:123]   --->   Operation 607 'add' 'add_ln123_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 608 [1/1] (0.97ns)   --->   "%add_ln123_17 = add i28 %trunc_ln123_7, i28 %trunc_ln123_6" [d1.cpp:123]   --->   Operation 608 'add' 'add_ln123_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 609 [1/1] (1.08ns)   --->   "%add_ln122_3 = add i64 %mul_ln78_7, i64 %mul_ln78" [d1.cpp:122]   --->   Operation 609 'add' 'add_ln122_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 610 [1/1] (1.08ns)   --->   "%add_ln122_4 = add i64 %mul_ln78_21, i64 %mul_ln78_14" [d1.cpp:122]   --->   Operation 610 'add' 'add_ln122_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln122_2 = trunc i64 %add_ln122_3" [d1.cpp:122]   --->   Operation 611 'trunc' 'trunc_ln122_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln122_3 = trunc i64 %add_ln122_4" [d1.cpp:122]   --->   Operation 612 'trunc' 'trunc_ln122_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 613 [1/1] (1.08ns)   --->   "%add_ln122_6 = add i64 %add_ln122_4, i64 %add_ln122_3" [d1.cpp:122]   --->   Operation 613 'add' 'add_ln122_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 614 [1/1] (0.97ns)   --->   "%add_ln122_8 = add i28 %trunc_ln122_3, i28 %trunc_ln122_2" [d1.cpp:122]   --->   Operation 614 'add' 'add_ln122_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 615 [1/1] (1.08ns)   --->   "%add_ln122_13 = add i64 %mul_ln122_3, i64 %mul_ln122" [d1.cpp:122]   --->   Operation 615 'add' 'add_ln122_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 616 [1/1] (1.08ns)   --->   "%add_ln122_14 = add i64 %mul_ln122_1, i64 %mul_ln78_56" [d1.cpp:122]   --->   Operation 616 'add' 'add_ln122_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln122_6 = trunc i64 %add_ln122_13" [d1.cpp:122]   --->   Operation 617 'trunc' 'trunc_ln122_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln122_7 = trunc i64 %add_ln122_14" [d1.cpp:122]   --->   Operation 618 'trunc' 'trunc_ln122_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 619 [1/1] (1.08ns)   --->   "%add_ln122_15 = add i64 %add_ln122_14, i64 %add_ln122_13" [d1.cpp:122]   --->   Operation 619 'add' 'add_ln122_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 620 [1/1] (0.97ns)   --->   "%add_ln122_17 = add i28 %trunc_ln122_7, i28 %trunc_ln122_6" [d1.cpp:122]   --->   Operation 620 'add' 'add_ln122_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_4 = add i28 %trunc_ln130_9, i28 %trunc_ln130_8" [d1.cpp:138]   --->   Operation 621 'add' 'add_ln138_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 622 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln138_5 = add i28 %add_ln138_4, i28 %trunc_ln130_7" [d1.cpp:138]   --->   Operation 622 'add' 'add_ln138_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 623 [1/1] (0.97ns)   --->   "%add_ln138_7 = add i28 %trunc_ln130_2, i28 %trunc_ln130_3" [d1.cpp:138]   --->   Operation 623 'add' 'add_ln138_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.14>
ST_24 : Operation 624 [1/1] (0.00ns)   --->   "%add47_4_21849_loc_load = load i64 %add47_4_21849_loc"   --->   Operation 624 'load' 'add47_4_21849_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 625 [1/1] (0.00ns)   --->   "%add47_4_11848_loc_load = load i64 %add47_4_11848_loc"   --->   Operation 625 'load' 'add47_4_11848_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 626 [1/1] (0.00ns)   --->   "%add47_41847_loc_load = load i64 %add47_41847_loc"   --->   Operation 626 'load' 'add47_41847_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 627 [1/1] (0.00ns)   --->   "%add47_21841_loc_load = load i64 %add47_21841_loc"   --->   Operation 627 'load' 'add47_21841_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 628 [1/1] (0.00ns)   --->   "%add47_1_21840_loc_load = load i64 %add47_1_21840_loc"   --->   Operation 628 'load' 'add47_1_21840_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 629 '%mul_ln78_3 = mul i64 %zext_ln78_4, i64 %zext_ln78'
ST_24 : Operation 629 [1/1] (2.10ns)   --->   "%mul_ln78_3 = mul i64 %zext_ln78_4, i64 %zext_ln78" [d1.cpp:78]   --->   Operation 629 'mul' 'mul_ln78_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 630 '%mul_ln80_1 = mul i64 %zext_ln80_2, i64 %zext_ln78'
ST_24 : Operation 630 [1/1] (2.10ns)   --->   "%mul_ln80_1 = mul i64 %zext_ln80_2, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 630 'mul' 'mul_ln80_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 631 '%mul_ln80_2 = mul i64 %zext_ln80_3, i64 %zext_ln78'
ST_24 : Operation 631 [1/1] (2.10ns)   --->   "%mul_ln80_2 = mul i64 %zext_ln80_3, i64 %zext_ln78" [d1.cpp:80]   --->   Operation 631 'mul' 'mul_ln80_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 632 '%mul_ln78_11 = mul i64 %zext_ln78_4, i64 %zext_ln78_8'
ST_24 : Operation 632 [1/1] (2.10ns)   --->   "%mul_ln78_11 = mul i64 %zext_ln78_4, i64 %zext_ln78_8" [d1.cpp:78]   --->   Operation 632 'mul' 'mul_ln78_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 633 '%mul_ln80_5 = mul i64 %zext_ln80_2, i64 %zext_ln78_8'
ST_24 : Operation 633 [1/1] (2.10ns)   --->   "%mul_ln80_5 = mul i64 %zext_ln80_2, i64 %zext_ln78_8" [d1.cpp:80]   --->   Operation 633 'mul' 'mul_ln80_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 634 '%mul_ln78_28 = mul i64 %zext_ln80_3, i64 %zext_ln78_11'
ST_24 : Operation 634 [1/1] (2.10ns)   --->   "%mul_ln78_28 = mul i64 %zext_ln80_3, i64 %zext_ln78_11" [d1.cpp:78]   --->   Operation 634 'mul' 'mul_ln78_28' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 635 '%mul_ln78_35 = mul i64 %zext_ln80_2, i64 %zext_ln70_2'
ST_24 : Operation 635 [1/1] (2.10ns)   --->   "%mul_ln78_35 = mul i64 %zext_ln80_2, i64 %zext_ln70_2" [d1.cpp:78]   --->   Operation 635 'mul' 'mul_ln78_35' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 636 '%mul_ln78_36 = mul i64 %zext_ln80_3, i64 %zext_ln70_2'
ST_24 : Operation 636 [1/1] (2.10ns)   --->   "%mul_ln78_36 = mul i64 %zext_ln80_3, i64 %zext_ln70_2" [d1.cpp:78]   --->   Operation 636 'mul' 'mul_ln78_36' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 637 '%mul_ln78_42 = mul i64 %zext_ln80_1, i64 %zext_ln70_3'
ST_24 : Operation 637 [1/1] (2.10ns)   --->   "%mul_ln78_42 = mul i64 %zext_ln80_1, i64 %zext_ln70_3" [d1.cpp:78]   --->   Operation 637 'mul' 'mul_ln78_42' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 638 '%mul_ln78_43 = mul i64 %zext_ln80_2, i64 %zext_ln70_3'
ST_24 : Operation 638 [1/1] (2.10ns)   --->   "%mul_ln78_43 = mul i64 %zext_ln80_2, i64 %zext_ln70_3" [d1.cpp:78]   --->   Operation 638 'mul' 'mul_ln78_43' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 639 '%mul_ln78_44 = mul i64 %zext_ln80_3, i64 %zext_ln70_3'
ST_24 : Operation 639 [1/1] (2.10ns)   --->   "%mul_ln78_44 = mul i64 %zext_ln80_3, i64 %zext_ln70_3" [d1.cpp:78]   --->   Operation 639 'mul' 'mul_ln78_44' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 640 '%mul_ln78_49 = mul i64 %zext_ln80, i64 %zext_ln70_4'
ST_24 : Operation 640 [1/1] (2.10ns)   --->   "%mul_ln78_49 = mul i64 %zext_ln80, i64 %zext_ln70_4" [d1.cpp:78]   --->   Operation 640 'mul' 'mul_ln78_49' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 641 '%mul_ln78_50 = mul i64 %zext_ln80_1, i64 %zext_ln70_4'
ST_24 : Operation 641 [1/1] (2.10ns)   --->   "%mul_ln78_50 = mul i64 %zext_ln80_1, i64 %zext_ln70_4" [d1.cpp:78]   --->   Operation 641 'mul' 'mul_ln78_50' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 642 '%mul_ln78_52 = mul i64 %zext_ln80_3, i64 %zext_ln70_4'
ST_24 : Operation 642 [1/1] (2.10ns)   --->   "%mul_ln78_52 = mul i64 %zext_ln80_3, i64 %zext_ln70_4" [d1.cpp:78]   --->   Operation 642 'mul' 'mul_ln78_52' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 643 '%mul_ln78_57 = mul i64 %zext_ln80, i64 %zext_ln78_12'
ST_24 : Operation 643 [1/1] (2.10ns)   --->   "%mul_ln78_57 = mul i64 %zext_ln80, i64 %zext_ln78_12" [d1.cpp:78]   --->   Operation 643 'mul' 'mul_ln78_57' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 644 '%mul_ln78_58 = mul i64 %zext_ln80_1, i64 %zext_ln78_12'
ST_24 : Operation 644 [1/1] (2.10ns)   --->   "%mul_ln78_58 = mul i64 %zext_ln80_1, i64 %zext_ln78_12" [d1.cpp:78]   --->   Operation 644 'mul' 'mul_ln78_58' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 645 '%mul_ln78_60 = mul i64 %zext_ln80_3, i64 %zext_ln78_12'
ST_24 : Operation 645 [1/1] (2.10ns)   --->   "%mul_ln78_60 = mul i64 %zext_ln80_3, i64 %zext_ln78_12" [d1.cpp:78]   --->   Operation 645 'mul' 'mul_ln78_60' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 646 '%mul_ln80_14 = mul i64 %zext_ln80, i64 %zext_ln78_13'
ST_24 : Operation 646 [1/1] (2.10ns)   --->   "%mul_ln80_14 = mul i64 %zext_ln80, i64 %zext_ln78_13" [d1.cpp:80]   --->   Operation 646 'mul' 'mul_ln80_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 647 '%mul_ln80_15 = mul i64 %zext_ln80_1, i64 %zext_ln78_13'
ST_24 : Operation 647 [1/1] (2.10ns)   --->   "%mul_ln80_15 = mul i64 %zext_ln80_1, i64 %zext_ln78_13" [d1.cpp:80]   --->   Operation 647 'mul' 'mul_ln80_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 648 '%mul_ln80_20 = mul i64 %zext_ln80, i64 %zext_ln78_14'
ST_24 : Operation 648 [1/1] (2.10ns)   --->   "%mul_ln80_20 = mul i64 %zext_ln80, i64 %zext_ln78_14" [d1.cpp:80]   --->   Operation 648 'mul' 'mul_ln80_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 649 '%mul_ln80_21 = mul i64 %zext_ln80_1, i64 %zext_ln78_14'
ST_24 : Operation 649 [1/1] (2.10ns)   --->   "%mul_ln80_21 = mul i64 %zext_ln80_1, i64 %zext_ln78_14" [d1.cpp:80]   --->   Operation 649 'mul' 'mul_ln80_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 650 '%mul_ln80_25 = mul i64 %zext_ln80, i64 %zext_ln78_15'
ST_24 : Operation 650 [1/1] (2.10ns)   --->   "%mul_ln80_25 = mul i64 %zext_ln80, i64 %zext_ln78_15" [d1.cpp:80]   --->   Operation 650 'mul' 'mul_ln80_25' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 651 '%mul_ln103 = mul i64 %zext_ln70_1, i64 %zext_ln78_8'
ST_24 : Operation 651 [1/1] (2.10ns)   --->   "%mul_ln103 = mul i64 %zext_ln70_1, i64 %zext_ln78_8" [d1.cpp:103]   --->   Operation 651 'mul' 'mul_ln103' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 652 [1/1] (1.08ns)   --->   "%add_ln106_9 = add i64 %add_ln106_8, i64 %add_ln106_3" [d1.cpp:106]   --->   Operation 652 'add' 'add_ln106_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_13 = add i64 %add_ln106_12, i64 %add_ln106_10" [d1.cpp:106]   --->   Operation 653 'add' 'add_ln106_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 654 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_21 = add i64 %add_ln106_18, i64 %add_ln106_13" [d1.cpp:106]   --->   Operation 654 'add' 'add_ln106_21' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 655 [1/1] (0.97ns)   --->   "%add_ln106_22 = add i28 %trunc_ln106_1, i28 %trunc_ln106" [d1.cpp:106]   --->   Operation 655 'add' 'add_ln106_22' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_4 = add i64 %add_ln106_21, i64 %add_ln106_9" [d1.cpp:106]   --->   Operation 656 'add' 'add_ln106_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln106_6 = trunc i64 %add47_21841_loc_load" [d1.cpp:106]   --->   Operation 657 'trunc' 'trunc_ln106_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_24 = add i28 %add_ln106_23, i28 %add_ln106_22" [d1.cpp:106]   --->   Operation 658 'add' 'add_ln106_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 659 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr = add i64 %add_ln106_4, i64 %add47_21841_loc_load" [d1.cpp:106]   --->   Operation 659 'add' 'arr' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 660 '%mul_ln114 = mul i64 %zext_ln78_2, i64 %zext_ln70_4'
ST_24 : Operation 660 [1/1] (2.10ns)   --->   "%mul_ln114 = mul i64 %zext_ln78_2, i64 %zext_ln70_4" [d1.cpp:114]   --->   Operation 660 'mul' 'mul_ln114' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 661 '%mul_ln114_1 = mul i64 %zext_ln78_1, i64 %zext_ln78_12'
ST_24 : Operation 661 [1/1] (2.10ns)   --->   "%mul_ln114_1 = mul i64 %zext_ln78_1, i64 %zext_ln78_12" [d1.cpp:114]   --->   Operation 661 'mul' 'mul_ln114_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 662 '%mul_ln114_2 = mul i64 %zext_ln70, i64 %zext_ln78_13'
ST_24 : Operation 662 [1/1] (2.10ns)   --->   "%mul_ln114_2 = mul i64 %zext_ln70, i64 %zext_ln78_13" [d1.cpp:114]   --->   Operation 662 'mul' 'mul_ln114_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 663 '%mul_ln114_4 = mul i64 %zext_ln80_4, i64 %zext_ln78_15'
ST_24 : Operation 663 [1/1] (2.10ns)   --->   "%mul_ln114_4 = mul i64 %zext_ln80_4, i64 %zext_ln78_15" [d1.cpp:114]   --->   Operation 663 'mul' 'mul_ln114_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 664 '%mul_ln114_5 = mul i64 %zext_ln80_3, i64 %zext_ln78_16'
ST_24 : Operation 664 [1/1] (2.10ns)   --->   "%mul_ln114_5 = mul i64 %zext_ln80_3, i64 %zext_ln78_16" [d1.cpp:114]   --->   Operation 664 'mul' 'mul_ln114_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 665 '%mul_ln114_6 = mul i64 %zext_ln80_2, i64 %zext_ln78_17'
ST_24 : Operation 665 [1/1] (2.10ns)   --->   "%mul_ln114_6 = mul i64 %zext_ln80_2, i64 %zext_ln78_17" [d1.cpp:114]   --->   Operation 665 'mul' 'mul_ln114_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 666 '%mul_ln115 = mul i64 %zext_ln78_3, i64 %zext_ln70_4'
ST_24 : Operation 666 [1/1] (2.10ns)   --->   "%mul_ln115 = mul i64 %zext_ln78_3, i64 %zext_ln70_4" [d1.cpp:115]   --->   Operation 666 'mul' 'mul_ln115' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 667 '%mul_ln115_5 = mul i64 %zext_ln80_3, i64 %zext_ln78_17'
ST_24 : Operation 667 [1/1] (2.10ns)   --->   "%mul_ln115_5 = mul i64 %zext_ln80_3, i64 %zext_ln78_17" [d1.cpp:115]   --->   Operation 667 'mul' 'mul_ln115_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 668 '%mul_ln115_6 = mul i64 %zext_ln80_2, i64 %zext_ln78_18'
ST_24 : Operation 668 [1/1] (2.10ns)   --->   "%mul_ln115_6 = mul i64 %zext_ln80_2, i64 %zext_ln78_18" [d1.cpp:115]   --->   Operation 668 'mul' 'mul_ln115_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 669 '%mul_ln115_7 = mul i64 %zext_ln80_1, i64 %zext_ln106'
ST_24 : Operation 669 [1/1] (2.10ns)   --->   "%mul_ln115_7 = mul i64 %zext_ln80_1, i64 %zext_ln106" [d1.cpp:115]   --->   Operation 669 'mul' 'mul_ln115_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 670 '%mul_ln116 = mul i64 %zext_ln78_4, i64 %zext_ln70_4'
ST_24 : Operation 670 [1/1] (2.10ns)   --->   "%mul_ln116 = mul i64 %zext_ln78_4, i64 %zext_ln70_4" [d1.cpp:116]   --->   Operation 670 'mul' 'mul_ln116' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 671 '%mul_ln116_1 = mul i64 %zext_ln78_3, i64 %zext_ln78_12'
ST_24 : Operation 671 [1/1] (2.10ns)   --->   "%mul_ln116_1 = mul i64 %zext_ln78_3, i64 %zext_ln78_12" [d1.cpp:116]   --->   Operation 671 'mul' 'mul_ln116_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 672 '%mul_ln116_4 = mul i64 %zext_ln80_5, i64 %zext_ln78_16'
ST_24 : Operation 672 [1/1] (2.10ns)   --->   "%mul_ln116_4 = mul i64 %zext_ln80_5, i64 %zext_ln78_16" [d1.cpp:116]   --->   Operation 672 'mul' 'mul_ln116_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 673 '%mul_ln116_5 = mul i64 %zext_ln80_4, i64 %zext_ln78_17'
ST_24 : Operation 673 [1/1] (2.10ns)   --->   "%mul_ln116_5 = mul i64 %zext_ln80_4, i64 %zext_ln78_17" [d1.cpp:116]   --->   Operation 673 'mul' 'mul_ln116_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.76ns)   --->   Input mux for Operation 674 '%mul_ln116_6 = mul i64 %zext_ln80, i64 %zext_ln106_2'
ST_24 : Operation 674 [1/1] (2.64ns)   --->   "%mul_ln116_6 = mul i64 %zext_ln80, i64 %zext_ln106_2" [d1.cpp:116]   --->   Operation 674 'mul' 'mul_ln116_6' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 675 [1/1] (1.08ns)   --->   "%add_ln116 = add i64 %mul_ln80, i64 %mul_ln78_51" [d1.cpp:116]   --->   Operation 675 'add' 'add_ln116' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_1 = add i64 %add_ln116, i64 %mul_ln78_58" [d1.cpp:116]   --->   Operation 676 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 677 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln116_2 = add i64 %add_ln116_1, i64 %mul_ln116_6" [d1.cpp:116]   --->   Operation 677 'add' 'add_ln116_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 678 [1/1] (1.08ns)   --->   "%add_ln116_3 = add i64 %mul_ln78_37, i64 %mul_ln116_4" [d1.cpp:116]   --->   Operation 678 'add' 'add_ln116_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.76ns)   --->   Input mux for Operation 679 '%mul_ln116_7 = mul i64 %zext_ln80_3, i64 %zext_ln78_20'
ST_24 : Operation 679 [1/1] (2.64ns)   --->   "%mul_ln116_7 = mul i64 %zext_ln80_3, i64 %zext_ln78_20" [d1.cpp:116]   --->   Operation 679 'mul' 'mul_ln116_7' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 680 [1/1] (1.08ns)   --->   "%add_ln116_4 = add i64 %mul_ln116_7, i64 %mul_ln116_5" [d1.cpp:116]   --->   Operation 680 'add' 'add_ln116_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i64 %add_ln116_3" [d1.cpp:116]   --->   Operation 681 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln116_1 = trunc i64 %add_ln116_4" [d1.cpp:116]   --->   Operation 682 'trunc' 'trunc_ln116_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_5 = add i64 %add_ln116_4, i64 %add_ln116_3" [d1.cpp:116]   --->   Operation 683 'add' 'add_ln116_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln116_2 = trunc i64 %add_ln116_2" [d1.cpp:116]   --->   Operation 684 'trunc' 'trunc_ln116_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 685 [1/1] (0.97ns)   --->   "%add_ln116_7 = add i28 %trunc_ln116_1, i28 %trunc_ln116" [d1.cpp:116]   --->   Operation 685 'add' 'add_ln116_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 686 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln116_8 = add i64 %add_ln116_5, i64 %add_ln116_2" [d1.cpp:116]   --->   Operation 686 'add' 'add_ln116_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 687 [1/1] (1.08ns)   --->   "%add_ln116_9 = add i64 %mul_ln116, i64 %mul_ln78_2" [d1.cpp:116]   --->   Operation 687 'add' 'add_ln116_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.76ns)   --->   Input mux for Operation 688 '%mul_ln116_8 = mul i64 %zext_ln78_2, i64 %zext_ln106_2'
ST_24 : Operation 688 [1/1] (2.64ns)   --->   "%mul_ln116_8 = mul i64 %zext_ln78_2, i64 %zext_ln106_2" [d1.cpp:116]   --->   Operation 688 'mul' 'mul_ln116_8' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 689 [1/1] (1.08ns)   --->   "%add_ln116_10 = add i64 %mul_ln116_8, i64 %mul_ln116_1" [d1.cpp:116]   --->   Operation 689 'add' 'add_ln116_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln116_3 = trunc i64 %add_ln116_9" [d1.cpp:116]   --->   Operation 690 'trunc' 'trunc_ln116_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln116_4 = trunc i64 %add_ln116_10" [d1.cpp:116]   --->   Operation 691 'trunc' 'trunc_ln116_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_11 = add i64 %add_ln116_10, i64 %add_ln116_9" [d1.cpp:116]   --->   Operation 692 'add' 'add_ln116_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 693 [1/1] (1.08ns)   --->   "%add_ln116_16 = add i64 %add_ln116_15, i64 %add_ln116_13" [d1.cpp:116]   --->   Operation 693 'add' 'add_ln116_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_17 = add i28 %trunc_ln116_4, i28 %trunc_ln116_3" [d1.cpp:116]   --->   Operation 694 'add' 'add_ln116_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 695 [1/1] (0.97ns)   --->   "%add_ln116_18 = add i28 %trunc_ln116_6, i28 %trunc_ln116_5" [d1.cpp:116]   --->   Operation 695 'add' 'add_ln116_18' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 696 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln116_19 = add i64 %add_ln116_16, i64 %add_ln116_11" [d1.cpp:116]   --->   Operation 696 'add' 'add_ln116_19' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 697 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln116_21 = add i28 %add_ln116_18, i28 %add_ln116_17" [d1.cpp:116]   --->   Operation 697 'add' 'add_ln116_21' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 698 '%mul_ln117_1 = mul i64 %zext_ln78_5, i64 %zext_ln70_4'
ST_24 : Operation 698 [1/1] (2.10ns)   --->   "%mul_ln117_1 = mul i64 %zext_ln78_5, i64 %zext_ln70_4" [d1.cpp:117]   --->   Operation 698 'mul' 'mul_ln117_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 699 '%mul_ln117_2 = mul i64 %zext_ln78_4, i64 %zext_ln78_12'
ST_24 : Operation 699 [1/1] (2.10ns)   --->   "%mul_ln117_2 = mul i64 %zext_ln78_4, i64 %zext_ln78_12" [d1.cpp:117]   --->   Operation 699 'mul' 'mul_ln117_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.76ns)   --->   Input mux for Operation 700 '%mul_ln117_5 = mul i64 %zext_ln80, i64 %zext_ln78_21'
ST_24 : Operation 700 [1/1] (2.64ns)   --->   "%mul_ln117_5 = mul i64 %zext_ln80, i64 %zext_ln78_21" [d1.cpp:117]   --->   Operation 700 'mul' 'mul_ln117_5' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 701 [1/1] (1.08ns)   --->   "%add_ln117 = add i64 %mul_ln80_4, i64 %mul_ln78_59" [d1.cpp:117]   --->   Operation 701 'add' 'add_ln117' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_1 = add i64 %add_ln117, i64 %mul_ln80_15" [d1.cpp:117]   --->   Operation 702 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 703 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln117_2 = add i64 %add_ln117_1, i64 %mul_ln117_5" [d1.cpp:117]   --->   Operation 703 'add' 'add_ln117_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_5 = add i64 %mul_ln80_1, i64 %mul_ln78_52" [d1.cpp:117]   --->   Operation 704 'add' 'add_ln117_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 705 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln117_6 = add i64 %add_ln117_5, i64 %mul_ln78_45" [d1.cpp:117]   --->   Operation 705 'add' 'add_ln117_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln117_1 = trunc i64 %add_ln117_6" [d1.cpp:117]   --->   Operation 706 'trunc' 'trunc_ln117_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_7 = add i64 %add_ln117_6, i64 %add_ln117_3" [d1.cpp:117]   --->   Operation 707 'add' 'add_ln117_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln117_2 = trunc i64 %add_ln117_2" [d1.cpp:117]   --->   Operation 708 'trunc' 'trunc_ln117_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 709 [1/1] (0.97ns)   --->   "%add_ln117_8 = add i28 %trunc_ln117_1, i28 %trunc_ln117" [d1.cpp:117]   --->   Operation 709 'add' 'add_ln117_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 710 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln117_9 = add i64 %add_ln117_7, i64 %add_ln117_2" [d1.cpp:117]   --->   Operation 710 'add' 'add_ln117_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 711 [1/1] (1.08ns)   --->   "%add_ln117_10 = add i64 %mul_ln117_1, i64 %mul_ln78_3" [d1.cpp:117]   --->   Operation 711 'add' 'add_ln117_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.76ns)   --->   Input mux for Operation 712 '%mul_ln117_6 = mul i64 %zext_ln78_3, i64 %zext_ln106_2'
ST_24 : Operation 712 [1/1] (2.64ns)   --->   "%mul_ln117_6 = mul i64 %zext_ln78_3, i64 %zext_ln106_2" [d1.cpp:117]   --->   Operation 712 'mul' 'mul_ln117_6' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 713 [1/1] (1.08ns)   --->   "%add_ln117_11 = add i64 %mul_ln117_6, i64 %mul_ln117_2" [d1.cpp:117]   --->   Operation 713 'add' 'add_ln117_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln117_3 = trunc i64 %add_ln117_10" [d1.cpp:117]   --->   Operation 714 'trunc' 'trunc_ln117_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln117_4 = trunc i64 %add_ln117_11" [d1.cpp:117]   --->   Operation 715 'trunc' 'trunc_ln117_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_12 = add i64 %add_ln117_11, i64 %add_ln117_10" [d1.cpp:117]   --->   Operation 716 'add' 'add_ln117_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_18 = add i28 %trunc_ln117_4, i28 %trunc_ln117_3" [d1.cpp:117]   --->   Operation 717 'add' 'add_ln117_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 718 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln117_20 = add i64 %add_ln117_17, i64 %add_ln117_12" [d1.cpp:117]   --->   Operation 718 'add' 'add_ln117_20' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_21 = add i28 %add_ln117_8, i28 %trunc_ln117_2" [d1.cpp:117]   --->   Operation 719 'add' 'add_ln117_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 720 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln117_22 = add i28 %add_ln117_19, i28 %add_ln117_18" [d1.cpp:117]   --->   Operation 720 'add' 'add_ln117_22' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 721 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln117_23 = add i28 %add_ln117_22, i28 %add_ln117_21" [d1.cpp:117]   --->   Operation 721 'add' 'add_ln117_23' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 722 '%mul_ln118 = mul i64 %zext_ln78_6, i64 %zext_ln70_4'
ST_24 : Operation 722 [1/1] (2.10ns)   --->   "%mul_ln118 = mul i64 %zext_ln78_6, i64 %zext_ln70_4" [d1.cpp:118]   --->   Operation 722 'mul' 'mul_ln118' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 723 '%mul_ln118_1 = mul i64 %zext_ln78_5, i64 %zext_ln78_12'
ST_24 : Operation 723 [1/1] (2.10ns)   --->   "%mul_ln118_1 = mul i64 %zext_ln78_5, i64 %zext_ln78_12" [d1.cpp:118]   --->   Operation 723 'mul' 'mul_ln118_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.76ns)   --->   Input mux for Operation 724 '%mul_ln118_3 = mul i64 %zext_ln80, i64 %zext_ln78_22'
ST_24 : Operation 724 [1/1] (2.64ns)   --->   "%mul_ln118_3 = mul i64 %zext_ln80, i64 %zext_ln78_22" [d1.cpp:118]   --->   Operation 724 'mul' 'mul_ln118_3' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 725 [1/1] (1.08ns)   --->   "%add_ln118 = add i64 %mul_ln80_7, i64 %mul_ln80_16" [d1.cpp:118]   --->   Operation 725 'add' 'add_ln118' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_1 = add i64 %add_ln118, i64 %mul_ln80_21" [d1.cpp:118]   --->   Operation 726 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 727 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln118_3 = add i64 %add_ln118_1, i64 %mul_ln118_3" [d1.cpp:118]   --->   Operation 727 'add' 'add_ln118_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_5 = add i64 %mul_ln80_5, i64 %mul_ln78_60" [d1.cpp:118]   --->   Operation 728 'add' 'add_ln118_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 729 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln118_6 = add i64 %add_ln118_5, i64 %mul_ln80_2" [d1.cpp:118]   --->   Operation 729 'add' 'add_ln118_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = trunc i64 %add_ln118_6" [d1.cpp:118]   --->   Operation 730 'trunc' 'trunc_ln118_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_7 = add i64 %add_ln118_6, i64 %add_ln118_4" [d1.cpp:118]   --->   Operation 731 'add' 'add_ln118_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 732 [1/1] (0.00ns)   --->   "%trunc_ln118_2 = trunc i64 %add_ln118_3" [d1.cpp:118]   --->   Operation 732 'trunc' 'trunc_ln118_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_8 = add i28 %trunc_ln118_1, i28 %trunc_ln118" [d1.cpp:118]   --->   Operation 733 'add' 'add_ln118_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 734 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln118_9 = add i64 %add_ln118_7, i64 %add_ln118_3" [d1.cpp:118]   --->   Operation 734 'add' 'add_ln118_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 735 [1/1] (1.08ns)   --->   "%add_ln118_10 = add i64 %mul_ln118, i64 %mul_ln78_4" [d1.cpp:118]   --->   Operation 735 'add' 'add_ln118_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.76ns)   --->   Input mux for Operation 736 '%mul_ln118_4 = mul i64 %zext_ln78_4, i64 %zext_ln106_2'
ST_24 : Operation 736 [1/1] (2.64ns)   --->   "%mul_ln118_4 = mul i64 %zext_ln78_4, i64 %zext_ln106_2" [d1.cpp:118]   --->   Operation 736 'mul' 'mul_ln118_4' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 737 [1/1] (1.08ns)   --->   "%add_ln118_11 = add i64 %mul_ln118_4, i64 %mul_ln118_1" [d1.cpp:118]   --->   Operation 737 'add' 'add_ln118_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln118_3 = trunc i64 %add_ln118_10" [d1.cpp:118]   --->   Operation 738 'trunc' 'trunc_ln118_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln118_4 = trunc i64 %add_ln118_11" [d1.cpp:118]   --->   Operation 739 'trunc' 'trunc_ln118_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_12 = add i64 %add_ln118_11, i64 %add_ln118_10" [d1.cpp:118]   --->   Operation 740 'add' 'add_ln118_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_18 = add i28 %trunc_ln118_4, i28 %trunc_ln118_3" [d1.cpp:118]   --->   Operation 741 'add' 'add_ln118_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 742 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln118_20 = add i64 %add_ln118_17, i64 %add_ln118_12" [d1.cpp:118]   --->   Operation 742 'add' 'add_ln118_20' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 743 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln118_21 = add i28 %add_ln118_8, i28 %trunc_ln118_2" [d1.cpp:118]   --->   Operation 743 'add' 'add_ln118_21' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 744 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln118_22 = add i28 %add_ln118_19, i28 %add_ln118_18" [d1.cpp:118]   --->   Operation 744 'add' 'add_ln118_22' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 745 [1/1] (1.08ns)   --->   "%add_ln119_8 = add i64 %add_ln119_7, i64 %add_ln119_3" [d1.cpp:119]   --->   Operation 745 'add' 'add_ln119_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_12 = add i64 %add_ln119_11, i64 %add_ln119_9" [d1.cpp:119]   --->   Operation 746 'add' 'add_ln119_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 747 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln119_20 = add i64 %add_ln119_17, i64 %add_ln119_12" [d1.cpp:119]   --->   Operation 747 'add' 'add_ln119_20' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_21 = add i28 %trunc_ln119_1, i28 %trunc_ln119" [d1.cpp:119]   --->   Operation 748 'add' 'add_ln119_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119 = add i64 %add_ln119_20, i64 %add_ln119_8" [d1.cpp:119]   --->   Operation 749 'add' 'add_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln119_6 = trunc i64 %add47_1_21840_loc_load" [d1.cpp:119]   --->   Operation 750 'trunc' 'trunc_ln119_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 751 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_23 = add i28 %add_ln119_22, i28 %add_ln119_21" [d1.cpp:119]   --->   Operation 751 'add' 'add_ln119_23' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 752 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_4 = add i64 %add_ln119, i64 %add47_1_21840_loc_load" [d1.cpp:119]   --->   Operation 752 'add' 'arr_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_8 = add i64 %add_ln120_6, i64 %add_ln120_2" [d1.cpp:120]   --->   Operation 753 'add' 'add_ln120_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_12 = add i64 %add_ln120_11, i64 %add_ln120_9" [d1.cpp:120]   --->   Operation 754 'add' 'add_ln120_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 755 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln120_20 = add i64 %add_ln120_17, i64 %add_ln120_12" [d1.cpp:120]   --->   Operation 755 'add' 'add_ln120_20' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 756 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_21 = add i28 %add_ln120_7, i28 %trunc_ln120_2" [d1.cpp:120]   --->   Operation 756 'add' 'add_ln120_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 757 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_5 = add i64 %add_ln120_20, i64 %add_ln120_8" [d1.cpp:120]   --->   Operation 757 'add' 'arr_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_8 = add i64 %add_ln121_5, i64 %add_ln121_2" [d1.cpp:121]   --->   Operation 758 'add' 'add_ln121_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_11 = add i64 %add_ln121_10, i64 %add_ln121_9" [d1.cpp:121]   --->   Operation 759 'add' 'add_ln121_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_15 = add i28 %trunc_ln121_5, i28 %trunc_ln121_4" [d1.cpp:121]   --->   Operation 760 'add' 'add_ln121_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 761 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln121_17 = add i64 %add_ln121_14, i64 %add_ln121_11" [d1.cpp:121]   --->   Operation 761 'add' 'add_ln121_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 762 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_18 = add i28 %add_ln121_7, i28 %add_ln121_6" [d1.cpp:121]   --->   Operation 762 'add' 'add_ln121_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 763 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln121_19 = add i28 %add_ln121_16, i28 %add_ln121_15" [d1.cpp:121]   --->   Operation 763 'add' 'add_ln121_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 764 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_6 = add i64 %add_ln121_17, i64 %add_ln121_8" [d1.cpp:121]   --->   Operation 764 'add' 'arr_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 765 '%mul_ln122_2 = mul i64 %zext_ln78_4, i64 %zext_ln78_17'
ST_24 : Operation 765 [1/1] (2.10ns)   --->   "%mul_ln122_2 = mul i64 %zext_ln78_4, i64 %zext_ln78_17" [d1.cpp:122]   --->   Operation 765 'mul' 'mul_ln122_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 766 '%mul_ln122_4 = mul i64 %zext_ln78_6, i64 %zext_ln78_15'
ST_24 : Operation 766 [1/1] (2.10ns)   --->   "%mul_ln122_4 = mul i64 %zext_ln78_6, i64 %zext_ln78_15" [d1.cpp:122]   --->   Operation 766 'mul' 'mul_ln122_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 767 '%mul_ln122_5 = mul i64 %zext_ln78_7, i64 %zext_ln78_14'
ST_24 : Operation 767 [1/1] (2.10ns)   --->   "%mul_ln122_5 = mul i64 %zext_ln78_7, i64 %zext_ln78_14" [d1.cpp:122]   --->   Operation 767 'mul' 'mul_ln122_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 768 '%mul_ln122_6 = mul i64 %zext_ln70_1, i64 %zext_ln78_13'
ST_24 : Operation 768 [1/1] (2.10ns)   --->   "%mul_ln122_6 = mul i64 %zext_ln70_1, i64 %zext_ln78_13" [d1.cpp:122]   --->   Operation 768 'mul' 'mul_ln122_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 769 '%mul_ln123_1 = mul i64 %zext_ln78_4, i64 %zext_ln78_18'
ST_24 : Operation 769 [1/1] (2.10ns)   --->   "%mul_ln123_1 = mul i64 %zext_ln78_4, i64 %zext_ln78_18" [d1.cpp:123]   --->   Operation 769 'mul' 'mul_ln123_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 770 '%mul_ln123_3 = mul i64 %zext_ln78_6, i64 %zext_ln78_16'
ST_24 : Operation 770 [1/1] (2.10ns)   --->   "%mul_ln123_3 = mul i64 %zext_ln78_6, i64 %zext_ln78_16" [d1.cpp:123]   --->   Operation 770 'mul' 'mul_ln123_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 771 '%mul_ln123_4 = mul i64 %zext_ln78_7, i64 %zext_ln78_15'
ST_24 : Operation 771 [1/1] (2.10ns)   --->   "%mul_ln123_4 = mul i64 %zext_ln78_7, i64 %zext_ln78_15" [d1.cpp:123]   --->   Operation 771 'mul' 'mul_ln123_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 772 '%mul_ln123_5 = mul i64 %zext_ln70_1, i64 %zext_ln78_14'
ST_24 : Operation 772 [1/1] (2.10ns)   --->   "%mul_ln123_5 = mul i64 %zext_ln70_1, i64 %zext_ln78_14" [d1.cpp:123]   --->   Operation 772 'mul' 'mul_ln123_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 773 '%mul_ln124 = mul i64 %zext_ln78_4, i64 %zext_ln106'
ST_24 : Operation 773 [1/1] (2.10ns)   --->   "%mul_ln124 = mul i64 %zext_ln78_4, i64 %zext_ln106" [d1.cpp:124]   --->   Operation 773 'mul' 'mul_ln124' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 774 '%mul_ln124_2 = mul i64 %zext_ln78_6, i64 %zext_ln78_17'
ST_24 : Operation 774 [1/1] (2.10ns)   --->   "%mul_ln124_2 = mul i64 %zext_ln78_6, i64 %zext_ln78_17" [d1.cpp:124]   --->   Operation 774 'mul' 'mul_ln124_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 775 '%mul_ln124_3 = mul i64 %zext_ln78_7, i64 %zext_ln78_16'
ST_24 : Operation 775 [1/1] (2.10ns)   --->   "%mul_ln124_3 = mul i64 %zext_ln78_7, i64 %zext_ln78_16" [d1.cpp:124]   --->   Operation 775 'mul' 'mul_ln124_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 776 '%mul_ln124_4 = mul i64 %zext_ln70_1, i64 %zext_ln78_15'
ST_24 : Operation 776 [1/1] (2.10ns)   --->   "%mul_ln124_4 = mul i64 %zext_ln70_1, i64 %zext_ln78_15" [d1.cpp:124]   --->   Operation 776 'mul' 'mul_ln124_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 777 '%mul_ln125_1 = mul i64 %zext_ln78_6, i64 %zext_ln78_18'
ST_24 : Operation 777 [1/1] (2.10ns)   --->   "%mul_ln125_1 = mul i64 %zext_ln78_6, i64 %zext_ln78_18" [d1.cpp:125]   --->   Operation 777 'mul' 'mul_ln125_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 778 '%mul_ln125_2 = mul i64 %zext_ln70_1, i64 %zext_ln78_16'
ST_24 : Operation 778 [1/1] (2.10ns)   --->   "%mul_ln125_2 = mul i64 %zext_ln70_1, i64 %zext_ln78_16" [d1.cpp:125]   --->   Operation 778 'mul' 'mul_ln125_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 779 '%mul_ln125_3 = mul i64 %zext_ln78_7, i64 %zext_ln78_17'
ST_24 : Operation 779 [1/1] (2.10ns)   --->   "%mul_ln125_3 = mul i64 %zext_ln78_7, i64 %zext_ln78_17" [d1.cpp:125]   --->   Operation 779 'mul' 'mul_ln125_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 780 '%mul_ln126 = mul i64 %zext_ln78_6, i64 %zext_ln106'
ST_24 : Operation 780 [1/1] (2.10ns)   --->   "%mul_ln126 = mul i64 %zext_ln78_6, i64 %zext_ln106" [d1.cpp:126]   --->   Operation 780 'mul' 'mul_ln126' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 781 '%mul_ln126_1 = mul i64 %zext_ln78_7, i64 %zext_ln78_18'
ST_24 : Operation 781 [1/1] (2.10ns)   --->   "%mul_ln126_1 = mul i64 %zext_ln78_7, i64 %zext_ln78_18" [d1.cpp:126]   --->   Operation 781 'mul' 'mul_ln126_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 782 '%mul_ln126_2 = mul i64 %zext_ln70_1, i64 %zext_ln78_17'
ST_24 : Operation 782 [1/1] (2.10ns)   --->   "%mul_ln126_2 = mul i64 %zext_ln70_1, i64 %zext_ln78_17" [d1.cpp:126]   --->   Operation 782 'mul' 'mul_ln126_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 783 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_5, i32 28, i32 63" [d1.cpp:130]   --->   Operation 783 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln130_63 = zext i36 %lshr_ln" [d1.cpp:130]   --->   Operation 784 'zext' 'zext_ln130_63' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_2 = add i64 %add_ln80_1, i64 %add_ln80" [d1.cpp:80]   --->   Operation 785 'add' 'add_ln80_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_6 = add i28 %trunc_ln80_1, i28 %trunc_ln80" [d1.cpp:80]   --->   Operation 786 'add' 'add_ln80_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 787 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln80_8 = add i64 %add_ln80_5, i64 %add_ln80_2" [d1.cpp:80]   --->   Operation 787 'add' 'add_ln80_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_10 = add i64 %add_ln80_9, i64 %add_ln106_10" [d1.cpp:80]   --->   Operation 788 'add' 'add_ln80_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_14 = add i28 %trunc_ln80_4, i28 %trunc_ln106_2" [d1.cpp:80]   --->   Operation 789 'add' 'add_ln80_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 790 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln80_16 = add i64 %add_ln80_13, i64 %add_ln80_10" [d1.cpp:80]   --->   Operation 790 'add' 'add_ln80_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 791 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln80_17 = add i28 %add_ln80_7, i28 %add_ln80_6" [d1.cpp:80]   --->   Operation 791 'add' 'add_ln80_17' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 792 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln80_18 = add i28 %add_ln80_15, i28 %add_ln80_14" [d1.cpp:80]   --->   Operation 792 'add' 'add_ln80_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_19 = add i64 %add_ln80_16, i64 %add_ln80_8" [d1.cpp:80]   --->   Operation 793 'add' 'add_ln80_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_5, i32 28, i32 55" [d1.cpp:128]   --->   Operation 794 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 795 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln128 = add i28 %add_ln80_18, i28 %add_ln80_17" [d1.cpp:128]   --->   Operation 795 'add' 'add_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i64 %add47_4_21849_loc_load" [d1.cpp:130]   --->   Operation 796 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 797 [1/1] (1.08ns)   --->   "%add_ln130_1 = add i64 %zext_ln130_63, i64 %add47_4_21849_loc_load" [d1.cpp:130]   --->   Operation 797 'add' 'add_ln130_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 798 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln130 = add i64 %add_ln130_1, i64 %add_ln80_19" [d1.cpp:130]   --->   Operation 798 'add' 'add_ln130' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 799 [1/1] (0.97ns)   --->   "%add_ln130_2 = add i28 %trunc_ln, i28 %trunc_ln130" [d1.cpp:130]   --->   Operation 799 'add' 'add_ln130_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 800 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln130_3 = add i28 %add_ln130_2, i28 %add_ln128" [d1.cpp:130]   --->   Operation 800 'add' 'add_ln130_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 801 [1/1] (0.00ns)   --->   "%lshr_ln130_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_6, i32 28, i32 63" [d1.cpp:130]   --->   Operation 801 'partselect' 'lshr_ln130_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i36 %lshr_ln130_1" [d1.cpp:130]   --->   Operation 802 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln130_10 = zext i64 %arr" [d1.cpp:130]   --->   Operation 803 'zext' 'zext_ln130_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln130_11 = zext i36 %lshr_ln" [d1.cpp:130]   --->   Operation 804 'zext' 'zext_ln130_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln130_6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_6, i32 28, i32 55" [d1.cpp:130]   --->   Operation 805 'partselect' 'trunc_ln130_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln130_13 = zext i66 %add_ln130_5" [d1.cpp:130]   --->   Operation 806 'zext' 'zext_ln130_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln130_15 = zext i66 %add_ln130_7" [d1.cpp:130]   --->   Operation 807 'zext' 'zext_ln130_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 808 [1/1] (1.10ns)   --->   "%add_ln130_43 = add i66 %add_ln130_7, i66 %add_ln130_5" [d1.cpp:130]   --->   Operation 808 'add' 'add_ln130_43' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 809 [1/1] (1.10ns)   --->   "%add_ln130_8 = add i67 %zext_ln130_15, i67 %zext_ln130_13" [d1.cpp:130]   --->   Operation 809 'add' 'add_ln130_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln130_12 = trunc i66 %add_ln130_43" [d1.cpp:130]   --->   Operation 810 'trunc' 'trunc_ln130_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln130_16 = zext i67 %add_ln130_8" [d1.cpp:130]   --->   Operation 811 'zext' 'zext_ln130_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln130_18 = zext i66 %add_ln130_10" [d1.cpp:130]   --->   Operation 812 'zext' 'zext_ln130_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_12 = add i65 %zext_ln130_11, i65 %zext_ln130_10" [d1.cpp:130]   --->   Operation 813 'add' 'add_ln130_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 814 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln130_13 = add i65 %add_ln130_12, i65 %zext_ln130" [d1.cpp:130]   --->   Operation 814 'add' 'add_ln130_13' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln130_19 = zext i65 %add_ln130_13" [d1.cpp:130]   --->   Operation 815 'zext' 'zext_ln130_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 816 [1/1] (1.10ns)   --->   "%add_ln130_14 = add i67 %zext_ln130_19, i67 %zext_ln130_18" [d1.cpp:130]   --->   Operation 816 'add' 'add_ln130_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln130_13 = trunc i67 %add_ln130_14" [d1.cpp:130]   --->   Operation 817 'trunc' 'trunc_ln130_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln130_20 = zext i67 %add_ln130_14" [d1.cpp:130]   --->   Operation 818 'zext' 'zext_ln130_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 819 [1/1] (1.09ns)   --->   "%add_ln130_35 = add i56 %trunc_ln130_13, i56 %trunc_ln130_12" [d1.cpp:130]   --->   Operation 819 'add' 'add_ln130_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 820 [1/1] (1.10ns)   --->   "%add_ln130_11 = add i68 %zext_ln130_20, i68 %zext_ln130_16" [d1.cpp:130]   --->   Operation 820 'add' 'add_ln130_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln130_s = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln130_11, i32 28, i32 67" [d1.cpp:130]   --->   Operation 821 'partselect' 'trunc_ln130_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln130_21 = zext i40 %trunc_ln130_s" [d1.cpp:130]   --->   Operation 822 'zext' 'zext_ln130_21' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 823 '%mul_ln130_9 = mul i64 %zext_ln80_5, i64 %zext_ln106'
ST_24 : Operation 823 [1/1] (2.10ns)   --->   "%mul_ln130_9 = mul i64 %zext_ln80_5, i64 %zext_ln106" [d1.cpp:130]   --->   Operation 823 'mul' 'mul_ln130_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln130_22 = zext i64 %mul_ln130_9" [d1.cpp:130]   --->   Operation 824 'zext' 'zext_ln130_22' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 825 '%mul_ln130_10 = mul i64 %zext_ln70, i64 %zext_ln78_18'
ST_24 : Operation 825 [1/1] (2.10ns)   --->   "%mul_ln130_10 = mul i64 %zext_ln70, i64 %zext_ln78_18" [d1.cpp:130]   --->   Operation 825 'mul' 'mul_ln130_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln130_23 = zext i64 %mul_ln130_10" [d1.cpp:130]   --->   Operation 826 'zext' 'zext_ln130_23' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 827 '%mul_ln130_11 = mul i64 %zext_ln78_1, i64 %zext_ln78_17'
ST_24 : Operation 827 [1/1] (2.10ns)   --->   "%mul_ln130_11 = mul i64 %zext_ln78_1, i64 %zext_ln78_17" [d1.cpp:130]   --->   Operation 827 'mul' 'mul_ln130_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln130_24 = zext i64 %mul_ln130_11" [d1.cpp:130]   --->   Operation 828 'zext' 'zext_ln130_24' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 829 '%mul_ln130_12 = mul i64 %zext_ln78_2, i64 %zext_ln78_16'
ST_24 : Operation 829 [1/1] (2.10ns)   --->   "%mul_ln130_12 = mul i64 %zext_ln78_2, i64 %zext_ln78_16" [d1.cpp:130]   --->   Operation 829 'mul' 'mul_ln130_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln130_25 = zext i64 %mul_ln130_12" [d1.cpp:130]   --->   Operation 830 'zext' 'zext_ln130_25' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 831 '%mul_ln130_13 = mul i64 %zext_ln78_3, i64 %zext_ln78_15'
ST_24 : Operation 831 [1/1] (2.10ns)   --->   "%mul_ln130_13 = mul i64 %zext_ln78_3, i64 %zext_ln78_15" [d1.cpp:130]   --->   Operation 831 'mul' 'mul_ln130_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln130_26 = zext i64 %mul_ln130_13" [d1.cpp:130]   --->   Operation 832 'zext' 'zext_ln130_26' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 833 '%mul_ln130_14 = mul i64 %zext_ln78_4, i64 %zext_ln78_14'
ST_24 : Operation 833 [1/1] (2.10ns)   --->   "%mul_ln130_14 = mul i64 %zext_ln78_4, i64 %zext_ln78_14" [d1.cpp:130]   --->   Operation 833 'mul' 'mul_ln130_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln130_27 = zext i64 %mul_ln130_14" [d1.cpp:130]   --->   Operation 834 'zext' 'zext_ln130_27' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 835 '%mul_ln130_15 = mul i64 %zext_ln78_5, i64 %zext_ln78_13'
ST_24 : Operation 835 [1/1] (2.10ns)   --->   "%mul_ln130_15 = mul i64 %zext_ln78_5, i64 %zext_ln78_13" [d1.cpp:130]   --->   Operation 835 'mul' 'mul_ln130_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln130_28 = zext i64 %mul_ln130_15" [d1.cpp:130]   --->   Operation 836 'zext' 'zext_ln130_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln130_29 = zext i64 %arr_4" [d1.cpp:130]   --->   Operation 837 'zext' 'zext_ln130_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 838 [1/1] (0.00ns)   --->   "%trunc_ln130_14 = trunc i64 %mul_ln130_15" [d1.cpp:130]   --->   Operation 838 'trunc' 'trunc_ln130_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln130_15 = trunc i64 %mul_ln130_14" [d1.cpp:130]   --->   Operation 839 'trunc' 'trunc_ln130_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 840 [1/1] (0.00ns)   --->   "%trunc_ln130_16 = trunc i64 %mul_ln130_13" [d1.cpp:130]   --->   Operation 840 'trunc' 'trunc_ln130_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln130_17 = trunc i64 %mul_ln130_12" [d1.cpp:130]   --->   Operation 841 'trunc' 'trunc_ln130_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln130_20 = trunc i64 %mul_ln130_11" [d1.cpp:130]   --->   Operation 842 'trunc' 'trunc_ln130_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln130_21 = trunc i64 %mul_ln130_10" [d1.cpp:130]   --->   Operation 843 'trunc' 'trunc_ln130_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln130_22 = trunc i64 %mul_ln130_9" [d1.cpp:130]   --->   Operation 844 'trunc' 'trunc_ln130_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln130_10 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln130_35, i32 28, i32 55" [d1.cpp:130]   --->   Operation 845 'partselect' 'trunc_ln130_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 846 [1/1] (1.08ns)   --->   "%add_ln130_15 = add i65 %zext_ln130_27, i65 %zext_ln130_28" [d1.cpp:130]   --->   Operation 846 'add' 'add_ln130_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln130_30 = zext i65 %add_ln130_15" [d1.cpp:130]   --->   Operation 847 'zext' 'zext_ln130_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 848 [1/1] (1.08ns)   --->   "%add_ln130_16 = add i65 %zext_ln130_26, i65 %zext_ln130_25" [d1.cpp:130]   --->   Operation 848 'add' 'add_ln130_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln130_31 = zext i65 %add_ln130_16" [d1.cpp:130]   --->   Operation 849 'zext' 'zext_ln130_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 850 [1/1] (1.09ns)   --->   "%add_ln130_17 = add i66 %zext_ln130_31, i66 %zext_ln130_30" [d1.cpp:130]   --->   Operation 850 'add' 'add_ln130_17' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 851 [1/1] (1.08ns)   --->   "%add_ln130_18 = add i65 %zext_ln130_24, i65 %zext_ln130_23" [d1.cpp:130]   --->   Operation 851 'add' 'add_ln130_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 852 [1/1] (1.08ns)   --->   "%add_ln130_20 = add i65 %zext_ln130_29, i65 %zext_ln130_21" [d1.cpp:130]   --->   Operation 852 'add' 'add_ln130_20' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln130_34 = zext i65 %add_ln130_20" [d1.cpp:130]   --->   Operation 853 'zext' 'zext_ln130_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 854 [1/1] (1.09ns)   --->   "%add_ln130_21 = add i66 %zext_ln130_34, i66 %zext_ln130_22" [d1.cpp:130]   --->   Operation 854 'add' 'add_ln130_21' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 855 '%mul_ln130_16 = mul i64 %zext_ln80_4, i64 %zext_ln106'
ST_24 : Operation 855 [1/1] (2.10ns)   --->   "%mul_ln130_16 = mul i64 %zext_ln80_4, i64 %zext_ln106" [d1.cpp:130]   --->   Operation 855 'mul' 'mul_ln130_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln130_38 = zext i64 %mul_ln130_16" [d1.cpp:130]   --->   Operation 856 'zext' 'zext_ln130_38' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 857 '%mul_ln130_17 = mul i64 %zext_ln80_5, i64 %zext_ln78_18'
ST_24 : Operation 857 [1/1] (2.10ns)   --->   "%mul_ln130_17 = mul i64 %zext_ln80_5, i64 %zext_ln78_18" [d1.cpp:130]   --->   Operation 857 'mul' 'mul_ln130_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln130_39 = zext i64 %mul_ln130_17" [d1.cpp:130]   --->   Operation 858 'zext' 'zext_ln130_39' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 859 '%mul_ln130_18 = mul i64 %zext_ln70, i64 %zext_ln78_17'
ST_24 : Operation 859 [1/1] (2.10ns)   --->   "%mul_ln130_18 = mul i64 %zext_ln70, i64 %zext_ln78_17" [d1.cpp:130]   --->   Operation 859 'mul' 'mul_ln130_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln130_40 = zext i64 %mul_ln130_18" [d1.cpp:130]   --->   Operation 860 'zext' 'zext_ln130_40' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 861 '%mul_ln130_19 = mul i64 %zext_ln78_1, i64 %zext_ln78_16'
ST_24 : Operation 861 [1/1] (2.10ns)   --->   "%mul_ln130_19 = mul i64 %zext_ln78_1, i64 %zext_ln78_16" [d1.cpp:130]   --->   Operation 861 'mul' 'mul_ln130_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln130_41 = zext i64 %mul_ln130_19" [d1.cpp:130]   --->   Operation 862 'zext' 'zext_ln130_41' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 863 '%mul_ln130_20 = mul i64 %zext_ln78_2, i64 %zext_ln78_15'
ST_24 : Operation 863 [1/1] (2.10ns)   --->   "%mul_ln130_20 = mul i64 %zext_ln78_2, i64 %zext_ln78_15" [d1.cpp:130]   --->   Operation 863 'mul' 'mul_ln130_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln130_42 = zext i64 %mul_ln130_20" [d1.cpp:130]   --->   Operation 864 'zext' 'zext_ln130_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 865 [1/1] (0.00ns)   --->   "%trunc_ln130_23 = trunc i64 %mul_ln130_20" [d1.cpp:130]   --->   Operation 865 'trunc' 'trunc_ln130_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln130_24 = trunc i64 %mul_ln130_19" [d1.cpp:130]   --->   Operation 866 'trunc' 'trunc_ln130_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln130_27 = trunc i64 %mul_ln130_18" [d1.cpp:130]   --->   Operation 867 'trunc' 'trunc_ln130_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln130_28 = trunc i64 %mul_ln130_17" [d1.cpp:130]   --->   Operation 868 'trunc' 'trunc_ln130_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 869 [1/1] (0.00ns)   --->   "%trunc_ln130_29 = trunc i64 %mul_ln130_16" [d1.cpp:130]   --->   Operation 869 'trunc' 'trunc_ln130_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 870 [1/1] (1.08ns)   --->   "%add_ln130_23 = add i65 %zext_ln130_42, i65 %zext_ln130_40" [d1.cpp:130]   --->   Operation 870 'add' 'add_ln130_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln130_44 = zext i65 %add_ln130_23" [d1.cpp:130]   --->   Operation 871 'zext' 'zext_ln130_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 872 [1/1] (1.09ns)   --->   "%add_ln130_24 = add i66 %zext_ln130_44, i66 %zext_ln130_41" [d1.cpp:130]   --->   Operation 872 'add' 'add_ln130_24' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln130_32 = trunc i66 %add_ln130_24" [d1.cpp:130]   --->   Operation 873 'trunc' 'trunc_ln130_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 874 [1/1] (1.08ns)   --->   "%add_ln130_26 = add i65 %zext_ln130_39, i65 %zext_ln130_38" [d1.cpp:130]   --->   Operation 874 'add' 'add_ln130_26' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 875 '%mul_ln130_21 = mul i64 %zext_ln80_3, i64 %zext_ln106'
ST_24 : Operation 875 [1/1] (2.10ns)   --->   "%mul_ln130_21 = mul i64 %zext_ln80_3, i64 %zext_ln106" [d1.cpp:130]   --->   Operation 875 'mul' 'mul_ln130_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 876 '%mul_ln130_22 = mul i64 %zext_ln80_4, i64 %zext_ln78_18'
ST_24 : Operation 876 [1/1] (2.10ns)   --->   "%mul_ln130_22 = mul i64 %zext_ln80_4, i64 %zext_ln78_18" [d1.cpp:130]   --->   Operation 876 'mul' 'mul_ln130_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln130_51 = zext i64 %mul_ln130_22" [d1.cpp:130]   --->   Operation 877 'zext' 'zext_ln130_51' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 878 '%mul_ln130_23 = mul i64 %zext_ln80_5, i64 %zext_ln78_17'
ST_24 : Operation 878 [1/1] (2.10ns)   --->   "%mul_ln130_23 = mul i64 %zext_ln80_5, i64 %zext_ln78_17" [d1.cpp:130]   --->   Operation 878 'mul' 'mul_ln130_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln130_52 = zext i64 %mul_ln130_23" [d1.cpp:130]   --->   Operation 879 'zext' 'zext_ln130_52' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln130_38 = trunc i64 %mul_ln130_23" [d1.cpp:130]   --->   Operation 880 'trunc' 'trunc_ln130_38' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 881 [1/1] (0.00ns)   --->   "%trunc_ln130_39 = trunc i64 %mul_ln130_22" [d1.cpp:130]   --->   Operation 881 'trunc' 'trunc_ln130_39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln130_40 = trunc i64 %mul_ln130_21" [d1.cpp:130]   --->   Operation 882 'trunc' 'trunc_ln130_40' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 883 [1/1] (1.08ns)   --->   "%add_ln130_30 = add i65 %zext_ln130_51, i65 %zext_ln130_52" [d1.cpp:130]   --->   Operation 883 'add' 'add_ln130_30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 884 '%mul_ln130_24 = mul i64 %zext_ln80_2, i64 %zext_ln106'
ST_24 : Operation 884 [1/1] (2.10ns)   --->   "%mul_ln130_24 = mul i64 %zext_ln80_2, i64 %zext_ln106" [d1.cpp:130]   --->   Operation 884 'mul' 'mul_ln130_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 885 [1/1] (0.00ns)   --->   "%trunc_ln130_41 = trunc i64 %mul_ln130_24" [d1.cpp:130]   --->   Operation 885 'trunc' 'trunc_ln130_41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 886 [1/1] (1.08ns)   --->   "%add_ln115 = add i64 %mul_ln78_50, i64 %mul_ln115_6" [d1.cpp:115]   --->   Operation 886 'add' 'add_ln115' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_1 = add i64 %add_ln115, i64 %mul_ln115_7" [d1.cpp:115]   --->   Operation 887 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 888 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln115_2 = add i64 %add_ln115_1, i64 %mul_ln115_8" [d1.cpp:115]   --->   Operation 888 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (0.76ns)   --->   Input mux for Operation 889 '%mul_ln115_9 = mul i64 %zext_ln80_4, i64 %zext_ln78_23'
ST_24 : Operation 889 [1/1] (2.64ns)   --->   "%mul_ln115_9 = mul i64 %zext_ln80_4, i64 %zext_ln78_23" [d1.cpp:115]   --->   Operation 889 'mul' 'mul_ln115_9' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 890 [1/1] (1.08ns)   --->   "%add_ln115_3 = add i64 %mul_ln78_43, i64 %mul_ln115_5" [d1.cpp:115]   --->   Operation 890 'add' 'add_ln115_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_4 = add i64 %add_ln115_3, i64 %mul_ln78_36" [d1.cpp:115]   --->   Operation 891 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 892 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln115_5 = add i64 %add_ln115_4, i64 %mul_ln115_9" [d1.cpp:115]   --->   Operation 892 'add' 'add_ln115_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 893 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i64 %add_ln115_2" [d1.cpp:115]   --->   Operation 893 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 894 [1/1] (0.00ns)   --->   "%trunc_ln115_1 = trunc i64 %add_ln115_5" [d1.cpp:115]   --->   Operation 894 'trunc' 'trunc_ln115_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 895 [1/1] (1.08ns)   --->   "%add_ln115_8 = add i64 %mul_ln115, i64 %mul_ln78_1" [d1.cpp:115]   --->   Operation 895 'add' 'add_ln115_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln115_2 = trunc i64 %add_ln115_8" [d1.cpp:115]   --->   Operation 896 'trunc' 'trunc_ln115_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_11 = add i64 %add_ln115_10, i64 %add_ln115_8" [d1.cpp:115]   --->   Operation 897 'add' 'add_ln115_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_16 = add i28 %trunc_ln115_3, i28 %trunc_ln115_2" [d1.cpp:115]   --->   Operation 898 'add' 'add_ln115_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 899 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln115_18 = add i64 %add_ln115_15, i64 %add_ln115_11" [d1.cpp:115]   --->   Operation 899 'add' 'add_ln115_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 900 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln115_20 = add i28 %add_ln115_17, i28 %add_ln115_16" [d1.cpp:115]   --->   Operation 900 'add' 'add_ln115_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (0.76ns)   --->   Input mux for Operation 901 '%mul_ln114_7 = mul i64 %zext_ln80, i64 %zext_ln70_16'
ST_24 : Operation 901 [1/1] (2.64ns)   --->   "%mul_ln114_7 = mul i64 %zext_ln80, i64 %zext_ln70_16" [d1.cpp:114]   --->   Operation 901 'mul' 'mul_ln114_7' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.76ns)   --->   Input mux for Operation 902 '%mul_ln114_8 = mul i64 %zext_ln80_1, i64 %zext_ln78_20'
ST_24 : Operation 902 [1/1] (2.64ns)   --->   "%mul_ln114_8 = mul i64 %zext_ln80_1, i64 %zext_ln78_20" [d1.cpp:114]   --->   Operation 902 'mul' 'mul_ln114_8' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 903 [1/1] (1.08ns)   --->   "%add_ln114 = add i64 %mul_ln114_8, i64 %mul_ln114_7" [d1.cpp:114]   --->   Operation 903 'add' 'add_ln114' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 904 [1/1] (1.08ns)   --->   "%add_ln114_1 = add i64 %mul_ln114_6, i64 %mul_ln78_28" [d1.cpp:114]   --->   Operation 904 'add' 'add_ln114_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_2 = add i64 %mul_ln78_35, i64 %mul_ln114_5" [d1.cpp:114]   --->   Operation 905 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 906 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln114_3 = add i64 %add_ln114_2, i64 %mul_ln114_4" [d1.cpp:114]   --->   Operation 906 'add' 'add_ln114_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i64 %add_ln114_1" [d1.cpp:114]   --->   Operation 907 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln114_1 = trunc i64 %add_ln114_3" [d1.cpp:114]   --->   Operation 908 'trunc' 'trunc_ln114_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_4 = add i64 %add_ln114_3, i64 %add_ln114_1" [d1.cpp:114]   --->   Operation 909 'add' 'add_ln114_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln114_2 = trunc i64 %add_ln114" [d1.cpp:114]   --->   Operation 910 'trunc' 'trunc_ln114_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_5 = add i28 %trunc_ln114_1, i28 %trunc_ln114" [d1.cpp:114]   --->   Operation 911 'add' 'add_ln114_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 912 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln114_6 = add i64 %add_ln114_4, i64 %add_ln114" [d1.cpp:114]   --->   Operation 912 'add' 'add_ln114_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 913 [1/1] (1.08ns)   --->   "%add_ln114_8 = add i64 %mul_ln103, i64 %mul_ln114" [d1.cpp:114]   --->   Operation 913 'add' 'add_ln114_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 914 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_9 = add i64 %mul_ln78, i64 %mul_ln114_2" [d1.cpp:114]   --->   Operation 914 'add' 'add_ln114_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 915 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln114_10 = add i64 %add_ln114_9, i64 %mul_ln114_1" [d1.cpp:114]   --->   Operation 915 'add' 'add_ln114_10' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln114_3 = trunc i64 %add_ln114_8" [d1.cpp:114]   --->   Operation 916 'trunc' 'trunc_ln114_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln114_4 = trunc i64 %add_ln114_10" [d1.cpp:114]   --->   Operation 917 'trunc' 'trunc_ln114_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_11 = add i64 %add_ln114_10, i64 %add_ln114_8" [d1.cpp:114]   --->   Operation 918 'add' 'add_ln114_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_16 = add i28 %trunc_ln114_4, i28 %trunc_ln114_3" [d1.cpp:114]   --->   Operation 919 'add' 'add_ln114_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 920 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln114_18 = add i64 %add_ln114_15, i64 %add_ln114_11" [d1.cpp:114]   --->   Operation 920 'add' 'add_ln114_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 921 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln114_19 = add i28 %add_ln114_5, i28 %trunc_ln114_2" [d1.cpp:114]   --->   Operation 921 'add' 'add_ln114_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 922 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln114_20 = add i28 %add_ln114_17, i28 %add_ln114_16" [d1.cpp:114]   --->   Operation 922 'add' 'add_ln114_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 923 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln130_41 = add i28 %add_ln120_22, i28 %add_ln120_21" [d1.cpp:130]   --->   Operation 923 'add' 'add_ln130_41' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 924 [1/1] (0.00ns)   --->   "%lshr_ln131_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln130, i32 28, i32 63" [d1.cpp:131]   --->   Operation 924 'partselect' 'lshr_ln131_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln131_3 = zext i36 %lshr_ln131_1" [d1.cpp:131]   --->   Operation 925 'zext' 'zext_ln131_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln127_3 = add i64 %add_ln127_2, i64 %add_ln127_1" [d1.cpp:127]   --->   Operation 926 'add' 'add_ln127_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln127_7 = add i28 %trunc_ln127_1, i28 %trunc_ln127" [d1.cpp:127]   --->   Operation 927 'add' 'add_ln127_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 928 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln127_9 = add i64 %add_ln127_6, i64 %add_ln127_3" [d1.cpp:127]   --->   Operation 928 'add' 'add_ln127_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln127_12 = add i64 %add_ln127_11, i64 %add_ln127_10" [d1.cpp:127]   --->   Operation 929 'add' 'add_ln127_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln127_16 = add i28 %trunc_ln127_5, i28 %trunc_ln127_4" [d1.cpp:127]   --->   Operation 930 'add' 'add_ln127_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 931 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln127_18 = add i64 %add_ln127_15, i64 %add_ln127_12" [d1.cpp:127]   --->   Operation 931 'add' 'add_ln127_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 932 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln127_19 = add i28 %add_ln127_8, i28 %add_ln127_7" [d1.cpp:127]   --->   Operation 932 'add' 'add_ln127_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 933 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln127_20 = add i28 %add_ln127_17, i28 %add_ln127_16" [d1.cpp:127]   --->   Operation 933 'add' 'add_ln127_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln127 = add i64 %add_ln127_18, i64 %add_ln127_9" [d1.cpp:127]   --->   Operation 934 'add' 'add_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln127_8 = trunc i64 %add47_4_11848_loc_load" [d1.cpp:127]   --->   Operation 935 'trunc' 'trunc_ln127_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 936 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln127_21 = add i28 %add_ln127_20, i28 %add_ln127_19" [d1.cpp:127]   --->   Operation 936 'add' 'add_ln127_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 937 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln130, i32 28, i32 55" [d1.cpp:131]   --->   Operation 937 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 938 [1/1] (1.08ns)   --->   "%add_ln131_2 = add i64 %add47_4_11848_loc_load, i64 %zext_ln131_3" [d1.cpp:131]   --->   Operation 938 'add' 'add_ln131_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 939 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln131_1 = add i64 %add_ln131_2, i64 %add_ln127" [d1.cpp:131]   --->   Operation 939 'add' 'add_ln131_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 940 [1/1] (0.97ns)   --->   "%add_ln131_4 = add i28 %trunc_ln127_8, i28 %trunc_ln1" [d1.cpp:131]   --->   Operation 940 'add' 'add_ln131_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 941 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln131_3 = add i28 %add_ln131_4, i28 %add_ln127_21" [d1.cpp:131]   --->   Operation 941 'add' 'add_ln131_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 942 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln131_1, i32 28, i32 63" [d1.cpp:132]   --->   Operation 942 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i36 %lshr_ln2" [d1.cpp:132]   --->   Operation 943 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 944 [1/1] (1.08ns)   --->   "%add_ln126 = add i64 %mul_ln80_21, i64 %mul_ln80_25" [d1.cpp:126]   --->   Operation 944 'add' 'add_ln126' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 945 [1/1] (1.08ns)   --->   "%add_ln126_2 = add i64 %mul_ln80_16, i64 %mul_ln78_60" [d1.cpp:126]   --->   Operation 945 'add' 'add_ln126_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i64 %add_ln126" [d1.cpp:126]   --->   Operation 946 'trunc' 'trunc_ln126' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln126_1 = trunc i64 %add_ln126_2" [d1.cpp:126]   --->   Operation 947 'trunc' 'trunc_ln126_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 948 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126_3 = add i64 %add_ln126_2, i64 %add_ln126" [d1.cpp:126]   --->   Operation 948 'add' 'add_ln126_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126_6 = add i28 %trunc_ln126_1, i28 %trunc_ln126" [d1.cpp:126]   --->   Operation 949 'add' 'add_ln126_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 950 [1/1] (0.97ns)   --->   "%add_ln126_7 = add i28 %trunc_ln118, i28 %trunc_ln126_2" [d1.cpp:126]   --->   Operation 950 'add' 'add_ln126_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 951 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln126_8 = add i64 %add_ln126_5, i64 %add_ln126_3" [d1.cpp:126]   --->   Operation 951 'add' 'add_ln126_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 952 [1/1] (1.08ns)   --->   "%add_ln126_9 = add i64 %mul_ln126_1, i64 %mul_ln126" [d1.cpp:126]   --->   Operation 952 'add' 'add_ln126_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 953 [1/1] (1.08ns)   --->   "%add_ln126_10 = add i64 %mul_ln126_2, i64 %mul_ln78_11" [d1.cpp:126]   --->   Operation 953 'add' 'add_ln126_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 954 [1/1] (0.00ns)   --->   "%trunc_ln126_3 = trunc i64 %add_ln126_9" [d1.cpp:126]   --->   Operation 954 'trunc' 'trunc_ln126_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln126_4 = trunc i64 %add_ln126_10" [d1.cpp:126]   --->   Operation 955 'trunc' 'trunc_ln126_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 956 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126_11 = add i64 %add_ln126_10, i64 %add_ln126_9" [d1.cpp:126]   --->   Operation 956 'add' 'add_ln126_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 957 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126_15 = add i28 %trunc_ln126_4, i28 %trunc_ln126_3" [d1.cpp:126]   --->   Operation 957 'add' 'add_ln126_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 958 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln126_17 = add i64 %add_ln126_14, i64 %add_ln126_11" [d1.cpp:126]   --->   Operation 958 'add' 'add_ln126_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 959 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln126_18 = add i28 %add_ln126_7, i28 %add_ln126_6" [d1.cpp:126]   --->   Operation 959 'add' 'add_ln126_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 960 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln126_19 = add i28 %add_ln126_16, i28 %add_ln126_15" [d1.cpp:126]   --->   Operation 960 'add' 'add_ln126_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 961 [1/1] (0.00ns)   --->   "%trunc_ln126_7 = trunc i64 %add47_41847_loc_load" [d1.cpp:126]   --->   Operation 961 'trunc' 'trunc_ln126_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126_20 = add i28 %add_ln126_19, i28 %add_ln126_18" [d1.cpp:126]   --->   Operation 962 'add' 'add_ln126_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln131_1, i32 28, i32 55" [d1.cpp:132]   --->   Operation 963 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 964 [1/1] (1.08ns)   --->   "%add_ln132_1 = add i64 %add47_41847_loc_load, i64 %zext_ln132" [d1.cpp:132]   --->   Operation 964 'add' 'add_ln132_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 965 [1/1] (0.97ns)   --->   "%add_ln132_2 = add i28 %trunc_ln126_7, i28 %trunc_ln2" [d1.cpp:132]   --->   Operation 965 'add' 'add_ln132_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 966 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln132_2, i28 %add_ln126_20" [d1.cpp:132]   --->   Operation 966 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 967 [1/1] (1.08ns)   --->   "%add_ln125 = add i64 %mul_ln80_15, i64 %mul_ln80_20" [d1.cpp:125]   --->   Operation 967 'add' 'add_ln125' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 968 [1/1] (1.08ns)   --->   "%add_ln125_1 = add i64 %mul_ln78_59, i64 %mul_ln78_52" [d1.cpp:125]   --->   Operation 968 'add' 'add_ln125_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i64 %add_ln125" [d1.cpp:125]   --->   Operation 969 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln125_1 = trunc i64 %add_ln125_1" [d1.cpp:125]   --->   Operation 970 'trunc' 'trunc_ln125_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_3 = add i64 %add_ln125_1, i64 %add_ln125" [d1.cpp:125]   --->   Operation 971 'add' 'add_ln125_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_7 = add i28 %trunc_ln125_1, i28 %trunc_ln125" [d1.cpp:125]   --->   Operation 972 'add' 'add_ln125_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 973 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln125_9 = add i64 %add_ln125_6, i64 %add_ln125_3" [d1.cpp:125]   --->   Operation 973 'add' 'add_ln125_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 974 [1/1] (1.08ns)   --->   "%add_ln125_10 = add i64 %mul_ln125_3, i64 %mul_ln125_1" [d1.cpp:125]   --->   Operation 974 'add' 'add_ln125_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 975 [1/1] (1.08ns)   --->   "%add_ln125_11 = add i64 %mul_ln125_2, i64 %mul_ln78_3" [d1.cpp:125]   --->   Operation 975 'add' 'add_ln125_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 976 [1/1] (0.00ns)   --->   "%trunc_ln125_4 = trunc i64 %add_ln125_10" [d1.cpp:125]   --->   Operation 976 'trunc' 'trunc_ln125_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln125_5 = trunc i64 %add_ln125_11" [d1.cpp:125]   --->   Operation 977 'trunc' 'trunc_ln125_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_12 = add i64 %add_ln125_11, i64 %add_ln125_10" [d1.cpp:125]   --->   Operation 978 'add' 'add_ln125_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 979 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_16 = add i28 %trunc_ln125_5, i28 %trunc_ln125_4" [d1.cpp:125]   --->   Operation 979 'add' 'add_ln125_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 980 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln125_18 = add i64 %add_ln125_15, i64 %add_ln125_12" [d1.cpp:125]   --->   Operation 980 'add' 'add_ln125_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 981 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln125_19 = add i28 %add_ln125_8, i28 %add_ln125_7" [d1.cpp:125]   --->   Operation 981 'add' 'add_ln125_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 982 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln125_20 = add i28 %add_ln125_17, i28 %add_ln125_16" [d1.cpp:125]   --->   Operation 982 'add' 'add_ln125_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 983 [1/1] (1.08ns)   --->   "%add_ln124 = add i64 %mul_ln78_58, i64 %mul_ln80_14" [d1.cpp:124]   --->   Operation 983 'add' 'add_ln124' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 984 [1/1] (1.08ns)   --->   "%add_ln124_1 = add i64 %mul_ln78_51, i64 %mul_ln78_44" [d1.cpp:124]   --->   Operation 984 'add' 'add_ln124_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i64 %add_ln124" [d1.cpp:124]   --->   Operation 985 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 986 [1/1] (0.00ns)   --->   "%trunc_ln124_1 = trunc i64 %add_ln124_1" [d1.cpp:124]   --->   Operation 986 'trunc' 'trunc_ln124_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_2 = add i64 %add_ln124_1, i64 %add_ln124" [d1.cpp:124]   --->   Operation 987 'add' 'add_ln124_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_6 = add i28 %trunc_ln124_1, i28 %trunc_ln124" [d1.cpp:124]   --->   Operation 988 'add' 'add_ln124_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 989 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln124_8 = add i64 %add_ln124_5, i64 %add_ln124_2" [d1.cpp:124]   --->   Operation 989 'add' 'add_ln124_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 990 [1/1] (1.08ns)   --->   "%add_ln124_9 = add i64 %mul_ln124_3, i64 %mul_ln124_2" [d1.cpp:124]   --->   Operation 990 'add' 'add_ln124_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 991 [1/1] (1.08ns)   --->   "%add_ln124_10 = add i64 %mul_ln124_4, i64 %mul_ln124" [d1.cpp:124]   --->   Operation 991 'add' 'add_ln124_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 992 [1/1] (0.00ns)   --->   "%trunc_ln124_4 = trunc i64 %add_ln124_9" [d1.cpp:124]   --->   Operation 992 'trunc' 'trunc_ln124_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 993 [1/1] (0.00ns)   --->   "%trunc_ln124_5 = trunc i64 %add_ln124_10" [d1.cpp:124]   --->   Operation 993 'trunc' 'trunc_ln124_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_11 = add i64 %add_ln124_10, i64 %add_ln124_9" [d1.cpp:124]   --->   Operation 994 'add' 'add_ln124_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_15 = add i28 %trunc_ln124_5, i28 %trunc_ln124_4" [d1.cpp:124]   --->   Operation 995 'add' 'add_ln124_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 996 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln124_17 = add i64 %add_ln124_14, i64 %add_ln124_11" [d1.cpp:124]   --->   Operation 996 'add' 'add_ln124_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 997 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln124_18 = add i28 %add_ln124_7, i28 %add_ln124_6" [d1.cpp:124]   --->   Operation 997 'add' 'add_ln124_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 998 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln124_19 = add i28 %add_ln124_16, i28 %add_ln124_15" [d1.cpp:124]   --->   Operation 998 'add' 'add_ln124_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 999 [1/1] (1.08ns)   --->   "%add_ln123 = add i64 %mul_ln78_50, i64 %mul_ln78_57" [d1.cpp:123]   --->   Operation 999 'add' 'add_ln123' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1000 [1/1] (1.08ns)   --->   "%add_ln123_1 = add i64 %mul_ln78_43, i64 %mul_ln78_36" [d1.cpp:123]   --->   Operation 1000 'add' 'add_ln123_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i64 %add_ln123" [d1.cpp:123]   --->   Operation 1001 'trunc' 'trunc_ln123' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1002 [1/1] (0.00ns)   --->   "%trunc_ln123_1 = trunc i64 %add_ln123_1" [d1.cpp:123]   --->   Operation 1002 'trunc' 'trunc_ln123_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_2 = add i64 %add_ln123_1, i64 %add_ln123" [d1.cpp:123]   --->   Operation 1003 'add' 'add_ln123_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_7 = add i28 %trunc_ln123_1, i28 %trunc_ln123" [d1.cpp:123]   --->   Operation 1004 'add' 'add_ln123_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1005 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln123_9 = add i64 %add_ln123_6, i64 %add_ln123_2" [d1.cpp:123]   --->   Operation 1005 'add' 'add_ln123_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1006 [1/1] (1.08ns)   --->   "%add_ln123_10 = add i64 %mul_ln123_4, i64 %mul_ln123_3" [d1.cpp:123]   --->   Operation 1006 'add' 'add_ln123_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1007 [1/1] (1.08ns)   --->   "%add_ln123_11 = add i64 %mul_ln123_5, i64 %mul_ln123_1" [d1.cpp:123]   --->   Operation 1007 'add' 'add_ln123_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1008 [1/1] (0.00ns)   --->   "%trunc_ln123_4 = trunc i64 %add_ln123_10" [d1.cpp:123]   --->   Operation 1008 'trunc' 'trunc_ln123_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1009 [1/1] (0.00ns)   --->   "%trunc_ln123_5 = trunc i64 %add_ln123_11" [d1.cpp:123]   --->   Operation 1009 'trunc' 'trunc_ln123_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1010 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_12 = add i64 %add_ln123_11, i64 %add_ln123_10" [d1.cpp:123]   --->   Operation 1010 'add' 'add_ln123_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_16 = add i28 %trunc_ln123_5, i28 %trunc_ln123_4" [d1.cpp:123]   --->   Operation 1011 'add' 'add_ln123_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1012 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln123_18 = add i64 %add_ln123_15, i64 %add_ln123_12" [d1.cpp:123]   --->   Operation 1012 'add' 'add_ln123_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1013 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln123_19 = add i28 %add_ln123_8, i28 %add_ln123_7" [d1.cpp:123]   --->   Operation 1013 'add' 'add_ln123_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1014 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln123_20 = add i28 %add_ln123_17, i28 %add_ln123_16" [d1.cpp:123]   --->   Operation 1014 'add' 'add_ln123_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1015 [1/1] (1.08ns)   --->   "%add_ln122 = add i64 %mul_ln78_42, i64 %mul_ln78_49" [d1.cpp:122]   --->   Operation 1015 'add' 'add_ln122' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1016 [1/1] (1.08ns)   --->   "%add_ln122_1 = add i64 %mul_ln78_35, i64 %mul_ln78_28" [d1.cpp:122]   --->   Operation 1016 'add' 'add_ln122_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1017 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i64 %add_ln122" [d1.cpp:122]   --->   Operation 1017 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1018 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = trunc i64 %add_ln122_1" [d1.cpp:122]   --->   Operation 1018 'trunc' 'trunc_ln122_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_2 = add i64 %add_ln122_1, i64 %add_ln122" [d1.cpp:122]   --->   Operation 1019 'add' 'add_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_7 = add i28 %trunc_ln122_1, i28 %trunc_ln122" [d1.cpp:122]   --->   Operation 1020 'add' 'add_ln122_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1021 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln122_9 = add i64 %add_ln122_6, i64 %add_ln122_2" [d1.cpp:122]   --->   Operation 1021 'add' 'add_ln122_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1022 [1/1] (1.08ns)   --->   "%add_ln122_10 = add i64 %mul_ln122_5, i64 %mul_ln122_4" [d1.cpp:122]   --->   Operation 1022 'add' 'add_ln122_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1023 [1/1] (1.08ns)   --->   "%add_ln122_11 = add i64 %mul_ln122_6, i64 %mul_ln122_2" [d1.cpp:122]   --->   Operation 1023 'add' 'add_ln122_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln122_4 = trunc i64 %add_ln122_10" [d1.cpp:122]   --->   Operation 1024 'trunc' 'trunc_ln122_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1025 [1/1] (0.00ns)   --->   "%trunc_ln122_5 = trunc i64 %add_ln122_11" [d1.cpp:122]   --->   Operation 1025 'trunc' 'trunc_ln122_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1026 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_12 = add i64 %add_ln122_11, i64 %add_ln122_10" [d1.cpp:122]   --->   Operation 1026 'add' 'add_ln122_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_16 = add i28 %trunc_ln122_5, i28 %trunc_ln122_4" [d1.cpp:122]   --->   Operation 1027 'add' 'add_ln122_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1028 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln122_18 = add i64 %add_ln122_15, i64 %add_ln122_12" [d1.cpp:122]   --->   Operation 1028 'add' 'add_ln122_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1029 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln122_19 = add i28 %add_ln122_8, i28 %add_ln122_7" [d1.cpp:122]   --->   Operation 1029 'add' 'add_ln122_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1030 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln122_20 = add i28 %add_ln122_17, i28 %add_ln122_16" [d1.cpp:122]   --->   Operation 1030 'add' 'add_ln122_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1031 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln137 = add i28 %add_ln121_19, i28 %add_ln121_18" [d1.cpp:137]   --->   Operation 1031 'add' 'add_ln137' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_1 = add i28 %trunc_ln, i28 %trunc_ln130_11" [d1.cpp:138]   --->   Operation 1032 'add' 'add_ln138_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1033 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln138_2 = add i28 %add_ln138_1, i28 %trunc_ln130_6" [d1.cpp:138]   --->   Operation 1033 'add' 'add_ln138_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1034 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_6 = add i28 %add_ln138_5, i28 %add_ln138_2" [d1.cpp:138]   --->   Operation 1034 'add' 'add_ln138_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1035 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_8 = add i28 %add_ln138_7, i28 %trunc_ln130_1" [d1.cpp:138]   --->   Operation 1035 'add' 'add_ln138_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_9 = add i28 %trunc_ln130_5, i28 %trunc_ln130_4" [d1.cpp:138]   --->   Operation 1036 'add' 'add_ln138_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1037 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln138_10 = add i28 %trunc_ln106_6, i28 %add_ln106_24" [d1.cpp:138]   --->   Operation 1037 'add' 'add_ln138_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1038 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln138_11 = add i28 %add_ln138_10, i28 %add_ln138_9" [d1.cpp:138]   --->   Operation 1038 'add' 'add_ln138_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1039 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln138_12 = add i28 %add_ln138_11, i28 %add_ln138_8" [d1.cpp:138]   --->   Operation 1039 'add' 'add_ln138_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1040 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln138_3 = add i28 %add_ln138_12, i28 %add_ln138_6" [d1.cpp:138]   --->   Operation 1040 'add' 'add_ln138_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1041 [1/1] (0.97ns)   --->   "%add_ln139_3 = add i28 %trunc_ln130_15, i28 %trunc_ln130_14" [d1.cpp:139]   --->   Operation 1041 'add' 'add_ln139_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1042 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln139_4 = add i28 %trunc_ln130_17, i28 %trunc_ln130_20" [d1.cpp:139]   --->   Operation 1042 'add' 'add_ln139_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1043 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln139_5 = add i28 %add_ln139_4, i28 %trunc_ln130_16" [d1.cpp:139]   --->   Operation 1043 'add' 'add_ln139_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln139_6 = add i28 %add_ln139_5, i28 %add_ln139_3" [d1.cpp:139]   --->   Operation 1044 'add' 'add_ln139_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln139_7 = add i28 %trunc_ln130_21, i28 %trunc_ln130_22" [d1.cpp:139]   --->   Operation 1045 'add' 'add_ln139_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1046 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln139_8 = add i28 %add_ln119_23, i28 %trunc_ln130_10" [d1.cpp:139]   --->   Operation 1046 'add' 'add_ln139_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1047 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln139_9 = add i28 %add_ln139_8, i28 %trunc_ln119_6" [d1.cpp:139]   --->   Operation 1047 'add' 'add_ln139_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1048 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln139_10 = add i28 %add_ln139_9, i28 %add_ln139_7" [d1.cpp:139]   --->   Operation 1048 'add' 'add_ln139_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1049 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln139_2 = add i28 %add_ln139_10, i28 %add_ln139_6" [d1.cpp:139]   --->   Operation 1049 'add' 'add_ln139_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1050 [1/1] (0.97ns)   --->   "%add_ln140 = add i28 %trunc_ln130_24, i28 %trunc_ln130_23" [d1.cpp:140]   --->   Operation 1050 'add' 'add_ln140' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1051 [1/1] (0.97ns)   --->   "%add_ln140_1 = add i28 %trunc_ln130_27, i28 %trunc_ln130_28" [d1.cpp:140]   --->   Operation 1051 'add' 'add_ln140_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1052 [1/1] (0.97ns)   --->   "%add_ln141 = add i28 %trunc_ln130_38, i28 %trunc_ln130_40" [d1.cpp:141]   --->   Operation 1052 'add' 'add_ln141' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.92>
ST_25 : Operation 1053 [1/1] (0.00ns)   --->   "%add47_3_21846_loc_load = load i64 %add47_3_21846_loc"   --->   Operation 1053 'load' 'add47_3_21846_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1054 [1/1] (0.00ns)   --->   "%add47_3_11845_loc_load = load i64 %add47_3_11845_loc"   --->   Operation 1054 'load' 'add47_3_11845_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1055 [1/1] (0.00ns)   --->   "%add47_31844_loc_load = load i64 %add47_31844_loc"   --->   Operation 1055 'load' 'add47_31844_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1056 [1/1] (0.00ns)   --->   "%add47_1_11839_loc_load = load i64 %add47_1_11839_loc"   --->   Operation 1056 'load' 'add47_1_11839_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1057 [1/1] (0.00ns)   --->   "%add47_11838_loc_load = load i64 %add47_11838_loc"   --->   Operation 1057 'load' 'add47_11838_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1058 [1/1] (0.00ns)   --->   "%add47_216501837_loc_load = load i64 %add47_216501837_loc"   --->   Operation 1058 'load' 'add47_216501837_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1059 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_20 = add i28 %add_ln116_7, i28 %trunc_ln116_2" [d1.cpp:116]   --->   Operation 1059 'add' 'add_ln116_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_6 = add i64 %add_ln116_19, i64 %add_ln116_8" [d1.cpp:116]   --->   Operation 1060 'add' 'add_ln116_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1061 [1/1] (0.00ns)   --->   "%trunc_ln116_7 = trunc i64 %add47_216501837_loc_load" [d1.cpp:116]   --->   Operation 1061 'trunc' 'trunc_ln116_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1062 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln116_22 = add i28 %add_ln116_21, i28 %add_ln116_20" [d1.cpp:116]   --->   Operation 1062 'add' 'add_ln116_22' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1063 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_1 = add i64 %add_ln116_6, i64 %add47_216501837_loc_load" [d1.cpp:116]   --->   Operation 1063 'add' 'arr_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1064 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_4 = add i64 %add_ln117_20, i64 %add_ln117_9" [d1.cpp:117]   --->   Operation 1064 'add' 'add_ln117_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln117_7 = trunc i64 %add47_11838_loc_load" [d1.cpp:117]   --->   Operation 1065 'trunc' 'trunc_ln117_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1066 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_2 = add i64 %add_ln117_4, i64 %add47_11838_loc_load" [d1.cpp:117]   --->   Operation 1066 'add' 'arr_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_2 = add i64 %add_ln118_20, i64 %add_ln118_9" [d1.cpp:118]   --->   Operation 1067 'add' 'add_ln118_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1068 [1/1] (0.00ns)   --->   "%trunc_ln118_7 = trunc i64 %add47_1_11839_loc_load" [d1.cpp:118]   --->   Operation 1068 'trunc' 'trunc_ln118_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_23 = add i28 %add_ln118_22, i28 %add_ln118_21" [d1.cpp:118]   --->   Operation 1069 'add' 'add_ln118_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1070 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_3 = add i64 %add_ln118_2, i64 %add47_1_11839_loc_load" [d1.cpp:118]   --->   Operation 1070 'add' 'arr_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln130_32 = zext i66 %add_ln130_17" [d1.cpp:130]   --->   Operation 1071 'zext' 'zext_ln130_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln130_33 = zext i65 %add_ln130_18" [d1.cpp:130]   --->   Operation 1072 'zext' 'zext_ln130_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln130_35 = zext i66 %add_ln130_21" [d1.cpp:130]   --->   Operation 1073 'zext' 'zext_ln130_35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1074 [1/1] (1.10ns)   --->   "%add_ln130_22 = add i67 %zext_ln130_35, i67 %zext_ln130_33" [d1.cpp:130]   --->   Operation 1074 'add' 'add_ln130_22' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln130_36 = zext i67 %add_ln130_22" [d1.cpp:130]   --->   Operation 1075 'zext' 'zext_ln130_36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1076 [1/1] (1.10ns)   --->   "%add_ln130_19 = add i68 %zext_ln130_36, i68 %zext_ln130_32" [d1.cpp:130]   --->   Operation 1076 'add' 'add_ln130_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1077 [1/1] (0.00ns)   --->   "%trunc_ln130_18 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln130_19, i32 28, i32 67" [d1.cpp:130]   --->   Operation 1077 'partselect' 'trunc_ln130_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1078 [1/1] (0.00ns)   --->   "%zext_ln130_37 = zext i40 %trunc_ln130_18" [d1.cpp:130]   --->   Operation 1078 'zext' 'zext_ln130_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln130_43 = zext i64 %arr_3" [d1.cpp:130]   --->   Operation 1079 'zext' 'zext_ln130_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1080 [1/1] (0.00ns)   --->   "%trunc_ln130_19 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln130_19, i32 28, i32 55" [d1.cpp:130]   --->   Operation 1080 'partselect' 'trunc_ln130_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln130_45 = zext i66 %add_ln130_24" [d1.cpp:130]   --->   Operation 1081 'zext' 'zext_ln130_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln130_46 = zext i65 %add_ln130_26" [d1.cpp:130]   --->   Operation 1082 'zext' 'zext_ln130_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1083 [1/1] (1.08ns)   --->   "%add_ln130_27 = add i65 %zext_ln130_43, i65 %zext_ln130_37" [d1.cpp:130]   --->   Operation 1083 'add' 'add_ln130_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln130_47 = zext i65 %add_ln130_27" [d1.cpp:130]   --->   Operation 1084 'zext' 'zext_ln130_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1085 [1/1] (1.09ns)   --->   "%add_ln130_44 = add i65 %add_ln130_27, i65 %add_ln130_26" [d1.cpp:130]   --->   Operation 1085 'add' 'add_ln130_44' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1086 [1/1] (1.09ns)   --->   "%add_ln130_28 = add i66 %zext_ln130_47, i66 %zext_ln130_46" [d1.cpp:130]   --->   Operation 1086 'add' 'add_ln130_28' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1087 [1/1] (0.00ns)   --->   "%trunc_ln130_37 = trunc i65 %add_ln130_44" [d1.cpp:130]   --->   Operation 1087 'trunc' 'trunc_ln130_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln130_48 = zext i66 %add_ln130_28" [d1.cpp:130]   --->   Operation 1088 'zext' 'zext_ln130_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1089 [1/1] (1.09ns)   --->   "%add_ln130_42 = add i56 %trunc_ln130_37, i56 %trunc_ln130_32" [d1.cpp:130]   --->   Operation 1089 'add' 'add_ln130_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1090 [1/1] (1.10ns)   --->   "%add_ln130_25 = add i67 %zext_ln130_48, i67 %zext_ln130_45" [d1.cpp:130]   --->   Operation 1090 'add' 'add_ln130_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln130_25 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln130_25, i32 28, i32 66" [d1.cpp:130]   --->   Operation 1091 'partselect' 'trunc_ln130_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln130_49 = zext i39 %trunc_ln130_25" [d1.cpp:130]   --->   Operation 1092 'zext' 'zext_ln130_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln130_53 = zext i64 %arr_2" [d1.cpp:130]   --->   Operation 1093 'zext' 'zext_ln130_53' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1094 [1/1] (0.00ns)   --->   "%trunc_ln130_26 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln130_42, i32 28, i32 55" [d1.cpp:130]   --->   Operation 1094 'partselect' 'trunc_ln130_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1095 [1/1] (1.08ns)   --->   "%add_ln130_36 = add i65 %zext_ln130_53, i65 %zext_ln130_49" [d1.cpp:130]   --->   Operation 1095 'add' 'add_ln130_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1096 [1/1] (1.08ns)   --->   "%add_ln115_6 = add i64 %add_ln115_5, i64 %add_ln115_2" [d1.cpp:115]   --->   Operation 1096 'add' 'add_ln115_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1097 [1/1] (0.97ns)   --->   "%add_ln115_19 = add i28 %trunc_ln115_1, i28 %trunc_ln115" [d1.cpp:115]   --->   Operation 1097 'add' 'add_ln115_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1098 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126_1 = add i64 %add_ln126_17, i64 %add_ln126_8" [d1.cpp:126]   --->   Operation 1098 'add' 'add_ln126_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1099 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln132 = add i64 %add_ln132_1, i64 %add_ln126_1" [d1.cpp:132]   --->   Operation 1099 'add' 'add_ln132' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1100 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln132, i32 28, i32 63" [d1.cpp:133]   --->   Operation 1100 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i36 %lshr_ln3" [d1.cpp:133]   --->   Operation 1101 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_2 = add i64 %add_ln125_18, i64 %add_ln125_9" [d1.cpp:125]   --->   Operation 1102 'add' 'add_ln125_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1103 [1/1] (0.00ns)   --->   "%trunc_ln125_8 = trunc i64 %add47_3_21846_loc_load" [d1.cpp:125]   --->   Operation 1103 'trunc' 'trunc_ln125_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_21 = add i28 %add_ln125_20, i28 %add_ln125_19" [d1.cpp:125]   --->   Operation 1104 'add' 'add_ln125_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1105 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln132, i32 28, i32 55" [d1.cpp:133]   --->   Operation 1105 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1106 [1/1] (1.08ns)   --->   "%add_ln133_1 = add i64 %add47_3_21846_loc_load, i64 %zext_ln133" [d1.cpp:133]   --->   Operation 1106 'add' 'add_ln133_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1107 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln133 = add i64 %add_ln133_1, i64 %add_ln125_2" [d1.cpp:133]   --->   Operation 1107 'add' 'add_ln133' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1108 [1/1] (0.97ns)   --->   "%add_ln133_2 = add i28 %trunc_ln125_8, i28 %trunc_ln3" [d1.cpp:133]   --->   Operation 1108 'add' 'add_ln133_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1109 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln133_2, i28 %add_ln125_21" [d1.cpp:133]   --->   Operation 1109 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1110 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln133, i32 28, i32 63" [d1.cpp:134]   --->   Operation 1110 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i36 %lshr_ln4" [d1.cpp:134]   --->   Operation 1111 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_3 = add i64 %add_ln124_17, i64 %add_ln124_8" [d1.cpp:124]   --->   Operation 1112 'add' 'add_ln124_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1113 [1/1] (0.00ns)   --->   "%trunc_ln124_8 = trunc i64 %add47_3_11845_loc_load" [d1.cpp:124]   --->   Operation 1113 'trunc' 'trunc_ln124_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_20 = add i28 %add_ln124_19, i28 %add_ln124_18" [d1.cpp:124]   --->   Operation 1114 'add' 'add_ln124_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1115 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln133, i32 28, i32 55" [d1.cpp:134]   --->   Operation 1115 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1116 [1/1] (1.08ns)   --->   "%add_ln134_1 = add i64 %add47_3_11845_loc_load, i64 %zext_ln134" [d1.cpp:134]   --->   Operation 1116 'add' 'add_ln134_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1117 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln134 = add i64 %add_ln134_1, i64 %add_ln124_3" [d1.cpp:134]   --->   Operation 1117 'add' 'add_ln134' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1118 [1/1] (0.97ns)   --->   "%add_ln134_2 = add i28 %trunc_ln124_8, i28 %trunc_ln4" [d1.cpp:134]   --->   Operation 1118 'add' 'add_ln134_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1119 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln134_2, i28 %add_ln124_20" [d1.cpp:134]   --->   Operation 1119 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1120 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln134, i32 28, i32 63" [d1.cpp:135]   --->   Operation 1120 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i36 %lshr_ln5" [d1.cpp:135]   --->   Operation 1121 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_4 = add i64 %add_ln123_18, i64 %add_ln123_9" [d1.cpp:123]   --->   Operation 1122 'add' 'add_ln123_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1123 [1/1] (0.00ns)   --->   "%trunc_ln123_8 = trunc i64 %add47_31844_loc_load" [d1.cpp:123]   --->   Operation 1123 'trunc' 'trunc_ln123_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_21 = add i28 %add_ln123_20, i28 %add_ln123_19" [d1.cpp:123]   --->   Operation 1124 'add' 'add_ln123_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1125 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln134, i32 28, i32 55" [d1.cpp:135]   --->   Operation 1125 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1126 [1/1] (1.08ns)   --->   "%add_ln135_1 = add i64 %add47_31844_loc_load, i64 %zext_ln135" [d1.cpp:135]   --->   Operation 1126 'add' 'add_ln135_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1127 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln135 = add i64 %add_ln135_1, i64 %add_ln123_4" [d1.cpp:135]   --->   Operation 1127 'add' 'add_ln135' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1128 [1/1] (0.97ns)   --->   "%add_ln135_2 = add i28 %trunc_ln123_8, i28 %trunc_ln5" [d1.cpp:135]   --->   Operation 1128 'add' 'add_ln135_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1129 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln135_2, i28 %add_ln123_21" [d1.cpp:135]   --->   Operation 1129 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1130 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln135, i32 28, i32 63" [d1.cpp:136]   --->   Operation 1130 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln135, i32 28, i32 55" [d1.cpp:136]   --->   Operation 1131 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_2 = add i28 %add_ln140_1, i28 %add_ln140" [d1.cpp:140]   --->   Operation 1132 'add' 'add_ln140_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_3 = add i28 %trunc_ln130_29, i28 %trunc_ln118_7" [d1.cpp:140]   --->   Operation 1133 'add' 'add_ln140_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1134 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln140_4 = add i28 %add_ln118_23, i28 %trunc_ln130_19" [d1.cpp:140]   --->   Operation 1134 'add' 'add_ln140_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1135 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln140_5 = add i28 %add_ln140_4, i28 %add_ln140_3" [d1.cpp:140]   --->   Operation 1135 'add' 'add_ln140_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1136 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln140_5, i28 %add_ln140_2" [d1.cpp:140]   --->   Operation 1136 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln141_1 = add i28 %add_ln141, i28 %trunc_ln130_39" [d1.cpp:141]   --->   Operation 1137 'add' 'add_ln141_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln141_2 = add i28 %add_ln117_23, i28 %trunc_ln130_26" [d1.cpp:141]   --->   Operation 1138 'add' 'add_ln141_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1139 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln141_3 = add i28 %add_ln141_2, i28 %trunc_ln117_7" [d1.cpp:141]   --->   Operation 1139 'add' 'add_ln141_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1140 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln141_3, i28 %add_ln141_1" [d1.cpp:141]   --->   Operation 1140 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 1141 [1/1] (0.00ns)   --->   "%add47_2_21843_loc_load = load i64 %add47_2_21843_loc"   --->   Operation 1141 'load' 'add47_2_21843_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1142 [1/1] (0.00ns)   --->   "%add47_116151836_loc_load = load i64 %add47_116151836_loc"   --->   Operation 1142 'load' 'add47_116151836_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln130_50 = zext i64 %mul_ln130_21" [d1.cpp:130]   --->   Operation 1143 'zext' 'zext_ln130_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1144 [1/1] (0.00ns)   --->   "%zext_ln130_54 = zext i65 %add_ln130_30" [d1.cpp:130]   --->   Operation 1144 'zext' 'zext_ln130_54' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln130_55 = zext i65 %add_ln130_36" [d1.cpp:130]   --->   Operation 1145 'zext' 'zext_ln130_55' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1146 [1/1] (1.09ns)   --->   "%add_ln130_37 = add i66 %zext_ln130_55, i66 %zext_ln130_50" [d1.cpp:130]   --->   Operation 1146 'add' 'add_ln130_37' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln130_56 = zext i66 %add_ln130_37" [d1.cpp:130]   --->   Operation 1147 'zext' 'zext_ln130_56' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1148 [1/1] (1.10ns)   --->   "%add_ln130_29 = add i67 %zext_ln130_56, i67 %zext_ln130_54" [d1.cpp:130]   --->   Operation 1148 'add' 'add_ln130_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1149 [1/1] (0.00ns)   --->   "%trunc_ln130_30 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln130_29, i32 28, i32 66" [d1.cpp:130]   --->   Operation 1149 'partselect' 'trunc_ln130_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln130_57 = zext i39 %trunc_ln130_30" [d1.cpp:130]   --->   Operation 1150 'zext' 'zext_ln130_57' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln130_58 = zext i64 %mul_ln130_24" [d1.cpp:130]   --->   Operation 1151 'zext' 'zext_ln130_58' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln130_59 = zext i64 %arr_1" [d1.cpp:130]   --->   Operation 1152 'zext' 'zext_ln130_59' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln130_31 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln130_29, i32 28, i32 55" [d1.cpp:130]   --->   Operation 1153 'partselect' 'trunc_ln130_31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1154 [1/1] (1.08ns)   --->   "%add_ln130_38 = add i65 %zext_ln130_58, i65 %zext_ln130_57" [d1.cpp:130]   --->   Operation 1154 'add' 'add_ln130_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln130_60 = zext i65 %add_ln130_38" [d1.cpp:130]   --->   Operation 1155 'zext' 'zext_ln130_60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1156 [1/1] (1.09ns)   --->   "%add_ln130_31 = add i66 %zext_ln130_60, i66 %zext_ln130_59" [d1.cpp:130]   --->   Operation 1156 'add' 'add_ln130_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln130_31, i32 28, i32 65" [d1.cpp:130]   --->   Operation 1157 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln130_64 = zext i38 %tmp_s" [d1.cpp:130]   --->   Operation 1158 'zext' 'zext_ln130_64' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_7 = add i64 %add_ln115_18, i64 %add_ln115_6" [d1.cpp:115]   --->   Operation 1159 'add' 'add_ln115_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1160 [1/1] (0.00ns)   --->   "%trunc_ln115_6 = trunc i64 %add47_116151836_loc_load" [d1.cpp:115]   --->   Operation 1160 'trunc' 'trunc_ln115_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_21 = add i28 %add_ln115_20, i28 %add_ln115_19" [d1.cpp:115]   --->   Operation 1161 'add' 'add_ln115_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1162 [1/1] (0.00ns)   --->   "%trunc_ln130_33 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln130_31, i32 28, i32 55" [d1.cpp:130]   --->   Operation 1162 'partselect' 'trunc_ln130_33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1163 [1/1] (1.08ns)   --->   "%add_ln130_39 = add i64 %add47_116151836_loc_load, i64 %zext_ln130_64" [d1.cpp:130]   --->   Operation 1163 'add' 'add_ln130_39' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1164 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln130_32 = add i64 %add_ln130_39, i64 %add_ln115_7" [d1.cpp:130]   --->   Operation 1164 'add' 'add_ln130_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1165 [1/1] (0.00ns)   --->   "%lshr_ln130_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln130_32, i32 28, i32 63" [d1.cpp:130]   --->   Operation 1165 'partselect' 'lshr_ln130_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1166 [1/1] (0.00ns)   --->   "%trunc_ln130_34 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln130_32, i32 28, i32 55" [d1.cpp:130]   --->   Operation 1166 'partselect' 'trunc_ln130_34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i36 %lshr_ln6" [d1.cpp:136]   --->   Operation 1167 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_5 = add i64 %add_ln122_18, i64 %add_ln122_9" [d1.cpp:122]   --->   Operation 1168 'add' 'add_ln122_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1169 [1/1] (0.00ns)   --->   "%trunc_ln122_8 = trunc i64 %add47_2_21843_loc_load" [d1.cpp:122]   --->   Operation 1169 'trunc' 'trunc_ln122_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_21 = add i28 %add_ln122_20, i28 %add_ln122_19" [d1.cpp:122]   --->   Operation 1170 'add' 'add_ln122_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1171 [1/1] (1.08ns)   --->   "%add_ln136_1 = add i64 %add47_2_21843_loc_load, i64 %zext_ln136" [d1.cpp:136]   --->   Operation 1171 'add' 'add_ln136_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1172 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln136 = add i64 %add_ln136_1, i64 %add_ln122_5" [d1.cpp:136]   --->   Operation 1172 'add' 'add_ln136' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1173 [1/1] (0.97ns)   --->   "%add_ln136_2 = add i28 %trunc_ln122_8, i28 %trunc_ln6" [d1.cpp:136]   --->   Operation 1173 'add' 'add_ln136_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1174 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln136_2, i28 %add_ln122_21" [d1.cpp:136]   --->   Operation 1174 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1175 [1/1] (0.00ns)   --->   "%trunc_ln137_2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln136, i32 28, i32 63" [d1.cpp:137]   --->   Operation 1175 'partselect' 'trunc_ln137_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i36 %trunc_ln137_2" [d1.cpp:137]   --->   Operation 1176 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln137_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln136, i32 28, i32 55" [d1.cpp:137]   --->   Operation 1177 'partselect' 'trunc_ln137_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1178 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln137_1, i28 %add_ln137" [d1.cpp:137]   --->   Operation 1178 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i28 %add_ln137" [d1.cpp:138]   --->   Operation 1179 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1180 [1/1] (1.02ns)   --->   "%add_ln138 = add i37 %zext_ln137, i37 %zext_ln138" [d1.cpp:138]   --->   Operation 1180 'add' 'add_ln138' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln138, i32 28, i32 36" [d1.cpp:138]   --->   Operation 1181 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln142 = add i28 %add_ln116_22, i28 %trunc_ln116_7" [d1.cpp:142]   --->   Operation 1182 'add' 'add_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1183 [1/1] (0.97ns)   --->   "%add_ln142_1 = add i28 %trunc_ln130_41, i28 %trunc_ln130_31" [d1.cpp:142]   --->   Operation 1183 'add' 'add_ln142_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1184 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln142_1, i28 %add_ln142" [d1.cpp:142]   --->   Operation 1184 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1185 [1/1] (0.97ns)   --->   "%add_ln143 = add i28 %trunc_ln115_6, i28 %trunc_ln130_33" [d1.cpp:143]   --->   Operation 1185 'add' 'add_ln143' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1186 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln143, i28 %add_ln115_21" [d1.cpp:143]   --->   Operation 1186 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln149 = sext i62 %trunc_ln149_1" [d1.cpp:149]   --->   Operation 1187 'sext' 'sext_ln149' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1188 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln149" [d1.cpp:149]   --->   Operation 1188 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1189 [1/1] (7.30ns)   --->   "%empty_34 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d1.cpp:149]   --->   Operation 1189 'writereq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 5.36>
ST_27 : Operation 1190 [1/1] (0.00ns)   --->   "%add471835_loc_load = load i64 %add471835_loc"   --->   Operation 1190 'load' 'add471835_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln130_65 = zext i36 %lshr_ln130_7" [d1.cpp:130]   --->   Operation 1191 'zext' 'zext_ln130_65' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_7 = add i64 %add_ln114_18, i64 %add_ln114_6" [d1.cpp:114]   --->   Operation 1192 'add' 'add_ln114_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1193 [1/1] (0.00ns)   --->   "%trunc_ln114_7 = trunc i64 %add471835_loc_load" [d1.cpp:114]   --->   Operation 1193 'trunc' 'trunc_ln114_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_21 = add i28 %add_ln114_20, i28 %add_ln114_19" [d1.cpp:114]   --->   Operation 1194 'add' 'add_ln114_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1195 [1/1] (1.08ns)   --->   "%add_ln130_40 = add i64 %add471835_loc_load, i64 %zext_ln130_65" [d1.cpp:130]   --->   Operation 1195 'add' 'add_ln130_40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1196 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln130_33 = add i64 %add_ln130_40, i64 %add_ln114_7" [d1.cpp:130]   --->   Operation 1196 'add' 'add_ln130_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1197 [1/1] (0.00ns)   --->   "%trunc_ln130_35 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln130_33, i32 28, i32 63" [d1.cpp:130]   --->   Operation 1197 'partselect' 'trunc_ln130_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln130_61 = zext i36 %trunc_ln130_35" [d1.cpp:130]   --->   Operation 1198 'zext' 'zext_ln130_61' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1199 [1/1] (0.00ns)   --->   "%zext_ln130_62 = zext i28 %add_ln130_41" [d1.cpp:130]   --->   Operation 1199 'zext' 'zext_ln130_62' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1200 [1/1] (1.02ns)   --->   "%add_ln130_34 = add i37 %zext_ln130_61, i37 %zext_ln130_62" [d1.cpp:130]   --->   Operation 1200 'add' 'add_ln130_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1201 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln130_34, i32 28, i32 36" [d1.cpp:130]   --->   Operation 1201 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln130_66 = zext i9 %tmp_1" [d1.cpp:130]   --->   Operation 1202 'zext' 'zext_ln130_66' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln130_67 = zext i9 %tmp_1" [d1.cpp:130]   --->   Operation 1203 'zext' 'zext_ln130_67' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1204 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln130_67, i28 %add_ln130_3" [d1.cpp:130]   --->   Operation 1204 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i28 %add_ln130_3" [d1.cpp:131]   --->   Operation 1205 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1206 [1/1] (0.97ns)   --->   "%add_ln131 = add i29 %zext_ln130_66, i29 %zext_ln131" [d1.cpp:131]   --->   Operation 1206 'add' 'add_ln131' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln131, i32 28" [d1.cpp:131]   --->   Operation 1207 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i1 %tmp" [d1.cpp:131]   --->   Operation 1208 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i28 %add_ln131_3" [d1.cpp:131]   --->   Operation 1209 'zext' 'zext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1210 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln131_2, i29 %zext_ln131_1" [d1.cpp:131]   --->   Operation 1210 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i9 %tmp_2" [d1.cpp:138]   --->   Operation 1211 'zext' 'zext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i9 %tmp_2" [d1.cpp:138]   --->   Operation 1212 'zext' 'zext_ln138_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_13 = add i28 %add_ln138_3, i28 %zext_ln130_67" [d1.cpp:138]   --->   Operation 1213 'add' 'add_ln138_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1214 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i28 %add_ln138_13, i28 %zext_ln138_2" [d1.cpp:138]   --->   Operation 1214 'add' 'out1_w_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i28 %add_ln138_3" [d1.cpp:139]   --->   Operation 1215 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln139 = add i29 %zext_ln139, i29 %zext_ln130_66" [d1.cpp:139]   --->   Operation 1216 'add' 'add_ln139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1217 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln139_1 = add i29 %add_ln139, i29 %zext_ln138_1" [d1.cpp:139]   --->   Operation 1217 'add' 'add_ln139_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln139_1, i32 28" [d1.cpp:139]   --->   Operation 1218 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i1 %tmp_15" [d1.cpp:139]   --->   Operation 1219 'zext' 'zext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i28 %add_ln139_2" [d1.cpp:139]   --->   Operation 1220 'zext' 'zext_ln139_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1221 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln139_2, i29 %zext_ln139_1" [d1.cpp:139]   --->   Operation 1221 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1222 [1/1] (0.97ns)   --->   "%add_ln144 = add i28 %trunc_ln114_7, i28 %trunc_ln130_34" [d1.cpp:144]   --->   Operation 1222 'add' 'add_ln144' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1223 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln144, i28 %add_ln114_21" [d1.cpp:144]   --->   Operation 1223 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1224 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln130_33, i32 28, i32 55" [d1.cpp:145]   --->   Operation 1224 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1225 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln7, i28 %add_ln130_41" [d1.cpp:145]   --->   Operation 1225 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1226 [2/2] (0.48ns)   --->   "%call_ln149 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln149_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d1.cpp:149]   --->   Operation 1226 'call' 'call_ln149' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 1227 [1/2] (0.00ns)   --->   "%call_ln149 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln149_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d1.cpp:149]   --->   Operation 1227 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 1228 [5/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d1.cpp:153]   --->   Operation 1228 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 1229 [4/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d1.cpp:153]   --->   Operation 1229 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 1230 [3/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d1.cpp:153]   --->   Operation 1230 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 1231 [2/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d1.cpp:153]   --->   Operation 1231 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 1232 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [d1.cpp:3]   --->   Operation 1232 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_7, i32 0, i32 0, void @empty_14, i32 0, i32 16, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1234 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 1234 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 1235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 1236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 1237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 1238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 1239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 1240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1242 [1/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d1.cpp:153]   --->   Operation 1242 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1243 [1/1] (0.00ns)   --->   "%ret_ln153 = ret" [d1.cpp:153]   --->   Operation 1243 'ret' 'ret_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d1.cpp:24) [66]  (0.000 ns)
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [67]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [67]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [67]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [67]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [67]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [67]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [67]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [67]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln24', d1.cpp:24) to 'test_Pipeline_ARRAY_1_READ' [68]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d1.cpp:31) [87]  (0.000 ns)
	bus request operation ('empty_33', d1.cpp:31) on port 'mem' (d1.cpp:31) [88]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d1.cpp:31) on port 'mem' (d1.cpp:31) [88]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d1.cpp:31) on port 'mem' (d1.cpp:31) [88]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d1.cpp:31) on port 'mem' (d1.cpp:31) [88]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d1.cpp:31) on port 'mem' (d1.cpp:31) [88]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d1.cpp:31) on port 'mem' (d1.cpp:31) [88]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d1.cpp:31) on port 'mem' (d1.cpp:31) [88]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d1.cpp:31) on port 'mem' (d1.cpp:31) [88]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln31', d1.cpp:31) to 'test_Pipeline_ARRAY_2_READ' [89]  (1.216 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 6.945ns
The critical path consists of the following:
	'load' operation ('arg1_r_1_loc_load') on local variable 'arg1_r_1_loc' [83]  (0.000 ns)
	'add' operation ('add_ln78', d1.cpp:78) [285]  (1.016 ns)
	multiplexor before operation 'mul' with delay (0.770 ns)
'mul' operation ('mul_ln78_63', d1.cpp:78) [287]  (2.645 ns)
	'add' operation ('add_ln106_16', d1.cpp:106) [311]  (0.000 ns)
	'add' operation ('add_ln106_17', d1.cpp:106) [312]  (0.819 ns)
	'add' operation ('add_ln106_20', d1.cpp:106) [317]  (0.975 ns)
	'add' operation ('add_ln106_23', d1.cpp:106) [320]  (0.720 ns)

 <State 24>: 7.141ns
The critical path consists of the following:
	'add' operation ('add_ln120_12', d1.cpp:120) [535]  (0.000 ns)
	'add' operation ('add_ln120_20', d1.cpp:120) [545]  (0.819 ns)
	'add' operation ('arr', d1.cpp:120) [548]  (0.819 ns)
	'add' operation ('add_ln130_1', d1.cpp:130) [646]  (1.085 ns)
	'add' operation ('add_ln130', d1.cpp:130) [647]  (0.819 ns)
	'add' operation ('add_ln131_2', d1.cpp:131) [932]  (1.085 ns)
	'add' operation ('add_ln131_1', d1.cpp:131) [933]  (0.819 ns)
	'add' operation ('add_ln132_2', d1.cpp:132) [972]  (0.975 ns)
	'add' operation ('out1_w', d1.cpp:132) [973]  (0.720 ns)

 <State 25>: 6.922ns
The critical path consists of the following:
	'add' operation ('add_ln130_22', d1.cpp:130) [743]  (1.100 ns)
	'add' operation ('add_ln130_19', d1.cpp:130) [745]  (1.108 ns)
	'add' operation ('add_ln130_27', d1.cpp:130) [772]  (1.085 ns)
	'add' operation ('add_ln130_44', d1.cpp:130) [774]  (1.093 ns)
	'add' operation ('add_ln130_42', d1.cpp:130) [778]  (1.096 ns)
	'add' operation ('add_ln141_2', d1.cpp:141) [1174]  (0.000 ns)
	'add' operation ('add_ln141_3', d1.cpp:141) [1175]  (0.720 ns)
	'add' operation ('out1_w', d1.cpp:141) [1176]  (0.720 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d1.cpp:149) [1188]  (0.000 ns)
	bus request operation ('empty_34', d1.cpp:149) on port 'mem' (d1.cpp:149) [1189]  (7.300 ns)

 <State 27>: 5.369ns
The critical path consists of the following:
	'load' operation ('add471835_loc_load') on local variable 'add471835_loc' [121]  (0.000 ns)
	'add' operation ('add_ln130_40', d1.cpp:130) [883]  (1.085 ns)
	'add' operation ('add_ln130_33', d1.cpp:130) [884]  (0.819 ns)
	'add' operation ('add_ln130_34', d1.cpp:130) [889]  (1.025 ns)
	'add' operation ('add_ln131', d1.cpp:131) [895]  (0.975 ns)
	'add' operation ('out1_w', d1.cpp:131) [937]  (0.975 ns)
	'call' operation ('call_ln149', d1.cpp:149) to 'test_Pipeline_ARRAY_WRITE' [1190]  (0.489 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d1.cpp:153) on port 'mem' (d1.cpp:153) [1191]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d1.cpp:153) on port 'mem' (d1.cpp:153) [1191]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d1.cpp:153) on port 'mem' (d1.cpp:153) [1191]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d1.cpp:153) on port 'mem' (d1.cpp:153) [1191]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d1.cpp:153) on port 'mem' (d1.cpp:153) [1191]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
