#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed May 17 12:03:33 2017
# Process ID: 9136
# Current directory: D:/VivdoProjects/SCRs_Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9084 D:\VivdoProjects\SCRs_Controller\SineWave.xpr
# Log file: D:/VivdoProjects/SCRs_Controller/vivado.log
# Journal file: D:/VivdoProjects/SCRs_Controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivdoProjects/SCRs_Controller/SineWave.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/Vivado/2016.4/data/ip'.
reset_run impl_2
launch_runs impl_2 -jobs 4
[Wed May 17 12:04:02 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ThreePhase_SCRs_Controller' is not ideal for floorplanning, since the cellview 'ThreePhase_SCRs_Controller' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivdoProjects/SCRs_Controller/.Xil/Vivado-9136-IT-100/dcp/ThreePhase_SCRs_Controller.xdc]
Finished Parsing XDC File [D:/VivdoProjects/SCRs_Controller/.Xil/Vivado-9136-IT-100/dcp/ThreePhase_SCRs_Controller.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1073.090 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1073.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.516 ; gain = 360.121
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 12:05:13 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 12:05:13 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1596.895 ; gain = 362.359
run all
run all
run all
run 10 ns
run all
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 400ns
run all
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1641.359 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1

launch_runs impl_2 -jobs 4
[Wed May 17 12:12:19 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 12:12:19 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 12:13:51 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 12:13:51 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1644.059 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 400ns
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1644.059 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1774.645 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1

launch_runs impl_2 -jobs 4
[Wed May 17 12:49:37 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 12:49:37 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 12:51:10 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 12:51:10 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1774.645 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1774.645 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 400
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1774.645 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1774.645 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 500ns
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1774.645 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1

launch_runs impl_2 -jobs 4
[Wed May 17 12:59:09 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 12:59:09 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 13:01:16 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 13:01:16 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1774.645 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 500ns
run all
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1774.645 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1774.645 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.645 ; gain = 0.000
save_wave_config {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run impl_2
launch_runs impl_2 -jobs 4
[Wed May 17 13:17:48 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 13:24:12 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 13:24:12 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1788.492 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 300ns
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1788.492 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 500ns
run all
run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1788.492 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs impl_2 -jobs 4
[Wed May 17 13:34:36 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 13:34:36 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 13:36:07 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 13:36:07 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1788.492 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 500ns
run all
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1788.492 ; gain = 0.000
save_wave_config {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Wed May 17 13:51:57 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 13:51:57 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 13:53:41 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 13:53:41 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1788.492 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 400ns
run all
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1788.492 ; gain = 0.000
run all
run: Time (s): cpu = 00:08:56 ; elapsed = 00:10:18 . Memory (MB): peak = 1788.492 ; gain = 0.000
add_bp {D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd} 214
remove_bps -file {D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd} -line 214
add_bp {D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd} 214
run all
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1788.492 ; gain = 0.000
save_wave_config {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_2 -jobs 4
[Wed May 17 14:13:55 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 14:13:55 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -jobs 4
[Wed May 17 14:15:02 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 14:15:02 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 14:16:35 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 14:16:35 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1788.492 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 500ns
run all
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1788.492 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1788.492 ; gain = 0.000
save_wave_config {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_2 -jobs 4
[Wed May 17 14:39:24 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 14:39:24 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivdoProjects/SCRs_Controller/.Xil/Vivado-9136-IT-100/dcp/ThreePhase_SCRs_Controller.xdc]
Finished Parsing XDC File [D:/VivdoProjects/SCRs_Controller/.Xil/Vivado-9136-IT-100/dcp/ThreePhase_SCRs_Controller.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1788.492 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1788.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 14:42:44 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 14:42:44 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1819.473 ; gain = 8.199
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 300ns
run all
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1819.473 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1819.473 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1821.906 ; gain = 2.316
save_wave_config {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_2 -jobs 4
[Wed May 17 15:20:22 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 15:20:22 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
close_design
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 15:21:48 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 15:21:48 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1821.906 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 400ns
run all
run: Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 1821.906 ; gain = 0.000
save_wave_config {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_2 -jobs 4
[Wed May 17 15:26:30 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 15:26:30 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivdoProjects/SCRs_Controller/.Xil/Vivado-9136-IT-100/dcp/ThreePhase_SCRs_Controller.xdc]
Finished Parsing XDC File [D:/VivdoProjects/SCRs_Controller/.Xil/Vivado-9136-IT-100/dcp/ThreePhase_SCRs_Controller.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1821.906 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1821.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 15:28:28 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 15:28:28 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1827.770 ; gain = 4.383
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 600ns
run all
run: Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1833.418 ; gain = 0.000
save_wave_config {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_2 -jobs 4
[Wed May 17 15:47:07 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 15:47:07 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
close_design
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 15:49:14 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 15:49:14 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1845.289 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 400ns
run all
run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1845.289 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1845.289 ; gain = 0.000
add_bp {D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd} 223
remove_bps -file {D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd} -line 223
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1

launch_runs impl_2 -jobs 4
[Wed May 17 16:04:52 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 16:04:52 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
save_wave_config {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 16:06:25 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 16:06:25 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1845.289 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 400ns
run all
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1845.289 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1845.289 ; gain = 0.000
save_wave_config {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 16:15:31 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 16:15:31 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1845.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_2 -jobs 4
[Wed May 17 16:15:49 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 16:15:49 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 16:17:21 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 16:17:21 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1845.289 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 500ns
run all
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1845.289 ; gain = 0.000
save_wave_config {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1

launch_runs impl_2 -jobs 4
[Wed May 17 16:31:03 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 16:31:03 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 16:32:45 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 16:32:45 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1845.289 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 400ns
run all
run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1845.289 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1

launch_runs impl_2 -jobs 4
[Wed May 17 16:37:16 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 16:37:16 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 16:38:48 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 16:38:48 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1845.289 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 400ns
run all
run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1845.289 ; gain = 0.000
save_wave_config {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1

launch_runs impl_2 -jobs 4
[Wed May 17 16:47:12 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 16:47:12 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 16:48:47 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 16:48:47 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1845.289 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 400ns
run all
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1845.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_2 -jobs 4
[Wed May 17 17:11:05 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 17:11:05 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 17:13:05 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 17:13:05 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1845.289 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 400ns
run all
run: Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1845.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_2 -jobs 4
[Wed May 17 17:19:03 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/synth_1/runme.log
[Wed May 17 17:19:03 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SCRs_Controller/SineWave.runs/impl_2/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SCRs_Controller/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 17 17:20:30 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 17:20:30 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SCRs_Controller/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SCRs_Controller/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1845.289 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 400ns
run all
run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1845.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 18 09:37:05 2017...
