Analysis & Synthesis report for ip_FIFO
Wed Apr 16 21:03:43 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component
 13. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated
 14. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p
 15. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p
 16. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|altsyncram_os61:fifo_ram
 17. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|dffpipe_gd9:rs_brp
 18. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|dffpipe_gd9:rs_bwp
 19. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 20. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
 21. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|dffpipe_gd9:ws_brp
 22. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|dffpipe_gd9:ws_bwp
 23. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 24. Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
 25. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: FIFO:FIFO_inst|dcfifo:dcfifo_component
 27. altpll Parameter Settings by Entity Instance
 28. dcfifo Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "FIFO:FIFO_inst"
 30. Port Connectivity Checks: "pll:pll_inst"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 16 21:03:43 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; ip_FIFO                                         ;
; Top-level Entity Name              ; ip_FIFO                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 2                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; ip_FIFO            ; ip_FIFO            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; ../rtl/FIFO_rd.v                 ; yes             ; User Verilog HDL File        ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_rd.v                       ;         ;
; ../rtl/ip_FIFO.v                 ; yes             ; User Verilog HDL File        ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v                       ;         ;
; ../rtl/FIFO_wr.v                 ; yes             ; User Verilog HDL File        ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_wr.v                       ;         ;
; ipcore/FIFO.v                    ; yes             ; User Wizard-Generated File   ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/FIFO.v                   ;         ;
; ipcore/pll.v                     ; yes             ; User Wizard-Generated File   ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/pll.v                    ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/pll_altpll.v                 ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; db/dcfifo_d6n1.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dcfifo_d6n1.tdf              ;         ;
; db/a_gray2bin_ugb.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/a_gray2bin_ugb.tdf           ;         ;
; db/a_graycounter_t57.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/a_graycounter_t57.tdf        ;         ;
; db/a_graycounter_pjc.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/a_graycounter_pjc.tdf        ;         ;
; db/altsyncram_os61.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/altsyncram_os61.tdf          ;         ;
; db/dffpipe_gd9.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dffpipe_gd9.tdf              ;         ;
; db/alt_synch_pipe_0ol.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/alt_synch_pipe_0ol.tdf       ;         ;
; db/dffpipe_hd9.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dffpipe_hd9.tdf              ;         ;
; db/alt_synch_pipe_1ol.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/alt_synch_pipe_1ol.tdf       ;         ;
; db/dffpipe_id9.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dffpipe_id9.tdf              ;         ;
; db/cmpr_f66.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/cmpr_f66.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
;                                             ;         ;
; Total combinational functions               ; 0       ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 0       ;
;     -- 3 input functions                    ; 0       ;
;     -- <=2 input functions                  ; 0       ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 0       ;
;     -- arithmetic mode                      ; 0       ;
;                                             ;         ;
; Total registers                             ; 0       ;
;     -- Dedicated logic registers            ; 0       ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 2       ;
;                                             ;         ;
; Embedded Multiplier 9-bit elements          ; 0       ;
;                                             ;         ;
; Maximum fan-out node                        ; sys_clk ;
; Maximum fan-out                             ; 1       ;
; Total fan-out                               ; 2       ;
; Average fan-out                             ; 0.50    ;
+---------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |ip_FIFO                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |ip_FIFO            ; ip_FIFO     ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; FIFO         ; 24.1    ; N/A          ; N/A          ; |ip_FIFO|FIFO:FIFO_inst ; ipcore/FIFO.v   ;
; Altera ; ALTPLL       ; 24.1    ; N/A          ; N/A          ; |ip_FIFO|pll:pll_inst   ; ipcore/pll.v    ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                                    ; Reason for Removal ;
+----------------------------------------------------------------------------------------------------------------------------------+--------------------+
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|delayed_wrptr_g[0..8]                                          ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|rdptr_g[0..8]                                                  ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|wrptr_g[0..8]                                                  ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0..8] ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0..8] ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0..8] ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0..8] ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                            ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0..2]                ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                         ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                            ; Lost fanout        ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0..2]                 ; Lost fanout        ;
; FIFO_wr:u_fifo_wr|wr_data[0]                                                                                                     ; Lost fanout        ;
; FIFO_wr:u_fifo_wr|wr_req_t                                                                                                       ; Lost fanout        ;
; FIFO_wr:u_fifo_wr|wr_data[1..7]                                                                                                  ; Lost fanout        ;
; FIFO_rd:u_fifo_rd|rd_req_t                                                                                                       ; Lost fanout        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync                                                     ; Lost fanout        ;
; Total Number of Removed Registers = 100                                                                                          ;                    ;
+----------------------------------------------------------------------------------------------------------------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                          ;
+--------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                        ; Reason for Removal ; Registers Removed due to This Register                                                                   ;
+--------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------+
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|delayed_wrptr_g[7] ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|wrptr_g[7],                            ;
;                                                                                      ;                    ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|delayed_wrptr_g[6] ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|wrptr_g[6],                            ;
;                                                                                      ;                    ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|delayed_wrptr_g[5] ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|wrptr_g[5],                            ;
;                                                                                      ;                    ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|delayed_wrptr_g[4] ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|wrptr_g[4],                            ;
;                                                                                      ;                    ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|delayed_wrptr_g[3] ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|wrptr_g[3],                            ;
;                                                                                      ;                    ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|delayed_wrptr_g[2] ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|wrptr_g[2],                            ;
;                                                                                      ;                    ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|delayed_wrptr_g[1] ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|wrptr_g[1],                            ;
;                                                                                      ;                    ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|delayed_wrptr_g[0] ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|wrptr_g[0],                            ;
;                                                                                      ;                    ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|delayed_wrptr_g[8] ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|wrptr_g[8],                            ;
;                                                                                      ;                    ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8 ;
; FIFO_wr:u_fifo_wr|wr_data[0]                                                         ; Lost Fanouts       ; FIFO_wr:u_fifo_wr|wr_req_t                                                                               ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|rdptr_g[0]         ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|rdptr_g[1]         ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|rdptr_g[2]         ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|rdptr_g[3]         ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|rdptr_g[4]         ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|rdptr_g[5]         ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|rdptr_g[6]         ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|rdptr_g[7]         ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7 ;
; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|rdptr_g[8]         ; Lost Fanouts       ; FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8 ;
+--------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------+
; Assignment                      ; Value ; From ; To           ;
+---------------------------------+-------+------+--------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -            ;
+---------------------------------+-------+------+--------------+


+------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------+
; Assignment                            ; Value ; From ; To                                ;
+---------------------------------------+-------+------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                           ;
+---------------------------------------+-------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|altsyncram_os61:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 5000                  ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:FIFO_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------+
; Parameter Name          ; Value        ; Type                                       ;
+-------------------------+--------------+--------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                    ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTH               ; 8            ; Signed Integer                             ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                             ;
; LPM_WIDTHU              ; 8            ; Signed Integer                             ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                    ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                    ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                    ;
; USE_EAB                 ; ON           ; Untyped                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                    ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                    ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                    ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                             ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                    ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                    ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                    ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                    ;
; CBXI_PARAMETER          ; dcfifo_d6n1  ; Untyped                                    ;
+-------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+---------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                        ;
+----------------------------+----------------------------------------+
; Name                       ; Value                                  ;
+----------------------------+----------------------------------------+
; Number of entity instances ; 1                                      ;
; Entity Instance            ; FIFO:FIFO_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                             ;
;     -- LPM_WIDTH           ; 8                                      ;
;     -- LPM_NUMWORDS        ; 256                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                    ;
;     -- USE_EAB             ; ON                                     ;
+----------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:FIFO_inst"                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "rdusedw[7..1]" have no fanouts ;
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; wrusedw ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "wrusedw[7..1]" have no fanouts ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Apr 16 21:03:39 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ip_FIFO -c ip_FIFO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_rd.v
    Info (12023): Found entity 1: FIFO_rd File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_rd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v
    Info (12023): Found entity 1: ip_FIFO File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_wr.v
    Info (12023): Found entity 1: FIFO_wr File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_wr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/FIFO.v
    Info (12023): Found entity 1: FIFO File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll.v
    Info (12023): Found entity 1: pll File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/pll.v Line: 40
Info (12127): Elaborating entity "ip_FIFO" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v Line: 42
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/pll.v Line: 116
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/pll.v Line: 116
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/pll.v Line: 116
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "5000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "FIFO_rd" for hierarchy "FIFO_rd:u_fifo_rd" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v Line: 51
Info (12128): Elaborating entity "FIFO_wr" for hierarchy "FIFO_wr:u_fifo_wr" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v Line: 60
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:FIFO_inst" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v Line: 76
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/FIFO.v Line: 105
Info (12130): Elaborated megafunction instantiation "FIFO:FIFO_inst|dcfifo:dcfifo_component" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/FIFO.v Line: 105
Info (12133): Instantiated megafunction "FIFO:FIFO_inst|dcfifo:dcfifo_component" with the following parameter: File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/FIFO.v Line: 105
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_d6n1.tdf
    Info (12023): Found entity 1: dcfifo_d6n1 File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dcfifo_d6n1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_d6n1" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated" File: /home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/a_gray2bin_ugb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dcfifo_d6n1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57 File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/a_graycounter_t57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_t57:rdptr_g1p" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dcfifo_d6n1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/a_graycounter_pjc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dcfifo_d6n1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_os61.tdf
    Info (12023): Found entity 1: altsyncram_os61 File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/altsyncram_os61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_os61" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|altsyncram_os61:fifo_ram" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dcfifo_d6n1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|dffpipe_gd9:rs_brp" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dcfifo_d6n1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dcfifo_d6n1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dcfifo_d6n1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/cmpr_f66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|cmpr_f66:rdempty_eq_comp" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/dcfifo_d6n1.tdf Line: 83
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|altsyncram_os61:fifo_ram|q_b[0]" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/altsyncram_os61.tdf Line: 42
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|altsyncram_os61:fifo_ram|q_b[1]" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/altsyncram_os61.tdf Line: 74
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|altsyncram_os61:fifo_ram|q_b[2]" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/altsyncram_os61.tdf Line: 106
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|altsyncram_os61:fifo_ram|q_b[3]" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/altsyncram_os61.tdf Line: 138
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|altsyncram_os61:fifo_ram|q_b[4]" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/altsyncram_os61.tdf Line: 170
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|altsyncram_os61:fifo_ram|q_b[5]" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/altsyncram_os61.tdf Line: 202
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|altsyncram_os61:fifo_ram|q_b[6]" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/altsyncram_os61.tdf Line: 234
        Warning (14320): Synthesized away node "FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_d6n1:auto_generated|altsyncram_os61:fifo_ram|q_b[7]" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/altsyncram_os61.tdf Line: 266
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/pll_altpll.v Line: 93
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 100 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sys_clk" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v Line: 2
    Warning (15610): No output dependent on input pin "sys_rst_n" File: /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v Line: 4
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 589 megabytes
    Info: Processing ended: Wed Apr 16 21:03:43 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:11


