// Seed: 4289835282
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd14,
    parameter id_2 = 32'd89,
    parameter id_3 = 32'd68
) (
    _id_1,
    _id_2,
    _id_3
);
  input wire _id_3;
  inout wire _id_2;
  output wire _id_1;
  logic [id_3  +  id_2  ==  id_1 : id_3] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire [1 : 1] id_5;
endmodule
