
#####==========stderr_mid==========#####:
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function main: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg0
	%vreg1<def> = MovGR %ZERO, 1; CPURegs:%vreg1
	ST %vreg1<kill>, <fi#1>, 0; mem:ST4[%a] CPURegs:%vreg1
	%vreg2<def> = MovGR %ZERO, 2; CPURegs:%vreg2
	ST %vreg2<kill>, <fi#2>, 0; mem:ST4[%c] CPURegs:%vreg2
	%vreg3<def> = MovIGH %ZERO, <ga:@gO1>[TF=3]; CPURegs:%vreg3
	%vreg4<def,tied1> = MovIGL %vreg3<tied0>, <ga:@gO1>[TF=4]; CPURegs:%vreg4,%vreg3
	%vreg5<def> = LD %vreg4<kill>, 0; mem:LD4[@gO1] CPURegs:%vreg5,%vreg4
	%vreg6<def> = LD <fi#1>, 0; mem:LD4[%a] CPURegs:%vreg6
	ADJCALLSTACKDOWN 8, %SP<imp-def,dead>, %SP<imp-use>
	%A0<def> = COPY %vreg6; CPURegs:%vreg6
	%A1<def> = COPY %vreg5; CPURegs:%vreg5
	CALL <ga:@funcO>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 8, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg7<def> = COPY %V0; CPURegs:%vreg7
	%vreg8<def> = MovIGH %ZERO, <ga:@gO2>[TF=3]; CPURegs:%vreg8
	%vreg9<def,tied1> = MovIGL %vreg8<tied0>, <ga:@gO2>[TF=4]; CPURegs:%vreg9,%vreg8
	ST %vreg7, <fi#2>, 0; mem:ST4[%c] CPURegs:%vreg7
	%vreg10<def> = LD %vreg9<kill>, 0; mem:LD4[@gO2] CPURegs:%vreg10,%vreg9
	%vreg11<def> = ADDu %vreg7, %vreg10<kill>; CPURegs:%vreg11,%vreg7,%vreg10
	ST %vreg11, <fi#2>, 0; mem:ST4[%c] CPURegs:%vreg11
	%V0<def> = COPY %vreg11; CPURegs:%vreg11
	RetLR %V0<imp-use>

# End machine code for function main.


#####==========stderr_obj==========#####:
# Machine code for function main: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg0
	%vreg1<def> = MovGR %ZERO, 1; CPURegs:%vreg1
	ST %vreg1<kill>, <fi#1>, 0; mem:ST4[%a] CPURegs:%vreg1
	%vreg2<def> = MovGR %ZERO, 2; CPURegs:%vreg2
	ST %vreg2<kill>, <fi#2>, 0; mem:ST4[%c] CPURegs:%vreg2
	%vreg3<def> = MovIGH %ZERO, <ga:@gO1>[TF=3]; CPURegs:%vreg3
	%vreg4<def,tied1> = MovIGL %vreg3<tied0>, <ga:@gO1>[TF=4]; CPURegs:%vreg4,%vreg3
	%vreg5<def> = LD %vreg4<kill>, 0; mem:LD4[@gO1] CPURegs:%vreg5,%vreg4
	%vreg6<def> = LD <fi#1>, 0; mem:LD4[%a] CPURegs:%vreg6
	ADJCALLSTACKDOWN 8, %SP<imp-def,dead>, %SP<imp-use>
	%A0<def> = COPY %vreg6; CPURegs:%vreg6
	%A1<def> = COPY %vreg5; CPURegs:%vreg5
	CALL <ga:@funcO>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 8, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg7<def> = COPY %V0; CPURegs:%vreg7
	%vreg8<def> = MovIGH %ZERO, <ga:@gO2>[TF=3]; CPURegs:%vreg8
	%vreg9<def,tied1> = MovIGL %vreg8<tied0>, <ga:@gO2>[TF=4]; CPURegs:%vreg9,%vreg8
	ST %vreg7, <fi#2>, 0; mem:ST4[%c] CPURegs:%vreg7
	%vreg10<def> = LD %vreg9<kill>, 0; mem:LD4[@gO2] CPURegs:%vreg10,%vreg9
	%vreg11<def> = ADDu %vreg7, %vreg10<kill>; CPURegs:%vreg11,%vreg7,%vreg10
	ST %vreg11, <fi#2>, 0; mem:ST4[%c] CPURegs:%vreg11
	%V0<def> = COPY %vreg11; CPURegs:%vreg11
	RetLR %V0<imp-use>

# End machine code for function main.

