

================================================================
== Vivado HLS Report for 'compressor'
================================================================
* Date:           Sun Apr 28 20:10:11 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        compressor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|   19|   20|   20|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     163|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      5|     586|    1357|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     203|
|Register         |        -|      -|     356|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      5|     942|    1723|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |compressor_CTRL_BUS_s_axi_U  |compressor_CTRL_BUS_s_axi  |        0|      0|  106|  168|
    |compressor_faddfsbkb_U1      |compressor_faddfsbkb       |        0|      2|  205|  390|
    |compressor_fcmp_3dEe_U3      |compressor_fcmp_3dEe       |        0|      0|   66|  239|
    |compressor_fcmp_3dEe_U4      |compressor_fcmp_3dEe       |        0|      0|   66|  239|
    |compressor_fmul_3cud_U2      |compressor_fmul_3cud       |        0|      3|  143|  321|
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Total                        |                           |        0|      5|  586| 1357|
    +-----------------------------+---------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |in_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |in_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |out_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_228_p2      |    and   |      0|  0|   2|           1|           1|
    |tmp_13_fu_198_p2        |    and   |      0|  0|   2|           1|           1|
    |tmp_15_fu_203_p2        |    and   |      0|  0|   2|           1|           1|
    |tmp_18_fu_212_p2        |    and   |      0|  0|   2|           1|           1|
    |tmp_20_fu_217_p2        |    and   |      0|  0|   2|           1|           1|
    |in_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |notlhs6_fu_172_p2       |   icmp   |      0|  0|   4|           8|           2|
    |notlhs8_fu_149_p2       |   icmp   |      0|  0|   4|           8|           2|
    |notlhs_fu_121_p2        |   icmp   |      0|  0|   4|           8|           2|
    |notrhs7_fu_178_p2       |   icmp   |      0|  0|  13|          23|           1|
    |notrhs_fu_127_p2        |   icmp   |      0|  0|  13|          23|           1|
    |out_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |tmp_11_fu_194_p2        |    or    |      0|  0|   2|           1|           1|
    |tmp_12_fu_184_p2        |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_208_p2        |    or    |      0|  0|   2|           1|           1|
    |tmp_21_fu_234_p3        |  select  |      0|  0|  32|           1|          32|
    |tmp_22_fu_240_p3        |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_222_p2      |    xor   |      0|  0|   2|           1|           2|
    |tmp_8_neg_fu_133_p2     |    xor   |      0|  0|  33|          32|          33|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 163|         121|         121|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  107|         21|    1|         21|
    |grp_fu_77_opcode   |   15|          3|    2|          6|
    |grp_fu_77_p0       |   15|          3|   32|         96|
    |in_V_0_data_out    |    9|          2|   32|         64|
    |in_V_0_state       |   15|          3|    2|          6|
    |in_V_TDATA_blk_n   |    9|          2|    1|          2|
    |out_V_1_data_out   |    9|          2|   32|         64|
    |out_V_1_state      |   15|          3|    2|          6|
    |out_V_TDATA_blk_n  |    9|          2|    1|          2|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  203|         41|  105|        267|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  20|   0|   20|          0|
    |in_V_0_payload_A     |  32|   0|   32|          0|
    |in_V_0_payload_B     |  32|   0|   32|          0|
    |in_V_0_sel_rd        |   1|   0|    1|          0|
    |in_V_0_sel_wr        |   1|   0|    1|          0|
    |in_V_0_state         |   2|   0|    2|          0|
    |notlhs8_reg_284      |   1|   0|    1|          0|
    |notlhs_reg_268       |   1|   0|    1|          0|
    |notrhs_reg_273       |   1|   0|    1|          0|
    |out_V_1_payload_A    |  32|   0|   32|          0|
    |out_V_1_payload_B    |  32|   0|   32|          0|
    |out_V_1_sel_rd       |   1|   0|    1|          0|
    |out_V_1_sel_wr       |   1|   0|    1|          0|
    |out_V_1_state        |   2|   0|    2|          0|
    |reg_93               |  32|   0|   32|          0|
    |reg_98               |  32|   0|   32|          0|
    |sel_tmp2_reg_310     |   1|   0|    1|          0|
    |slope_read_reg_248   |  32|   0|   32|          0|
    |thresh_read_reg_253  |  32|   0|   32|          0|
    |tmp_12_reg_289       |   1|   0|    1|          0|
    |tmp_14_reg_295       |   1|   0|    1|          0|
    |tmp_15_reg_305       |   1|   0|    1|          0|
    |tmp_19_reg_300       |   1|   0|    1|          0|
    |tmp_8_neg_reg_279    |  32|   0|   32|          0|
    |tmp_reg_261          |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 356|   0|  356|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    5|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    5|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |  compressor  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |  compressor  | return value |
|in_V_TDATA              |  in |   32|     axis     |     in_V     |    pointer   |
|in_V_TVALID             |  in |    1|     axis     |     in_V     |    pointer   |
|in_V_TREADY             | out |    1|     axis     |     in_V     |    pointer   |
|out_V_TDATA             | out |   32|     axis     |     out_V    |    pointer   |
|out_V_TVALID            | out |    1|     axis     |     out_V    |    pointer   |
|out_V_TREADY            |  in |    1|     axis     |     out_V    |    pointer   |
+------------------------+-----+-----+--------------+--------------+--------------+

