# Verilog Grammar

An ANTLR4 grammar for Verilog (IEEE Std 1364-2005)
