// Seed: 2556696424
module module_0 ();
  assign module_1.type_14 = 0;
  assign id_2 = id_2;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    id_6,
    input tri0 id_3,
    input wire id_4
);
  id_7(
      1
  );
  wire id_8;
  module_0 modCall_1 ();
  logic [7:0][-1] id_9 (-1);
  wire id_10, id_11;
  uwire id_12 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8, id_9;
  module_0 modCall_1 ();
  wire id_10;
  wire id_11;
endmodule
