<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="4">
  <kernel name="unusual_mm2s_hls" language="c" vlnv="xilinx.com:hls:unusual_mm2s_hls:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="">
    <ports>
      <port name="S_AXI_CPUCONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
    </ports>
    <args>
      <arg name="iteration" addressQualifier="0" id="0" port="S_AXI_CPUCONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="int"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
