\hypertarget{struct_f_t_m___mem_map}{}\section{F\+T\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_f_t_m___mem_map}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a4b1c487fee64f94a40d5f170865fe466}{S\+C}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a21d54fe19908bc95f2fd0107a8af69c2}{C\+N\+T}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a5ad801f060851969c07a2c3f3a108ade}{M\+O\+D}
\item 
\hypertarget{struct_f_t_m___mem_map_a94145efa14784f73e71b5970558ac599}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \hyperlink{struct_f_t_m___mem_map_a3223f003731ed14e54ee3d9e77ee334c}{CnSC}\\
\>uint32\_t \hyperlink{struct_f_t_m___mem_map_a45398334c1dab06457c71ec0d5f5a7aa}{CnV}\\
\} {\bfseries CONTROLS} \mbox{[}8\mbox{]}\label{struct_f_t_m___mem_map_a94145efa14784f73e71b5970558ac599}
\\

\end{tabbing}\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a8b0075986e58bcb446db27764e369135}{C\+N\+T\+I\+N}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a9d49382f07b934530245cb8f578e117f}{S\+T\+A\+T\+U\+S}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a1cabc42a484f2abbd67af1345b90fcc4}{M\+O\+D\+E}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a9537a55fae48de4811bfe7600d37b230}{S\+Y\+N\+C}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_aacdd40604d98720d58618c5e9f0fb0fd}{O\+U\+T\+I\+N\+I\+T}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a16b10477073d1a3822d96ea9f65752fe}{O\+U\+T\+M\+A\+S\+K}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_ab00737276f6086e805d6d7c892608100}{C\+O\+M\+B\+I\+N\+E}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a7a7e6e572834de5c95fc5279659e582c}{D\+E\+A\+D\+T\+I\+M\+E}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_afe00dccf260f10c5172a9cae5fb72d69}{E\+X\+T\+T\+R\+I\+G}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a3a9de308929bca0a0a9155f4222aadae}{P\+O\+L}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a7240bf4b5ae452ac8b2beb8c6f26833c}{F\+M\+S}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_af3c88a62b68d6b62793ce078ae72d31b}{F\+I\+L\+T\+E\+R}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_ab04c5a66d20efe200fa625cbb15ab678}{F\+L\+T\+C\+T\+R\+L}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a88687af53ea301e8e0c793d8539dd4dd}{Q\+D\+C\+T\+R\+L}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a7b48a7fbd1a47ba72e009b9d82b89cf6}{C\+O\+N\+F}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a0ed846091be8a3e998d93d2bc45f78dd}{F\+L\+T\+P\+O\+L}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a3bd4b174127a80c7f8bd910b66e6de60}{S\+Y\+N\+C\+O\+N\+F}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_afd87045c28b90c41492f23d268554433}{I\+N\+V\+C\+T\+R\+L}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_afb4481ebbb2867c1bc009d6b73ad661e}{S\+W\+O\+C\+T\+R\+L}
\item 
uint32\+\_\+t \hyperlink{struct_f_t_m___mem_map_a84f64d9ce40acaa01380dab13bc5b5ea}{P\+W\+M\+L\+O\+A\+D}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+T\+M -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_f_t_m___mem_map_a3223f003731ed14e54ee3d9e77ee334c}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!Cn\+S\+C@{Cn\+S\+C}}
\index{Cn\+S\+C@{Cn\+S\+C}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{Cn\+S\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+Cn\+S\+C}\label{struct_f_t_m___mem_map_a3223f003731ed14e54ee3d9e77ee334c}
Channel (n) Status and Control, array offset\+: 0x\+C, array step\+: 0x8 \hypertarget{struct_f_t_m___mem_map_a21d54fe19908bc95f2fd0107a8af69c2}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!C\+N\+T@{C\+N\+T}}
\index{C\+N\+T@{C\+N\+T}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+N\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+C\+N\+T}\label{struct_f_t_m___mem_map_a21d54fe19908bc95f2fd0107a8af69c2}
Counter, offset\+: 0x4 \hypertarget{struct_f_t_m___mem_map_a8b0075986e58bcb446db27764e369135}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!C\+N\+T\+I\+N@{C\+N\+T\+I\+N}}
\index{C\+N\+T\+I\+N@{C\+N\+T\+I\+N}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+N\+T\+I\+N}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+C\+N\+T\+I\+N}\label{struct_f_t_m___mem_map_a8b0075986e58bcb446db27764e369135}
Counter Initial Value, offset\+: 0x4\+C \hypertarget{struct_f_t_m___mem_map_a45398334c1dab06457c71ec0d5f5a7aa}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!Cn\+V@{Cn\+V}}
\index{Cn\+V@{Cn\+V}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{Cn\+V}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+Cn\+V}\label{struct_f_t_m___mem_map_a45398334c1dab06457c71ec0d5f5a7aa}
Channel (n) Value, array offset\+: 0x10, array step\+: 0x8 \hypertarget{struct_f_t_m___mem_map_ab00737276f6086e805d6d7c892608100}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!C\+O\+M\+B\+I\+N\+E@{C\+O\+M\+B\+I\+N\+E}}
\index{C\+O\+M\+B\+I\+N\+E@{C\+O\+M\+B\+I\+N\+E}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+O\+M\+B\+I\+N\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+C\+O\+M\+B\+I\+N\+E}\label{struct_f_t_m___mem_map_ab00737276f6086e805d6d7c892608100}
Function for Linked Channels, offset\+: 0x64 \hypertarget{struct_f_t_m___mem_map_a7b48a7fbd1a47ba72e009b9d82b89cf6}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!C\+O\+N\+F@{C\+O\+N\+F}}
\index{C\+O\+N\+F@{C\+O\+N\+F}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+O\+N\+F}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+C\+O\+N\+F}\label{struct_f_t_m___mem_map_a7b48a7fbd1a47ba72e009b9d82b89cf6}
Configuration, offset\+: 0x84 \hypertarget{struct_f_t_m___mem_map_a7a7e6e572834de5c95fc5279659e582c}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!D\+E\+A\+D\+T\+I\+M\+E@{D\+E\+A\+D\+T\+I\+M\+E}}
\index{D\+E\+A\+D\+T\+I\+M\+E@{D\+E\+A\+D\+T\+I\+M\+E}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{D\+E\+A\+D\+T\+I\+M\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+D\+E\+A\+D\+T\+I\+M\+E}\label{struct_f_t_m___mem_map_a7a7e6e572834de5c95fc5279659e582c}
Deadtime Insertion Control, offset\+: 0x68 \hypertarget{struct_f_t_m___mem_map_afe00dccf260f10c5172a9cae5fb72d69}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!E\+X\+T\+T\+R\+I\+G@{E\+X\+T\+T\+R\+I\+G}}
\index{E\+X\+T\+T\+R\+I\+G@{E\+X\+T\+T\+R\+I\+G}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{E\+X\+T\+T\+R\+I\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+E\+X\+T\+T\+R\+I\+G}\label{struct_f_t_m___mem_map_afe00dccf260f10c5172a9cae5fb72d69}
F\+T\+M External Trigger, offset\+: 0x6\+C \hypertarget{struct_f_t_m___mem_map_af3c88a62b68d6b62793ce078ae72d31b}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!F\+I\+L\+T\+E\+R@{F\+I\+L\+T\+E\+R}}
\index{F\+I\+L\+T\+E\+R@{F\+I\+L\+T\+E\+R}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{F\+I\+L\+T\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+F\+I\+L\+T\+E\+R}\label{struct_f_t_m___mem_map_af3c88a62b68d6b62793ce078ae72d31b}
Input Capture Filter Control, offset\+: 0x78 \hypertarget{struct_f_t_m___mem_map_ab04c5a66d20efe200fa625cbb15ab678}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!F\+L\+T\+C\+T\+R\+L@{F\+L\+T\+C\+T\+R\+L}}
\index{F\+L\+T\+C\+T\+R\+L@{F\+L\+T\+C\+T\+R\+L}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{F\+L\+T\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+F\+L\+T\+C\+T\+R\+L}\label{struct_f_t_m___mem_map_ab04c5a66d20efe200fa625cbb15ab678}
Fault Control, offset\+: 0x7\+C \hypertarget{struct_f_t_m___mem_map_a0ed846091be8a3e998d93d2bc45f78dd}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!F\+L\+T\+P\+O\+L@{F\+L\+T\+P\+O\+L}}
\index{F\+L\+T\+P\+O\+L@{F\+L\+T\+P\+O\+L}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{F\+L\+T\+P\+O\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+F\+L\+T\+P\+O\+L}\label{struct_f_t_m___mem_map_a0ed846091be8a3e998d93d2bc45f78dd}
F\+T\+M Fault Input Polarity, offset\+: 0x88 \hypertarget{struct_f_t_m___mem_map_a7240bf4b5ae452ac8b2beb8c6f26833c}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!F\+M\+S@{F\+M\+S}}
\index{F\+M\+S@{F\+M\+S}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{F\+M\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+F\+M\+S}\label{struct_f_t_m___mem_map_a7240bf4b5ae452ac8b2beb8c6f26833c}
Fault Mode Status, offset\+: 0x74 \hypertarget{struct_f_t_m___mem_map_afd87045c28b90c41492f23d268554433}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!I\+N\+V\+C\+T\+R\+L@{I\+N\+V\+C\+T\+R\+L}}
\index{I\+N\+V\+C\+T\+R\+L@{I\+N\+V\+C\+T\+R\+L}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{I\+N\+V\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+I\+N\+V\+C\+T\+R\+L}\label{struct_f_t_m___mem_map_afd87045c28b90c41492f23d268554433}
F\+T\+M Inverting Control, offset\+: 0x90 \hypertarget{struct_f_t_m___mem_map_a5ad801f060851969c07a2c3f3a108ade}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!M\+O\+D@{M\+O\+D}}
\index{M\+O\+D@{M\+O\+D}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{M\+O\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+M\+O\+D}\label{struct_f_t_m___mem_map_a5ad801f060851969c07a2c3f3a108ade}
Modulo, offset\+: 0x8 \hypertarget{struct_f_t_m___mem_map_a1cabc42a484f2abbd67af1345b90fcc4}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!M\+O\+D\+E@{M\+O\+D\+E}}
\index{M\+O\+D\+E@{M\+O\+D\+E}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{M\+O\+D\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+M\+O\+D\+E}\label{struct_f_t_m___mem_map_a1cabc42a484f2abbd67af1345b90fcc4}
Features Mode Selection, offset\+: 0x54 \hypertarget{struct_f_t_m___mem_map_aacdd40604d98720d58618c5e9f0fb0fd}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!O\+U\+T\+I\+N\+I\+T@{O\+U\+T\+I\+N\+I\+T}}
\index{O\+U\+T\+I\+N\+I\+T@{O\+U\+T\+I\+N\+I\+T}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{O\+U\+T\+I\+N\+I\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+O\+U\+T\+I\+N\+I\+T}\label{struct_f_t_m___mem_map_aacdd40604d98720d58618c5e9f0fb0fd}
Initial State for Channels Output, offset\+: 0x5\+C \hypertarget{struct_f_t_m___mem_map_a16b10477073d1a3822d96ea9f65752fe}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!O\+U\+T\+M\+A\+S\+K@{O\+U\+T\+M\+A\+S\+K}}
\index{O\+U\+T\+M\+A\+S\+K@{O\+U\+T\+M\+A\+S\+K}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{O\+U\+T\+M\+A\+S\+K}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+O\+U\+T\+M\+A\+S\+K}\label{struct_f_t_m___mem_map_a16b10477073d1a3822d96ea9f65752fe}
Output Mask, offset\+: 0x60 \hypertarget{struct_f_t_m___mem_map_a3a9de308929bca0a0a9155f4222aadae}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!P\+O\+L@{P\+O\+L}}
\index{P\+O\+L@{P\+O\+L}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+O\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+P\+O\+L}\label{struct_f_t_m___mem_map_a3a9de308929bca0a0a9155f4222aadae}
Channels Polarity, offset\+: 0x70 \hypertarget{struct_f_t_m___mem_map_a84f64d9ce40acaa01380dab13bc5b5ea}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!P\+W\+M\+L\+O\+A\+D@{P\+W\+M\+L\+O\+A\+D}}
\index{P\+W\+M\+L\+O\+A\+D@{P\+W\+M\+L\+O\+A\+D}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+W\+M\+L\+O\+A\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+P\+W\+M\+L\+O\+A\+D}\label{struct_f_t_m___mem_map_a84f64d9ce40acaa01380dab13bc5b5ea}
F\+T\+M P\+W\+M Load, offset\+: 0x98 \hypertarget{struct_f_t_m___mem_map_a88687af53ea301e8e0c793d8539dd4dd}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!Q\+D\+C\+T\+R\+L@{Q\+D\+C\+T\+R\+L}}
\index{Q\+D\+C\+T\+R\+L@{Q\+D\+C\+T\+R\+L}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{Q\+D\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+Q\+D\+C\+T\+R\+L}\label{struct_f_t_m___mem_map_a88687af53ea301e8e0c793d8539dd4dd}
Quadrature Decoder Control and Status, offset\+: 0x80 \hypertarget{struct_f_t_m___mem_map_a4b1c487fee64f94a40d5f170865fe466}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!S\+C@{S\+C}}
\index{S\+C@{S\+C}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+S\+C}\label{struct_f_t_m___mem_map_a4b1c487fee64f94a40d5f170865fe466}
Status and Control, offset\+: 0x0 \hypertarget{struct_f_t_m___mem_map_a9d49382f07b934530245cb8f578e117f}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!S\+T\+A\+T\+U\+S@{S\+T\+A\+T\+U\+S}}
\index{S\+T\+A\+T\+U\+S@{S\+T\+A\+T\+U\+S}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+T\+A\+T\+U\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+S\+T\+A\+T\+U\+S}\label{struct_f_t_m___mem_map_a9d49382f07b934530245cb8f578e117f}
Capture and Compare Status, offset\+: 0x50 \hypertarget{struct_f_t_m___mem_map_afb4481ebbb2867c1bc009d6b73ad661e}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!S\+W\+O\+C\+T\+R\+L@{S\+W\+O\+C\+T\+R\+L}}
\index{S\+W\+O\+C\+T\+R\+L@{S\+W\+O\+C\+T\+R\+L}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+W\+O\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+S\+W\+O\+C\+T\+R\+L}\label{struct_f_t_m___mem_map_afb4481ebbb2867c1bc009d6b73ad661e}
F\+T\+M Software Output Control, offset\+: 0x94 \hypertarget{struct_f_t_m___mem_map_a9537a55fae48de4811bfe7600d37b230}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!S\+Y\+N\+C@{S\+Y\+N\+C}}
\index{S\+Y\+N\+C@{S\+Y\+N\+C}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+Y\+N\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+S\+Y\+N\+C}\label{struct_f_t_m___mem_map_a9537a55fae48de4811bfe7600d37b230}
Synchronization, offset\+: 0x58 \hypertarget{struct_f_t_m___mem_map_a3bd4b174127a80c7f8bd910b66e6de60}{}\index{F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}!S\+Y\+N\+C\+O\+N\+F@{S\+Y\+N\+C\+O\+N\+F}}
\index{S\+Y\+N\+C\+O\+N\+F@{S\+Y\+N\+C\+O\+N\+F}!F\+T\+M\+\_\+\+Mem\+Map@{F\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+Y\+N\+C\+O\+N\+F}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+T\+M\+\_\+\+Mem\+Map\+::\+S\+Y\+N\+C\+O\+N\+F}\label{struct_f_t_m___mem_map_a3bd4b174127a80c7f8bd910b66e6de60}
Synchronization Configuration, offset\+: 0x8\+C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
