

================================================================
== Vivado HLS Report for 'crypto_sign_ed25519_18'
================================================================
* Date:           Sat Jun  3 22:30:21 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.03|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3459|  3459|  3459|  3459|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    63|    63|         1|          -|          -|    63|    no    |
        |- Loop 2     |  3168|  3168|        99|          -|          -|    32|    no    |
        | + Loop 2.1  |    96|    96|         3|          -|          -|    32|    no    |
        |- Loop 3     |    93|    93|         3|          -|          -|    31|    no    |
        |- Loop 4     |   130|   130|        65|          -|          -|     2|    no    |
        | + Loop 4.1  |    62|    62|         2|          -|          -|    31|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      6|       0|     280|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     279|    -|
|Register         |        -|      -|     195|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      7|     195|     559|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +----------------------------+----------------------+--------------+
    |          Instance          |        Module        |  Expression  |
    +----------------------------+----------------------+--------------+
    |crypto_sign_mac_mpcA_x_U63  |crypto_sign_mac_mpcA  | i0 * i1 + i2 |
    +----------------------------+----------------------+--------------+

    * Memory: 
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |t_U    |crypto_sign_ed255sc4  |        1|  0|   0|    63|   32|     1|         2016|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                      |        1|  0|   0|    63|   32|     1|         2016|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |tmp2_i_fu_342_p2       |     *    |      3|  0|  20|          32|           6|
    |tmp_766_fu_299_p2      |     *    |      3|  0|  20|          32|          32|
    |i_37_fu_248_p2         |     +    |      0|  0|  15|           6|           1|
    |i_39_fu_265_p2         |     +    |      0|  0|  15|           6|           1|
    |i_41_fu_336_p2         |     +    |      0|  0|  15|           6|           1|
    |i_42_fu_395_p2         |     +    |      0|  0|  15|           5|           1|
    |j_1_fu_282_p2          |     +    |      0|  0|  15|           6|           1|
    |rep_fu_360_p2          |     +    |      0|  0|   9|           2|           1|
    |tmp_757_i_fu_429_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_764_fu_347_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_767_fu_293_p2      |     +    |      0|  0|  15|           6|           6|
    |tmp_769_fu_308_p2      |     +    |      0|  0|  39|          32|          32|
    |exitcond1_fu_276_p2    |   icmp   |      0|  0|   4|           6|           7|
    |exitcond1_i_fu_354_p2  |   icmp   |      0|  0|   1|           2|           3|
    |exitcond2_fu_259_p2    |   icmp   |      0|  0|   4|           6|           7|
    |exitcond3_fu_242_p2    |   icmp   |      0|  0|   3|           6|           2|
    |exitcond_fu_314_p2     |   icmp   |      0|  0|   3|           6|           2|
    |exitcond_i_fu_389_p2   |   icmp   |      0|  0|   2|           5|           2|
    |tmp_761_fu_325_p2      |    xor   |      0|  0|   7|           6|           7|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      6|  0| 280|         234|         176|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  65|         16|    1|         16|
    |i_1_reg_185    |   9|          2|    6|         12|
    |i_2_reg_208    |   9|          2|    6|         12|
    |i_i_reg_231    |   9|          2|    5|         10|
    |i_reg_174      |   9|          2|    6|         12|
    |j_reg_197      |   9|          2|    6|         12|
    |r_v_address0   |  38|          7|    5|         35|
    |r_v_address1   |  27|          5|    5|         25|
    |r_v_d0         |  27|          5|   32|        160|
    |r_v_d1         |  15|          3|   32|         96|
    |rep_i_reg_220  |   9|          2|    2|          4|
    |t_address0     |  38|          7|    6|         42|
    |t_d0           |  15|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          | 279|         58|  144|        532|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  15|   0|   15|          0|
    |i_1_reg_185          |   6|   0|    6|          0|
    |i_2_reg_208          |   6|   0|    6|          0|
    |i_39_reg_461         |   6|   0|    6|          0|
    |i_41_reg_532         |   6|   0|    6|          0|
    |i_42_reg_560         |   5|   0|    5|          0|
    |i_i_reg_231          |   5|   0|    5|          0|
    |i_reg_174            |   6|   0|    6|          0|
    |j_1_reg_479          |   6|   0|    6|          0|
    |j_reg_197            |   6|   0|    6|          0|
    |r_v_addr_11_reg_565  |   5|   0|    5|          0|
    |r_v_addr_12_reg_571  |   5|   0|    5|          0|
    |rep_i_reg_220        |   2|   0|    2|          0|
    |rep_reg_552          |   2|   0|    2|          0|
    |t_addr_11_reg_499    |   6|   0|    6|          0|
    |t_load_2_reg_527     |  32|   0|   32|          0|
    |tmp_762_reg_517      |   6|   0|   64|         58|
    |tmp_766_reg_494      |  32|   0|   32|          0|
    |tmp_767_reg_489      |   6|   0|    6|          0|
    |x_v_load_reg_471     |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 195|   0|  253|         58|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------+-----+-----+------------+-------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.18 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.18 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.18 | return value |
|ap_done       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.18 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.18 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.18 | return value |
|r_v_address0  | out |    5|  ap_memory |           r_v           |     array    |
|r_v_ce0       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_we0       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_d0        | out |   32|  ap_memory |           r_v           |     array    |
|r_v_q0        |  in |   32|  ap_memory |           r_v           |     array    |
|r_v_address1  | out |    5|  ap_memory |           r_v           |     array    |
|r_v_ce1       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_we1       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_d1        | out |   32|  ap_memory |           r_v           |     array    |
|r_v_q1        |  in |   32|  ap_memory |           r_v           |     array    |
|x_v_address0  | out |    5|  ap_memory |           x_v           |     array    |
|x_v_ce0       | out |    1|  ap_memory |           x_v           |     array    |
|x_v_q0        |  in |   32|  ap_memory |           x_v           |     array    |
|y_v_address0  | out |    5|  ap_memory |           y_v           |     array    |
|y_v_ce0       | out |    1|  ap_memory |           y_v           |     array    |
|y_v_q0        |  in |   32|  ap_memory |           y_v           |     array    |
+--------------+-----+-----+------------+-------------------------+--------------+

