Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Reading design: lab5_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab5_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab5_top"
Output Format                      : NGC
Target Device                      : xc7z020-3-clg484

---- Source Options
Top Module Name                    : lab5_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\sine_rom.v" into library work
Parsing module <sine_rom>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v" into library work
Parsing module <dff>.
Parsing module <dffr>.
Parsing module <dffre>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\song_rom.v" into library work
Parsing module <song_rom>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\sine_reader.v" into library work
Parsing module <sine_reader>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\frequency_rom.v" into library work
Parsing module <frequency_rom>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\wave_display.v" into library work
Parsing module <wave_display>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\wave_capture.v" into library work
Parsing module <wave_capture>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\song_reader.v" into library work
WARNING:HDLCompiler:572 - "\\afs\ir\class\ee108\groups\8\final_project\song_reader.v" Line 8: Macro <WAIT> is redefined.
Parsing module <song_reader>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\ram_1w2r.v" into library work
Parsing module <ram_1w2r>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\one_pulse.v" into library work
Parsing module <one_pulse>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\note_player.v" into library work
Parsing module <note_player>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\mcu.v" into library work
Parsing module <mcu>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\codec_conditioner.v" into library work
Parsing module <codec_conditioner>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\brute_force_synchronizer.v" into library work
Parsing module <brute_force_synchronizer>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\beat_generator.v" into library work
Parsing module <beat_generator>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\wave_display_top.v" into library work
Parsing module <wave_display_top>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\music_player.v" into library work
Parsing module <music_player>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\button_press_unit.v" into library work
Parsing module <button_press_unit>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\adau1761_codec.v" into library work
Parsing module <adau1761_codec>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\8\final_project\lab5_top.v" into library work
Parsing module <lab5_top>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\8\final_project\i3c2.vhd" into library work
Parsing entity <i3c2>.
Parsing architecture <Behavioral> of entity <i3c2>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\8\final_project\adau1761_configuraiton_data.vhd" into library work
Parsing entity <adau1761_configuraiton_data>.
Parsing architecture <Behavioral> of entity <adau1761_configuraiton_data>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\8\final_project\i2s_data_interface.vhd" into library work
Parsing entity <i2s_data_interface>.
Parsing architecture <Behavioral> of entity <i2s_data_interface>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\8\final_project\i2c.vhd" into library work
Parsing entity <i2c>.
Parsing architecture <Behavioral> of entity <i2c>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\8\final_project\ADAU1761_interface.vhd" into library work
Parsing entity <ADAU1761_interface>.
Parsing architecture <Behavioral> of entity <adau1761_interface>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\8\final_project\clocking.vhd" into library work
Parsing entity <clocking>.
Parsing architecture <xilinx> of entity <clocking>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\8\final_project\adau1761_izedboard.vhd" into library work
Parsing entity <adau1761_izedboard>.
Parsing architecture <Behavioral> of entity <adau1761_izedboard>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\8\final_project\zedboard_hdmi.vhd" into library work
Parsing entity <zedboard_hdmi>.
Parsing architecture <Behavioral> of entity <zedboard_hdmi>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab5_top>.

Elaborating module <button_press_unit(WIDTH=20)>.

Elaborating module <brute_force_synchronizer>.

Elaborating module <dff>.

Elaborating module <debouncer(WIDTH=20)>.

Elaborating module <dffr(WIDTH=20)>.

Elaborating module <dffr(WIDTH=2)>.

Elaborating module <one_pulse>.

Elaborating module <dffr>.

Elaborating module <music_player(BEAT_COUNT=1000)>.

Elaborating module <mcu>.

Elaborating module <dff(WIDTH=3)>.

Elaborating module <song_reader>.

Elaborating module <song_rom>.

Elaborating module <dffr(WIDTH=3)>.

Elaborating module <dffre(WIDTH=5)>.

Elaborating module <note_player>.

Elaborating module <dffre(WIDTH=6)>.

Elaborating module <frequency_rom>.

Elaborating module <sine_reader>.

Elaborating module <dffre(WIDTH=22)>.

Elaborating module <sine_rom>.

Elaborating module <beat_generator(WIDTH=10,STOP=1000)>.

Elaborating module <dffre(WIDTH=10)>.

Elaborating module <codec_conditioner>.

Elaborating module <dffre(WIDTH=1)>.

Elaborating module <dffre(WIDTH=16)>.

Elaborating module <dff(WIDTH=17)>.
WARNING:HDLCompiler:1127 - "\\afs\ir\class\ee108\groups\8\final_project\lab5_top.v" Line 111: Assignment to flopped_new_sample ignored, since the identifier is never used

Elaborating module <adau1761_codec>.
Going to vhdl side to elaborate module adau1761_izedboard

Elaborating entity <adau1761_izedboard> (architecture <Behavioral>) from library <work>.

Elaborating entity <i2c> (architecture <Behavioral>) from library <work>.

Elaborating entity <adau1761_configuraiton_data> (architecture <Behavioral>) from library <work>.

Elaborating entity <i3c2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ADAU1761_interface> (architecture <Behavioral>) from library <work>.

Elaborating entity <i2s_data_interface> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module clocking

Elaborating entity <clocking> (architecture <xilinx>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "\\afs\ir\class\ee108\groups\8\final_project\lab5_top.v" Line 142: Assignment to line_in_l ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\afs\ir\class\ee108\groups\8\final_project\lab5_top.v" Line 143: Assignment to line_in_r ignored, since the identifier is never used

Elaborating module <dff(WIDTH=27)>.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\8\final_project\lab5_top.v" Line 177: Result of 32-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\8\final_project\lab5_top.v" Line 178: Result of 32-bit expression is truncated to fit in 21-bit target.

Elaborating module <dff(WIDTH=21)>.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\8\final_project\lab5_top.v" Line 203: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\8\final_project\lab5_top.v" Line 204: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\8\final_project\lab5_top.v" Line 205: Result of 32-bit expression is truncated to fit in 8-bit target.
Going to vhdl side to elaborate module zedboard_hdmi

Elaborating entity <zedboard_hdmi> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "\\afs\ir\class\ee108\groups\8\final_project\zedboard_hdmi.vhd" Line 35: <i2c_sender> remains a black-box since it has no binding entity.
Back to verilog to continue elaboration

Elaborating module <dff(WIDTH=11)>.

Elaborating module <wave_display_top>.

Elaborating module <wave_capture>.

Elaborating module <dffr(WIDTH=1)>.

Elaborating module <dffre(WIDTH=8)>.

Elaborating module <ram_1w2r(WIDTH=8,DEPTH=9)>.

Elaborating module <wave_display>.

Elaborating module <dffr(WIDTH=9)>.

Elaborating module <dffr(WIDTH=10)>.
WARNING:HDLCompiler:189 - "\\afs\ir\class\ee108\groups\8\final_project\lab5_top.v" Line 246: Size mismatch in connection of port <y>. Formal port size is 10-bit while actual signal size is 11-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab5_top>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\lab5_top.v".
        BPU_WIDTH = 20
        BEAT_COUNT = 1000
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\8\final_project\lab5_top.v" line 128: Output port <line_in_l> of the instance <adau1761_codec> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\8\final_project\lab5_top.v" line 128: Output port <line_in_r> of the instance <adau1761_codec> is unconnected or connected to loadless signal.
    Found 24-bit register for signal <converted>.
    Found 18-bit subtractor for signal <GND_1_o_GND_1_o_sub_15_OUT> created at line 177.
    Found 32-bit subtractor for signal <n0105> created at line 177.
    Found 27-bit adder for signal <led_counter[26]_GND_1_o_add_4_OUT> created at line 157.
    Found 19-bit adder for signal <n0099[18:0]> created at line 176.
    Found 20-bit adder for signal <n0102[19:0]> created at line 176.
    Found 21-bit adder for signal <n0090> created at line 176.
    Found 32-bit adder for signal <n0050> created at line 177.
    Found 32-bit subtractor for signal <_n0112> created at line 178.
    Found 32-bit adder for signal <_n0113> created at line 178.
    Found 32-bit adder for signal <n0051> created at line 178.
    Found 6x8-bit multiplier for signal <PWR_1_o_b[7]_MuLt_6_OUT> created at line 176.
    Found 10x8-bit multiplier for signal <PWR_1_o_g[7]_MuLt_7_OUT> created at line 176.
    Found 8x8-bit multiplier for signal <PWR_1_o_r[7]_MuLt_9_OUT> created at line 176.
    Found 9x8-bit multiplier for signal <PWR_1_o_b[7]_MuLt_12_OUT> created at line 177.
    Found 9x8-bit multiplier for signal <PWR_1_o_g[7]_MuLt_13_OUT> created at line 177.
    Found 7x8-bit multiplier for signal <PWR_1_o_r[7]_MuLt_15_OUT> created at line 177.
    Found 32x8-bit multiplier for signal <n0067> created at line 178.
    Found 9x8-bit multiplier for signal <PWR_1_o_g[7]_MuLt_19_OUT> created at line 178.
    Found 9x8-bit multiplier for signal <PWR_1_o_r[7]_MuLt_21_OUT> created at line 178.
    Found 21-bit comparator lessequal for signal <n0023> created at line 203
    Found 21-bit comparator lessequal for signal <n0027> created at line 204
    Summary:
	inferred   9 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <lab5_top> synthesized.

Synthesizing Unit <button_press_unit>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\button_press_unit.v".
        WIDTH = 20
    Summary:
	no macro.
Unit <button_press_unit> synthesized.

Synthesizing Unit <brute_force_synchronizer>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\brute_force_synchronizer.v".
    Summary:
	no macro.
Unit <brute_force_synchronizer> synthesized.

Synthesizing Unit <dff>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 1
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\debouncer.v".
        WIDTH = 20
    Found 20-bit adder for signal <counter_out[19]_GND_5_o_add_0_OUT> created at line 24.
    Found 1-bit 4-to-1 multiplexer for signal <counter_reset> created at line 48.
    Found 2-bit 4-to-1 multiplexer for signal <next_state_d> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <debouncer> synthesized.

Synthesizing Unit <dffr_1>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 20
    Found 20-bit register for signal <q>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <dffr_1> synthesized.

Synthesizing Unit <dffr_2>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 2
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr_2> synthesized.

Synthesizing Unit <one_pulse>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\one_pulse.v".
    Summary:
	no macro.
Unit <one_pulse> synthesized.

Synthesizing Unit <dffr>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 1
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr> synthesized.

Synthesizing Unit <music_player>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\music_player.v".
        BEAT_COUNT = 1000
    Summary:
	no macro.
Unit <music_player> synthesized.

Synthesizing Unit <mcu>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\mcu.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mcu> synthesized.

Synthesizing Unit <dff_1>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 3
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dff_1> synthesized.

Synthesizing Unit <song_reader>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\song_reader.v".
    Found 5-bit adder for signal <note_addr[4]_GND_13_o_add_1_OUT> created at line 52.
    Found 3-bit 7-to-1 multiplexer for signal <next> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <song_reader> synthesized.

Synthesizing Unit <song_rom>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\song_rom.v".
    Found 12-bit register for signal <dout>.
    Found 128x12-bit Read Only RAM for signal <addr[6]_memory[127][11]_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <song_rom> synthesized.

Synthesizing Unit <dffr_3>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 3
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dffr_3> synthesized.

Synthesizing Unit <dffre_1>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 5
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dffre_1> synthesized.

Synthesizing Unit <note_player>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\note_player.v".
    Found 6-bit subtractor for signal <state[5]_GND_17_o_sub_1_OUT> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <note_player> synthesized.

Synthesizing Unit <dffre_2>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 6
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffre_2> synthesized.

Synthesizing Unit <frequency_rom>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\frequency_rom.v".
    Found 20-bit register for signal <dout>.
    Found 64x20-bit Read Only RAM for signal <addr[5]_memory[63][19]_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <frequency_rom> synthesized.

Synthesizing Unit <sine_reader>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\sine_reader.v".
    Found 22-bit adder for signal <next_address> created at line 40.
    Found 16-bit subtractor for signal <GND_20_o_sample_temp[15]_sub_5_OUT> created at line 51.
    Found 10-bit adder for signal <_n0022> created at line 43.
    Found 10-bit subtractor for signal <GND_20_o_GND_20_o_sub_3_OUT> created at line 43.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <sine_reader> synthesized.

Synthesizing Unit <dffre_3>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 22
    Found 22-bit register for signal <q>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <dffre_3> synthesized.

Synthesizing Unit <sine_rom>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\sine_rom.v".
    Found 16-bit register for signal <dout>.
    Found 1024x16-bit Read Only RAM for signal <addr[9]_memory[1023][15]_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <sine_rom> synthesized.

Synthesizing Unit <beat_generator>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\beat_generator.v".
        WIDTH = 10
        STOP = 1000
    Found 10-bit adder for signal <count[9]_GND_23_o_add_1_OUT> created at line 15.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <beat_generator> synthesized.

Synthesizing Unit <dffre_4>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 10
    Found 10-bit register for signal <q>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <dffre_4> synthesized.

Synthesizing Unit <codec_conditioner>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\codec_conditioner.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <codec_conditioner> synthesized.

Synthesizing Unit <dffre_5>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 1
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffre_5> synthesized.

Synthesizing Unit <dffre_6>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 16
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <dffre_6> synthesized.

Synthesizing Unit <dff_2>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 17
    Found 17-bit register for signal <q>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <dff_2> synthesized.

Synthesizing Unit <adau1761_codec>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\adau1761_codec.v".
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\8\final_project\adau1761_codec.v" line 61: Output port <LOCKED> of the instance <codec_clock_gen> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <adau1761_codec> synthesized.

Synthesizing Unit <adau1761_izedboard>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\adau1761_izedboard.vhd".
    Summary:
	no macro.
Unit <adau1761_izedboard> synthesized.

Synthesizing Unit <i2c>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\i2c.vhd".
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\8\final_project\i2c.vhd" line 58: Output port <outputs> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\8\final_project\i2c.vhd" line 58: Output port <reg_addr> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\8\final_project\i2c.vhd" line 58: Output port <reg_data> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\8\final_project\i2c.vhd" line 58: Output port <reg_write> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\8\final_project\i2c.vhd" line 58: Output port <debug_scl> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\8\final_project\i2c.vhd" line 58: Output port <debug_sda> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\8\final_project\i2c.vhd" line 58: Output port <error> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <i2c> synthesized.

Synthesizing Unit <adau1761_configuraiton_data>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\adau1761_configuraiton_data.vhd".
    Found 9-bit register for signal <data>.
    Found 128x9-bit Read Only RAM for signal <_n0373>
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <adau1761_configuraiton_data> synthesized.

Synthesizing Unit <i3c2>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\i3c2.vhd".
        clk_divide = "01111000"
    Found 1-bit register for signal <i2c_scl>.
    Found 1-bit register for signal <debug_scl>.
    Found 1-bit register for signal <i2c_sda_t>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <bitcount>.
    Found 9-bit register for signal <i2c_data>.
    Found 8-bit register for signal <reg_data>.
    Found 1-bit register for signal <ack_flag>.
    Found 10-bit register for signal <pcnext>.
    Found 4-bit register for signal <i2c_bits_left>.
    Found 16-bit register for signal <delay>.
    Found 1-bit register for signal <skip>.
    Found 1-bit register for signal <i2c_doing_read>.
    Found 5-bit register for signal <reg_addr>.
    Found 16-bit register for signal <outputs>.
    Found 1-bit register for signal <i2c_started>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 22                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <pcnext[9]_GND_37_o_add_56_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_37_o_GND_37_o_sub_42_OUT<3:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_37_o_GND_37_o_sub_58_OUT<7:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_37_o_GND_37_o_sub_66_OUT<15:0>> created at line 1308.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred 127 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i3c2> synthesized.

Synthesizing Unit <ADAU1761_interface>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ADAU1761_interface.vhd".
    Found 1-bit register for signal <master_clk>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ADAU1761_interface> synthesized.

Synthesizing Unit <i2s_data_interface>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\i2s_data_interface.vhd".
    Found 127-bit register for signal <sr_in>.
    Found 1-bit register for signal <i2s_d_out>.
    Found 24-bit register for signal <audio_l_out>.
    Found 24-bit register for signal <audio_r_out>.
    Found 64-bit register for signal <sr_out>.
    Found 1-bit register for signal <i2s_lr_last>.
    Found 10-bit register for signal <bclk_delay>.
    Found 1-bit register for signal <i2s_d_in_last>.
    Found 1-bit register for signal <new_sample>.
    Summary:
	inferred 253 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <i2s_data_interface> synthesized.

Synthesizing Unit <clocking>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\clocking.vhd".
    Summary:
	no macro.
Unit <clocking> synthesized.

Synthesizing Unit <dff_3>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 27
    Found 27-bit register for signal <q>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <dff_3> synthesized.

Synthesizing Unit <dff_4>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 21
    Found 21-bit register for signal <q>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <dff_4> synthesized.

Synthesizing Unit <zedboard_hdmi>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\zedboard_hdmi.vhd".
WARNING:Xst:647 - Input <hdmi_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <hdmi_clk_bits>.
    Found 16-bit register for signal <hdmi_d>.
    Found 1-bit register for signal <hdmi_de>.
    Found 1-bit register for signal <hdmi_hsync>.
    Found 1-bit register for signal <hdmi_vsync>.
    Found 1-bit register for signal <blanking>.
    Found 1-bit register for signal <valid>.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <hsync>.
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 11-bit register for signal <ypos>.
    Found 11-bit register for signal <xpos>.
    Found 1-bit register for signal <edge>.
    Found 11-bit adder for signal <vcounter[10]_GND_98_o_add_25_OUT> created at line 1241.
    Found 11-bit adder for signal <hcounter[10]_GND_98_o_add_28_OUT> created at line 1241.
    Found 11-bit comparator lessequal for signal <n0022> created at line 167
    Found 11-bit comparator greater for signal <hVisible[10]_INV_160_o> created at line 170
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <zedboard_hdmi> synthesized.

Synthesizing Unit <dff_5>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 11
    Found 11-bit register for signal <q>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <dff_5> synthesized.

Synthesizing Unit <wave_display_top>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\wave_display_top.v".
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\8\final_project\wave_display_top.v" line 33: Output port <douta> of the instance <sample_ram> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <wave_display_top> synthesized.

Synthesizing Unit <wave_capture>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\wave_capture.v".
WARNING:Xst:647 - Input <new_sample_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit adder for signal <counter_out[7]_GND_106_o_add_2_OUT> created at line 47.
    Found 8-bit adder for signal <write_sample> created at line 53.
    Found 2-bit 4-to-1 multiplexer for signal <next_state> created at line 57.
    Found 1-bit comparator greater for signal <new_sample_in[15]_curr_signed_bit_LessThan_7_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <wave_capture> synthesized.

Synthesizing Unit <dffr_4>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 1
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_4> synthesized.

Synthesizing Unit <dffre_7>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 8
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dffre_7> synthesized.

Synthesizing Unit <ram_1w2r>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ram_1w2r.v".
        WIDTH = 8
        DEPTH = 9
    Found 9-bit register for signal <read_addrb>.
    Found 9-bit register for signal <read_addra>.
    Found 512x8-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   2 RAM(s).
	inferred  18 D-type flip-flop(s).
Unit <ram_1w2r> synthesized.

Synthesizing Unit <wave_display>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\wave_display.v".
    Found 11-bit subtractor for signal <x[10]_GND_110_o_sub_8_OUT> created at line 76.
    Found 11-bit adder for signal <x[10]_GND_110_o_add_10_OUT> created at line 82.
    Found 9-bit comparator not equal for signal <n0007> created at line 49
    Found 11-bit comparator greater for signal <last_addr_valid> created at line 76
    Found 11-bit comparator greater for signal <next_addr_valid> created at line 82
    Found 8-bit comparator lessequal for signal <n0016> created at line 88
    Found 8-bit comparator lessequal for signal <n0018> created at line 88
    Found 8-bit comparator lessequal for signal <n0021> created at line 88
    Found 8-bit comparator lessequal for signal <n0023> created at line 88
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <wave_display> synthesized.

Synthesizing Unit <dffr_5>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 9
    Found 9-bit register for signal <q>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <dffr_5> synthesized.

Synthesizing Unit <dffr_6>.
    Related source file is "\\afs\ir\class\ee108\groups\8\final_project\ff_lib.v".
        WIDTH = 10
    Found 10-bit register for signal <q>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <dffr_6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 1024x16-bit single-port Read Only RAM                 : 1
 128x12-bit single-port Read Only RAM                  : 1
 128x9-bit single-port Read Only RAM                   : 1
 512x8-bit dual-port RAM                               : 2
 64x20-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 9
 10x8-bit multiplier                                   : 1
 32x8-bit multiplier                                   : 1
 8x6-bit multiplier                                    : 1
 8x7-bit multiplier                                    : 1
 8x8-bit multiplier                                    : 1
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 29
 10-bit adder                                          : 3
 10-bit subtractor                                     : 1
 11-bit adder                                          : 3
 11-bit subtractor                                     : 1
 16-bit subtractor                                     : 2
 18-bit subtractor                                     : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 3
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 27-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 6-bit subtractor                                      : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 85
 1-bit register                                        : 34
 10-bit register                                       : 4
 11-bit register                                       : 6
 12-bit register                                       : 1
 127-bit register                                      : 1
 16-bit register                                       : 6
 17-bit register                                       : 1
 2-bit register                                        : 4
 20-bit register                                       : 3
 21-bit register                                       : 3
 22-bit register                                       : 1
 24-bit register                                       : 3
 27-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 2
 6-bit register                                        : 2
 64-bit register                                       : 1
 8-bit register                                        : 4
 9-bit register                                        : 5
# Comparators                                          : 12
 1-bit comparator greater                              : 1
 11-bit comparator greater                             : 3
 11-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 2
 8-bit comparator lessequal                            : 4
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 151
 1-bit 2-to-1 multiplexer                              : 73
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 15
 16-bit 2-to-1 multiplexer                             : 10
 2-bit 4-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 13
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 17
 9-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <hdmi_clk_bits_0> in Unit <hdmi> is equivalent to the following FF/Latch, which will be removed : <hdmi_clk_bits_1> 
WARNING:Xst:2677 - Node <q_0> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_1> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_2> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_3> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_4> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_5> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_6> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_7> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_16> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_0> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_1> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_2> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_3> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_4> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_5> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_6> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_7> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_8> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_9> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <ypos_0> of sequential type is unconnected in block <hdmi>.
WARNING:Xst:2677 - Node <ypos_10> of sequential type is unconnected in block <hdmi>.
WARNING:Xst:2677 - Node <q_0> of sequential type is unconnected in block <y_dff>.
WARNING:Xst:2677 - Node <q_10> of sequential type is unconnected in block <y_dff>.
WARNING:Xst:2677 - Node <q_0> of sequential type is unconnected in block <new_y>.

Synthesizing (advanced) Unit <beat_generator>.
The following registers are absorbed into counter <counter/q>: 1 register on signal <counter/q>.
Unit <beat_generator> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <counter/q>: 1 register on signal <counter/q>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <frequency_rom>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <freq_reg/q> prevents it from being combined with the RAM <Mram_addr[5]_memory[63][19]_wide_mux_1_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_addr[5]_memory[63][19]_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
Unit <frequency_rom> synthesized (advanced).

Synthesizing (advanced) Unit <i2c>.
INFO:Xst:3226 - The RAM <Inst_adau1761_configuraiton_data/Mram__n0373> will be implemented as a BLOCK RAM, absorbing the following register(s): <Inst_adau1761_configuraiton_data/data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 9-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <inst_address<6:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <inst_data>     |          |
    |     dorstA         | connected to internal node          | high     |
    | reset value        | 000000000                                      |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <i2c> synthesized (advanced).

Synthesizing (advanced) Unit <lab5_top>.
The following registers are absorbed into counter <led_div/q>: 1 register on signal <led_div/q>.
	Multiplier <Mmult_PWR_1_o_r[7]_MuLt_9_OUT> in block <lab5_top> and adder/subtractor <Madd_n0102[19:0]> in block <lab5_top> are combined into a MAC<Maddsub_PWR_1_o_r[7]_MuLt_9_OUT>.
	Multiplier <Mmult_PWR_1_o_b[7]_MuLt_6_OUT> in block <lab5_top> and adder/subtractor <Madd_n0099[18:0]> in block <lab5_top> are combined into a MAC<Maddsub_PWR_1_o_b[7]_MuLt_6_OUT>.
	Multiplier <Mmult_PWR_1_o_r[7]_MuLt_15_OUT> in block <lab5_top> and adder/subtractor <Msub_n0105_Madd> in block <lab5_top> are combined into a MAC<Maddsub_PWR_1_o_r[7]_MuLt_15_OUT>.
	Multiplier <Mmult_PWR_1_o_r[7]_MuLt_21_OUT> in block <lab5_top> and adder/subtractor <Madd__n0113_Madd> in block <lab5_top> are combined into a MAC<Maddsub_PWR_1_o_r[7]_MuLt_21_OUT>.
	Multiplier <Mmult_PWR_1_o_b[7]_MuLt_12_OUT> in block <lab5_top> and adder/subtractor <Msub_GND_1_o_GND_1_o_sub_15_OUT> in block <lab5_top> are combined into a MAC<Maddsub_PWR_1_o_b[7]_MuLt_12_OUT>.
	Multiplier <Mmult_PWR_1_o_g[7]_MuLt_19_OUT> in block <lab5_top> and adder/subtractor <Msub__n0112_Madd> in block <lab5_top> are combined into a MAC<Maddsub_PWR_1_o_g[7]_MuLt_19_OUT>.
Unit <lab5_top> synthesized (advanced).

Synthesizing (advanced) Unit <note_player>.
The following registers are absorbed into counter <state_reg/q>: 1 register on signal <state_reg/q>.
Unit <note_player> synthesized (advanced).

Synthesizing (advanced) Unit <ram_1w2r>.
INFO:Xst:3227 - The RAM <Mram_RAM>, combined with <Mram_RAM1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addra> <read_addrb>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dina>          |          |
    |     doA            | connected to signal <douta>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clkb>          | rise     |
    |     addrB          | connected to signal <addrb>         |          |
    |     doB            | connected to signal <doutb>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram_1w2r> synthesized (advanced).

Synthesizing (advanced) Unit <sine_reader>.
The following registers are absorbed into accumulator <flipper/q>: 1 register on signal <flipper/q>.
Unit <sine_reader> synthesized (advanced).

Synthesizing (advanced) Unit <sine_rom>.
INFO:Xst:3226 - The RAM <Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sine_rom> synthesized (advanced).

Synthesizing (advanced) Unit <song_reader>.
The following registers are absorbed into counter <increment/q>: 1 register on signal <increment/q>.
Unit <song_reader> synthesized (advanced).

Synthesizing (advanced) Unit <song_rom>.
INFO:Xst:3226 - The RAM <Mram_addr[6]_memory[127][11]_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <song_rom> synthesized (advanced).

Synthesizing (advanced) Unit <wave_capture>.
The following registers are absorbed into counter <counter/q>: 1 register on signal <counter/q>.
Unit <wave_capture> synthesized (advanced).

Synthesizing (advanced) Unit <zedboard_hdmi>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <zedboard_hdmi> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 1024x16-bit single-port block Read Only RAM           : 1
 128x12-bit single-port block Read Only RAM            : 1
 128x9-bit single-port block Read Only RAM             : 1
 512x8-bit dual-port block RAM                         : 1
 64x20-bit single-port distributed Read Only RAM       : 1
# MACs                                                 : 6
 8x6-to-19-bit MAC                                     : 1
 8x7-to-21-bit MAC                                     : 1
 8x8-to-20-bit MAC                                     : 1
 9x8-to-18-bit MAC                                     : 1
 9x8-to-21-bit MAC                                     : 2
# Multipliers                                          : 3
 10x8-bit multiplier                                   : 1
 32x8-bit multiplier                                   : 1
 9x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 1
 10-bit subtractor borrow in                           : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 16-bit subtractor                                     : 2
 21-bit adder                                          : 3
 4-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 9
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 20-bit up counter                                     : 2
 27-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 22-bit up accumulator                                 : 1
# Registers                                            : 591
 Flip-Flops                                            : 591
# Comparators                                          : 12
 1-bit comparator greater                              : 1
 11-bit comparator greater                             : 3
 11-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 2
 8-bit comparator lessequal                            : 4
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 123
 1-bit 2-to-1 multiplexer                              : 50
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 15
 16-bit 2-to-1 multiplexer                             : 10
 2-bit 4-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 13
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 13
 9-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <hdmi_clk_bits_0> in Unit <zedboard_hdmi> is equivalent to the following FF/Latch, which will be removed : <hdmi_clk_bits_1> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adau1761_codec/i2c_interface/Inst_i2c/FSM_0> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0011  | 001
 0010  | 010
 0001  | 011
 0100  | 100
-------------------
WARNING:Xst:1710 - FF/Latch <dout_19> (without init value) has a constant value of 0 in block <frequency_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_out_24> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_25> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_26> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_27> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_28> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_29> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_30> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_31> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_32> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_33> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_34> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_35> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_36> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_37> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_38> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_39> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_40> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_41> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_42> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_43> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_44> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_45> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_46> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_47> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_0> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_1> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_2> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_3> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_4> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_5> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_6> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_7> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_8> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_9> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_10> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_11> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_12> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_13> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_14> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_15> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_16> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_17> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_18> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_19> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_20> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_21> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_22> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_23> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_d_0> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_d_1> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_d_2> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_d_3> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_d_4> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_d_5> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_d_6> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_d_7> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance PLLE2_BASE_inst in unit zedboard_hdmi of type PLLE2_BASE has been replaced by PLLE2_ADV

Optimizing unit <dffre_6> ...

Optimizing unit <dff_2> ...

Optimizing unit <dff_4> ...

Optimizing unit <dff_5> ...

Optimizing unit <dffr_6> ...

Optimizing unit <dffr_5> ...

Optimizing unit <lab5_top> ...

Optimizing unit <debouncer> ...

Optimizing unit <mcu> ...

Optimizing unit <song_reader> ...

Optimizing unit <note_player> ...

Optimizing unit <frequency_rom> ...

Optimizing unit <sine_reader> ...

Optimizing unit <i2s_data_interface> ...

Optimizing unit <i2c> ...
WARNING:Xst:1710 - FF/Latch <Inst_i3c2/bitcount_7> (without init value) has a constant value of 0 in block <i2c>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <zedboard_hdmi> ...

Optimizing unit <wave_capture> ...

Optimizing unit <wave_display> ...
