<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2018 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>






<register_page>
  <registers>
    <register execution_state="AArch64" is_register="True" is_internal="True" is_banked="False" is_stub_entry="False">
      <reg_short_name>ID_MMFR1_EL1</reg_short_name>
      <reg_long_name>AArch32 Memory Model Feature Register 1</reg_long_name>
      
      

          <reg_reset_value></reg_reset_value>
      <reg_mappings>
          <reg_mapping>
              
            <mapped_name filename="AArch32-id_mmfr1.xml">ID_MMFR1</mapped_name>
            <mapped_type>Architectural</mapped_type>
              <mapped_execution_state>AArch32</mapped_execution_state>
              <mapped_from_startbit>31</mapped_from_startbit>
              <mapped_from_endbit>0</mapped_from_endbit>

              <mapped_to_startbit>31</mapped_to_startbit>
              <mapped_to_endbit>0</mapped_to_endbit>

          </reg_mapping>
      </reg_mappings>
      <reg_purpose>
        
    
      <purpose_text>
        <para>Provides information about the implemented memory model and memory management support in AArch32 state.</para>

      </purpose_text>
      <purpose_text>
        <para>Must be interpreted with <register_link state="AArch64" id="AArch64-id_mmfr0_el1.xml">ID_MMFR0_EL1</register_link>, <register_link state="AArch64" id="AArch64-id_mmfr2_el1.xml">ID_MMFR2_EL1</register_link>, <register_link state="AArch64" id="AArch64-id_mmfr3_el1.xml">ID_MMFR3_EL1</register_link>, and <register_link state="AArch64" id="AArch64-id_mmfr4_el1.xml">ID_MMFR4_EL1</register_link>.</para>

      </purpose_text>
      <purpose_text>
        <para>For general information about the interpretation of the ID registers see <xref browsertext="'Principles of the ID scheme for fields in ID registers'" filename="D_aarch64_system_register_descriptions.fm" linkend="BABFAFHI"/>.</para>
      </purpose_text>

      </reg_purpose>
      <reg_groups>
          <reg_group>Identification registers</reg_group>
      </reg_groups>
      <reg_configuration>
        

      </reg_configuration>
      <reg_attributes>
          <attributes_text>
            <para>ID_MMFR1_EL1 is a 64-bit register.</para>
          </attributes_text>
      </reg_attributes>
      <reg_fieldsets>
        





  <fields length="64">
      <fields_condition>When AArch32 is supported at any Exception level</fields_condition>
    <text_before_fields>
      
  

    </text_before_fields>
    
        <field
           id="0_63_32"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>63</field_msb>
          <field_lsb>32</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="BPred_31_28"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>BPred</field_name>
          <field_msb>31</field_msb>
          <field_lsb>28</field_lsb>
          <field_description order="before">
          
  <para>Branch Predictor. Indicates branch predictor management requirements. Defined values are:</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0000</field_value>
        <field_value_description>
  <para>No branch predictor, or no MMU present. Implies a fixed MPU configuration.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0001</field_value>
        <field_value_description>
  <para>Branch predictor requires flushing on:</para>
<list type="unordered">
<listitem><content>Enabling or disabling a stage of address translation.</content>
</listitem><listitem><content>Writing new data to instruction locations.</content>
</listitem><listitem><content>Writing new mappings to the translation tables.</content>
</listitem><listitem><content>Changes to the <register_link state="AArch32" id="AArch32-ttbr0.xml">TTBR0</register_link>, <register_link state="AArch32" id="AArch32-ttbr1.xml">TTBR1</register_link>, or <register_link state="AArch32" id="AArch32-ttbcr.xml">TTBCR</register_link> registers.</content>
</listitem><listitem><content>Changes to the ContextID or ASID, or to the FCSE ProcessID if this is supported.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0010</field_value>
        <field_value_description>
  <para>Branch predictor requires flushing on:</para>
<list type="unordered">
<listitem><content>Enabling or disabling a stage of address translation.</content>
</listitem><listitem><content>Writing new data to instruction locations.</content>
</listitem><listitem><content>Writing new mappings to the translation tables.</content>
</listitem><listitem><content>Any change to the <register_link state="AArch32" id="AArch32-ttbr0.xml">TTBR0</register_link>, <register_link state="AArch32" id="AArch32-ttbr1.xml">TTBR1</register_link>, or <register_link state="AArch32" id="AArch32-ttbcr.xml">TTBCR</register_link> registers without a change to the corresponding ContextID or ASID, or FCSE ProcessID if this is supported.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0011</field_value>
        <field_value_description>
  <para>Branch predictor requires flushing only on writing new data to instruction locations.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0100</field_value>
        <field_value_description>
  <para>For execution correctness, branch predictor requires no flushing at any time.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  <para>All other values are reserved.</para>
<para>In Armv8-A, the permitted values are <binarynumber>0b0010</binarynumber>, <binarynumber>0b0011</binarynumber>, and <binarynumber>0b0100</binarynumber>. For values other than <binarynumber>0b0000</binarynumber> and <binarynumber>0b0100</binarynumber> the Arm Architecture Reference Manual, or the product documentation, might give more information about the required maintenance.</para>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="L1TstCln_27_24"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>L1TstCln</field_name>
          <field_msb>27</field_msb>
          <field_lsb>24</field_lsb>
          <field_description order="before">
          
  <para>Level 1 cache Test and Clean. Indicates the supported Level 1 data cache test and clean operations, for Harvard or unified cache implementations. Defined values are:</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0000</field_value>
        <field_value_description>
  <para>None supported.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0001</field_value>
        <field_value_description>
  <para>Supported Level 1 data cache test and clean operations are:</para>
<list type="unordered">
<listitem><content>Test and clean data cache.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0010</field_value>
        <field_value_description>
  <para>As for <binarynumber>0b0001</binarynumber>, and adds:</para>
<list type="unordered">
<listitem><content>Test, clean, and invalidate data cache.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  <para>All other values are reserved.</para>
<para>In Armv8-A, the only permitted value is <binarynumber>0b0000</binarynumber>.</para>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="L1Uni_23_20"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>L1Uni</field_name>
          <field_msb>23</field_msb>
          <field_lsb>20</field_lsb>
          <field_description order="before">
          
  <para>Level 1 Unified cache. Indicates the supported entire Level 1 cache maintenance operations for a unified cache implementation. Defined values are:</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0000</field_value>
        <field_value_description>
  <para>None supported.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0001</field_value>
        <field_value_description>
  <para>Supported entire Level 1 cache operations are:</para>
<list type="unordered">
<listitem><content>Invalidate cache, including branch predictor if appropriate.</content>
</listitem><listitem><content>Invalidate branch predictor, if appropriate.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0010</field_value>
        <field_value_description>
  <para>As for <binarynumber>0b0001</binarynumber>, and adds:</para>
<list type="unordered">
<listitem><content>Clean cache, using a recursive model that uses the cache dirty status bit.</content>
</listitem><listitem><content>Clean and invalidate cache, using a recursive model that uses the cache dirty status bit.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  <para>All other values are reserved.</para>
<para>In Armv8-A, the only permitted value is <binarynumber>0b0000</binarynumber>.</para>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="L1Hvd_19_16"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>L1Hvd</field_name>
          <field_msb>19</field_msb>
          <field_lsb>16</field_lsb>
          <field_description order="before">
          
  <para>Level 1 Harvard cache. Indicates the supported entire Level 1 cache maintenance operations for a Harvard cache implementation. Defined values are:</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0000</field_value>
        <field_value_description>
  <para>None supported.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0001</field_value>
        <field_value_description>
  <para>Supported entire Level 1 cache operations are:</para>
<list type="unordered">
<listitem><content>Invalidate instruction cache, including branch predictor if appropriate.</content>
</listitem><listitem><content>Invalidate branch predictor, if appropriate.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0010</field_value>
        <field_value_description>
  <para>As for <binarynumber>0b0001</binarynumber>, and adds:</para>
<list type="unordered">
<listitem><content>Invalidate data cache.</content>
</listitem><listitem><content>Invalidate data cache and instruction cache, including branch predictor if appropriate.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0011</field_value>
        <field_value_description>
  <para>As for <binarynumber>0b0010</binarynumber>, and adds:</para>
<list type="unordered">
<listitem><content>Clean data cache, using a recursive model that uses the cache dirty status bit.</content>
</listitem><listitem><content>Clean and invalidate data cache, using a recursive model that uses the cache dirty status bit.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  <para>All other values are reserved.</para>
<para>In Armv8-A, the only permitted value is <binarynumber>0b0000</binarynumber>.</para>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="L1UniSW_15_12"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>L1UniSW</field_name>
          <field_msb>15</field_msb>
          <field_lsb>12</field_lsb>
          <field_description order="before">
          
  <para>Level 1 Unified cache by Set/Way. Indicates the supported Level 1 cache line maintenance operations by set/way, for a unified cache implementation. Defined values are:</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0000</field_value>
        <field_value_description>
  <para>None supported.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0001</field_value>
        <field_value_description>
  <para>Supported Level 1 unified cache line maintenance operations by set/way are:</para>
<list type="unordered">
<listitem><content>Clean cache line by set/way.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0010</field_value>
        <field_value_description>
  <para>As for <binarynumber>0b0001</binarynumber>, and adds:</para>
<list type="unordered">
<listitem><content>Clean and invalidate cache line by set/way.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0011</field_value>
        <field_value_description>
  <para>As for <binarynumber>0b0010</binarynumber>, and adds:</para>
<list type="unordered">
<listitem><content>Invalidate cache line by set/way.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  <para>All other values are reserved.</para>
<para>In Armv8-A, the only permitted value is <binarynumber>0b0000</binarynumber>.</para>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="L1HvdSW_11_8"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>L1HvdSW</field_name>
          <field_msb>11</field_msb>
          <field_lsb>8</field_lsb>
          <field_description order="before">
          
  <para>Level 1 Harvard cache by Set/Way. Indicates the supported Level 1 cache line maintenance operations by set/way, for a Harvard cache implementation. Defined values are:</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0000</field_value>
        <field_value_description>
  <para>None supported.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0001</field_value>
        <field_value_description>
  <para>Supported Level 1 Harvard cache line maintenance operations by set/way are:</para>
<list type="unordered">
<listitem><content>Clean data cache line by set/way.</content>
</listitem><listitem><content>Clean and invalidate data cache line by set/way.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0010</field_value>
        <field_value_description>
  <para>As for <binarynumber>0b0001</binarynumber>, and adds:</para>
<list type="unordered">
<listitem><content>Invalidate data cache line by set/way.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0011</field_value>
        <field_value_description>
  <para>As for <binarynumber>0b0010</binarynumber>, and adds:</para>
<list type="unordered">
<listitem><content>Invalidate instruction cache line by set/way.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  <para>All other values are reserved.</para>
<para>In Armv8-A, the only permitted value is <binarynumber>0b0000</binarynumber>.</para>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="L1UniVA_7_4"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>L1UniVA</field_name>
          <field_msb>7</field_msb>
          <field_lsb>4</field_lsb>
          <field_description order="before">
          
  <para>Level 1 Unified cache by Virtual Address. Indicates the supported Level 1 cache line maintenance operations by VA, for a unified cache implementation. Defined values are:</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0000</field_value>
        <field_value_description>
  <para>None supported.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0001</field_value>
        <field_value_description>
  <para>Supported Level 1 unified cache line maintenance operations by VA are:</para>
<list type="unordered">
<listitem><content>Clean cache line by VA.</content>
</listitem><listitem><content>Invalidate cache line by VA.</content>
</listitem><listitem><content>Clean and invalidate cache line by VA.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0010</field_value>
        <field_value_description>
  <para>As for <binarynumber>0b0001</binarynumber>, and adds:</para>
<list type="unordered">
<listitem><content>Invalidate branch predictor by VA, if branch predictor is implemented.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  <para>All other values are reserved.</para>
<para>In Armv8-A, the only permitted value is <binarynumber>0b0000</binarynumber>.</para>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="L1HvdVA_3_0"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>L1HvdVA</field_name>
          <field_msb>3</field_msb>
          <field_lsb>0</field_lsb>
          <field_description order="before">
          
  <para>Level 1 Harvard cache by Virtual Address. Indicates the supported Level 1 cache line maintenance operations by VA, for a Harvard cache implementation. Defined values are:</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0000</field_value>
        <field_value_description>
  <para>None supported.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0001</field_value>
        <field_value_description>
  <para>Supported Level 1 Harvard cache line maintenance operations by VA are:</para>
<list type="unordered">
<listitem><content>Clean data cache line by VA.</content>
</listitem><listitem><content>Invalidate data cache line by VA.</content>
</listitem><listitem><content>Clean and invalidate data cache line by VA.</content>
</listitem><listitem><content>Clean instruction cache line by VA.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b0010</field_value>
        <field_value_description>
  <para>As for <binarynumber>0b0001</binarynumber>, and adds:</para>
<list type="unordered">
<listitem><content>Invalidate branch predictor by VA, if branch predictor is implemented.</content>
</listitem></list>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  <para>All other values are reserved.</para>
<para>In Armv8-A, the only permitted value is <binarynumber>0b0000</binarynumber>.</para>

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
    <text_after_fields>
    
  

    </text_after_fields>
  </fields>
  <fields length="64">
      <fields_condition></fields_condition>
    <text_before_fields>
      
  

    </text_before_fields>
    
        <field
           id="UNKNOWN_63_0"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="UNKNOWN"
        >
          <field_name>UNKNOWN</field_name>
          <field_msb>63</field_msb>
          <field_lsb>0</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>UNKNOWN</arm-defined-word>.</para>
          </field_description>
            <field_values>
               
                 <field_value_name>U</field_value_name>
            </field_values>
      </field>
    <text_after_fields>
    
  

    </text_after_fields>
  </fields>
  <reg_fieldset length="64">
        <fields_condition>When AArch32 is supported at any Exception level</fields_condition>
      
        <fieldat id="0_63_32" msb="63" lsb="32"/>
        <fieldat id="BPred_31_28" msb="31" lsb="28"/>
        <fieldat id="L1TstCln_27_24" msb="27" lsb="24"/>
        <fieldat id="L1Uni_23_20" msb="23" lsb="20"/>
        <fieldat id="L1Hvd_19_16" msb="19" lsb="16"/>
        <fieldat id="L1UniSW_15_12" msb="15" lsb="12"/>
        <fieldat id="L1HvdSW_11_8" msb="11" lsb="8"/>
        <fieldat id="L1UniVA_7_4" msb="7" lsb="4"/>
        <fieldat id="L1HvdVA_3_0" msb="3" lsb="0"/>
    </reg_fieldset>
  <reg_fieldset length="64">
        <fields_condition></fields_condition>
      
        <fieldat id="UNKNOWN_63_0" msb="63" lsb="0"/>
    </reg_fieldset>

      </reg_fieldsets>
      


<access_mechanisms>
  


      <access_mechanism accessor="MRS ID_MMFR1_EL1">
        <encoding>
          
          <access_instruction>MRS &lt;Xt&gt;, ID_MMFR1_EL1</access_instruction>
            
            <enc n="op0" v="0b11"/>
            
            <enc n="op1" v="0b000"/>
            
            <enc n="CRn" v="0b0000"/>
            
            <enc n="CRm" v="0b0001"/>
            
            <enc n="op2" v="0b101"/>
        </encoding>
          <access_permission>
            <ps name="MRS" sections="1" secttype="access_permission">
              <pstext>
if PSTATE.EL == EL0 then
    if IsFeatureImplemented("FEAT_IDST") then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return ID_MMFR1_EL1;
elsif PSTATE.EL == EL2 then
    return ID_MMFR1_EL1;
elsif PSTATE.EL == EL3 then
    return ID_MMFR1_EL1;
              </pstext>
            </ps>
          </access_permission>
      </access_mechanism>
</access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>01/07/2020 15:57; 80324f0b9997bede489cc15ad1565345720bcd2a</timestamp>
</register_page>