// Seed: 351838098
module module_0 (
    output supply0 id_0,
    input  supply0 id_1,
    output supply1 id_2
);
  supply0 id_4, id_5, id_6;
  id_7 :
  assert property (@(posedge id_4 == id_1) 1'b0) id_4 = (1);
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wor id_3,
    input wire id_4,
    output supply0 id_5,
    output wor id_6
);
  tri0 id_8, id_9;
  assign id_8 = 1;
  module_0(
      id_5, id_1, id_5
  );
endmodule
