--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4769076 paths analyzed, 348 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.597ns.
--------------------------------------------------------------------------------
Slack:                  2.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.546ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A2       net (fanout=18)       1.852   M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M0       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X13Y46.A3      net (fanout=7)        1.604   M_mymultiplier_mult[0]
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     17.546ns (5.612ns logic, 11.934ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  2.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.533ns (Levels of Logic = 8)
  Clock Path Skew:      0.041ns (0.699 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A2       net (fanout=18)       1.852   M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M0       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X13Y46.A3      net (fanout=7)        1.604   M_mymultiplier_mult[0]
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y48.BX       net (fanout=2)        0.667   M_state_q_FSM_FFd6-In
    SLICE_X5Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.533ns (5.612ns logic, 11.921ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  2.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.453ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A2       net (fanout=18)       1.852   M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M3       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X5Y46.A5       net (fanout=2)        2.252   myalu/M_mymultiplier_mult[3]
    SLICE_X5Y46.A        Tilo                  0.259   N167
                                                       myalu/Mmux_out510_1
    SLICE_X5Y46.C2       net (fanout=18)       0.568   Mmux_out510
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     17.453ns (5.612ns logic, 11.841ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  2.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.440ns (Levels of Logic = 8)
  Clock Path Skew:      0.041ns (0.699 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A2       net (fanout=18)       1.852   M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M3       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X5Y46.A5       net (fanout=2)        2.252   myalu/M_mymultiplier_mult[3]
    SLICE_X5Y46.A        Tilo                  0.259   N167
                                                       myalu/Mmux_out510_1
    SLICE_X5Y46.C2       net (fanout=18)       0.568   Mmux_out510
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y48.BX       net (fanout=2)        0.667   M_state_q_FSM_FFd6-In
    SLICE_X5Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.440ns (5.612ns logic, 11.828ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  2.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.348ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A2       net (fanout=18)       1.852   M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M3       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X5Y46.A5       net (fanout=2)        2.252   myalu/M_mymultiplier_mult[3]
    SLICE_X5Y46.A        Tilo                  0.259   N167
                                                       myalu/Mmux_out510_1
    SLICE_X4Y48.A4       net (fanout=18)       0.741   Mmux_out510
    SLICE_X4Y48.A        Tilo                  0.254   M_state_q_FSM_FFd6-In2
                                                       M_state_q_FSM_FFd5-In21
    SLICE_X4Y48.C1       net (fanout=2)        0.540   M_state_q_FSM_FFd5-In2
    SLICE_X4Y48.C        Tilo                  0.255   M_state_q_FSM_FFd6-In2
                                                       M_state_q_FSM_FFd6-In2
    SLICE_X12Y46.A3      net (fanout=2)        1.359   M_state_q_FSM_FFd6-In2
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     17.348ns (5.608ns logic, 11.740ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  2.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.335ns (Levels of Logic = 8)
  Clock Path Skew:      0.041ns (0.699 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A2       net (fanout=18)       1.852   M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M3       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X5Y46.A5       net (fanout=2)        2.252   myalu/M_mymultiplier_mult[3]
    SLICE_X5Y46.A        Tilo                  0.259   N167
                                                       myalu/Mmux_out510_1
    SLICE_X4Y48.A4       net (fanout=18)       0.741   Mmux_out510
    SLICE_X4Y48.A        Tilo                  0.254   M_state_q_FSM_FFd6-In2
                                                       M_state_q_FSM_FFd5-In21
    SLICE_X4Y48.C1       net (fanout=2)        0.540   M_state_q_FSM_FFd5-In2
    SLICE_X4Y48.C        Tilo                  0.255   M_state_q_FSM_FFd6-In2
                                                       M_state_q_FSM_FFd6-In2
    SLICE_X12Y46.A3      net (fanout=2)        1.359   M_state_q_FSM_FFd6-In2
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y48.BX       net (fanout=2)        0.667   M_state_q_FSM_FFd6-In
    SLICE_X5Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.335ns (5.608ns logic, 11.727ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  2.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.059ns (Levels of Logic = 10)
  Clock Path Skew:      -0.087ns (0.635 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X5Y40.D1       net (fanout=13)       1.748   M_state_q_FSM_FFd5_2
    SLICE_X5Y40.D        Tilo                  0.259   Mmux_M_myalu_a122
                                                       Mmux_M_myalu_a1221
    SLICE_X9Y40.B2       net (fanout=8)        1.388   Mmux_M_myalu_a122
    SLICE_X9Y40.B        Tilo                  0.259   M_myalu_b[6]
                                                       Mmux_M_myalu_a1223_1
    SLICE_X8Y39.AX       net (fanout=17)       0.772   Mmux_M_myalu_a1223
    SLICE_X8Y39.AMUX     Taxa                  0.298   myalu/myadder/myadder/Maddsub_sum_cy[3]
                                                       myalu/myadder/myadder/Maddsub_sum_cy<3>
    SLICE_X11Y41.B2      net (fanout=2)        1.406   myalu/M_myadder_s[0]
    SLICE_X11Y41.B       Tilo                  0.259   myalu/N97
                                                       myalu/Mmux_out21
    SLICE_X4Y44.B3       net (fanout=1)        1.676   myalu/Mmux_out2
    SLICE_X4Y44.B        Tilo                  0.254   N132
                                                       myalu/Mmux_out25
    SLICE_X13Y46.A1      net (fanout=8)        1.674   Mmux_out28
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     17.059ns (3.204ns logic, 13.855ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  2.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.094ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A2       net (fanout=18)       1.852   M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M3       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X5Y46.A5       net (fanout=2)        2.252   myalu/M_mymultiplier_mult[3]
    SLICE_X5Y46.A        Tilo                  0.259   N167
                                                       myalu/Mmux_out510_1
    SLICE_X12Y46.D5      net (fanout=18)       1.330   Mmux_out510
    SLICE_X12Y46.D       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In5321
    SLICE_X12Y46.B1      net (fanout=2)        0.543   M_state_q_FSM_FFd6-In532
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     17.094ns (5.607ns logic, 11.487ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  2.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.983ns (Levels of Logic = 10)
  Clock Path Skew:      -0.087ns (0.635 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X7Y38.C6       net (fanout=13)       1.550   M_state_q_FSM_FFd5_2
    SLICE_X7Y38.C        Tilo                  0.259   N36
                                                       Mmux_M_myalu_a2_SW0
    SLICE_X7Y37.B2       net (fanout=1)        1.134   N36
    SLICE_X7Y37.B        Tilo                  0.259   M_myalu_a[2]
                                                       Mmux_M_myalu_a2
    SLICE_X8Y39.A4       net (fanout=12)       0.990   M_myalu_a[0]
    SLICE_X8Y39.AMUX     Topaa                 0.456   myalu/myadder/myadder/Maddsub_sum_cy[3]
                                                       myalu/myadder/myadder/Maddsub_sum_lut<0>
                                                       myalu/myadder/myadder/Maddsub_sum_cy<3>
    SLICE_X11Y41.B2      net (fanout=2)        1.406   myalu/M_myadder_s[0]
    SLICE_X11Y41.B       Tilo                  0.259   myalu/N97
                                                       myalu/Mmux_out21
    SLICE_X4Y44.B3       net (fanout=1)        1.676   myalu/Mmux_out2
    SLICE_X4Y44.B        Tilo                  0.254   N132
                                                       myalu/Mmux_out25
    SLICE_X13Y46.A1      net (fanout=8)        1.674   Mmux_out28
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     16.983ns (3.362ns logic, 13.621ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  2.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.046ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.332 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X5Y40.D1       net (fanout=13)       1.748   M_state_q_FSM_FFd5_2
    SLICE_X5Y40.D        Tilo                  0.259   Mmux_M_myalu_a122
                                                       Mmux_M_myalu_a1221
    SLICE_X9Y40.B2       net (fanout=8)        1.388   Mmux_M_myalu_a122
    SLICE_X9Y40.B        Tilo                  0.259   M_myalu_b[6]
                                                       Mmux_M_myalu_a1223_1
    SLICE_X8Y39.AX       net (fanout=17)       0.772   Mmux_M_myalu_a1223
    SLICE_X8Y39.AMUX     Taxa                  0.298   myalu/myadder/myadder/Maddsub_sum_cy[3]
                                                       myalu/myadder/myadder/Maddsub_sum_cy<3>
    SLICE_X11Y41.B2      net (fanout=2)        1.406   myalu/M_myadder_s[0]
    SLICE_X11Y41.B       Tilo                  0.259   myalu/N97
                                                       myalu/Mmux_out21
    SLICE_X4Y44.B3       net (fanout=1)        1.676   myalu/Mmux_out2
    SLICE_X4Y44.B        Tilo                  0.254   N132
                                                       myalu/Mmux_out25
    SLICE_X13Y46.A1      net (fanout=8)        1.674   Mmux_out28
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y48.BX       net (fanout=2)        0.667   M_state_q_FSM_FFd6-In
    SLICE_X5Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.046ns (3.204ns logic, 13.842ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  2.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.081ns (Levels of Logic = 8)
  Clock Path Skew:      0.041ns (0.699 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A2       net (fanout=18)       1.852   M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M3       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X5Y46.A5       net (fanout=2)        2.252   myalu/M_mymultiplier_mult[3]
    SLICE_X5Y46.A        Tilo                  0.259   N167
                                                       myalu/Mmux_out510_1
    SLICE_X12Y46.D5      net (fanout=18)       1.330   Mmux_out510
    SLICE_X12Y46.D       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In5321
    SLICE_X12Y46.B1      net (fanout=2)        0.543   M_state_q_FSM_FFd6-In532
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y48.BX       net (fanout=2)        0.667   M_state_q_FSM_FFd6-In
    SLICE_X5Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     17.081ns (5.607ns logic, 11.474ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  2.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.932ns (Levels of Logic = 8)
  Clock Path Skew:      -0.087ns (0.635 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.476   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_1
    SLICE_X7Y40.A1       net (fanout=12)       1.664   M_state_q_FSM_FFd5_1
    SLICE_X7Y40.A        Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       Mmux_M_myalu_a6511
    SLICE_X9Y39.C5       net (fanout=18)       1.013   Mmux_M_myalu_a651
    SLICE_X9Y39.C        Tilo                  0.259   N38
                                                       Mmux_M_myalu_b4
    DSP48_X0Y10.A3       net (fanout=4)        1.802   M_myalu_b[3]
    DSP48_X0Y10.M0       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X13Y46.A3      net (fanout=7)        1.604   M_mymultiplier_mult[0]
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     16.932ns (5.658ns logic, 11.274ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  2.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.917ns (Levels of Logic = 9)
  Clock Path Skew:      -0.087ns (0.635 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.476   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_1
    SLICE_X9Y40.A2       net (fanout=12)       1.706   M_state_q_FSM_FFd5_1
    SLICE_X9Y40.A        Tilo                  0.259   M_myalu_b[6]
                                                       _n1286<5>1
    SLICE_X18Y60.D1      net (fanout=41)       2.817   _n1286
    SLICE_X18Y60.D       Tilo                  0.235   M_myalu_alufn[3]
                                                       Mmux_M_myalu_a1271
    SLICE_X10Y43.CX      net (fanout=9)        2.066   M_myalu_alufn[3]
    SLICE_X10Y43.CMUX    Tcxc                  0.192   Mmux_M_myalu_a125
                                                       myalu/Mmux_out61
    SLICE_X4Y46.B3       net (fanout=2)        1.230   myalu/Mmux_out6
    SLICE_X4Y46.B        Tilo                  0.254   N171
                                                       myalu/Mmux_out68_SW0
    SLICE_X4Y49.A2       net (fanout=4)        1.338   N72
    SLICE_X4Y49.A        Tilo                  0.254   N136
                                                       myalu/Mmux_out69
    SLICE_X5Y46.C4       net (fanout=31)       1.068   M_myalu_out[4]
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     16.917ns (2.810ns logic, 14.107ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  2.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.974ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.330 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_2
    SLICE_X5Y37.A4       net (fanout=18)       1.280   M_state_q_FSM_FFd4_2
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M0       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X13Y46.A3      net (fanout=7)        1.604   M_mymultiplier_mult[0]
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     16.974ns (5.612ns logic, 11.362ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  2.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.970ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.332 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_2
    SLICE_X7Y38.C6       net (fanout=13)       1.550   M_state_q_FSM_FFd5_2
    SLICE_X7Y38.C        Tilo                  0.259   N36
                                                       Mmux_M_myalu_a2_SW0
    SLICE_X7Y37.B2       net (fanout=1)        1.134   N36
    SLICE_X7Y37.B        Tilo                  0.259   M_myalu_a[2]
                                                       Mmux_M_myalu_a2
    SLICE_X8Y39.A4       net (fanout=12)       0.990   M_myalu_a[0]
    SLICE_X8Y39.AMUX     Topaa                 0.456   myalu/myadder/myadder/Maddsub_sum_cy[3]
                                                       myalu/myadder/myadder/Maddsub_sum_lut<0>
                                                       myalu/myadder/myadder/Maddsub_sum_cy<3>
    SLICE_X11Y41.B2      net (fanout=2)        1.406   myalu/M_myadder_s[0]
    SLICE_X11Y41.B       Tilo                  0.259   myalu/N97
                                                       myalu/Mmux_out21
    SLICE_X4Y44.B3       net (fanout=1)        1.676   myalu/Mmux_out2
    SLICE_X4Y44.B        Tilo                  0.254   N132
                                                       myalu/Mmux_out25
    SLICE_X13Y46.A1      net (fanout=8)        1.674   Mmux_out28
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y48.BX       net (fanout=2)        0.667   M_state_q_FSM_FFd6-In
    SLICE_X5Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     16.970ns (3.362ns logic, 13.608ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  2.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.985ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.BQ       Tcko                  0.430   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_1
    SLICE_X5Y37.A1       net (fanout=18)       1.291   M_state_q_FSM_FFd6_1
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M0       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X13Y46.A3      net (fanout=7)        1.604   M_mymultiplier_mult[0]
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     16.985ns (5.612ns logic, 11.373ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  2.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.889ns (Levels of Logic = 10)
  Clock Path Skew:      -0.087ns (0.635 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.476   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y38.C1       net (fanout=12)       1.902   M_state_q_FSM_FFd5_1
    SLICE_X6Y38.C        Tilo                  0.235   M_myalu_a[4]
                                                       _n1286<5>1_1
    SLICE_X5Y39.D4       net (fanout=15)       0.568   _n1286<5>1
    SLICE_X5Y39.D        Tilo                  0.259   M_myalu_b[0]
                                                       Mmux_M_myalu_b11
    SLICE_X8Y39.A2       net (fanout=28)       1.134   M_myalu_b[0]
    SLICE_X8Y39.AMUX     Topaa                 0.456   myalu/myadder/myadder/Maddsub_sum_cy[3]
                                                       myalu/myadder/myadder/Maddsub_sum_lut<0>
                                                       myalu/myadder/myadder/Maddsub_sum_cy<3>
    SLICE_X11Y41.B2      net (fanout=2)        1.406   myalu/M_myadder_s[0]
    SLICE_X11Y41.B       Tilo                  0.259   myalu/N97
                                                       myalu/Mmux_out21
    SLICE_X4Y44.B3       net (fanout=1)        1.676   myalu/Mmux_out2
    SLICE_X4Y44.B        Tilo                  0.254   N132
                                                       myalu/Mmux_out25
    SLICE_X13Y46.A1      net (fanout=8)        1.674   Mmux_out28
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     16.889ns (3.338ns logic, 13.551ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  3.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.946ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A2       net (fanout=18)       1.852   M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M4       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X4Y49.A6       net (fanout=3)        1.250   M_mymultiplier_mult[4]
    SLICE_X4Y49.A        Tilo                  0.254   N136
                                                       myalu/Mmux_out69
    SLICE_X5Y46.C4       net (fanout=31)       1.068   M_myalu_out[4]
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     16.946ns (5.607ns logic, 11.339ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  3.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.919ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.332 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.476   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_1
    SLICE_X7Y40.A1       net (fanout=12)       1.664   M_state_q_FSM_FFd5_1
    SLICE_X7Y40.A        Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       Mmux_M_myalu_a6511
    SLICE_X9Y39.C5       net (fanout=18)       1.013   Mmux_M_myalu_a651
    SLICE_X9Y39.C        Tilo                  0.259   N38
                                                       Mmux_M_myalu_b4
    DSP48_X0Y10.A3       net (fanout=4)        1.802   M_myalu_b[3]
    DSP48_X0Y10.M0       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X13Y46.A3      net (fanout=7)        1.604   M_mymultiplier_mult[0]
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y48.BX       net (fanout=2)        0.667   M_state_q_FSM_FFd6-In
    SLICE_X5Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     16.919ns (5.658ns logic, 11.261ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  3.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.972ns (Levels of Logic = 8)
  Clock Path Skew:      0.040ns (0.699 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.BQ       Tcko                  0.430   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_1
    SLICE_X5Y37.A1       net (fanout=18)       1.291   M_state_q_FSM_FFd6_1
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M0       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X13Y46.A3      net (fanout=7)        1.604   M_mymultiplier_mult[0]
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y48.BX       net (fanout=2)        0.667   M_state_q_FSM_FFd6-In
    SLICE_X5Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     16.972ns (5.612ns logic, 11.360ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  3.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.839ns (Levels of Logic = 8)
  Clock Path Skew:      -0.087ns (0.635 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.476   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_1
    SLICE_X7Y40.A1       net (fanout=12)       1.664   M_state_q_FSM_FFd5_1
    SLICE_X7Y40.A        Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       Mmux_M_myalu_a6511
    SLICE_X9Y39.C5       net (fanout=18)       1.013   Mmux_M_myalu_a651
    SLICE_X9Y39.C        Tilo                  0.259   N38
                                                       Mmux_M_myalu_b4
    DSP48_X0Y10.A3       net (fanout=4)        1.802   M_myalu_b[3]
    DSP48_X0Y10.M3       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X5Y46.A5       net (fanout=2)        2.252   myalu/M_mymultiplier_mult[3]
    SLICE_X5Y46.A        Tilo                  0.259   N167
                                                       myalu/Mmux_out510_1
    SLICE_X5Y46.C2       net (fanout=18)       0.568   Mmux_out510
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     16.839ns (5.658ns logic, 11.181ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  3.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.835ns (Levels of Logic = 8)
  Clock Path Skew:      -0.087ns (0.635 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.476   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_1
    SLICE_X5Y37.A6       net (fanout=12)       1.095   M_state_q_FSM_FFd5_1
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M0       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X13Y46.A3      net (fanout=7)        1.604   M_mymultiplier_mult[0]
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     16.835ns (5.658ns logic, 11.177ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  3.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.961ns (Levels of Logic = 8)
  Clock Path Skew:      0.040ns (0.699 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_2
    SLICE_X5Y37.A4       net (fanout=18)       1.280   M_state_q_FSM_FFd4_2
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M0       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X13Y46.A3      net (fanout=7)        1.604   M_mymultiplier_mult[0]
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y48.BX       net (fanout=2)        0.667   M_state_q_FSM_FFd6-In
    SLICE_X5Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     16.961ns (5.612ns logic, 11.349ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  3.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.904ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.332 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.476   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_1
    SLICE_X9Y40.A2       net (fanout=12)       1.706   M_state_q_FSM_FFd5_1
    SLICE_X9Y40.A        Tilo                  0.259   M_myalu_b[6]
                                                       _n1286<5>1
    SLICE_X18Y60.D1      net (fanout=41)       2.817   _n1286
    SLICE_X18Y60.D       Tilo                  0.235   M_myalu_alufn[3]
                                                       Mmux_M_myalu_a1271
    SLICE_X10Y43.CX      net (fanout=9)        2.066   M_myalu_alufn[3]
    SLICE_X10Y43.CMUX    Tcxc                  0.192   Mmux_M_myalu_a125
                                                       myalu/Mmux_out61
    SLICE_X4Y46.B3       net (fanout=2)        1.230   myalu/Mmux_out6
    SLICE_X4Y46.B        Tilo                  0.254   N171
                                                       myalu/Mmux_out68_SW0
    SLICE_X4Y49.A2       net (fanout=4)        1.338   N72
    SLICE_X4Y49.A        Tilo                  0.254   N136
                                                       myalu/Mmux_out69
    SLICE_X5Y46.C4       net (fanout=31)       1.068   M_myalu_out[4]
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y48.BX       net (fanout=2)        0.667   M_state_q_FSM_FFd6-In
    SLICE_X5Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     16.904ns (2.810ns logic, 14.094ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  3.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.898ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.330 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A2       net (fanout=18)       1.852   M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X5Y39.D3       net (fanout=15)       0.649   _n1380
    SLICE_X5Y39.D        Tilo                  0.259   M_myalu_b[0]
                                                       Mmux_M_myalu_b11
    SLICE_X8Y39.A2       net (fanout=28)       1.134   M_myalu_b[0]
    SLICE_X8Y39.AMUX     Topaa                 0.456   myalu/myadder/myadder/Maddsub_sum_cy[3]
                                                       myalu/myadder/myadder/Maddsub_sum_lut<0>
                                                       myalu/myadder/myadder/Maddsub_sum_cy<3>
    SLICE_X11Y41.B2      net (fanout=2)        1.406   myalu/M_myadder_s[0]
    SLICE_X11Y41.B       Tilo                  0.259   myalu/N97
                                                       myalu/Mmux_out21
    SLICE_X4Y44.B3       net (fanout=1)        1.676   myalu/Mmux_out2
    SLICE_X4Y44.B        Tilo                  0.254   N132
                                                       myalu/Mmux_out25
    SLICE_X13Y46.A1      net (fanout=8)        1.674   Mmux_out28
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     16.898ns (3.316ns logic, 13.582ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  3.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.881ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.330 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_2
    SLICE_X5Y37.A4       net (fanout=18)       1.280   M_state_q_FSM_FFd4_2
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M3       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X5Y46.A5       net (fanout=2)        2.252   myalu/M_mymultiplier_mult[3]
    SLICE_X5Y46.A        Tilo                  0.259   N167
                                                       myalu/Mmux_out510_1
    SLICE_X5Y46.C2       net (fanout=18)       0.568   Mmux_out510
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     16.881ns (5.612ns logic, 11.269ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  3.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.808ns (Levels of Logic = 10)
  Clock Path Skew:      -0.087ns (0.635 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.476   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_1
    SLICE_X9Y40.A2       net (fanout=12)       1.706   M_state_q_FSM_FFd5_1
    SLICE_X9Y40.A        Tilo                  0.259   M_myalu_b[6]
                                                       _n1286<5>1
    SLICE_X5Y40.B5       net (fanout=41)       0.829   _n1286
    SLICE_X5Y40.B        Tilo                  0.259   Mmux_M_myalu_a122
                                                       Mmux_M_myalu_a1223_2
    SLICE_X8Y39.A3       net (fanout=8)        0.964   Mmux_M_myalu_a1223_1
    SLICE_X8Y39.AMUX     Topaa                 0.456   myalu/myadder/myadder/Maddsub_sum_cy[3]
                                                       myalu/myadder/myadder/Maddsub_sum_lut<0>
                                                       myalu/myadder/myadder/Maddsub_sum_cy<3>
    SLICE_X11Y41.B2      net (fanout=2)        1.406   myalu/M_myadder_s[0]
    SLICE_X11Y41.B       Tilo                  0.259   myalu/N97
                                                       myalu/Mmux_out21
    SLICE_X4Y44.B3       net (fanout=1)        1.676   myalu/Mmux_out2
    SLICE_X4Y44.B        Tilo                  0.254   N132
                                                       myalu/Mmux_out25
    SLICE_X13Y46.A1      net (fanout=8)        1.674   Mmux_out28
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     16.808ns (3.362ns logic, 13.446ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  3.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.892ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.BQ       Tcko                  0.430   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_1
    SLICE_X5Y37.A1       net (fanout=18)       1.291   M_state_q_FSM_FFd6_1
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M3       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X5Y46.A5       net (fanout=2)        2.252   myalu/M_mymultiplier_mult[3]
    SLICE_X5Y46.A        Tilo                  0.259   N167
                                                       myalu/Mmux_out510_1
    SLICE_X5Y46.C2       net (fanout=18)       0.568   Mmux_out510
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y45.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd6-In
    SLICE_X5Y45.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     16.892ns (5.612ns logic, 11.280ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  3.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.933ns (Levels of Logic = 8)
  Clock Path Skew:      0.041ns (0.699 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_3
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A2       net (fanout=18)       1.852   M_state_q_FSM_FFd3_2
    SLICE_X5Y37.A        Tilo                  0.259   M_myalu_b[1]
                                                       _n1380<5>1
    SLICE_X9Y42.B5       net (fanout=15)       1.892   _n1380
    SLICE_X9Y42.B        Tilo                  0.259   myalu/N239
                                                       Mmux_M_myalu_b5
    DSP48_X0Y10.A4       net (fanout=4)        1.395   M_myalu_b[4]
    DSP48_X0Y10.M4       Tdspdo_A_M            3.265   myalu/myadder/mymultiplier/Mmult_n0003
                                                       myalu/myadder/mymultiplier/Mmult_n0003
    SLICE_X4Y49.A6       net (fanout=3)        1.250   M_mymultiplier_mult[4]
    SLICE_X4Y49.A        Tilo                  0.254   N136
                                                       myalu/Mmux_out69
    SLICE_X5Y46.C4       net (fanout=31)       1.068   M_myalu_out[4]
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y48.BX       net (fanout=2)        0.667   M_state_q_FSM_FFd6-In
    SLICE_X5Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     16.933ns (5.607ns logic, 11.326ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  3.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.876ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.332 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.476   M_state_q_FSM_FFd5_2
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y38.C1       net (fanout=12)       1.902   M_state_q_FSM_FFd5_1
    SLICE_X6Y38.C        Tilo                  0.235   M_myalu_a[4]
                                                       _n1286<5>1_1
    SLICE_X5Y39.D4       net (fanout=15)       0.568   _n1286<5>1
    SLICE_X5Y39.D        Tilo                  0.259   M_myalu_b[0]
                                                       Mmux_M_myalu_b11
    SLICE_X8Y39.A2       net (fanout=28)       1.134   M_myalu_b[0]
    SLICE_X8Y39.AMUX     Topaa                 0.456   myalu/myadder/myadder/Maddsub_sum_cy[3]
                                                       myalu/myadder/myadder/Maddsub_sum_lut<0>
                                                       myalu/myadder/myadder/Maddsub_sum_cy<3>
    SLICE_X11Y41.B2      net (fanout=2)        1.406   myalu/M_myadder_s[0]
    SLICE_X11Y41.B       Tilo                  0.259   myalu/N97
                                                       myalu/Mmux_out21
    SLICE_X4Y44.B3       net (fanout=1)        1.676   myalu/Mmux_out2
    SLICE_X4Y44.B        Tilo                  0.254   N132
                                                       myalu/Mmux_out25
    SLICE_X13Y46.A1      net (fanout=8)        1.674   Mmux_out28
    SLICE_X13Y46.A       Tilo                  0.259   _n0893_inv
                                                       myalu/Mmux_out29_2
    SLICE_X5Y46.C5       net (fanout=13)       1.309   Mmux_out292
    SLICE_X5Y46.C        Tilo                  0.259   N167
                                                       M_myalu_out[7]_GND_1_o_equal_69_o<7>1_SW1
    SLICE_X12Y46.B3      net (fanout=1)        1.659   N114
    SLICE_X12Y46.B       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A4      net (fanout=1)        0.514   M_state_q_FSM_FFd6-In13
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd6-In532
                                                       M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B4       net (fanout=1)        1.029   M_state_q_FSM_FFd6-In15
    SLICE_X5Y45.B        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X5Y48.BX       net (fanout=2)        0.667   M_state_q_FSM_FFd6-In
    SLICE_X5Y48.CLK      Tdick                 0.114   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     16.876ns (3.338ns logic, 13.538ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5_2/CLK
  Logical resource: M_state_q_FSM_FFd5_1/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5_2/CLK
  Logical resource: M_state_q_FSM_FFd5_2/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd6_1/CLK
  Logical resource: M_state_q_FSM_FFd6_2/CK
  Location pin: SLICE_X5Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd6_1/CLK
  Logical resource: M_state_q_FSM_FFd6_1/CK
  Location pin: SLICE_X5Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd6/CLK
  Logical resource: M_state_q_FSM_FFd5/CK
  Location pin: SLICE_X5Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd6/CLK
  Logical resource: M_state_q_FSM_FFd6/CK
  Location pin: SLICE_X5Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_3/CLK
  Logical resource: M_state_q_FSM_FFd1_1/CK
  Location pin: SLICE_X7Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_3/CLK
  Logical resource: M_state_q_FSM_FFd1_2/CK
  Location pin: SLICE_X7Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_3/CLK
  Logical resource: M_state_q_FSM_FFd1_3/CK
  Location pin: SLICE_X7Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X7Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X7Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.597|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4769076 paths, 0 nets, and 2046 connections

Design statistics:
   Minimum period:  17.597ns{1}   (Maximum frequency:  56.828MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 16 16:16:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



