Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jun 14 16:57:04 2019
| Host         : DESKTOP-0K7MQOL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file QAM_Hierarchical_timing_summary_routed.rpt -pb QAM_Hierarchical_timing_summary_routed.pb -rpx QAM_Hierarchical_timing_summary_routed.rpx -warn_on_violation
| Design       : QAM_Hierarchical
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.386        0.000                      0                   80        0.170        0.000                      0                   80        3.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
pll_clk_125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll_clk_125         2.386        0.000                      0                   80        0.170        0.000                      0                   80        3.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_125
  To Clock:  pll_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        2.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/u_ddfs_osc/cos_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_clk_125 rise@8.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 1.519ns (27.537%)  route 3.997ns (72.463%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 12.366 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.741     4.964    u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/CLK
    SLICE_X38Y18         FDCE                                         r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDCE (Prop_fdce_C_Q)         0.478     5.442 r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[0]/Q
                         net (fo=52, routed)          2.349     7.791    u_qam_mod/u_ddfs_osc/LUT_4096_COS/Q[0]
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.295     8.086 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[1]_i_48/O
                         net (fo=1, routed)           0.872     8.959    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[1]_i_48_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.083 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[1]_i_20/O
                         net (fo=1, routed)           0.000     9.083    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[1]_i_20_n_0
    SLICE_X31Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     9.295 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out_reg[1]_i_7/O
                         net (fo=1, routed)           0.000     9.295    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out_reg[1]_i_7_n_0
    SLICE_X31Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     9.389 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out_reg[1]_i_2/O
                         net (fo=1, routed)           0.775    10.164    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out_reg[1]_i_2_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.316    10.480 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[1]_i_1/O
                         net (fo=1, routed)           0.000    10.480    u_qam_mod/u_ddfs_osc/LUT_4096_COS_n_4
    SLICE_X32Y25         FDCE                                         r  u_qam_mod/u_ddfs_osc/cos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.483    12.366    u_qam_mod/u_ddfs_osc/CLK
    SLICE_X32Y25         FDCE                                         r  u_qam_mod/u_ddfs_osc/cos_out_reg[1]/C
                         clock pessimism              0.455    12.821    
                         clock uncertainty           -0.035    12.786    
    SLICE_X32Y25         FDCE (Setup_fdce_C_D)        0.081    12.867    u_qam_mod/u_ddfs_osc/cos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/u_ddfs_osc/sine_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_clk_125 rise@8.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.565ns (29.399%)  route 3.758ns (70.602%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 12.444 - 8.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.745     4.968    u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/CLK
    SLICE_X40Y17         FDCE                                         r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.456     5.424 r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg_rep[2]/Q
                         net (fo=78, routed)          2.096     7.520    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/Q[2]
    SLICE_X38Y26         LUT5 (Prop_lut5_I2_O)        0.146     7.666 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[5]_i_5/O
                         net (fo=7, routed)           0.687     8.354    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[5]_i_5_n_0
    SLICE_X38Y27         LUT4 (Prop_lut4_I2_O)        0.328     8.682 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[3]_i_15/O
                         net (fo=1, routed)           0.680     9.362    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[3]_i_15_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.486 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[3]_i_7/O
                         net (fo=1, routed)           0.000     9.486    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[3]_i_7_n_0
    SLICE_X38Y27         MUXF7 (Prop_muxf7_I1_O)      0.214     9.700 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out_reg[3]_i_3/O
                         net (fo=1, routed)           0.295     9.994    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out_reg[3]_i_3_n_0
    SLICE_X36Y27         LUT3 (Prop_lut3_I2_O)        0.297    10.291 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[3]_i_1/O
                         net (fo=1, routed)           0.000    10.291    u_qam_mod/u_ddfs_osc/LUT_4096_SIN_n_2
    SLICE_X36Y27         FDCE                                         r  u_qam_mod/u_ddfs_osc/sine_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.561    12.444    u_qam_mod/u_ddfs_osc/CLK
    SLICE_X36Y27         FDCE                                         r  u_qam_mod/u_ddfs_osc/sine_out_reg[3]/C
                         clock pessimism              0.455    12.899    
                         clock uncertainty           -0.035    12.864    
    SLICE_X36Y27         FDCE (Setup_fdce_C_D)        0.031    12.895    u_qam_mod/u_ddfs_osc/sine_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/u_ddfs_osc/cos_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_clk_125 rise@8.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.727ns (33.259%)  route 3.466ns (66.741%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 12.366 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.743     4.966    u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/CLK
    SLICE_X38Y17         FDCE                                         r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.484 f  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[2]/Q
                         net (fo=78, routed)          2.411     7.895    u_qam_mod/u_ddfs_osc/LUT_4096_COS/Q[2]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.154     8.049 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[4]_i_6/O
                         net (fo=2, routed)           0.280     8.329    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[4]_i_6_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I3_O)        0.327     8.656 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[0]_i_13/O
                         net (fo=1, routed)           0.000     8.656    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[0]_i_13_n_0
    SLICE_X35Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.873 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.774     9.647    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out_reg[0]_i_4_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.299     9.946 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[0]_i_2/O
                         net (fo=1, routed)           0.000     9.946    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[0]_i_2_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    10.158 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.158    u_qam_mod/u_ddfs_osc/LUT_4096_COS_n_5
    SLICE_X35Y24         FDCE                                         r  u_qam_mod/u_ddfs_osc/cos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.483    12.366    u_qam_mod/u_ddfs_osc/CLK
    SLICE_X35Y24         FDCE                                         r  u_qam_mod/u_ddfs_osc/cos_out_reg[0]/C
                         clock pessimism              0.455    12.821    
                         clock uncertainty           -0.035    12.786    
    SLICE_X35Y24         FDCE (Setup_fdce_C_D)        0.064    12.850    u_qam_mod/u_ddfs_osc/cos_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/u_ddfs_osc/sine_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_clk_125 rise@8.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.565ns (30.054%)  route 3.642ns (69.946%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 12.444 - 8.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.745     4.968    u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/CLK
    SLICE_X40Y17         FDCE                                         r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.456     5.424 r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg_rep[2]/Q
                         net (fo=78, routed)          2.096     7.520    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/Q[2]
    SLICE_X38Y26         LUT5 (Prop_lut5_I2_O)        0.146     7.666 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[5]_i_5/O
                         net (fo=7, routed)           0.555     8.221    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[5]_i_5_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.328     8.549 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[2]_i_21/O
                         net (fo=1, routed)           0.000     8.549    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[2]_i_21_n_0
    SLICE_X40Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     8.761 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out_reg[2]_i_12/O
                         net (fo=1, routed)           0.447     9.208    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out_reg[2]_i_12_n_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I1_O)        0.299     9.507 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[2]_i_5/O
                         net (fo=1, routed)           0.544    10.051    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[2]_i_5_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.175 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[2]_i_1/O
                         net (fo=1, routed)           0.000    10.175    u_qam_mod/u_ddfs_osc/LUT_4096_SIN_n_3
    SLICE_X39Y27         FDCE                                         r  u_qam_mod/u_ddfs_osc/sine_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.561    12.444    u_qam_mod/u_ddfs_osc/CLK
    SLICE_X39Y27         FDCE                                         r  u_qam_mod/u_ddfs_osc/sine_out_reg[2]/C
                         clock pessimism              0.455    12.899    
                         clock uncertainty           -0.035    12.864    
    SLICE_X39Y27         FDCE (Setup_fdce_C_D)        0.029    12.893    u_qam_mod/u_ddfs_osc/sine_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/u_ddfs_osc/cos_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_clk_125 rise@8.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.396ns (27.300%)  route 3.718ns (72.700%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 12.365 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.743     4.966    u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/CLK
    SLICE_X38Y17         FDCE                                         r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.484 f  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[3]/Q
                         net (fo=82, routed)          1.884     7.368    u_qam_mod/u_ddfs_osc/LUT_4096_COS/Q[3]
    SLICE_X33Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.492 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[5]_i_4/O
                         net (fo=4, routed)           0.698     8.190    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[5]_i_4_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.314 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[3]_i_9/O
                         net (fo=1, routed)           0.351     8.665    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[3]_i_9_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.789 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[3]_i_4/O
                         net (fo=1, routed)           0.000     8.789    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[3]_i_4_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.209     8.998 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out_reg[3]_i_2/O
                         net (fo=1, routed)           0.785     9.782    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out_reg[3]_i_2_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I1_O)        0.297    10.079 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[3]_i_1/O
                         net (fo=1, routed)           0.000    10.079    u_qam_mod/u_ddfs_osc/LUT_4096_COS_n_2
    SLICE_X29Y24         FDCE                                         r  u_qam_mod/u_ddfs_osc/cos_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.482    12.365    u_qam_mod/u_ddfs_osc/CLK
    SLICE_X29Y24         FDCE                                         r  u_qam_mod/u_ddfs_osc/cos_out_reg[3]/C
                         clock pessimism              0.455    12.820    
                         clock uncertainty           -0.035    12.785    
    SLICE_X29Y24         FDCE (Setup_fdce_C_D)        0.029    12.814    u_qam_mod/u_ddfs_osc/cos_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/u_ddfs_osc/cos_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_clk_125 rise@8.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 1.335ns (25.727%)  route 3.854ns (74.273%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 12.441 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.743     4.966    u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/CLK
    SLICE_X38Y17         FDCE                                         r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.484 f  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[2]/Q
                         net (fo=78, routed)          2.411     7.895    u_qam_mod/u_ddfs_osc/LUT_4096_COS/Q[2]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.154     8.049 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[4]_i_6/O
                         net (fo=2, routed)           0.421     8.470    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[4]_i_6_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.327     8.797 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[4]_i_4/O
                         net (fo=1, routed)           1.022     9.819    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[4]_i_4_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.943 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[4]_i_2/O
                         net (fo=1, routed)           0.000     9.943    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[4]_i_2_n_0
    SLICE_X37Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    10.155 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.155    u_qam_mod/u_ddfs_osc/LUT_4096_COS_n_1
    SLICE_X37Y25         FDCE                                         r  u_qam_mod/u_ddfs_osc/cos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.558    12.441    u_qam_mod/u_ddfs_osc/CLK
    SLICE_X37Y25         FDCE                                         r  u_qam_mod/u_ddfs_osc/cos_out_reg[4]/C
                         clock pessimism              0.455    12.896    
                         clock uncertainty           -0.035    12.861    
    SLICE_X37Y25         FDCE (Setup_fdce_C_D)        0.064    12.925    u_qam_mod/u_ddfs_osc/cos_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/u_ddfs_osc/cos_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_clk_125 rise@8.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 1.612ns (31.678%)  route 3.477ns (68.322%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 12.369 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.743     4.966    u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/CLK
    SLICE_X38Y17         FDCE                                         r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.484 f  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[3]/Q
                         net (fo=82, routed)          2.034     7.518    u_qam_mod/u_ddfs_osc/LUT_4096_COS/Q[3]
    SLICE_X33Y26         LUT5 (Prop_lut5_I2_O)        0.152     7.670 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[4]_i_9/O
                         net (fo=3, routed)           0.846     8.516    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[4]_i_9_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I0_O)        0.326     8.842 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[2]_i_16/O
                         net (fo=1, routed)           0.000     8.842    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[2]_i_16_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     9.051 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     9.051    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out_reg[2]_i_7_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     9.139 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out_reg[2]_i_2/O
                         net (fo=1, routed)           0.597     9.736    u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out_reg[2]_i_2_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.319    10.055 r  u_qam_mod/u_ddfs_osc/LUT_4096_COS/cos_out[2]_i_1/O
                         net (fo=1, routed)           0.000    10.055    u_qam_mod/u_ddfs_osc/LUT_4096_COS_n_3
    SLICE_X34Y27         FDCE                                         r  u_qam_mod/u_ddfs_osc/cos_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.486    12.369    u_qam_mod/u_ddfs_osc/CLK
    SLICE_X34Y27         FDCE                                         r  u_qam_mod/u_ddfs_osc/cos_out_reg[2]/C
                         clock pessimism              0.455    12.824    
                         clock uncertainty           -0.035    12.789    
    SLICE_X34Y27         FDCE (Setup_fdce_C_D)        0.077    12.866    u_qam_mod/u_ddfs_osc/cos_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/u_ddfs_osc/sine_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_clk_125 rise@8.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.182ns (23.579%)  route 3.831ns (76.421%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 12.444 - 8.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.745     4.968    u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/CLK
    SLICE_X40Y17         FDCE                                         r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.456     5.424 f  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg_rep[2]/Q
                         net (fo=78, routed)          1.902     7.326    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/Q[2]
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.152     7.478 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[1]_i_29/O
                         net (fo=1, routed)           0.468     7.946    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[1]_i_29_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I3_O)        0.326     8.272 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[1]_i_11/O
                         net (fo=1, routed)           0.645     8.918    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[1]_i_11_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.042 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[1]_i_4/O
                         net (fo=1, routed)           0.815     9.857    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[1]_i_4_n_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.981 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[1]_i_1/O
                         net (fo=1, routed)           0.000     9.981    u_qam_mod/u_ddfs_osc/LUT_4096_SIN_n_4
    SLICE_X40Y26         FDCE                                         r  u_qam_mod/u_ddfs_osc/sine_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.561    12.444    u_qam_mod/u_ddfs_osc/CLK
    SLICE_X40Y26         FDCE                                         r  u_qam_mod/u_ddfs_osc/sine_out_reg[1]/C
                         clock pessimism              0.455    12.899    
                         clock uncertainty           -0.035    12.864    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)        0.029    12.893    u_qam_mod/u_ddfs_osc/sine_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/u_ddfs_osc/sine_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_clk_125 rise@8.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 1.427ns (29.237%)  route 3.454ns (70.763%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 12.441 - 8.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.745     4.968    u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/CLK
    SLICE_X40Y17         FDCE                                         r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.456     5.424 r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg_rep[0]/Q
                         net (fo=52, routed)          2.256     7.680    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/Q[0]
    SLICE_X39Y28         LUT5 (Prop_lut5_I0_O)        0.124     7.804 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[1]_i_23/O
                         net (fo=3, routed)           0.615     8.419    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[1]_i_23_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.543 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[0]_i_12/O
                         net (fo=1, routed)           0.000     8.543    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[0]_i_12_n_0
    SLICE_X40Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     8.755 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.583     9.338    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out_reg[0]_i_4_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.637 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[0]_i_2/O
                         net (fo=1, routed)           0.000     9.637    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[0]_i_2_n_0
    SLICE_X39Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     9.849 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.849    u_qam_mod/u_ddfs_osc/LUT_4096_SIN_n_5
    SLICE_X39Y25         FDCE                                         r  u_qam_mod/u_ddfs_osc/sine_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.558    12.441    u_qam_mod/u_ddfs_osc/CLK
    SLICE_X39Y25         FDCE                                         r  u_qam_mod/u_ddfs_osc/sine_out_reg[0]/C
                         clock pessimism              0.455    12.896    
                         clock uncertainty           -0.035    12.861    
    SLICE_X39Y25         FDCE (Setup_fdce_C_D)        0.064    12.925    u_qam_mod/u_ddfs_osc/sine_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/u_ddfs_osc/sine_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_clk_125 rise@8.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.273ns (28.079%)  route 3.261ns (71.921%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 12.444 - 8.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.745     4.968    u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/CLK
    SLICE_X40Y17         FDCE                                         r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.456     5.424 f  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg_rep[2]/Q
                         net (fo=78, routed)          1.933     7.357    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/Q[2]
    SLICE_X39Y25         LUT4 (Prop_lut4_I1_O)        0.154     7.511 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[4]_i_6/O
                         net (fo=2, routed)           0.766     8.277    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[4]_i_6_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I1_O)        0.327     8.604 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[4]_i_4/O
                         net (fo=1, routed)           0.562     9.166    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[4]_i_4_n_0
    SLICE_X36Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.290 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[4]_i_2/O
                         net (fo=1, routed)           0.000     9.290    u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out[4]_i_2_n_0
    SLICE_X36Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     9.502 r  u_qam_mod/u_ddfs_osc/LUT_4096_SIN/sine_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.502    u_qam_mod/u_ddfs_osc/LUT_4096_SIN_n_1
    SLICE_X36Y27         FDCE                                         r  u_qam_mod/u_ddfs_osc/sine_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.561    12.444    u_qam_mod/u_ddfs_osc/CLK
    SLICE_X36Y27         FDCE                                         r  u_qam_mod/u_ddfs_osc/sine_out_reg[4]/C
                         clock pessimism              0.455    12.899    
                         clock uncertainty           -0.035    12.864    
    SLICE_X36Y27         FDCE (Setup_fdce_C_D)        0.064    12.928    u_qam_mod/u_ddfs_osc/sine_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  3.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_qam_mod/Q_upconverted_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/Q_molulator_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_125 rise@0.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.580     1.507    u_qam_mod/CLK
    SLICE_X37Y27         FDCE                                         r  u_qam_mod/Q_upconverted_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  u_qam_mod/Q_upconverted_reg[7]/Q
                         net (fo=1, routed)           0.115     1.763    u_qam_mod/Q_upconverted[7]
    SLICE_X37Y25         FDCE                                         r  u_qam_mod/Q_molulator_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.843     2.019    u_qam_mod/CLK
    SLICE_X37Y25         FDCE                                         r  u_qam_mod/Q_molulator_reg[7]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X37Y25         FDCE (Hold_fdce_C_D)         0.076     1.593    u_qam_mod/Q_molulator_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_qam_mod/Q_upconverted_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/Q_molulator_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_125 rise@0.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.578     1.505    u_qam_mod/CLK
    SLICE_X37Y26         FDCE                                         r  u_qam_mod/Q_upconverted_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  u_qam_mod/Q_upconverted_reg[4]/Q
                         net (fo=1, routed)           0.116     1.762    u_qam_mod/Q_upconverted[4]
    SLICE_X36Y26         FDCE                                         r  u_qam_mod/Q_molulator_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.844     2.020    u_qam_mod/CLK
    SLICE_X36Y26         FDCE                                         r  u_qam_mod/Q_molulator_reg[4]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.070     1.588    u_qam_mod/Q_molulator_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_125 rise@0.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.584     1.511    u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/CLK
    SLICE_X39Y17         FDCE                                         r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg[0]/Q
                         net (fo=4, routed)           0.135     1.787    u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/accum_reg[0]
    SLICE_X38Y18         FDCE                                         r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.850     2.026    u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/CLK
    SLICE_X38Y18         FDCE                                         r  u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[0]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X38Y18         FDCE (Hold_fdce_C_D)         0.060     1.584    u_qam_mod/u_ddfs_osc/PHASE_ACCUMLATOR/phase_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_qam_mod/I_upconverted_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/I_molulator_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_125 rise@0.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.365%)  route 0.139ns (49.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.577     1.504    u_qam_mod/CLK
    SLICE_X36Y25         FDCE                                         r  u_qam_mod/I_upconverted_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  u_qam_mod/I_upconverted_reg[7]/Q
                         net (fo=1, routed)           0.139     1.784    u_qam_mod/I_upconverted[7]
    SLICE_X37Y25         FDCE                                         r  u_qam_mod/I_molulator_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.843     2.019    u_qam_mod/CLK
    SLICE_X37Y25         FDCE                                         r  u_qam_mod/I_molulator_reg[7]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X37Y25         FDCE (Hold_fdce_C_D)         0.057     1.574    u_qam_mod/I_molulator_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_qam_mod/Q_upconverted_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/Q_molulator_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_125 rise@0.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.590%)  route 0.175ns (55.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.580     1.507    u_qam_mod/CLK
    SLICE_X37Y27         FDCE                                         r  u_qam_mod/Q_upconverted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  u_qam_mod/Q_upconverted_reg[5]/Q
                         net (fo=1, routed)           0.175     1.823    u_qam_mod/Q_upconverted[5]
    SLICE_X36Y26         FDCE                                         r  u_qam_mod/Q_molulator_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.844     2.020    u_qam_mod/CLK
    SLICE_X36Y26         FDCE                                         r  u_qam_mod/Q_molulator_reg[5]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.072     1.590    u_qam_mod/Q_molulator_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_qam_mod/Q_upconverted_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/Q_molulator_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_125 rise@0.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.578     1.505    u_qam_mod/CLK
    SLICE_X37Y26         FDCE                                         r  u_qam_mod/Q_upconverted_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  u_qam_mod/Q_upconverted_reg[1]/Q
                         net (fo=1, routed)           0.176     1.822    u_qam_mod/Q_upconverted[1]
    SLICE_X36Y26         FDCE                                         r  u_qam_mod/Q_molulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.844     2.020    u_qam_mod/CLK
    SLICE_X36Y26         FDCE                                         r  u_qam_mod/Q_molulator_reg[1]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.070     1.588    u_qam_mod/Q_molulator_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_qam_mod/I_upconverted_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/I_molulator_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_125 rise@0.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.577     1.504    u_qam_mod/CLK
    SLICE_X36Y24         FDCE                                         r  u_qam_mod/I_upconverted_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  u_qam_mod/I_upconverted_reg[1]/Q
                         net (fo=1, routed)           0.174     1.819    u_qam_mod/I_upconverted[1]
    SLICE_X37Y24         FDCE                                         r  u_qam_mod/I_molulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.843     2.019    u_qam_mod/CLK
    SLICE_X37Y24         FDCE                                         r  u_qam_mod/I_molulator_reg[1]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X37Y24         FDCE (Hold_fdce_C_D)         0.066     1.583    u_qam_mod/I_molulator_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_qam_mod/I_upconverted_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/I_molulator_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_125 rise@0.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.577     1.504    u_qam_mod/CLK
    SLICE_X36Y25         FDCE                                         r  u_qam_mod/I_upconverted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  u_qam_mod/I_upconverted_reg[5]/Q
                         net (fo=1, routed)           0.174     1.819    u_qam_mod/I_upconverted[5]
    SLICE_X37Y25         FDCE                                         r  u_qam_mod/I_molulator_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.843     2.019    u_qam_mod/CLK
    SLICE_X37Y25         FDCE                                         r  u_qam_mod/I_molulator_reg[5]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X37Y25         FDCE (Hold_fdce_C_D)         0.066     1.583    u_qam_mod/I_molulator_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_qam_mod/I_upconverted_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/I_molulator_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_125 rise@0.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.165%)  route 0.178ns (55.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.577     1.504    u_qam_mod/CLK
    SLICE_X36Y24         FDCE                                         r  u_qam_mod/I_upconverted_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  u_qam_mod/I_upconverted_reg[2]/Q
                         net (fo=1, routed)           0.178     1.823    u_qam_mod/I_upconverted[2]
    SLICE_X37Y24         FDCE                                         r  u_qam_mod/I_molulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.843     2.019    u_qam_mod/CLK
    SLICE_X37Y24         FDCE                                         r  u_qam_mod/I_molulator_reg[2]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X37Y24         FDCE (Hold_fdce_C_D)         0.070     1.587    u_qam_mod/I_molulator_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_qam_mod/Q_upconverted_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_qam_mod/Q_molulator_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_125 rise@0.000ns - pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.492%)  route 0.199ns (58.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.578     1.505    u_qam_mod/CLK
    SLICE_X37Y26         FDCE                                         r  u_qam_mod/Q_upconverted_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  u_qam_mod/Q_upconverted_reg[3]/Q
                         net (fo=1, routed)           0.199     1.845    u_qam_mod/Q_upconverted[3]
    SLICE_X36Y23         FDCE                                         r  u_qam_mod/Q_molulator_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.844     2.020    u_qam_mod/CLK
    SLICE_X36Y23         FDCE                                         r  u_qam_mod/Q_molulator_reg[3]/C
                         clock pessimism             -0.482     1.538    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.070     1.608    u_qam_mod/Q_molulator_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X37Y24   u_qam_mod/I_molulator_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X37Y24   u_qam_mod/I_molulator_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X37Y24   u_qam_mod/I_molulator_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X37Y24   u_qam_mod/I_molulator_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X36Y23   u_qam_mod/I_molulator_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X37Y25   u_qam_mod/I_molulator_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X36Y25   u_qam_mod/I_molulator_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X36Y24   u_qam_mod/I_upconverted_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X36Y24   u_qam_mod/I_upconverted_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y27   u_qam_mod/u_ddfs_osc/cos_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y24   u_qam_mod/I_molulator_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y24   u_qam_mod/I_molulator_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y24   u_qam_mod/I_molulator_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y24   u_qam_mod/I_molulator_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y23   u_qam_mod/I_molulator_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y25   u_qam_mod/I_molulator_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y25   u_qam_mod/I_molulator_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y24   u_qam_mod/I_upconverted_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y24   u_qam_mod/I_upconverted_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y24   u_qam_mod/I_molulator_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y24   u_qam_mod/I_molulator_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y24   u_qam_mod/I_molulator_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y24   u_qam_mod/I_molulator_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y23   u_qam_mod/I_molulator_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y25   u_qam_mod/I_molulator_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y25   u_qam_mod/I_molulator_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y24   u_qam_mod/I_upconverted_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y24   u_qam_mod/I_upconverted_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y24   u_qam_mod/I_upconverted_reg[3]/C



