data HELP_TYPE_DES 2
data DESIGN top_hw
data HPATH 'C:/repo1/gpb/stn/fpga_hw/designer/top_hw'
data CPATH 'C:/repo1/gpb/stn/fpga_hw/constraint/io'
data CDIR 'C:/repo1/gpb/stn/fpga_hw/constraint'
data NLV_HIDE_OPTION_DLG 1
data REGION_DEFCOLOR_EMPTY 2143322112
data REGION_DEFCOLOR_INCLUSIVE 2147442270
data REGION_DEFCOLOR_EXCLUSIVE 2143338688
data REGION_DEFCOLOR_CLOCK 16735838
data ETYPE IO
data FAM PolarFire
data DIE PA5M050T
data PACKAGE fcvg484
data SPEED STD
data HYDRA_EXPORT_DATA 1
data HYDRA_PRESERVE_DATA_FILES 1
data VCCI_1.2_VOLTR EXT
data VCCI_1.5_VOLTR EXT
data VCCI_1.8_VOLTR EXT
data VCCI_2.5_VOLTR EXT
data VCCI_3.3_VOLTR EXT
data FLOW_TYPE NEW
data PLANNER_IOMODE 1
data AFL 'C:/repo1/gpb/stn/fpga_hw/designer/top_hw/COMPILE/top_hw.afl'
data ADL 'C:/repo1/gpb/stn/fpga_hw/designer/top_hw/top_hw.adl'
data LOC 'C:/repo1/gpb/stn/fpga_hw/designer/top_hw/COMPILE/top_hw.loc'
data SEG 'C:/repo1/gpb/stn/fpga_hw/designer/top_hw/COMPILE/top_hw.seg'

data IO_PDC_0 'C:/repo1/gpb/stn/fpga_hw/constraint/io/top_hw.pdc'
data TARGET_IOPDC  'C:/repo1/gpb/stn/fpga_hw/constraint/io/user.pdc'
data TARGET_FPPDC  'C:/repo1/gpb/stn/fpga_hw/constraint/fp/user.pdc'
data RESTRICTPROBEPINS 0
data RESTRICTSPIPINS 0
data GDEV_SKIP_UNASSIGN_CMP_CHECK    1 
data HIDE_MIGRATION_PINS_MENU        1 
data PLANNER_IS_READONLY   0 
data IO_DEFT_STD LVCMOS18

