// Seed: 3445161100
module module_0;
  supply0 id_1;
  assign id_1 = 1;
  tri0 id_2;
  wire id_3;
  always id_2 = 1'd0;
  wire id_4;
  assign id_2 = id_1;
  rpmos (1);
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input wor id_2,
    output tri1 id_3,
    output tri id_4,
    input wand id_5
);
  assign id_3 = 1;
  wire id_7;
  module_0();
  assign id_4 = id_0;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  always begin
    id_1[1'b0] <= id_2;
  end
  module_0();
endmodule
