OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of uart ...
[INFO RCX-0435] Reading extraction model file /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/gf180/openROAD/rcx/gf180mcu_1p5m_1tm_9k_sp_smim_OPTB_bst.rules ...
[INFO RCX-0436] RC segment generation uart (max_merge_res 50.0) ...
[INFO RCX-0040] Final 973 rc segments
[INFO RCX-0439] Coupling Cap extraction uart ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 2792 wires to be extracted
[INFO RCX-0442] 48% completion -- 1342 wires have been extracted
[INFO RCX-0442] 100% completion -- 2792 wires have been extracted
[INFO RCX-0045] Extract 354 nets, 1326 rsegs, 1326 caps, 2396 ccs
[INFO RCX-0015] Finished extracting uart.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 354 nets finished
[INFO RCX-0017] Finished writing SPEF ...
IR drop analysis for power nets is skipped because PWR_NETS_VOLTAGES is undefined
IR drop analysis for ground nets is skipped because GND_NETS_VOLTAGES is undefined

==========================================================================
finish check_setup
--------------------------------------------------------------------------

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 1.69

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
uart_tx_inst/_478_/CLK ^
   0.30
uart_tx_inst/_465_/CLK ^
   0.32      0.00      -0.02


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.15 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.09    0.11    0.16    0.32 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_0_clk (net)
                  0.11    0.00    0.32 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.08    0.40    0.72 v uart_tx_inst/_474_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net43 (net)
                  0.08    0.00    0.72 v uart_tx_inst/_329_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.06    0.78 ^ uart_tx_inst/_329_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         uart_tx_inst/_077_ (net)
                  0.08    0.00    0.78 ^ uart_tx_inst/_335_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.08    0.07    0.85 v uart_tx_inst/_335_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         uart_tx_inst/_010_ (net)
                  0.08    0.00    0.85 v uart_tx_inst/_474_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.85   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.15 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.09    0.11    0.16    0.32 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_0_clk (net)
                  0.11    0.00    0.32 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.32   clock reconvergence pessimism
                          0.09    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.01    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.04    0.26    0.78    1.98 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.13    0.00    1.98 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.98   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     1    0.04    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.15    6.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    6.15 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.08    0.10    0.16    6.31 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk (net)
                  0.05    0.00    6.31 ^ uart_rx_inst/clk (uart_rx)
                          0.00    6.31   clock reconvergence pessimism
                         -2.63    3.68   library setup time
                                  3.68   data required time
-----------------------------------------------------------------------------
                                  3.68   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.01    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.04    0.26    0.78    1.98 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.13    0.00    1.98 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.98   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     1    0.04    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.15    6.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    6.15 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.08    0.10    0.16    6.31 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk (net)
                  0.05    0.00    6.31 ^ uart_rx_inst/clk (uart_rx)
                          0.00    6.31   clock reconvergence pessimism
                         -2.63    3.68   library setup time
                                  3.68   data required time
-----------------------------------------------------------------------------
                                  3.68   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.8916157484054565

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6756

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.21499158442020416

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9637

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.9831

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
1.6943

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
85.436942

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.54e-03   1.97e-03   1.03e-08   1.15e-02  23.2%
Combinational          2.41e-02   1.39e-02   1.69e-07   3.80e-02  76.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.36e-02   1.59e-02   1.79e-07   4.96e-02 100.0%
                          67.9%      32.1%       0.0%

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 56467 u^2 34% utilization.

[WARNING GUI-0076] Could not find the Qt platform plugin "wayland" in ""
Elapsed time: 0:01.11[h:]min:sec. CPU time: user 0.98 sys 0.06 (94%). Peak memory: 263568KB.
