library verilog;
use verilog.vl_types.all;
entity memory is
    port(
        clk             : in     vl_logic;
        data_in         : in     vl_logic_vector(8 downto 0);
        write_addr      : in     vl_logic_vector(3 downto 0);
        we              : in     vl_logic;
        data_out        : out    vl_logic_vector(8 downto 0);
        read_addr       : in     vl_logic_vector(3 downto 0);
        re              : in     vl_logic
    );
end memory;
