
12-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004534  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404534  00404534  00014534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b4  20400000  0040453c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000168  204009b4  00404ef0  000209b4  2**2
                  ALLOC
  4 .stack        00002004  20400b1c  00405058  000209b4  2**0
                  ALLOC
  5 .heap         00000200  20402b20  0040705c  000209b4  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b4  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e2  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001826c  00000000  00000000  00020a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000033f2  00000000  00000000  00038ca7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000058f4  00000000  00000000  0003c099  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c00  00000000  00000000  0004198d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c10  00000000  00000000  0004258d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001ff39  00000000  00000000  0004319d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d29f  00000000  00000000  000630d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008c721  00000000  00000000  00070375  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000025c8  00000000  00000000  000fca98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	20 2b 40 20 25 12 40 00 23 12 40 00 23 12 40 00      +@ %.@.#.@.#.@.
  400010:	23 12 40 00 23 12 40 00 23 12 40 00 00 00 00 00     #.@.#.@.#.@.....
	...
  40002c:	23 12 40 00 23 12 40 00 00 00 00 00 23 12 40 00     #.@.#.@.....#.@.
  40003c:	23 12 40 00 23 12 40 00 23 12 40 00 23 12 40 00     #.@.#.@.#.@.#.@.
  40004c:	23 12 40 00 23 12 40 00 23 12 40 00 23 12 40 00     #.@.#.@.#.@.#.@.
  40005c:	23 12 40 00 23 12 40 00 00 00 00 00 15 0f 40 00     #.@.#.@.......@.
  40006c:	29 0f 40 00 3d 0f 40 00 23 12 40 00 23 12 40 00     ).@.=.@.#.@.#.@.
  40007c:	23 12 40 00 51 0f 40 00 65 0f 40 00 23 12 40 00     #.@.Q.@.e.@.#.@.
  40008c:	23 12 40 00 23 12 40 00 23 12 40 00 23 12 40 00     #.@.#.@.#.@.#.@.
  40009c:	23 12 40 00 7d 03 40 00 23 12 40 00 23 12 40 00     #.@.}.@.#.@.#.@.
  4000ac:	23 12 40 00 23 12 40 00 31 0e 40 00 23 12 40 00     #.@.#.@.1.@.#.@.
  4000bc:	23 12 40 00 23 12 40 00 23 12 40 00 23 12 40 00     #.@.#.@.#.@.#.@.
  4000cc:	23 12 40 00 00 00 00 00 23 12 40 00 00 00 00 00     #.@.....#.@.....
  4000dc:	23 12 40 00 45 0e 40 00 23 12 40 00 23 12 40 00     #.@.E.@.#.@.#.@.
  4000ec:	23 12 40 00 23 12 40 00 23 12 40 00 23 12 40 00     #.@.#.@.#.@.#.@.
  4000fc:	23 12 40 00 23 12 40 00 23 12 40 00 23 12 40 00     #.@.#.@.#.@.#.@.
  40010c:	23 12 40 00 23 12 40 00 00 00 00 00 00 00 00 00     #.@.#.@.........
  40011c:	00 00 00 00 23 12 40 00 23 12 40 00 23 12 40 00     ....#.@.#.@.#.@.
  40012c:	23 12 40 00 23 12 40 00 00 00 00 00 23 12 40 00     #.@.#.@.....#.@.
  40013c:	23 12 40 00                                         #.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b4 	.word	0x204009b4
  40015c:	00000000 	.word	0x00000000
  400160:	0040453c 	.word	0x0040453c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040453c 	.word	0x0040453c
  4001a0:	204009b8 	.word	0x204009b8
  4001a4:	0040453c 	.word	0x0040453c
  4001a8:	00000000 	.word	0x00000000

004001ac <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4001ac:	4b04      	ldr	r3, [pc, #16]	; (4001c0 <AFEC_Temp_callback+0x14>)
  4001ae:	220b      	movs	r2, #11
  4001b0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4001b2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 * \brief AFEC interrupt callback function.
 */

static void AFEC_Temp_callback(void)
{
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4001b4:	4b03      	ldr	r3, [pc, #12]	; (4001c4 <AFEC_Temp_callback+0x18>)
  4001b6:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  4001b8:	2201      	movs	r2, #1
  4001ba:	4b03      	ldr	r3, [pc, #12]	; (4001c8 <AFEC_Temp_callback+0x1c>)
  4001bc:	701a      	strb	r2, [r3, #0]
  4001be:	4770      	bx	lr
  4001c0:	4003c000 	.word	0x4003c000
  4001c4:	204009d0 	.word	0x204009d0
  4001c8:	204009d4 	.word	0x204009d4

004001cc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001ce:	b083      	sub	sp, #12
  4001d0:	4605      	mov	r5, r0
  4001d2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4001d4:	2300      	movs	r3, #0
  4001d6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4001d8:	4b2a      	ldr	r3, [pc, #168]	; (400284 <usart_serial_getchar+0xb8>)
  4001da:	4298      	cmp	r0, r3
  4001dc:	d013      	beq.n	400206 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4001de:	4b2a      	ldr	r3, [pc, #168]	; (400288 <usart_serial_getchar+0xbc>)
  4001e0:	4298      	cmp	r0, r3
  4001e2:	d018      	beq.n	400216 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4001e4:	4b29      	ldr	r3, [pc, #164]	; (40028c <usart_serial_getchar+0xc0>)
  4001e6:	4298      	cmp	r0, r3
  4001e8:	d01d      	beq.n	400226 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4001ea:	4b29      	ldr	r3, [pc, #164]	; (400290 <usart_serial_getchar+0xc4>)
  4001ec:	429d      	cmp	r5, r3
  4001ee:	d022      	beq.n	400236 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4001f0:	4b28      	ldr	r3, [pc, #160]	; (400294 <usart_serial_getchar+0xc8>)
  4001f2:	429d      	cmp	r5, r3
  4001f4:	d027      	beq.n	400246 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4001f6:	4b28      	ldr	r3, [pc, #160]	; (400298 <usart_serial_getchar+0xcc>)
  4001f8:	429d      	cmp	r5, r3
  4001fa:	d02e      	beq.n	40025a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4001fc:	4b27      	ldr	r3, [pc, #156]	; (40029c <usart_serial_getchar+0xd0>)
  4001fe:	429d      	cmp	r5, r3
  400200:	d035      	beq.n	40026e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400202:	b003      	add	sp, #12
  400204:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400206:	461f      	mov	r7, r3
  400208:	4e25      	ldr	r6, [pc, #148]	; (4002a0 <usart_serial_getchar+0xd4>)
  40020a:	4621      	mov	r1, r4
  40020c:	4638      	mov	r0, r7
  40020e:	47b0      	blx	r6
  400210:	2800      	cmp	r0, #0
  400212:	d1fa      	bne.n	40020a <usart_serial_getchar+0x3e>
  400214:	e7e9      	b.n	4001ea <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400216:	461f      	mov	r7, r3
  400218:	4e21      	ldr	r6, [pc, #132]	; (4002a0 <usart_serial_getchar+0xd4>)
  40021a:	4621      	mov	r1, r4
  40021c:	4638      	mov	r0, r7
  40021e:	47b0      	blx	r6
  400220:	2800      	cmp	r0, #0
  400222:	d1fa      	bne.n	40021a <usart_serial_getchar+0x4e>
  400224:	e7e4      	b.n	4001f0 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400226:	461f      	mov	r7, r3
  400228:	4e1d      	ldr	r6, [pc, #116]	; (4002a0 <usart_serial_getchar+0xd4>)
  40022a:	4621      	mov	r1, r4
  40022c:	4638      	mov	r0, r7
  40022e:	47b0      	blx	r6
  400230:	2800      	cmp	r0, #0
  400232:	d1fa      	bne.n	40022a <usart_serial_getchar+0x5e>
  400234:	e7df      	b.n	4001f6 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400236:	461f      	mov	r7, r3
  400238:	4e19      	ldr	r6, [pc, #100]	; (4002a0 <usart_serial_getchar+0xd4>)
  40023a:	4621      	mov	r1, r4
  40023c:	4638      	mov	r0, r7
  40023e:	47b0      	blx	r6
  400240:	2800      	cmp	r0, #0
  400242:	d1fa      	bne.n	40023a <usart_serial_getchar+0x6e>
  400244:	e7da      	b.n	4001fc <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400246:	461e      	mov	r6, r3
  400248:	4d16      	ldr	r5, [pc, #88]	; (4002a4 <usart_serial_getchar+0xd8>)
  40024a:	a901      	add	r1, sp, #4
  40024c:	4630      	mov	r0, r6
  40024e:	47a8      	blx	r5
  400250:	2800      	cmp	r0, #0
  400252:	d1fa      	bne.n	40024a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400254:	9b01      	ldr	r3, [sp, #4]
  400256:	7023      	strb	r3, [r4, #0]
  400258:	e7d3      	b.n	400202 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40025a:	461e      	mov	r6, r3
  40025c:	4d11      	ldr	r5, [pc, #68]	; (4002a4 <usart_serial_getchar+0xd8>)
  40025e:	a901      	add	r1, sp, #4
  400260:	4630      	mov	r0, r6
  400262:	47a8      	blx	r5
  400264:	2800      	cmp	r0, #0
  400266:	d1fa      	bne.n	40025e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400268:	9b01      	ldr	r3, [sp, #4]
  40026a:	7023      	strb	r3, [r4, #0]
  40026c:	e7c9      	b.n	400202 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40026e:	461e      	mov	r6, r3
  400270:	4d0c      	ldr	r5, [pc, #48]	; (4002a4 <usart_serial_getchar+0xd8>)
  400272:	a901      	add	r1, sp, #4
  400274:	4630      	mov	r0, r6
  400276:	47a8      	blx	r5
  400278:	2800      	cmp	r0, #0
  40027a:	d1fa      	bne.n	400272 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  40027c:	9b01      	ldr	r3, [sp, #4]
  40027e:	7023      	strb	r3, [r4, #0]
}
  400280:	e7bf      	b.n	400202 <usart_serial_getchar+0x36>
  400282:	bf00      	nop
  400284:	400e0800 	.word	0x400e0800
  400288:	400e0a00 	.word	0x400e0a00
  40028c:	400e1a00 	.word	0x400e1a00
  400290:	400e1c00 	.word	0x400e1c00
  400294:	40024000 	.word	0x40024000
  400298:	40028000 	.word	0x40028000
  40029c:	4002c000 	.word	0x4002c000
  4002a0:	004010ff 	.word	0x004010ff
  4002a4:	0040120b 	.word	0x0040120b

004002a8 <usart_serial_putchar>:
{
  4002a8:	b570      	push	{r4, r5, r6, lr}
  4002aa:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4002ac:	4b2a      	ldr	r3, [pc, #168]	; (400358 <usart_serial_putchar+0xb0>)
  4002ae:	4298      	cmp	r0, r3
  4002b0:	d013      	beq.n	4002da <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4002b2:	4b2a      	ldr	r3, [pc, #168]	; (40035c <usart_serial_putchar+0xb4>)
  4002b4:	4298      	cmp	r0, r3
  4002b6:	d019      	beq.n	4002ec <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4002b8:	4b29      	ldr	r3, [pc, #164]	; (400360 <usart_serial_putchar+0xb8>)
  4002ba:	4298      	cmp	r0, r3
  4002bc:	d01f      	beq.n	4002fe <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4002be:	4b29      	ldr	r3, [pc, #164]	; (400364 <usart_serial_putchar+0xbc>)
  4002c0:	4298      	cmp	r0, r3
  4002c2:	d025      	beq.n	400310 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4002c4:	4b28      	ldr	r3, [pc, #160]	; (400368 <usart_serial_putchar+0xc0>)
  4002c6:	4298      	cmp	r0, r3
  4002c8:	d02b      	beq.n	400322 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4002ca:	4b28      	ldr	r3, [pc, #160]	; (40036c <usart_serial_putchar+0xc4>)
  4002cc:	4298      	cmp	r0, r3
  4002ce:	d031      	beq.n	400334 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4002d0:	4b27      	ldr	r3, [pc, #156]	; (400370 <usart_serial_putchar+0xc8>)
  4002d2:	4298      	cmp	r0, r3
  4002d4:	d037      	beq.n	400346 <usart_serial_putchar+0x9e>
	return 0;
  4002d6:	2000      	movs	r0, #0
}
  4002d8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002da:	461e      	mov	r6, r3
  4002dc:	4d25      	ldr	r5, [pc, #148]	; (400374 <usart_serial_putchar+0xcc>)
  4002de:	4621      	mov	r1, r4
  4002e0:	4630      	mov	r0, r6
  4002e2:	47a8      	blx	r5
  4002e4:	2800      	cmp	r0, #0
  4002e6:	d1fa      	bne.n	4002de <usart_serial_putchar+0x36>
		return 1;
  4002e8:	2001      	movs	r0, #1
  4002ea:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002ec:	461e      	mov	r6, r3
  4002ee:	4d21      	ldr	r5, [pc, #132]	; (400374 <usart_serial_putchar+0xcc>)
  4002f0:	4621      	mov	r1, r4
  4002f2:	4630      	mov	r0, r6
  4002f4:	47a8      	blx	r5
  4002f6:	2800      	cmp	r0, #0
  4002f8:	d1fa      	bne.n	4002f0 <usart_serial_putchar+0x48>
		return 1;
  4002fa:	2001      	movs	r0, #1
  4002fc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002fe:	461e      	mov	r6, r3
  400300:	4d1c      	ldr	r5, [pc, #112]	; (400374 <usart_serial_putchar+0xcc>)
  400302:	4621      	mov	r1, r4
  400304:	4630      	mov	r0, r6
  400306:	47a8      	blx	r5
  400308:	2800      	cmp	r0, #0
  40030a:	d1fa      	bne.n	400302 <usart_serial_putchar+0x5a>
		return 1;
  40030c:	2001      	movs	r0, #1
  40030e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400310:	461e      	mov	r6, r3
  400312:	4d18      	ldr	r5, [pc, #96]	; (400374 <usart_serial_putchar+0xcc>)
  400314:	4621      	mov	r1, r4
  400316:	4630      	mov	r0, r6
  400318:	47a8      	blx	r5
  40031a:	2800      	cmp	r0, #0
  40031c:	d1fa      	bne.n	400314 <usart_serial_putchar+0x6c>
		return 1;
  40031e:	2001      	movs	r0, #1
  400320:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400322:	461e      	mov	r6, r3
  400324:	4d14      	ldr	r5, [pc, #80]	; (400378 <usart_serial_putchar+0xd0>)
  400326:	4621      	mov	r1, r4
  400328:	4630      	mov	r0, r6
  40032a:	47a8      	blx	r5
  40032c:	2800      	cmp	r0, #0
  40032e:	d1fa      	bne.n	400326 <usart_serial_putchar+0x7e>
		return 1;
  400330:	2001      	movs	r0, #1
  400332:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400334:	461e      	mov	r6, r3
  400336:	4d10      	ldr	r5, [pc, #64]	; (400378 <usart_serial_putchar+0xd0>)
  400338:	4621      	mov	r1, r4
  40033a:	4630      	mov	r0, r6
  40033c:	47a8      	blx	r5
  40033e:	2800      	cmp	r0, #0
  400340:	d1fa      	bne.n	400338 <usart_serial_putchar+0x90>
		return 1;
  400342:	2001      	movs	r0, #1
  400344:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400346:	461e      	mov	r6, r3
  400348:	4d0b      	ldr	r5, [pc, #44]	; (400378 <usart_serial_putchar+0xd0>)
  40034a:	4621      	mov	r1, r4
  40034c:	4630      	mov	r0, r6
  40034e:	47a8      	blx	r5
  400350:	2800      	cmp	r0, #0
  400352:	d1fa      	bne.n	40034a <usart_serial_putchar+0xa2>
		return 1;
  400354:	2001      	movs	r0, #1
  400356:	bd70      	pop	{r4, r5, r6, pc}
  400358:	400e0800 	.word	0x400e0800
  40035c:	400e0a00 	.word	0x400e0a00
  400360:	400e1a00 	.word	0x400e1a00
  400364:	400e1c00 	.word	0x400e1c00
  400368:	40024000 	.word	0x40024000
  40036c:	40028000 	.word	0x40028000
  400370:	4002c000 	.word	0x4002c000
  400374:	004010ed 	.word	0x004010ed
  400378:	004011f5 	.word	0x004011f5

0040037c <TC1_Handler>:
void TC1_Handler(void){
  40037c:	b530      	push	{r4, r5, lr}
  40037e:	b08d      	sub	sp, #52	; 0x34
	ul_dummy = tc_get_status(TC0, 1);
  400380:	2101      	movs	r1, #1
  400382:	481f      	ldr	r0, [pc, #124]	; (400400 <TC1_Handler+0x84>)
  400384:	4b1f      	ldr	r3, [pc, #124]	; (400404 <TC1_Handler+0x88>)
  400386:	4798      	blx	r3
  400388:	900b      	str	r0, [sp, #44]	; 0x2c
	UNUSED(ul_dummy);
  40038a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
	rtc_get_date(RTC, &ano, &mes, &dia, &semana);
  40038c:	4c1e      	ldr	r4, [pc, #120]	; (400408 <TC1_Handler+0x8c>)
  40038e:	ab04      	add	r3, sp, #16
  400390:	9300      	str	r3, [sp, #0]
  400392:	ab07      	add	r3, sp, #28
  400394:	aa06      	add	r2, sp, #24
  400396:	a905      	add	r1, sp, #20
  400398:	4620      	mov	r0, r4
  40039a:	4d1c      	ldr	r5, [pc, #112]	; (40040c <TC1_Handler+0x90>)
  40039c:	47a8      	blx	r5
	rtc_get_time(RTC, &hora, &minuto, &segundo);
  40039e:	ab08      	add	r3, sp, #32
  4003a0:	aa09      	add	r2, sp, #36	; 0x24
  4003a2:	a90a      	add	r1, sp, #40	; 0x28
  4003a4:	4620      	mov	r0, r4
  4003a6:	4c1a      	ldr	r4, [pc, #104]	; (400410 <TC1_Handler+0x94>)
  4003a8:	47a0      	blx	r4
	printf("%d h %d-%d-%d : Temperatura Interna %dC : %d \r\n",hora,minuto, dia, mes, ano, (int) convert_adc_to_temp(g_ul_value));
  4003aa:	4b1a      	ldr	r3, [pc, #104]	; (400414 <TC1_Handler+0x98>)
  4003ac:	681b      	ldr	r3, [r3, #0]
	ul_vol = ADC_value * VOLT_REF / MAX_DIGITAL;
  4003ae:	f640 42e4 	movw	r2, #3300	; 0xce4
  4003b2:	fb02 f203 	mul.w	r2, r2, r3
  4003b6:	4b18      	ldr	r3, [pc, #96]	; (400418 <TC1_Handler+0x9c>)
  4003b8:	fba3 1302 	umull	r1, r3, r3, r2
  4003bc:	1ad2      	subs	r2, r2, r3
  4003be:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  4003c2:	0adb      	lsrs	r3, r3, #11
  ul_temp = (ul_vol - 720)  * 100 / 233 + 27;
  4003c4:	f5a3 7234 	sub.w	r2, r3, #720	; 0x2d0
  4003c8:	2364      	movs	r3, #100	; 0x64
  4003ca:	fb03 f302 	mul.w	r3, r3, r2
  4003ce:	4a13      	ldr	r2, [pc, #76]	; (40041c <TC1_Handler+0xa0>)
  4003d0:	fb82 1203 	smull	r1, r2, r2, r3
  4003d4:	441a      	add	r2, r3
  4003d6:	17db      	asrs	r3, r3, #31
  4003d8:	ebc3 13e2 	rsb	r3, r3, r2, asr #7
  4003dc:	331b      	adds	r3, #27
	printf("%d h %d-%d-%d : Temperatura Interna %dC : %d \r\n",hora,minuto, dia, mes, ano, (int) convert_adc_to_temp(g_ul_value));
  4003de:	9302      	str	r3, [sp, #8]
  4003e0:	9b05      	ldr	r3, [sp, #20]
  4003e2:	9301      	str	r3, [sp, #4]
  4003e4:	9b06      	ldr	r3, [sp, #24]
  4003e6:	9300      	str	r3, [sp, #0]
  4003e8:	9b07      	ldr	r3, [sp, #28]
  4003ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4003ec:	990a      	ldr	r1, [sp, #40]	; 0x28
  4003ee:	480c      	ldr	r0, [pc, #48]	; (400420 <TC1_Handler+0xa4>)
  4003f0:	4c0c      	ldr	r4, [pc, #48]	; (400424 <TC1_Handler+0xa8>)
  4003f2:	47a0      	blx	r4
	afec->AFEC_CR = AFEC_CR_START;
  4003f4:	2202      	movs	r2, #2
  4003f6:	4b0c      	ldr	r3, [pc, #48]	; (400428 <TC1_Handler+0xac>)
  4003f8:	601a      	str	r2, [r3, #0]
}
  4003fa:	b00d      	add	sp, #52	; 0x34
  4003fc:	bd30      	pop	{r4, r5, pc}
  4003fe:	bf00      	nop
  400400:	4000c000 	.word	0x4000c000
  400404:	004008af 	.word	0x004008af
  400408:	400e1860 	.word	0x400e1860
  40040c:	00400751 	.word	0x00400751
  400410:	00400667 	.word	0x00400667
  400414:	204009d0 	.word	0x204009d0
  400418:	00100101 	.word	0x00100101
  40041c:	8ca29c05 	.word	0x8ca29c05
  400420:	00404314 	.word	0x00404314
  400424:	00401525 	.word	0x00401525
  400428:	4003c000 	.word	0x4003c000

0040042c <TC1_init>:
}
 
void TC1_init(void){
  40042c:	b530      	push	{r4, r5, lr}
  40042e:	b085      	sub	sp, #20
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC1);
  400430:	2018      	movs	r0, #24
  400432:	4b14      	ldr	r3, [pc, #80]	; (400484 <TC1_init+0x58>)
  400434:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupçcão no RC compare */
	tc_find_mck_divisor(FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  400436:	4d14      	ldr	r5, [pc, #80]	; (400488 <TC1_init+0x5c>)
  400438:	9500      	str	r5, [sp, #0]
  40043a:	ab02      	add	r3, sp, #8
  40043c:	aa03      	add	r2, sp, #12
  40043e:	4629      	mov	r1, r5
  400440:	2001      	movs	r0, #1
  400442:	4c12      	ldr	r4, [pc, #72]	; (40048c <TC1_init+0x60>)
  400444:	47a0      	blx	r4
	tc_init(TC0, 1, ul_tcclks | TC_CMR_CPCTRG);
  400446:	4c12      	ldr	r4, [pc, #72]	; (400490 <TC1_init+0x64>)
  400448:	9a02      	ldr	r2, [sp, #8]
  40044a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  40044e:	2101      	movs	r1, #1
  400450:	4620      	mov	r0, r4
  400452:	4b10      	ldr	r3, [pc, #64]	; (400494 <TC1_init+0x68>)
  400454:	4798      	blx	r3
	tc_write_rc(TC0, 1, (ul_sysclk / ul_div) / FREQ);
  400456:	9a03      	ldr	r2, [sp, #12]
  400458:	fbb5 f2f2 	udiv	r2, r5, r2
  40045c:	2101      	movs	r1, #1
  40045e:	4620      	mov	r0, r4
  400460:	4b0d      	ldr	r3, [pc, #52]	; (400498 <TC1_init+0x6c>)
  400462:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400464:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400468:	4b0c      	ldr	r3, [pc, #48]	; (40049c <TC1_init+0x70>)
  40046a:	601a      	str	r2, [r3, #0]

	/* Configura e ativa interrupçcão no TC canal 0 */
	NVIC_EnableIRQ((IRQn_Type) ID_TC1);
	tc_enable_interrupt(TC0, 1, TC_IER_CPCS);
  40046c:	2210      	movs	r2, #16
  40046e:	2101      	movs	r1, #1
  400470:	4620      	mov	r0, r4
  400472:	4b0b      	ldr	r3, [pc, #44]	; (4004a0 <TC1_init+0x74>)
  400474:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC0, 1);
  400476:	2101      	movs	r1, #1
  400478:	4620      	mov	r0, r4
  40047a:	4b0a      	ldr	r3, [pc, #40]	; (4004a4 <TC1_init+0x78>)
  40047c:	4798      	blx	r3
}
  40047e:	b005      	add	sp, #20
  400480:	bd30      	pop	{r4, r5, pc}
  400482:	bf00      	nop
  400484:	00401099 	.word	0x00401099
  400488:	11e1a300 	.word	0x11e1a300
  40048c:	004008b7 	.word	0x004008b7
  400490:	4000c000 	.word	0x4000c000
  400494:	0040087d 	.word	0x0040087d
  400498:	0040089f 	.word	0x0040089f
  40049c:	e000e100 	.word	0xe000e100
  4004a0:	004008a7 	.word	0x004008a7
  4004a4:	00400897 	.word	0x00400897

004004a8 <RTC_init>:
void RTC_init(){
  4004a8:	b530      	push	{r4, r5, lr}
  4004aa:	b083      	sub	sp, #12
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  4004ac:	2002      	movs	r0, #2
  4004ae:	4b0c      	ldr	r3, [pc, #48]	; (4004e0 <RTC_init+0x38>)
  4004b0:	4798      	blx	r3
	
	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(RTC, 0);
  4004b2:	4c0c      	ldr	r4, [pc, #48]	; (4004e4 <RTC_init+0x3c>)
  4004b4:	2100      	movs	r1, #0
  4004b6:	4620      	mov	r0, r4
  4004b8:	4b0b      	ldr	r3, [pc, #44]	; (4004e8 <RTC_init+0x40>)
  4004ba:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(RTC, YEAR, MOUNTH, DAY, WEEK);
  4004bc:	230d      	movs	r3, #13
  4004be:	9300      	str	r3, [sp, #0]
  4004c0:	231b      	movs	r3, #27
  4004c2:	2203      	movs	r2, #3
  4004c4:	f240 71e1 	movw	r1, #2017	; 0x7e1
  4004c8:	4620      	mov	r0, r4
  4004ca:	4d08      	ldr	r5, [pc, #32]	; (4004ec <RTC_init+0x44>)
  4004cc:	47a8      	blx	r5
	rtc_set_time(RTC, HOUR, MINUTE, SECOND);	
  4004ce:	2300      	movs	r3, #0
  4004d0:	2205      	movs	r2, #5
  4004d2:	2109      	movs	r1, #9
  4004d4:	4620      	mov	r0, r4
  4004d6:	4c06      	ldr	r4, [pc, #24]	; (4004f0 <RTC_init+0x48>)
  4004d8:	47a0      	blx	r4
}
  4004da:	b003      	add	sp, #12
  4004dc:	bd30      	pop	{r4, r5, pc}
  4004de:	bf00      	nop
  4004e0:	00401099 	.word	0x00401099
  4004e4:	400e1860 	.word	0x400e1860
  4004e8:	00400651 	.word	0x00400651
  4004ec:	004007c5 	.word	0x004007c5
  4004f0:	004006c1 	.word	0x004006c1

004004f4 <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  4004f4:	b580      	push	{r7, lr}
  4004f6:	b090      	sub	sp, #64	; 0x40

	/* Initialize the SAM system. */
	sysclk_init();
  4004f8:	4b38      	ldr	r3, [pc, #224]	; (4005dc <main+0xe8>)
  4004fa:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4004fc:	200a      	movs	r0, #10
  4004fe:	4c38      	ldr	r4, [pc, #224]	; (4005e0 <main+0xec>)
  400500:	47a0      	blx	r4
  400502:	200b      	movs	r0, #11
  400504:	47a0      	blx	r4
  400506:	200c      	movs	r0, #12
  400508:	47a0      	blx	r4
  40050a:	2010      	movs	r0, #16
  40050c:	47a0      	blx	r4
  40050e:	2011      	movs	r0, #17
  400510:	47a0      	blx	r4
	ioport_init();
	board_init();
  400512:	4b34      	ldr	r3, [pc, #208]	; (4005e4 <main+0xf0>)
  400514:	4798      	blx	r3
  400516:	200e      	movs	r0, #14
  400518:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40051a:	4e33      	ldr	r6, [pc, #204]	; (4005e8 <main+0xf4>)
  40051c:	4b33      	ldr	r3, [pc, #204]	; (4005ec <main+0xf8>)
  40051e:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400520:	4a33      	ldr	r2, [pc, #204]	; (4005f0 <main+0xfc>)
  400522:	4b34      	ldr	r3, [pc, #208]	; (4005f4 <main+0x100>)
  400524:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400526:	4a34      	ldr	r2, [pc, #208]	; (4005f8 <main+0x104>)
  400528:	4b34      	ldr	r3, [pc, #208]	; (4005fc <main+0x108>)
  40052a:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  40052c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400530:	9301      	str	r3, [sp, #4]
	usart_settings.char_length = opt->charlength;
  400532:	23c0      	movs	r3, #192	; 0xc0
  400534:	9302      	str	r3, [sp, #8]
	usart_settings.parity_type = opt->paritytype;
  400536:	f44f 6700 	mov.w	r7, #2048	; 0x800
  40053a:	9703      	str	r7, [sp, #12]
	usart_settings.stop_bits= opt->stopbits;
  40053c:	2500      	movs	r5, #0
  40053e:	9504      	str	r5, [sp, #16]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400540:	9505      	str	r5, [sp, #20]
  400542:	200e      	movs	r0, #14
  400544:	47a0      	blx	r4
		usart_init_rs232(p_usart, &usart_settings,
  400546:	4a2e      	ldr	r2, [pc, #184]	; (400600 <main+0x10c>)
  400548:	a901      	add	r1, sp, #4
  40054a:	4630      	mov	r0, r6
  40054c:	4b2d      	ldr	r3, [pc, #180]	; (400604 <main+0x110>)
  40054e:	4798      	blx	r3
		usart_enable_tx(p_usart);
  400550:	4630      	mov	r0, r6
  400552:	4b2d      	ldr	r3, [pc, #180]	; (400608 <main+0x114>)
  400554:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400556:	4630      	mov	r0, r6
  400558:	4b2c      	ldr	r3, [pc, #176]	; (40060c <main+0x118>)
  40055a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40055c:	4e2c      	ldr	r6, [pc, #176]	; (400610 <main+0x11c>)
  40055e:	6833      	ldr	r3, [r6, #0]
  400560:	4629      	mov	r1, r5
  400562:	6898      	ldr	r0, [r3, #8]
  400564:	4c2b      	ldr	r4, [pc, #172]	; (400614 <main+0x120>)
  400566:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400568:	6833      	ldr	r3, [r6, #0]
  40056a:	4629      	mov	r1, r5
  40056c:	6858      	ldr	r0, [r3, #4]
  40056e:	47a0      	blx	r4

	/* inicializa console (printf) */
	configure_console();
  
	/* Output example information. */
	puts(STRING_HEADER);
  400570:	4829      	ldr	r0, [pc, #164]	; (400618 <main+0x124>)
  400572:	4b2a      	ldr	r3, [pc, #168]	; (40061c <main+0x128>)
  400574:	4798      	blx	r3
  /************************************* 
   * Ativa e configura AFEC
   *************************************/  

  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  400576:	4c2a      	ldr	r4, [pc, #168]	; (400620 <main+0x12c>)
  400578:	4620      	mov	r0, r4
  40057a:	4b2a      	ldr	r3, [pc, #168]	; (400624 <main+0x130>)
  40057c:	4798      	blx	r3

  /* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

  /* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  40057e:	a80a      	add	r0, sp, #40	; 0x28
  400580:	4b29      	ldr	r3, [pc, #164]	; (400628 <main+0x134>)
  400582:	4798      	blx	r3

  /* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  400584:	a90a      	add	r1, sp, #40	; 0x28
  400586:	4620      	mov	r0, r4
  400588:	4b28      	ldr	r3, [pc, #160]	; (40062c <main+0x138>)
  40058a:	4798      	blx	r3
	reg = afec->AFEC_MR;
  40058c:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  40058e:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  400592:	6063      	str	r3, [r4, #4]
  
  /* Configura trigger por software */
  afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  
  /* configura call back */
 	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1); 
  400594:	2301      	movs	r3, #1
  400596:	4a26      	ldr	r2, [pc, #152]	; (400630 <main+0x13c>)
  400598:	210b      	movs	r1, #11
  40059a:	4620      	mov	r0, r4
  40059c:	4e25      	ldr	r6, [pc, #148]	; (400634 <main+0x140>)
  40059e:	47b0      	blx	r6
   
  /*** Configuracao específica do canal AFEC ***/
  struct afec_ch_config afec_ch_cfg;
  afec_ch_get_config_defaults(&afec_ch_cfg);
  4005a0:	a809      	add	r0, sp, #36	; 0x24
  4005a2:	4b25      	ldr	r3, [pc, #148]	; (400638 <main+0x144>)
  4005a4:	4798      	blx	r3
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  4005a6:	f88d 5025 	strb.w	r5, [sp, #37]	; 0x25
  afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  4005aa:	aa09      	add	r2, sp, #36	; 0x24
  4005ac:	210b      	movs	r1, #11
  4005ae:	4620      	mov	r0, r4
  4005b0:	4b22      	ldr	r3, [pc, #136]	; (40063c <main+0x148>)
  4005b2:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4005b4:	230b      	movs	r3, #11
  4005b6:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4005b8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4005bc:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, 0x200);

  /***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  4005be:	a807      	add	r0, sp, #28
  4005c0:	4b1f      	ldr	r3, [pc, #124]	; (400640 <main+0x14c>)
  4005c2:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  4005c4:	a907      	add	r1, sp, #28
  4005c6:	4620      	mov	r0, r4
  4005c8:	4b1e      	ldr	r3, [pc, #120]	; (400644 <main+0x150>)
  4005ca:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4005cc:	6167      	str	r7, [r4, #20]
	afec->AFEC_CR = AFEC_CR_START;
  4005ce:	2302      	movs	r3, #2
  4005d0:	6023      	str	r3, [r4, #0]

  /* Selecina canal e inicializa conversão */  
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
	afec_start_software_conversion(AFEC0);

	TC1_init();
  4005d2:	4b1d      	ldr	r3, [pc, #116]	; (400648 <main+0x154>)
  4005d4:	4798      	blx	r3
	RTC_init();
  4005d6:	4b1d      	ldr	r3, [pc, #116]	; (40064c <main+0x158>)
  4005d8:	4798      	blx	r3
  4005da:	e7fe      	b.n	4005da <main+0xe6>
  4005dc:	00400929 	.word	0x00400929
  4005e0:	00401099 	.word	0x00401099
  4005e4:	00400a25 	.word	0x00400a25
  4005e8:	40028000 	.word	0x40028000
  4005ec:	20400a94 	.word	0x20400a94
  4005f0:	004002a9 	.word	0x004002a9
  4005f4:	20400a90 	.word	0x20400a90
  4005f8:	004001cd 	.word	0x004001cd
  4005fc:	20400a8c 	.word	0x20400a8c
  400600:	08f0d180 	.word	0x08f0d180
  400604:	00401195 	.word	0x00401195
  400608:	004011e9 	.word	0x004011e9
  40060c:	004011ef 	.word	0x004011ef
  400610:	20400008 	.word	0x20400008
  400614:	00401661 	.word	0x00401661
  400618:	00404344 	.word	0x00404344
  40061c:	00401651 	.word	0x00401651
  400620:	4003c000 	.word	0x4003c000
  400624:	00400e59 	.word	0x00400e59
  400628:	00400c89 	.word	0x00400c89
  40062c:	00400cd9 	.word	0x00400cd9
  400630:	004001ad 	.word	0x004001ad
  400634:	00400dd9 	.word	0x00400dd9
  400638:	00400cb9 	.word	0x00400cb9
  40063c:	00400c45 	.word	0x00400c45
  400640:	00400cc3 	.word	0x00400cc3
  400644:	00400c75 	.word	0x00400c75
  400648:	0040042d 	.word	0x0040042d
  40064c:	004004a9 	.word	0x004004a9

00400650 <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  400650:	b921      	cbnz	r1, 40065c <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  400652:	6843      	ldr	r3, [r0, #4]
  400654:	f023 0301 	bic.w	r3, r3, #1
  400658:	6043      	str	r3, [r0, #4]
  40065a:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  40065c:	6843      	ldr	r3, [r0, #4]
  40065e:	f043 0301 	orr.w	r3, r3, #1
  400662:	6043      	str	r3, [r0, #4]
  400664:	4770      	bx	lr

00400666 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  400666:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  400668:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  40066a:	6884      	ldr	r4, [r0, #8]
  40066c:	42a5      	cmp	r5, r4
  40066e:	d003      	beq.n	400678 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  400670:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  400672:	6884      	ldr	r4, [r0, #8]
  400674:	42ac      	cmp	r4, r5
  400676:	d1fb      	bne.n	400670 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  400678:	b161      	cbz	r1, 400694 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40067a:	f3c4 5001 	ubfx	r0, r4, #20, #2
  40067e:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  400682:	f3c4 4003 	ubfx	r0, r4, #16, #4
  400686:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  40068a:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  40068e:	bf18      	it	ne
  400690:	300c      	addne	r0, #12
  400692:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  400694:	b142      	cbz	r2, 4006a8 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  400696:	f3c4 3102 	ubfx	r1, r4, #12, #3
  40069a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40069e:	f3c4 2003 	ubfx	r0, r4, #8, #4
  4006a2:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  4006a6:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  4006a8:	b143      	cbz	r3, 4006bc <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4006aa:	f3c4 1202 	ubfx	r2, r4, #4, #3
  4006ae:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4006b2:	f004 040f 	and.w	r4, r4, #15
  4006b6:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  4006ba:	601c      	str	r4, [r3, #0]
	}
}
  4006bc:	bc30      	pop	{r4, r5}
  4006be:	4770      	bx	lr

004006c0 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  4006c0:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4006c2:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  4006c4:	f014 0f01 	tst.w	r4, #1
  4006c8:	d005      	beq.n	4006d6 <rtc_set_time+0x16>
  4006ca:	290c      	cmp	r1, #12
  4006cc:	d903      	bls.n	4006d6 <rtc_set_time+0x16>
			ul_hour -= 12;
  4006ce:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  4006d0:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  4006d4:	e000      	b.n	4006d8 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  4006d6:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4006d8:	4c1c      	ldr	r4, [pc, #112]	; (40074c <rtc_set_time+0x8c>)
  4006da:	fba4 5603 	umull	r5, r6, r4, r3
  4006de:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4006e0:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  4006e4:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  4006e8:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4006ec:	fba4 6502 	umull	r6, r5, r4, r2
  4006f0:	08ed      	lsrs	r5, r5, #3
  4006f2:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  4006f6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4006fa:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  4006fe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  400702:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400704:	fba4 4201 	umull	r4, r2, r4, r1
  400708:	08d2      	lsrs	r2, r2, #3
  40070a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  40070e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400712:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400716:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40071a:	6983      	ldr	r3, [r0, #24]
  40071c:	f013 0f04 	tst.w	r3, #4
  400720:	d0fb      	beq.n	40071a <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400722:	6803      	ldr	r3, [r0, #0]
  400724:	f043 0301 	orr.w	r3, r3, #1
  400728:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40072a:	6983      	ldr	r3, [r0, #24]
  40072c:	f013 0f01 	tst.w	r3, #1
  400730:	d0fb      	beq.n	40072a <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400732:	2301      	movs	r3, #1
  400734:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  400736:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400738:	6803      	ldr	r3, [r0, #0]
  40073a:	f023 0301 	bic.w	r3, r3, #1
  40073e:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  400740:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400742:	f000 0001 	and.w	r0, r0, #1
  400746:	bcf0      	pop	{r4, r5, r6, r7}
  400748:	4770      	bx	lr
  40074a:	bf00      	nop
  40074c:	cccccccd 	.word	0xcccccccd

00400750 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  400750:	b4f0      	push	{r4, r5, r6, r7}
  400752:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  400754:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  400756:	68c4      	ldr	r4, [r0, #12]
  400758:	42a5      	cmp	r5, r4
  40075a:	d003      	beq.n	400764 <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  40075c:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  40075e:	68c4      	ldr	r4, [r0, #12]
  400760:	42ac      	cmp	r4, r5
  400762:	d1fb      	bne.n	40075c <rtc_get_date+0xc>
	}

	/* Retrieve year */
	if (pul_year) {
  400764:	b199      	cbz	r1, 40078e <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400766:	f3c4 3003 	ubfx	r0, r4, #12, #4
  40076a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40076e:	f3c4 2703 	ubfx	r7, r4, #8, #4
  400772:	eb07 0740 	add.w	r7, r7, r0, lsl #1
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400776:	f3c4 1002 	ubfx	r0, r4, #4, #3
  40077a:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  40077e:	f004 000f 	and.w	r0, r4, #15
  400782:	eb00 0045 	add.w	r0, r0, r5, lsl #1
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400786:	2564      	movs	r5, #100	; 0x64
  400788:	fb05 7000 	mla	r0, r5, r0, r7
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  40078c:	6008      	str	r0, [r1, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  40078e:	b142      	cbz	r2, 4007a2 <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400790:	f3c4 5000 	ubfx	r0, r4, #20, #1
  400794:	0081      	lsls	r1, r0, #2
  400796:	4408      	add	r0, r1
  400798:	f3c4 4103 	ubfx	r1, r4, #16, #4
  40079c:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  4007a0:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  4007a2:	b143      	cbz	r3, 4007b6 <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4007a4:	f3c4 7201 	ubfx	r2, r4, #28, #2
  4007a8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4007ac:	f3c4 6103 	ubfx	r1, r4, #24, #4
  4007b0:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  4007b4:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  4007b6:	b116      	cbz	r6, 4007be <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  4007b8:	f3c4 5442 	ubfx	r4, r4, #21, #3
  4007bc:	6034      	str	r4, [r6, #0]
	}
}
  4007be:	bcf0      	pop	{r4, r5, r6, r7}
  4007c0:	4770      	bx	lr
	...

004007c4 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4007c4:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4007c6:	4d2a      	ldr	r5, [pc, #168]	; (400870 <rtc_set_date+0xac>)
  4007c8:	fba5 4603 	umull	r4, r6, r5, r3
  4007cc:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  4007ce:	9c03      	ldr	r4, [sp, #12]
  4007d0:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4007d2:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4007d6:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4007da:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4007de:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  4007e2:	fba5 6402 	umull	r6, r4, r5, r2
  4007e6:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4007e8:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  4007ec:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4007f0:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4007f4:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  4007f8:	4b1e      	ldr	r3, [pc, #120]	; (400874 <rtc_set_date+0xb0>)
  4007fa:	fba3 4301 	umull	r4, r3, r3, r1
  4007fe:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400800:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  400804:	4b1c      	ldr	r3, [pc, #112]	; (400878 <rtc_set_date+0xb4>)
  400806:	fba3 4301 	umull	r4, r3, r3, r1
  40080a:	095b      	lsrs	r3, r3, #5
  40080c:	fba5 6403 	umull	r6, r4, r5, r3
  400810:	08e4      	lsrs	r4, r4, #3
  400812:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400816:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40081a:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  40081c:	fba5 4301 	umull	r4, r3, r5, r1
  400820:	08db      	lsrs	r3, r3, #3
  400822:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  400826:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40082a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  40082e:	fba5 1503 	umull	r1, r5, r5, r3
  400832:	08ed      	lsrs	r5, r5, #3
  400834:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  400838:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40083c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400840:	6983      	ldr	r3, [r0, #24]
  400842:	f013 0f04 	tst.w	r3, #4
  400846:	d0fb      	beq.n	400840 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  400848:	6803      	ldr	r3, [r0, #0]
  40084a:	f043 0302 	orr.w	r3, r3, #2
  40084e:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400850:	6983      	ldr	r3, [r0, #24]
  400852:	f013 0f01 	tst.w	r3, #1
  400856:	d0fb      	beq.n	400850 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400858:	2301      	movs	r3, #1
  40085a:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  40085c:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  40085e:	6803      	ldr	r3, [r0, #0]
  400860:	f023 0302 	bic.w	r3, r3, #2
  400864:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  400866:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400868:	f000 0002 	and.w	r0, r0, #2
  40086c:	bc70      	pop	{r4, r5, r6}
  40086e:	4770      	bx	lr
  400870:	cccccccd 	.word	0xcccccccd
  400874:	10624dd3 	.word	0x10624dd3
  400878:	51eb851f 	.word	0x51eb851f

0040087c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40087c:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40087e:	0189      	lsls	r1, r1, #6
  400880:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400882:	2402      	movs	r4, #2
  400884:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400886:	f04f 31ff 	mov.w	r1, #4294967295
  40088a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40088c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40088e:	605a      	str	r2, [r3, #4]
}
  400890:	f85d 4b04 	ldr.w	r4, [sp], #4
  400894:	4770      	bx	lr

00400896 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400896:	0189      	lsls	r1, r1, #6
  400898:	2305      	movs	r3, #5
  40089a:	5043      	str	r3, [r0, r1]
  40089c:	4770      	bx	lr

0040089e <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40089e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4008a2:	61ca      	str	r2, [r1, #28]
  4008a4:	4770      	bx	lr

004008a6 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4008a6:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4008aa:	624a      	str	r2, [r1, #36]	; 0x24
  4008ac:	4770      	bx	lr

004008ae <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4008ae:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4008b2:	6a08      	ldr	r0, [r1, #32]
}
  4008b4:	4770      	bx	lr

004008b6 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4008b6:	b4f0      	push	{r4, r5, r6, r7}
  4008b8:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4008ba:	2402      	movs	r4, #2
  4008bc:	9401      	str	r4, [sp, #4]
  4008be:	2408      	movs	r4, #8
  4008c0:	9402      	str	r4, [sp, #8]
  4008c2:	2420      	movs	r4, #32
  4008c4:	9403      	str	r4, [sp, #12]
  4008c6:	2480      	movs	r4, #128	; 0x80
  4008c8:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4008ca:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4008cc:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4008ce:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4008d0:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4008d4:	d814      	bhi.n	400900 <tc_find_mck_divisor+0x4a>
  4008d6:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4008d8:	42a0      	cmp	r0, r4
  4008da:	d217      	bcs.n	40090c <tc_find_mck_divisor+0x56>
  4008dc:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4008de:	af01      	add	r7, sp, #4
  4008e0:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4008e4:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4008e8:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4008ea:	4284      	cmp	r4, r0
  4008ec:	d30a      	bcc.n	400904 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4008ee:	4286      	cmp	r6, r0
  4008f0:	d90d      	bls.n	40090e <tc_find_mck_divisor+0x58>
			ul_index++) {
  4008f2:	3501      	adds	r5, #1
	for (ul_index = 0;
  4008f4:	2d05      	cmp	r5, #5
  4008f6:	d1f3      	bne.n	4008e0 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4008f8:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4008fa:	b006      	add	sp, #24
  4008fc:	bcf0      	pop	{r4, r5, r6, r7}
  4008fe:	4770      	bx	lr
			return 0;
  400900:	2000      	movs	r0, #0
  400902:	e7fa      	b.n	4008fa <tc_find_mck_divisor+0x44>
  400904:	2000      	movs	r0, #0
  400906:	e7f8      	b.n	4008fa <tc_find_mck_divisor+0x44>
	return 1;
  400908:	2001      	movs	r0, #1
  40090a:	e7f6      	b.n	4008fa <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  40090c:	2500      	movs	r5, #0
	if (p_uldiv) {
  40090e:	b12a      	cbz	r2, 40091c <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400910:	a906      	add	r1, sp, #24
  400912:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400916:	f851 1c14 	ldr.w	r1, [r1, #-20]
  40091a:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  40091c:	2b00      	cmp	r3, #0
  40091e:	d0f3      	beq.n	400908 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400920:	601d      	str	r5, [r3, #0]
	return 1;
  400922:	2001      	movs	r0, #1
  400924:	e7e9      	b.n	4008fa <tc_find_mck_divisor+0x44>
	...

00400928 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400928:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40092a:	4810      	ldr	r0, [pc, #64]	; (40096c <sysclk_init+0x44>)
  40092c:	4b10      	ldr	r3, [pc, #64]	; (400970 <sysclk_init+0x48>)
  40092e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400930:	213e      	movs	r1, #62	; 0x3e
  400932:	2000      	movs	r0, #0
  400934:	4b0f      	ldr	r3, [pc, #60]	; (400974 <sysclk_init+0x4c>)
  400936:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400938:	4c0f      	ldr	r4, [pc, #60]	; (400978 <sysclk_init+0x50>)
  40093a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40093c:	2800      	cmp	r0, #0
  40093e:	d0fc      	beq.n	40093a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400940:	4b0e      	ldr	r3, [pc, #56]	; (40097c <sysclk_init+0x54>)
  400942:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400944:	4a0e      	ldr	r2, [pc, #56]	; (400980 <sysclk_init+0x58>)
  400946:	4b0f      	ldr	r3, [pc, #60]	; (400984 <sysclk_init+0x5c>)
  400948:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40094a:	4c0f      	ldr	r4, [pc, #60]	; (400988 <sysclk_init+0x60>)
  40094c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40094e:	2800      	cmp	r0, #0
  400950:	d0fc      	beq.n	40094c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400952:	2002      	movs	r0, #2
  400954:	4b0d      	ldr	r3, [pc, #52]	; (40098c <sysclk_init+0x64>)
  400956:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400958:	2000      	movs	r0, #0
  40095a:	4b0d      	ldr	r3, [pc, #52]	; (400990 <sysclk_init+0x68>)
  40095c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40095e:	4b0d      	ldr	r3, [pc, #52]	; (400994 <sysclk_init+0x6c>)
  400960:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400962:	4802      	ldr	r0, [pc, #8]	; (40096c <sysclk_init+0x44>)
  400964:	4b02      	ldr	r3, [pc, #8]	; (400970 <sysclk_init+0x48>)
  400966:	4798      	blx	r3
  400968:	bd10      	pop	{r4, pc}
  40096a:	bf00      	nop
  40096c:	11e1a300 	.word	0x11e1a300
  400970:	004013f9 	.word	0x004013f9
  400974:	00401015 	.word	0x00401015
  400978:	00401069 	.word	0x00401069
  40097c:	00401079 	.word	0x00401079
  400980:	20183f01 	.word	0x20183f01
  400984:	400e0600 	.word	0x400e0600
  400988:	00401089 	.word	0x00401089
  40098c:	00400f79 	.word	0x00400f79
  400990:	00400fb1 	.word	0x00400fb1
  400994:	004012ed 	.word	0x004012ed

00400998 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40099c:	b980      	cbnz	r0, 4009c0 <_read+0x28>
  40099e:	460c      	mov	r4, r1
  4009a0:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4009a2:	2a00      	cmp	r2, #0
  4009a4:	dd0f      	ble.n	4009c6 <_read+0x2e>
  4009a6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4009a8:	4e08      	ldr	r6, [pc, #32]	; (4009cc <_read+0x34>)
  4009aa:	4d09      	ldr	r5, [pc, #36]	; (4009d0 <_read+0x38>)
  4009ac:	6830      	ldr	r0, [r6, #0]
  4009ae:	4621      	mov	r1, r4
  4009b0:	682b      	ldr	r3, [r5, #0]
  4009b2:	4798      	blx	r3
		ptr++;
  4009b4:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4009b6:	42bc      	cmp	r4, r7
  4009b8:	d1f8      	bne.n	4009ac <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4009ba:	4640      	mov	r0, r8
  4009bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4009c0:	f04f 38ff 	mov.w	r8, #4294967295
  4009c4:	e7f9      	b.n	4009ba <_read+0x22>
	for (; len > 0; --len) {
  4009c6:	4680      	mov	r8, r0
  4009c8:	e7f7      	b.n	4009ba <_read+0x22>
  4009ca:	bf00      	nop
  4009cc:	20400a94 	.word	0x20400a94
  4009d0:	20400a8c 	.word	0x20400a8c

004009d4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4009d4:	3801      	subs	r0, #1
  4009d6:	2802      	cmp	r0, #2
  4009d8:	d815      	bhi.n	400a06 <_write+0x32>
{
  4009da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009de:	460e      	mov	r6, r1
  4009e0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4009e2:	b19a      	cbz	r2, 400a0c <_write+0x38>
  4009e4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4009e6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400a20 <_write+0x4c>
  4009ea:	4f0c      	ldr	r7, [pc, #48]	; (400a1c <_write+0x48>)
  4009ec:	f8d8 0000 	ldr.w	r0, [r8]
  4009f0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4009f4:	683b      	ldr	r3, [r7, #0]
  4009f6:	4798      	blx	r3
  4009f8:	2800      	cmp	r0, #0
  4009fa:	db0a      	blt.n	400a12 <_write+0x3e>
  4009fc:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4009fe:	3c01      	subs	r4, #1
  400a00:	d1f4      	bne.n	4009ec <_write+0x18>
  400a02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400a06:	f04f 30ff 	mov.w	r0, #4294967295
  400a0a:	4770      	bx	lr
	for (; len != 0; --len) {
  400a0c:	4610      	mov	r0, r2
  400a0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400a12:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400a16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a1a:	bf00      	nop
  400a1c:	20400a90 	.word	0x20400a90
  400a20:	20400a94 	.word	0x20400a94

00400a24 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a26:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a2a:	4b5c      	ldr	r3, [pc, #368]	; (400b9c <board_init+0x178>)
  400a2c:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a2e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a32:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400a36:	4b5a      	ldr	r3, [pc, #360]	; (400ba0 <board_init+0x17c>)
  400a38:	2200      	movs	r2, #0
  400a3a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400a3e:	695a      	ldr	r2, [r3, #20]
  400a40:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400a44:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400a46:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a4a:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400a4e:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400a52:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400a56:	f007 0007 	and.w	r0, r7, #7
  400a5a:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400a5c:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400a60:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400a64:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400a68:	f3bf 8f4f 	dsb	sy
  400a6c:	f04f 34ff 	mov.w	r4, #4294967295
  400a70:	fa04 fc00 	lsl.w	ip, r4, r0
  400a74:	fa06 f000 	lsl.w	r0, r6, r0
  400a78:	fa04 f40e 	lsl.w	r4, r4, lr
  400a7c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400a80:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400a82:	463a      	mov	r2, r7
  400a84:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400a86:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400a8a:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400a8e:	3a01      	subs	r2, #1
  400a90:	4423      	add	r3, r4
  400a92:	f1b2 3fff 	cmp.w	r2, #4294967295
  400a96:	d1f6      	bne.n	400a86 <board_init+0x62>
        } while(sets--);
  400a98:	3e01      	subs	r6, #1
  400a9a:	4460      	add	r0, ip
  400a9c:	f1b6 3fff 	cmp.w	r6, #4294967295
  400aa0:	d1ef      	bne.n	400a82 <board_init+0x5e>
  400aa2:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400aa6:	4b3e      	ldr	r3, [pc, #248]	; (400ba0 <board_init+0x17c>)
  400aa8:	695a      	ldr	r2, [r3, #20]
  400aaa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400aae:	615a      	str	r2, [r3, #20]
  400ab0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ab4:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400ab8:	4a3a      	ldr	r2, [pc, #232]	; (400ba4 <board_init+0x180>)
  400aba:	493b      	ldr	r1, [pc, #236]	; (400ba8 <board_init+0x184>)
  400abc:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400abe:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400ac2:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400ac4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ac8:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400acc:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400ad0:	f022 0201 	bic.w	r2, r2, #1
  400ad4:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400ad8:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400adc:	f022 0201 	bic.w	r2, r2, #1
  400ae0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400ae4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ae8:	f3bf 8f6f 	isb	sy
  400aec:	200a      	movs	r0, #10
  400aee:	4c2f      	ldr	r4, [pc, #188]	; (400bac <board_init+0x188>)
  400af0:	47a0      	blx	r4
  400af2:	200b      	movs	r0, #11
  400af4:	47a0      	blx	r4
  400af6:	200c      	movs	r0, #12
  400af8:	47a0      	blx	r4
  400afa:	2010      	movs	r0, #16
  400afc:	47a0      	blx	r4
  400afe:	2011      	movs	r0, #17
  400b00:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400b02:	4b2b      	ldr	r3, [pc, #172]	; (400bb0 <board_init+0x18c>)
  400b04:	f44f 7280 	mov.w	r2, #256	; 0x100
  400b08:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b0a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b0e:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400b10:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400b14:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400b18:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b1a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400b1e:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400b20:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b24:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400b26:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400b28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400b2c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b2e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b32:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b34:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b36:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b3a:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400b3c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400b40:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400b44:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400b48:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400b4c:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400b4e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b52:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b54:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400b5a:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b5c:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400b60:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b62:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b64:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400b68:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400b6a:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400b6c:	4a11      	ldr	r2, [pc, #68]	; (400bb4 <board_init+0x190>)
  400b6e:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400b72:	f043 0310 	orr.w	r3, r3, #16
  400b76:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400b7a:	4b0f      	ldr	r3, [pc, #60]	; (400bb8 <board_init+0x194>)
  400b7c:	2210      	movs	r2, #16
  400b7e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400b80:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b84:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b86:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400b8c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b8e:	4311      	orrs	r1, r2
  400b90:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400b92:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b94:	4311      	orrs	r1, r2
  400b96:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400b98:	605a      	str	r2, [r3, #4]
  400b9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b9c:	400e1850 	.word	0x400e1850
  400ba0:	e000ed00 	.word	0xe000ed00
  400ba4:	400e0c00 	.word	0x400e0c00
  400ba8:	5a00080c 	.word	0x5a00080c
  400bac:	00401099 	.word	0x00401099
  400bb0:	400e1200 	.word	0x400e1200
  400bb4:	40088000 	.word	0x40088000
  400bb8:	400e1000 	.word	0x400e1000

00400bbc <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400bbc:	b570      	push	{r4, r5, r6, lr}
  400bbe:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400bc0:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400bc2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400bc4:	4013      	ands	r3, r2
  400bc6:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400bc8:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  400bca:	4e1c      	ldr	r6, [pc, #112]	; (400c3c <afec_process_callback+0x80>)
  400bcc:	4d1c      	ldr	r5, [pc, #112]	; (400c40 <afec_process_callback+0x84>)
  400bce:	42a8      	cmp	r0, r5
  400bd0:	bf14      	ite	ne
  400bd2:	2000      	movne	r0, #0
  400bd4:	2001      	moveq	r0, #1
  400bd6:	0105      	lsls	r5, r0, #4
  400bd8:	e00b      	b.n	400bf2 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400bda:	2c0e      	cmp	r4, #14
  400bdc:	d81e      	bhi.n	400c1c <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400bde:	9a01      	ldr	r2, [sp, #4]
  400be0:	f104 010c 	add.w	r1, r4, #12
  400be4:	2301      	movs	r3, #1
  400be6:	408b      	lsls	r3, r1
  400be8:	4213      	tst	r3, r2
  400bea:	d110      	bne.n	400c0e <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400bec:	3401      	adds	r4, #1
  400bee:	2c10      	cmp	r4, #16
  400bf0:	d022      	beq.n	400c38 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400bf2:	2c0b      	cmp	r4, #11
  400bf4:	d8f1      	bhi.n	400bda <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  400bf6:	9a01      	ldr	r2, [sp, #4]
  400bf8:	2301      	movs	r3, #1
  400bfa:	40a3      	lsls	r3, r4
  400bfc:	4213      	tst	r3, r2
  400bfe:	d0f5      	beq.n	400bec <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400c00:	192b      	adds	r3, r5, r4
  400c02:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400c06:	2b00      	cmp	r3, #0
  400c08:	d0f0      	beq.n	400bec <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400c0a:	4798      	blx	r3
  400c0c:	e7ee      	b.n	400bec <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400c0e:	192b      	adds	r3, r5, r4
  400c10:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400c14:	2b00      	cmp	r3, #0
  400c16:	d0e9      	beq.n	400bec <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400c18:	4798      	blx	r3
  400c1a:	e7e7      	b.n	400bec <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400c1c:	9a01      	ldr	r2, [sp, #4]
  400c1e:	f104 010f 	add.w	r1, r4, #15
  400c22:	2301      	movs	r3, #1
  400c24:	408b      	lsls	r3, r1
  400c26:	4213      	tst	r3, r2
  400c28:	d0e0      	beq.n	400bec <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400c2a:	192b      	adds	r3, r5, r4
  400c2c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400c30:	2b00      	cmp	r3, #0
  400c32:	d0db      	beq.n	400bec <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400c34:	4798      	blx	r3
  400c36:	e7d9      	b.n	400bec <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400c38:	b002      	add	sp, #8
  400c3a:	bd70      	pop	{r4, r5, r6, pc}
  400c3c:	20400a98 	.word	0x20400a98
  400c40:	40064000 	.word	0x40064000

00400c44 <afec_ch_set_config>:
{
  400c44:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  400c46:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400c48:	2301      	movs	r3, #1
  400c4a:	408b      	lsls	r3, r1
  400c4c:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400c50:	7815      	ldrb	r5, [r2, #0]
  400c52:	2d00      	cmp	r5, #0
  400c54:	bf08      	it	eq
  400c56:	2300      	moveq	r3, #0
  400c58:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400c5a:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  400c5c:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400c5e:	004b      	lsls	r3, r1, #1
  400c60:	2103      	movs	r1, #3
  400c62:	4099      	lsls	r1, r3
  400c64:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400c68:	7851      	ldrb	r1, [r2, #1]
  400c6a:	4099      	lsls	r1, r3
  400c6c:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  400c6e:	6541      	str	r1, [r0, #84]	; 0x54
}
  400c70:	bc30      	pop	{r4, r5}
  400c72:	4770      	bx	lr

00400c74 <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400c74:	784b      	ldrb	r3, [r1, #1]
  400c76:	780a      	ldrb	r2, [r1, #0]
  400c78:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400c7a:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  400c7c:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400c7e:	884b      	ldrh	r3, [r1, #2]
  400c80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400c84:	6743      	str	r3, [r0, #116]	; 0x74
  400c86:	4770      	bx	lr

00400c88 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400c88:	2200      	movs	r2, #0
  400c8a:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400c8c:	4b08      	ldr	r3, [pc, #32]	; (400cb0 <afec_get_config_defaults+0x28>)
  400c8e:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400c90:	4b08      	ldr	r3, [pc, #32]	; (400cb4 <afec_get_config_defaults+0x2c>)
  400c92:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400c94:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400c98:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  400c9a:	2302      	movs	r3, #2
  400c9c:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400c9e:	2301      	movs	r3, #1
  400ca0:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400ca2:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400ca4:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400ca6:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400ca8:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400caa:	7583      	strb	r3, [r0, #22]
  400cac:	4770      	bx	lr
  400cae:	bf00      	nop
  400cb0:	11e1a300 	.word	0x11e1a300
  400cb4:	005b8d80 	.word	0x005b8d80

00400cb8 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400cb8:	2300      	movs	r3, #0
  400cba:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400cbc:	2301      	movs	r3, #1
  400cbe:	7043      	strb	r3, [r0, #1]
  400cc0:	4770      	bx	lr

00400cc2 <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  400cc2:	2300      	movs	r3, #0
  400cc4:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400cc6:	2320      	movs	r3, #32
  400cc8:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400cca:	23ff      	movs	r3, #255	; 0xff
  400ccc:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400cce:	f640 73ff 	movw	r3, #4095	; 0xfff
  400cd2:	8083      	strh	r3, [r0, #4]
  400cd4:	4770      	bx	lr
	...

00400cd8 <afec_init>:
	return afec->AFEC_ISR;
  400cd8:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400cda:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400cde:	d001      	beq.n	400ce4 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400ce0:	2019      	movs	r0, #25
  400ce2:	4770      	bx	lr
{
  400ce4:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  400ce6:	2301      	movs	r3, #1
  400ce8:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400cea:	7ccb      	ldrb	r3, [r1, #19]
  400cec:	2b00      	cmp	r3, #0
  400cee:	bf18      	it	ne
  400cf0:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400cf4:	684b      	ldr	r3, [r1, #4]
  400cf6:	688c      	ldr	r4, [r1, #8]
  400cf8:	fbb3 f3f4 	udiv	r3, r3, r4
  400cfc:	3b01      	subs	r3, #1
  400cfe:	021b      	lsls	r3, r3, #8
  400d00:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400d02:	68cc      	ldr	r4, [r1, #12]
  400d04:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400d08:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400d0a:	7c0c      	ldrb	r4, [r1, #16]
  400d0c:	0624      	lsls	r4, r4, #24
  400d0e:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400d12:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400d14:	7c4c      	ldrb	r4, [r1, #17]
  400d16:	0724      	lsls	r4, r4, #28
  400d18:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400d1c:	4323      	orrs	r3, r4
  400d1e:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400d20:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400d22:	7d0b      	ldrb	r3, [r1, #20]
  400d24:	2b00      	cmp	r3, #0
  400d26:	bf14      	ite	ne
  400d28:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400d2c:	2300      	moveq	r3, #0
  400d2e:	680a      	ldr	r2, [r1, #0]
  400d30:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  400d32:	7d4a      	ldrb	r2, [r1, #21]
  400d34:	2a00      	cmp	r2, #0
  400d36:	bf14      	ite	ne
  400d38:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400d3c:	2200      	moveq	r2, #0
			(config->resolution) |
  400d3e:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400d40:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400d42:	7d8b      	ldrb	r3, [r1, #22]
  400d44:	021b      	lsls	r3, r3, #8
  400d46:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400d4a:	f043 030c 	orr.w	r3, r3, #12
  400d4e:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  400d52:	4b0f      	ldr	r3, [pc, #60]	; (400d90 <afec_init+0xb8>)
  400d54:	4298      	cmp	r0, r3
  400d56:	d006      	beq.n	400d66 <afec_init+0x8e>
	if(afec == AFEC1) {
  400d58:	4b0e      	ldr	r3, [pc, #56]	; (400d94 <afec_init+0xbc>)
  400d5a:	4298      	cmp	r0, r3
  400d5c:	d00d      	beq.n	400d7a <afec_init+0xa2>
	return STATUS_OK;
  400d5e:	2000      	movs	r0, #0
}
  400d60:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d64:	4770      	bx	lr
  400d66:	4b0c      	ldr	r3, [pc, #48]	; (400d98 <afec_init+0xc0>)
  400d68:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  400d6c:	2200      	movs	r2, #0
  400d6e:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400d72:	428b      	cmp	r3, r1
  400d74:	d1fb      	bne.n	400d6e <afec_init+0x96>
	return STATUS_OK;
  400d76:	2000      	movs	r0, #0
  400d78:	e7f2      	b.n	400d60 <afec_init+0x88>
  400d7a:	4b08      	ldr	r3, [pc, #32]	; (400d9c <afec_init+0xc4>)
  400d7c:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400d80:	2200      	movs	r2, #0
  400d82:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400d86:	428b      	cmp	r3, r1
  400d88:	d1fb      	bne.n	400d82 <afec_init+0xaa>
	return STATUS_OK;
  400d8a:	2000      	movs	r0, #0
  400d8c:	e7e8      	b.n	400d60 <afec_init+0x88>
  400d8e:	bf00      	nop
  400d90:	4003c000 	.word	0x4003c000
  400d94:	40064000 	.word	0x40064000
  400d98:	20400a94 	.word	0x20400a94
  400d9c:	20400ad8 	.word	0x20400ad8

00400da0 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400da0:	4b0c      	ldr	r3, [pc, #48]	; (400dd4 <afec_enable_interrupt+0x34>)
  400da2:	4299      	cmp	r1, r3
  400da4:	d007      	beq.n	400db6 <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400da6:	290b      	cmp	r1, #11
  400da8:	d80b      	bhi.n	400dc2 <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400daa:	d006      	beq.n	400dba <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400dac:	2301      	movs	r3, #1
  400dae:	fa03 f101 	lsl.w	r1, r3, r1
  400db2:	6241      	str	r1, [r0, #36]	; 0x24
  400db4:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400db6:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400db8:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400dba:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400dbe:	6243      	str	r3, [r0, #36]	; 0x24
  400dc0:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400dc2:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400dc4:	bf94      	ite	ls
  400dc6:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400dc8:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400dca:	2301      	movs	r3, #1
  400dcc:	fa03 f101 	lsl.w	r1, r3, r1
  400dd0:	6241      	str	r1, [r0, #36]	; 0x24
  400dd2:	4770      	bx	lr
  400dd4:	47000fff 	.word	0x47000fff

00400dd8 <afec_set_callback>:
{
  400dd8:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  400dda:	4c11      	ldr	r4, [pc, #68]	; (400e20 <afec_set_callback+0x48>)
  400ddc:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400dde:	bf0c      	ite	eq
  400de0:	2410      	moveq	r4, #16
  400de2:	2400      	movne	r4, #0
  400de4:	440c      	add	r4, r1
  400de6:	4d0f      	ldr	r5, [pc, #60]	; (400e24 <afec_set_callback+0x4c>)
  400de8:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400dec:	d10a      	bne.n	400e04 <afec_set_callback+0x2c>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400dee:	4a0e      	ldr	r2, [pc, #56]	; (400e28 <afec_set_callback+0x50>)
  400df0:	f44f 7480 	mov.w	r4, #256	; 0x100
  400df4:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400df8:	015b      	lsls	r3, r3, #5
  400dfa:	b2db      	uxtb	r3, r3
  400dfc:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400e00:	6054      	str	r4, [r2, #4]
  400e02:	e009      	b.n	400e18 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400e04:	4a08      	ldr	r2, [pc, #32]	; (400e28 <afec_set_callback+0x50>)
  400e06:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400e0a:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400e0e:	015b      	lsls	r3, r3, #5
  400e10:	b2db      	uxtb	r3, r3
  400e12:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400e16:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400e18:	4b04      	ldr	r3, [pc, #16]	; (400e2c <afec_set_callback+0x54>)
  400e1a:	4798      	blx	r3
  400e1c:	bd38      	pop	{r3, r4, r5, pc}
  400e1e:	bf00      	nop
  400e20:	40064000 	.word	0x40064000
  400e24:	20400a98 	.word	0x20400a98
  400e28:	e000e100 	.word	0xe000e100
  400e2c:	00400da1 	.word	0x00400da1

00400e30 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400e30:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400e32:	4802      	ldr	r0, [pc, #8]	; (400e3c <AFEC0_Handler+0xc>)
  400e34:	4b02      	ldr	r3, [pc, #8]	; (400e40 <AFEC0_Handler+0x10>)
  400e36:	4798      	blx	r3
  400e38:	bd08      	pop	{r3, pc}
  400e3a:	bf00      	nop
  400e3c:	4003c000 	.word	0x4003c000
  400e40:	00400bbd 	.word	0x00400bbd

00400e44 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400e44:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400e46:	4802      	ldr	r0, [pc, #8]	; (400e50 <AFEC1_Handler+0xc>)
  400e48:	4b02      	ldr	r3, [pc, #8]	; (400e54 <AFEC1_Handler+0x10>)
  400e4a:	4798      	blx	r3
  400e4c:	bd08      	pop	{r3, pc}
  400e4e:	bf00      	nop
  400e50:	40064000 	.word	0x40064000
  400e54:	00400bbd 	.word	0x00400bbd

00400e58 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400e58:	b500      	push	{lr}
  400e5a:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400e5c:	4b13      	ldr	r3, [pc, #76]	; (400eac <afec_enable+0x54>)
  400e5e:	4298      	cmp	r0, r3
  400e60:	bf0c      	ite	eq
  400e62:	2028      	moveq	r0, #40	; 0x28
  400e64:	201d      	movne	r0, #29
  400e66:	4b12      	ldr	r3, [pc, #72]	; (400eb0 <afec_enable+0x58>)
  400e68:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400e6a:	4b12      	ldr	r3, [pc, #72]	; (400eb4 <afec_enable+0x5c>)
  400e6c:	789b      	ldrb	r3, [r3, #2]
  400e6e:	2bff      	cmp	r3, #255	; 0xff
  400e70:	d01a      	beq.n	400ea8 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400e72:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400e76:	fab3 f383 	clz	r3, r3
  400e7a:	095b      	lsrs	r3, r3, #5
  400e7c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400e7e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400e80:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400e84:	2200      	movs	r2, #0
  400e86:	4b0c      	ldr	r3, [pc, #48]	; (400eb8 <afec_enable+0x60>)
  400e88:	701a      	strb	r2, [r3, #0]
	return flags;
  400e8a:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400e8c:	4a09      	ldr	r2, [pc, #36]	; (400eb4 <afec_enable+0x5c>)
  400e8e:	7893      	ldrb	r3, [r2, #2]
  400e90:	3301      	adds	r3, #1
  400e92:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400e94:	b129      	cbz	r1, 400ea2 <afec_enable+0x4a>
		cpu_irq_enable();
  400e96:	2201      	movs	r2, #1
  400e98:	4b07      	ldr	r3, [pc, #28]	; (400eb8 <afec_enable+0x60>)
  400e9a:	701a      	strb	r2, [r3, #0]
  400e9c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400ea0:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400ea2:	b003      	add	sp, #12
  400ea4:	f85d fb04 	ldr.w	pc, [sp], #4
  400ea8:	e7fe      	b.n	400ea8 <afec_enable+0x50>
  400eaa:	bf00      	nop
  400eac:	40064000 	.word	0x40064000
  400eb0:	00401099 	.word	0x00401099
  400eb4:	20400a84 	.word	0x20400a84
  400eb8:	20400000 	.word	0x20400000

00400ebc <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400ebc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400ebe:	4770      	bx	lr

00400ec0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400ec0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400ec2:	4770      	bx	lr

00400ec4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400ec8:	4604      	mov	r4, r0
  400eca:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400ecc:	4b0e      	ldr	r3, [pc, #56]	; (400f08 <pio_handler_process+0x44>)
  400ece:	4798      	blx	r3
  400ed0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400ed2:	4620      	mov	r0, r4
  400ed4:	4b0d      	ldr	r3, [pc, #52]	; (400f0c <pio_handler_process+0x48>)
  400ed6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400ed8:	4005      	ands	r5, r0
  400eda:	d013      	beq.n	400f04 <pio_handler_process+0x40>
  400edc:	4c0c      	ldr	r4, [pc, #48]	; (400f10 <pio_handler_process+0x4c>)
  400ede:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400ee2:	e003      	b.n	400eec <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400ee4:	42b4      	cmp	r4, r6
  400ee6:	d00d      	beq.n	400f04 <pio_handler_process+0x40>
  400ee8:	3410      	adds	r4, #16
		while (status != 0) {
  400eea:	b15d      	cbz	r5, 400f04 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400eec:	6820      	ldr	r0, [r4, #0]
  400eee:	4540      	cmp	r0, r8
  400ef0:	d1f8      	bne.n	400ee4 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400ef2:	6861      	ldr	r1, [r4, #4]
  400ef4:	4229      	tst	r1, r5
  400ef6:	d0f5      	beq.n	400ee4 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400ef8:	68e3      	ldr	r3, [r4, #12]
  400efa:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400efc:	6863      	ldr	r3, [r4, #4]
  400efe:	ea25 0503 	bic.w	r5, r5, r3
  400f02:	e7ef      	b.n	400ee4 <pio_handler_process+0x20>
  400f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f08:	00400ebd 	.word	0x00400ebd
  400f0c:	00400ec1 	.word	0x00400ec1
  400f10:	204009d8 	.word	0x204009d8

00400f14 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400f14:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400f16:	210a      	movs	r1, #10
  400f18:	4801      	ldr	r0, [pc, #4]	; (400f20 <PIOA_Handler+0xc>)
  400f1a:	4b02      	ldr	r3, [pc, #8]	; (400f24 <PIOA_Handler+0x10>)
  400f1c:	4798      	blx	r3
  400f1e:	bd08      	pop	{r3, pc}
  400f20:	400e0e00 	.word	0x400e0e00
  400f24:	00400ec5 	.word	0x00400ec5

00400f28 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400f28:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400f2a:	210b      	movs	r1, #11
  400f2c:	4801      	ldr	r0, [pc, #4]	; (400f34 <PIOB_Handler+0xc>)
  400f2e:	4b02      	ldr	r3, [pc, #8]	; (400f38 <PIOB_Handler+0x10>)
  400f30:	4798      	blx	r3
  400f32:	bd08      	pop	{r3, pc}
  400f34:	400e1000 	.word	0x400e1000
  400f38:	00400ec5 	.word	0x00400ec5

00400f3c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400f3c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400f3e:	210c      	movs	r1, #12
  400f40:	4801      	ldr	r0, [pc, #4]	; (400f48 <PIOC_Handler+0xc>)
  400f42:	4b02      	ldr	r3, [pc, #8]	; (400f4c <PIOC_Handler+0x10>)
  400f44:	4798      	blx	r3
  400f46:	bd08      	pop	{r3, pc}
  400f48:	400e1200 	.word	0x400e1200
  400f4c:	00400ec5 	.word	0x00400ec5

00400f50 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400f50:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400f52:	2110      	movs	r1, #16
  400f54:	4801      	ldr	r0, [pc, #4]	; (400f5c <PIOD_Handler+0xc>)
  400f56:	4b02      	ldr	r3, [pc, #8]	; (400f60 <PIOD_Handler+0x10>)
  400f58:	4798      	blx	r3
  400f5a:	bd08      	pop	{r3, pc}
  400f5c:	400e1400 	.word	0x400e1400
  400f60:	00400ec5 	.word	0x00400ec5

00400f64 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400f64:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400f66:	2111      	movs	r1, #17
  400f68:	4801      	ldr	r0, [pc, #4]	; (400f70 <PIOE_Handler+0xc>)
  400f6a:	4b02      	ldr	r3, [pc, #8]	; (400f74 <PIOE_Handler+0x10>)
  400f6c:	4798      	blx	r3
  400f6e:	bd08      	pop	{r3, pc}
  400f70:	400e1600 	.word	0x400e1600
  400f74:	00400ec5 	.word	0x00400ec5

00400f78 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400f78:	2803      	cmp	r0, #3
  400f7a:	d011      	beq.n	400fa0 <pmc_mck_set_division+0x28>
  400f7c:	2804      	cmp	r0, #4
  400f7e:	d012      	beq.n	400fa6 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400f80:	2802      	cmp	r0, #2
  400f82:	bf0c      	ite	eq
  400f84:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400f88:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400f8a:	4a08      	ldr	r2, [pc, #32]	; (400fac <pmc_mck_set_division+0x34>)
  400f8c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400f92:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400f94:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400f96:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f98:	f013 0f08 	tst.w	r3, #8
  400f9c:	d0fb      	beq.n	400f96 <pmc_mck_set_division+0x1e>
}
  400f9e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400fa0:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400fa4:	e7f1      	b.n	400f8a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400fa6:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400faa:	e7ee      	b.n	400f8a <pmc_mck_set_division+0x12>
  400fac:	400e0600 	.word	0x400e0600

00400fb0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400fb0:	4a17      	ldr	r2, [pc, #92]	; (401010 <pmc_switch_mck_to_pllack+0x60>)
  400fb2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400fb8:	4318      	orrs	r0, r3
  400fba:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fbc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fbe:	f013 0f08 	tst.w	r3, #8
  400fc2:	d10a      	bne.n	400fda <pmc_switch_mck_to_pllack+0x2a>
  400fc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400fc8:	4911      	ldr	r1, [pc, #68]	; (401010 <pmc_switch_mck_to_pllack+0x60>)
  400fca:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400fcc:	f012 0f08 	tst.w	r2, #8
  400fd0:	d103      	bne.n	400fda <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400fd2:	3b01      	subs	r3, #1
  400fd4:	d1f9      	bne.n	400fca <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400fd6:	2001      	movs	r0, #1
  400fd8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400fda:	4a0d      	ldr	r2, [pc, #52]	; (401010 <pmc_switch_mck_to_pllack+0x60>)
  400fdc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fde:	f023 0303 	bic.w	r3, r3, #3
  400fe2:	f043 0302 	orr.w	r3, r3, #2
  400fe6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fe8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fea:	f013 0f08 	tst.w	r3, #8
  400fee:	d10a      	bne.n	401006 <pmc_switch_mck_to_pllack+0x56>
  400ff0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ff4:	4906      	ldr	r1, [pc, #24]	; (401010 <pmc_switch_mck_to_pllack+0x60>)
  400ff6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ff8:	f012 0f08 	tst.w	r2, #8
  400ffc:	d105      	bne.n	40100a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ffe:	3b01      	subs	r3, #1
  401000:	d1f9      	bne.n	400ff6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401002:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401004:	4770      	bx	lr
	return 0;
  401006:	2000      	movs	r0, #0
  401008:	4770      	bx	lr
  40100a:	2000      	movs	r0, #0
  40100c:	4770      	bx	lr
  40100e:	bf00      	nop
  401010:	400e0600 	.word	0x400e0600

00401014 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401014:	b9a0      	cbnz	r0, 401040 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401016:	480e      	ldr	r0, [pc, #56]	; (401050 <pmc_switch_mainck_to_xtal+0x3c>)
  401018:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40101a:	0209      	lsls	r1, r1, #8
  40101c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40101e:	4a0d      	ldr	r2, [pc, #52]	; (401054 <pmc_switch_mainck_to_xtal+0x40>)
  401020:	401a      	ands	r2, r3
  401022:	4b0d      	ldr	r3, [pc, #52]	; (401058 <pmc_switch_mainck_to_xtal+0x44>)
  401024:	4313      	orrs	r3, r2
  401026:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401028:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40102a:	4602      	mov	r2, r0
  40102c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40102e:	f013 0f01 	tst.w	r3, #1
  401032:	d0fb      	beq.n	40102c <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401034:	4a06      	ldr	r2, [pc, #24]	; (401050 <pmc_switch_mainck_to_xtal+0x3c>)
  401036:	6a11      	ldr	r1, [r2, #32]
  401038:	4b08      	ldr	r3, [pc, #32]	; (40105c <pmc_switch_mainck_to_xtal+0x48>)
  40103a:	430b      	orrs	r3, r1
  40103c:	6213      	str	r3, [r2, #32]
  40103e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401040:	4903      	ldr	r1, [pc, #12]	; (401050 <pmc_switch_mainck_to_xtal+0x3c>)
  401042:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401044:	4a06      	ldr	r2, [pc, #24]	; (401060 <pmc_switch_mainck_to_xtal+0x4c>)
  401046:	401a      	ands	r2, r3
  401048:	4b06      	ldr	r3, [pc, #24]	; (401064 <pmc_switch_mainck_to_xtal+0x50>)
  40104a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40104c:	620b      	str	r3, [r1, #32]
  40104e:	4770      	bx	lr
  401050:	400e0600 	.word	0x400e0600
  401054:	ffc8fffc 	.word	0xffc8fffc
  401058:	00370001 	.word	0x00370001
  40105c:	01370000 	.word	0x01370000
  401060:	fec8fffc 	.word	0xfec8fffc
  401064:	01370002 	.word	0x01370002

00401068 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401068:	4b02      	ldr	r3, [pc, #8]	; (401074 <pmc_osc_is_ready_mainck+0xc>)
  40106a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40106c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401070:	4770      	bx	lr
  401072:	bf00      	nop
  401074:	400e0600 	.word	0x400e0600

00401078 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401078:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40107c:	4b01      	ldr	r3, [pc, #4]	; (401084 <pmc_disable_pllack+0xc>)
  40107e:	629a      	str	r2, [r3, #40]	; 0x28
  401080:	4770      	bx	lr
  401082:	bf00      	nop
  401084:	400e0600 	.word	0x400e0600

00401088 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401088:	4b02      	ldr	r3, [pc, #8]	; (401094 <pmc_is_locked_pllack+0xc>)
  40108a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40108c:	f000 0002 	and.w	r0, r0, #2
  401090:	4770      	bx	lr
  401092:	bf00      	nop
  401094:	400e0600 	.word	0x400e0600

00401098 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401098:	283f      	cmp	r0, #63	; 0x3f
  40109a:	d81e      	bhi.n	4010da <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40109c:	281f      	cmp	r0, #31
  40109e:	d80c      	bhi.n	4010ba <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4010a0:	4b11      	ldr	r3, [pc, #68]	; (4010e8 <pmc_enable_periph_clk+0x50>)
  4010a2:	699a      	ldr	r2, [r3, #24]
  4010a4:	2301      	movs	r3, #1
  4010a6:	4083      	lsls	r3, r0
  4010a8:	4393      	bics	r3, r2
  4010aa:	d018      	beq.n	4010de <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4010ac:	2301      	movs	r3, #1
  4010ae:	fa03 f000 	lsl.w	r0, r3, r0
  4010b2:	4b0d      	ldr	r3, [pc, #52]	; (4010e8 <pmc_enable_periph_clk+0x50>)
  4010b4:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4010b6:	2000      	movs	r0, #0
  4010b8:	4770      	bx	lr
		ul_id -= 32;
  4010ba:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4010bc:	4b0a      	ldr	r3, [pc, #40]	; (4010e8 <pmc_enable_periph_clk+0x50>)
  4010be:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4010c2:	2301      	movs	r3, #1
  4010c4:	4083      	lsls	r3, r0
  4010c6:	4393      	bics	r3, r2
  4010c8:	d00b      	beq.n	4010e2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4010ca:	2301      	movs	r3, #1
  4010cc:	fa03 f000 	lsl.w	r0, r3, r0
  4010d0:	4b05      	ldr	r3, [pc, #20]	; (4010e8 <pmc_enable_periph_clk+0x50>)
  4010d2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4010d6:	2000      	movs	r0, #0
  4010d8:	4770      	bx	lr
		return 1;
  4010da:	2001      	movs	r0, #1
  4010dc:	4770      	bx	lr
	return 0;
  4010de:	2000      	movs	r0, #0
  4010e0:	4770      	bx	lr
  4010e2:	2000      	movs	r0, #0
}
  4010e4:	4770      	bx	lr
  4010e6:	bf00      	nop
  4010e8:	400e0600 	.word	0x400e0600

004010ec <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4010ec:	6943      	ldr	r3, [r0, #20]
  4010ee:	f013 0f02 	tst.w	r3, #2
  4010f2:	d002      	beq.n	4010fa <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4010f4:	61c1      	str	r1, [r0, #28]
	return 0;
  4010f6:	2000      	movs	r0, #0
  4010f8:	4770      	bx	lr
		return 1;
  4010fa:	2001      	movs	r0, #1
}
  4010fc:	4770      	bx	lr

004010fe <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4010fe:	6943      	ldr	r3, [r0, #20]
  401100:	f013 0f01 	tst.w	r3, #1
  401104:	d003      	beq.n	40110e <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401106:	6983      	ldr	r3, [r0, #24]
  401108:	700b      	strb	r3, [r1, #0]
	return 0;
  40110a:	2000      	movs	r0, #0
  40110c:	4770      	bx	lr
		return 1;
  40110e:	2001      	movs	r0, #1
}
  401110:	4770      	bx	lr

00401112 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401112:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401114:	010b      	lsls	r3, r1, #4
  401116:	4293      	cmp	r3, r2
  401118:	d914      	bls.n	401144 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40111a:	00c9      	lsls	r1, r1, #3
  40111c:	084b      	lsrs	r3, r1, #1
  40111e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401122:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401126:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401128:	1e5c      	subs	r4, r3, #1
  40112a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40112e:	428c      	cmp	r4, r1
  401130:	d901      	bls.n	401136 <usart_set_async_baudrate+0x24>
		return 1;
  401132:	2001      	movs	r0, #1
  401134:	e017      	b.n	401166 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401136:	6841      	ldr	r1, [r0, #4]
  401138:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  40113c:	6041      	str	r1, [r0, #4]
  40113e:	e00c      	b.n	40115a <usart_set_async_baudrate+0x48>
		return 1;
  401140:	2001      	movs	r0, #1
  401142:	e010      	b.n	401166 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401144:	0859      	lsrs	r1, r3, #1
  401146:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  40114a:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  40114e:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401150:	1e5c      	subs	r4, r3, #1
  401152:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401156:	428c      	cmp	r4, r1
  401158:	d8f2      	bhi.n	401140 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40115a:	0412      	lsls	r2, r2, #16
  40115c:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401160:	431a      	orrs	r2, r3
  401162:	6202      	str	r2, [r0, #32]

	return 0;
  401164:	2000      	movs	r0, #0
}
  401166:	f85d 4b04 	ldr.w	r4, [sp], #4
  40116a:	4770      	bx	lr

0040116c <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40116c:	4b08      	ldr	r3, [pc, #32]	; (401190 <usart_reset+0x24>)
  40116e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  401172:	2300      	movs	r3, #0
  401174:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401176:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401178:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40117a:	2388      	movs	r3, #136	; 0x88
  40117c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40117e:	2324      	movs	r3, #36	; 0x24
  401180:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  401182:	f44f 7380 	mov.w	r3, #256	; 0x100
  401186:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401188:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  40118c:	6003      	str	r3, [r0, #0]
  40118e:	4770      	bx	lr
  401190:	55534100 	.word	0x55534100

00401194 <usart_init_rs232>:
{
  401194:	b570      	push	{r4, r5, r6, lr}
  401196:	4605      	mov	r5, r0
  401198:	460c      	mov	r4, r1
  40119a:	4616      	mov	r6, r2
	usart_reset(p_usart);
  40119c:	4b0f      	ldr	r3, [pc, #60]	; (4011dc <usart_init_rs232+0x48>)
  40119e:	4798      	blx	r3
	ul_reg_val = 0;
  4011a0:	2200      	movs	r2, #0
  4011a2:	4b0f      	ldr	r3, [pc, #60]	; (4011e0 <usart_init_rs232+0x4c>)
  4011a4:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4011a6:	b1a4      	cbz	r4, 4011d2 <usart_init_rs232+0x3e>
  4011a8:	4632      	mov	r2, r6
  4011aa:	6821      	ldr	r1, [r4, #0]
  4011ac:	4628      	mov	r0, r5
  4011ae:	4b0d      	ldr	r3, [pc, #52]	; (4011e4 <usart_init_rs232+0x50>)
  4011b0:	4798      	blx	r3
  4011b2:	4602      	mov	r2, r0
  4011b4:	b978      	cbnz	r0, 4011d6 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4011b6:	6863      	ldr	r3, [r4, #4]
  4011b8:	68a1      	ldr	r1, [r4, #8]
  4011ba:	430b      	orrs	r3, r1
  4011bc:	6921      	ldr	r1, [r4, #16]
  4011be:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4011c0:	68e1      	ldr	r1, [r4, #12]
  4011c2:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4011c4:	4906      	ldr	r1, [pc, #24]	; (4011e0 <usart_init_rs232+0x4c>)
  4011c6:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4011c8:	6869      	ldr	r1, [r5, #4]
  4011ca:	430b      	orrs	r3, r1
  4011cc:	606b      	str	r3, [r5, #4]
}
  4011ce:	4610      	mov	r0, r2
  4011d0:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4011d2:	2201      	movs	r2, #1
  4011d4:	e7fb      	b.n	4011ce <usart_init_rs232+0x3a>
  4011d6:	2201      	movs	r2, #1
  4011d8:	e7f9      	b.n	4011ce <usart_init_rs232+0x3a>
  4011da:	bf00      	nop
  4011dc:	0040116d 	.word	0x0040116d
  4011e0:	20400a48 	.word	0x20400a48
  4011e4:	00401113 	.word	0x00401113

004011e8 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4011e8:	2340      	movs	r3, #64	; 0x40
  4011ea:	6003      	str	r3, [r0, #0]
  4011ec:	4770      	bx	lr

004011ee <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4011ee:	2310      	movs	r3, #16
  4011f0:	6003      	str	r3, [r0, #0]
  4011f2:	4770      	bx	lr

004011f4 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4011f4:	6943      	ldr	r3, [r0, #20]
  4011f6:	f013 0f02 	tst.w	r3, #2
  4011fa:	d004      	beq.n	401206 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4011fc:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401200:	61c1      	str	r1, [r0, #28]
	return 0;
  401202:	2000      	movs	r0, #0
  401204:	4770      	bx	lr
		return 1;
  401206:	2001      	movs	r0, #1
}
  401208:	4770      	bx	lr

0040120a <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40120a:	6943      	ldr	r3, [r0, #20]
  40120c:	f013 0f01 	tst.w	r3, #1
  401210:	d005      	beq.n	40121e <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401212:	6983      	ldr	r3, [r0, #24]
  401214:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401218:	600b      	str	r3, [r1, #0]
	return 0;
  40121a:	2000      	movs	r0, #0
  40121c:	4770      	bx	lr
		return 1;
  40121e:	2001      	movs	r0, #1
}
  401220:	4770      	bx	lr

00401222 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401222:	e7fe      	b.n	401222 <Dummy_Handler>

00401224 <Reset_Handler>:
{
  401224:	b500      	push	{lr}
  401226:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401228:	4b25      	ldr	r3, [pc, #148]	; (4012c0 <Reset_Handler+0x9c>)
  40122a:	4a26      	ldr	r2, [pc, #152]	; (4012c4 <Reset_Handler+0xa0>)
  40122c:	429a      	cmp	r2, r3
  40122e:	d010      	beq.n	401252 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401230:	4b25      	ldr	r3, [pc, #148]	; (4012c8 <Reset_Handler+0xa4>)
  401232:	4a23      	ldr	r2, [pc, #140]	; (4012c0 <Reset_Handler+0x9c>)
  401234:	429a      	cmp	r2, r3
  401236:	d20c      	bcs.n	401252 <Reset_Handler+0x2e>
  401238:	3b01      	subs	r3, #1
  40123a:	1a9b      	subs	r3, r3, r2
  40123c:	f023 0303 	bic.w	r3, r3, #3
  401240:	3304      	adds	r3, #4
  401242:	4413      	add	r3, r2
  401244:	491f      	ldr	r1, [pc, #124]	; (4012c4 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401246:	f851 0b04 	ldr.w	r0, [r1], #4
  40124a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40124e:	429a      	cmp	r2, r3
  401250:	d1f9      	bne.n	401246 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401252:	4b1e      	ldr	r3, [pc, #120]	; (4012cc <Reset_Handler+0xa8>)
  401254:	4a1e      	ldr	r2, [pc, #120]	; (4012d0 <Reset_Handler+0xac>)
  401256:	429a      	cmp	r2, r3
  401258:	d20a      	bcs.n	401270 <Reset_Handler+0x4c>
  40125a:	3b01      	subs	r3, #1
  40125c:	1a9b      	subs	r3, r3, r2
  40125e:	f023 0303 	bic.w	r3, r3, #3
  401262:	3304      	adds	r3, #4
  401264:	4413      	add	r3, r2
                *pDest++ = 0;
  401266:	2100      	movs	r1, #0
  401268:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40126c:	4293      	cmp	r3, r2
  40126e:	d1fb      	bne.n	401268 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401270:	4a18      	ldr	r2, [pc, #96]	; (4012d4 <Reset_Handler+0xb0>)
  401272:	4b19      	ldr	r3, [pc, #100]	; (4012d8 <Reset_Handler+0xb4>)
  401274:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401278:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40127a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40127e:	fab3 f383 	clz	r3, r3
  401282:	095b      	lsrs	r3, r3, #5
  401284:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401286:	b672      	cpsid	i
  401288:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40128c:	2200      	movs	r2, #0
  40128e:	4b13      	ldr	r3, [pc, #76]	; (4012dc <Reset_Handler+0xb8>)
  401290:	701a      	strb	r2, [r3, #0]
	return flags;
  401292:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401294:	4a12      	ldr	r2, [pc, #72]	; (4012e0 <Reset_Handler+0xbc>)
  401296:	6813      	ldr	r3, [r2, #0]
  401298:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40129c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40129e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012a2:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  4012a6:	b129      	cbz	r1, 4012b4 <Reset_Handler+0x90>
		cpu_irq_enable();
  4012a8:	2201      	movs	r2, #1
  4012aa:	4b0c      	ldr	r3, [pc, #48]	; (4012dc <Reset_Handler+0xb8>)
  4012ac:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4012ae:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4012b2:	b662      	cpsie	i
        __libc_init_array();
  4012b4:	4b0b      	ldr	r3, [pc, #44]	; (4012e4 <Reset_Handler+0xc0>)
  4012b6:	4798      	blx	r3
        main();
  4012b8:	4b0b      	ldr	r3, [pc, #44]	; (4012e8 <Reset_Handler+0xc4>)
  4012ba:	4798      	blx	r3
  4012bc:	e7fe      	b.n	4012bc <Reset_Handler+0x98>
  4012be:	bf00      	nop
  4012c0:	20400000 	.word	0x20400000
  4012c4:	0040453c 	.word	0x0040453c
  4012c8:	204009b4 	.word	0x204009b4
  4012cc:	20400b1c 	.word	0x20400b1c
  4012d0:	204009b4 	.word	0x204009b4
  4012d4:	e000ed00 	.word	0xe000ed00
  4012d8:	00400000 	.word	0x00400000
  4012dc:	20400000 	.word	0x20400000
  4012e0:	e000ed88 	.word	0xe000ed88
  4012e4:	004014d5 	.word	0x004014d5
  4012e8:	004004f5 	.word	0x004004f5

004012ec <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4012ec:	4b3b      	ldr	r3, [pc, #236]	; (4013dc <SystemCoreClockUpdate+0xf0>)
  4012ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012f0:	f003 0303 	and.w	r3, r3, #3
  4012f4:	2b01      	cmp	r3, #1
  4012f6:	d01d      	beq.n	401334 <SystemCoreClockUpdate+0x48>
  4012f8:	b183      	cbz	r3, 40131c <SystemCoreClockUpdate+0x30>
  4012fa:	2b02      	cmp	r3, #2
  4012fc:	d036      	beq.n	40136c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4012fe:	4b37      	ldr	r3, [pc, #220]	; (4013dc <SystemCoreClockUpdate+0xf0>)
  401300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401302:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401306:	2b70      	cmp	r3, #112	; 0x70
  401308:	d05f      	beq.n	4013ca <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40130a:	4b34      	ldr	r3, [pc, #208]	; (4013dc <SystemCoreClockUpdate+0xf0>)
  40130c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40130e:	4934      	ldr	r1, [pc, #208]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  401310:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401314:	680b      	ldr	r3, [r1, #0]
  401316:	40d3      	lsrs	r3, r2
  401318:	600b      	str	r3, [r1, #0]
  40131a:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40131c:	4b31      	ldr	r3, [pc, #196]	; (4013e4 <SystemCoreClockUpdate+0xf8>)
  40131e:	695b      	ldr	r3, [r3, #20]
  401320:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401324:	bf14      	ite	ne
  401326:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40132a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40132e:	4b2c      	ldr	r3, [pc, #176]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  401330:	601a      	str	r2, [r3, #0]
  401332:	e7e4      	b.n	4012fe <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401334:	4b29      	ldr	r3, [pc, #164]	; (4013dc <SystemCoreClockUpdate+0xf0>)
  401336:	6a1b      	ldr	r3, [r3, #32]
  401338:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40133c:	d003      	beq.n	401346 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40133e:	4a2a      	ldr	r2, [pc, #168]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  401340:	4b27      	ldr	r3, [pc, #156]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  401342:	601a      	str	r2, [r3, #0]
  401344:	e7db      	b.n	4012fe <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401346:	4a29      	ldr	r2, [pc, #164]	; (4013ec <SystemCoreClockUpdate+0x100>)
  401348:	4b25      	ldr	r3, [pc, #148]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  40134a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40134c:	4b23      	ldr	r3, [pc, #140]	; (4013dc <SystemCoreClockUpdate+0xf0>)
  40134e:	6a1b      	ldr	r3, [r3, #32]
  401350:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401354:	2b10      	cmp	r3, #16
  401356:	d005      	beq.n	401364 <SystemCoreClockUpdate+0x78>
  401358:	2b20      	cmp	r3, #32
  40135a:	d1d0      	bne.n	4012fe <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  40135c:	4a22      	ldr	r2, [pc, #136]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  40135e:	4b20      	ldr	r3, [pc, #128]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  401360:	601a      	str	r2, [r3, #0]
          break;
  401362:	e7cc      	b.n	4012fe <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401364:	4a22      	ldr	r2, [pc, #136]	; (4013f0 <SystemCoreClockUpdate+0x104>)
  401366:	4b1e      	ldr	r3, [pc, #120]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  401368:	601a      	str	r2, [r3, #0]
          break;
  40136a:	e7c8      	b.n	4012fe <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40136c:	4b1b      	ldr	r3, [pc, #108]	; (4013dc <SystemCoreClockUpdate+0xf0>)
  40136e:	6a1b      	ldr	r3, [r3, #32]
  401370:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401374:	d016      	beq.n	4013a4 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401376:	4a1c      	ldr	r2, [pc, #112]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  401378:	4b19      	ldr	r3, [pc, #100]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  40137a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40137c:	4b17      	ldr	r3, [pc, #92]	; (4013dc <SystemCoreClockUpdate+0xf0>)
  40137e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401380:	f003 0303 	and.w	r3, r3, #3
  401384:	2b02      	cmp	r3, #2
  401386:	d1ba      	bne.n	4012fe <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401388:	4a14      	ldr	r2, [pc, #80]	; (4013dc <SystemCoreClockUpdate+0xf0>)
  40138a:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40138c:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40138e:	4814      	ldr	r0, [pc, #80]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401390:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401394:	6803      	ldr	r3, [r0, #0]
  401396:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40139a:	b2d2      	uxtb	r2, r2
  40139c:	fbb3 f3f2 	udiv	r3, r3, r2
  4013a0:	6003      	str	r3, [r0, #0]
  4013a2:	e7ac      	b.n	4012fe <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013a4:	4a11      	ldr	r2, [pc, #68]	; (4013ec <SystemCoreClockUpdate+0x100>)
  4013a6:	4b0e      	ldr	r3, [pc, #56]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  4013a8:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013aa:	4b0c      	ldr	r3, [pc, #48]	; (4013dc <SystemCoreClockUpdate+0xf0>)
  4013ac:	6a1b      	ldr	r3, [r3, #32]
  4013ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013b2:	2b10      	cmp	r3, #16
  4013b4:	d005      	beq.n	4013c2 <SystemCoreClockUpdate+0xd6>
  4013b6:	2b20      	cmp	r3, #32
  4013b8:	d1e0      	bne.n	40137c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4013ba:	4a0b      	ldr	r2, [pc, #44]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  4013bc:	4b08      	ldr	r3, [pc, #32]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  4013be:	601a      	str	r2, [r3, #0]
          break;
  4013c0:	e7dc      	b.n	40137c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4013c2:	4a0b      	ldr	r2, [pc, #44]	; (4013f0 <SystemCoreClockUpdate+0x104>)
  4013c4:	4b06      	ldr	r3, [pc, #24]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  4013c6:	601a      	str	r2, [r3, #0]
          break;
  4013c8:	e7d8      	b.n	40137c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4013ca:	4a05      	ldr	r2, [pc, #20]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  4013cc:	6813      	ldr	r3, [r2, #0]
  4013ce:	4909      	ldr	r1, [pc, #36]	; (4013f4 <SystemCoreClockUpdate+0x108>)
  4013d0:	fba1 1303 	umull	r1, r3, r1, r3
  4013d4:	085b      	lsrs	r3, r3, #1
  4013d6:	6013      	str	r3, [r2, #0]
  4013d8:	4770      	bx	lr
  4013da:	bf00      	nop
  4013dc:	400e0600 	.word	0x400e0600
  4013e0:	20400004 	.word	0x20400004
  4013e4:	400e1810 	.word	0x400e1810
  4013e8:	00b71b00 	.word	0x00b71b00
  4013ec:	003d0900 	.word	0x003d0900
  4013f0:	007a1200 	.word	0x007a1200
  4013f4:	aaaaaaab 	.word	0xaaaaaaab

004013f8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4013f8:	4b16      	ldr	r3, [pc, #88]	; (401454 <system_init_flash+0x5c>)
  4013fa:	4298      	cmp	r0, r3
  4013fc:	d913      	bls.n	401426 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4013fe:	4b16      	ldr	r3, [pc, #88]	; (401458 <system_init_flash+0x60>)
  401400:	4298      	cmp	r0, r3
  401402:	d915      	bls.n	401430 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401404:	4b15      	ldr	r3, [pc, #84]	; (40145c <system_init_flash+0x64>)
  401406:	4298      	cmp	r0, r3
  401408:	d916      	bls.n	401438 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40140a:	4b15      	ldr	r3, [pc, #84]	; (401460 <system_init_flash+0x68>)
  40140c:	4298      	cmp	r0, r3
  40140e:	d917      	bls.n	401440 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401410:	4b14      	ldr	r3, [pc, #80]	; (401464 <system_init_flash+0x6c>)
  401412:	4298      	cmp	r0, r3
  401414:	d918      	bls.n	401448 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401416:	4b14      	ldr	r3, [pc, #80]	; (401468 <system_init_flash+0x70>)
  401418:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40141a:	bf94      	ite	ls
  40141c:	4a13      	ldrls	r2, [pc, #76]	; (40146c <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40141e:	4a14      	ldrhi	r2, [pc, #80]	; (401470 <system_init_flash+0x78>)
  401420:	4b14      	ldr	r3, [pc, #80]	; (401474 <system_init_flash+0x7c>)
  401422:	601a      	str	r2, [r3, #0]
  401424:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401426:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40142a:	4b12      	ldr	r3, [pc, #72]	; (401474 <system_init_flash+0x7c>)
  40142c:	601a      	str	r2, [r3, #0]
  40142e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401430:	4a11      	ldr	r2, [pc, #68]	; (401478 <system_init_flash+0x80>)
  401432:	4b10      	ldr	r3, [pc, #64]	; (401474 <system_init_flash+0x7c>)
  401434:	601a      	str	r2, [r3, #0]
  401436:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401438:	4a10      	ldr	r2, [pc, #64]	; (40147c <system_init_flash+0x84>)
  40143a:	4b0e      	ldr	r3, [pc, #56]	; (401474 <system_init_flash+0x7c>)
  40143c:	601a      	str	r2, [r3, #0]
  40143e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401440:	4a0f      	ldr	r2, [pc, #60]	; (401480 <system_init_flash+0x88>)
  401442:	4b0c      	ldr	r3, [pc, #48]	; (401474 <system_init_flash+0x7c>)
  401444:	601a      	str	r2, [r3, #0]
  401446:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401448:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40144c:	4b09      	ldr	r3, [pc, #36]	; (401474 <system_init_flash+0x7c>)
  40144e:	601a      	str	r2, [r3, #0]
  401450:	4770      	bx	lr
  401452:	bf00      	nop
  401454:	015ef3bf 	.word	0x015ef3bf
  401458:	02bde77f 	.word	0x02bde77f
  40145c:	041cdb3f 	.word	0x041cdb3f
  401460:	057bceff 	.word	0x057bceff
  401464:	06dac2bf 	.word	0x06dac2bf
  401468:	0839b67f 	.word	0x0839b67f
  40146c:	04000500 	.word	0x04000500
  401470:	04000600 	.word	0x04000600
  401474:	400e0c00 	.word	0x400e0c00
  401478:	04000100 	.word	0x04000100
  40147c:	04000200 	.word	0x04000200
  401480:	04000300 	.word	0x04000300

00401484 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401484:	4b0a      	ldr	r3, [pc, #40]	; (4014b0 <_sbrk+0x2c>)
  401486:	681b      	ldr	r3, [r3, #0]
  401488:	b153      	cbz	r3, 4014a0 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40148a:	4b09      	ldr	r3, [pc, #36]	; (4014b0 <_sbrk+0x2c>)
  40148c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40148e:	181a      	adds	r2, r3, r0
  401490:	4908      	ldr	r1, [pc, #32]	; (4014b4 <_sbrk+0x30>)
  401492:	4291      	cmp	r1, r2
  401494:	db08      	blt.n	4014a8 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401496:	4610      	mov	r0, r2
  401498:	4a05      	ldr	r2, [pc, #20]	; (4014b0 <_sbrk+0x2c>)
  40149a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40149c:	4618      	mov	r0, r3
  40149e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4014a0:	4a05      	ldr	r2, [pc, #20]	; (4014b8 <_sbrk+0x34>)
  4014a2:	4b03      	ldr	r3, [pc, #12]	; (4014b0 <_sbrk+0x2c>)
  4014a4:	601a      	str	r2, [r3, #0]
  4014a6:	e7f0      	b.n	40148a <_sbrk+0x6>
		return (caddr_t) -1;	
  4014a8:	f04f 30ff 	mov.w	r0, #4294967295
}
  4014ac:	4770      	bx	lr
  4014ae:	bf00      	nop
  4014b0:	20400a4c 	.word	0x20400a4c
  4014b4:	2045fffc 	.word	0x2045fffc
  4014b8:	20402d20 	.word	0x20402d20

004014bc <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4014bc:	f04f 30ff 	mov.w	r0, #4294967295
  4014c0:	4770      	bx	lr

004014c2 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4014c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4014c6:	604b      	str	r3, [r1, #4]

	return 0;
}
  4014c8:	2000      	movs	r0, #0
  4014ca:	4770      	bx	lr

004014cc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4014cc:	2001      	movs	r0, #1
  4014ce:	4770      	bx	lr

004014d0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4014d0:	2000      	movs	r0, #0
  4014d2:	4770      	bx	lr

004014d4 <__libc_init_array>:
  4014d4:	b570      	push	{r4, r5, r6, lr}
  4014d6:	4e0f      	ldr	r6, [pc, #60]	; (401514 <__libc_init_array+0x40>)
  4014d8:	4d0f      	ldr	r5, [pc, #60]	; (401518 <__libc_init_array+0x44>)
  4014da:	1b76      	subs	r6, r6, r5
  4014dc:	10b6      	asrs	r6, r6, #2
  4014de:	bf18      	it	ne
  4014e0:	2400      	movne	r4, #0
  4014e2:	d005      	beq.n	4014f0 <__libc_init_array+0x1c>
  4014e4:	3401      	adds	r4, #1
  4014e6:	f855 3b04 	ldr.w	r3, [r5], #4
  4014ea:	4798      	blx	r3
  4014ec:	42a6      	cmp	r6, r4
  4014ee:	d1f9      	bne.n	4014e4 <__libc_init_array+0x10>
  4014f0:	4e0a      	ldr	r6, [pc, #40]	; (40151c <__libc_init_array+0x48>)
  4014f2:	4d0b      	ldr	r5, [pc, #44]	; (401520 <__libc_init_array+0x4c>)
  4014f4:	1b76      	subs	r6, r6, r5
  4014f6:	f003 f80b 	bl	404510 <_init>
  4014fa:	10b6      	asrs	r6, r6, #2
  4014fc:	bf18      	it	ne
  4014fe:	2400      	movne	r4, #0
  401500:	d006      	beq.n	401510 <__libc_init_array+0x3c>
  401502:	3401      	adds	r4, #1
  401504:	f855 3b04 	ldr.w	r3, [r5], #4
  401508:	4798      	blx	r3
  40150a:	42a6      	cmp	r6, r4
  40150c:	d1f9      	bne.n	401502 <__libc_init_array+0x2e>
  40150e:	bd70      	pop	{r4, r5, r6, pc}
  401510:	bd70      	pop	{r4, r5, r6, pc}
  401512:	bf00      	nop
  401514:	0040451c 	.word	0x0040451c
  401518:	0040451c 	.word	0x0040451c
  40151c:	00404524 	.word	0x00404524
  401520:	0040451c 	.word	0x0040451c

00401524 <iprintf>:
  401524:	b40f      	push	{r0, r1, r2, r3}
  401526:	b500      	push	{lr}
  401528:	4907      	ldr	r1, [pc, #28]	; (401548 <iprintf+0x24>)
  40152a:	b083      	sub	sp, #12
  40152c:	ab04      	add	r3, sp, #16
  40152e:	6808      	ldr	r0, [r1, #0]
  401530:	f853 2b04 	ldr.w	r2, [r3], #4
  401534:	6881      	ldr	r1, [r0, #8]
  401536:	9301      	str	r3, [sp, #4]
  401538:	f000 f9f0 	bl	40191c <_vfiprintf_r>
  40153c:	b003      	add	sp, #12
  40153e:	f85d eb04 	ldr.w	lr, [sp], #4
  401542:	b004      	add	sp, #16
  401544:	4770      	bx	lr
  401546:	bf00      	nop
  401548:	20400008 	.word	0x20400008

0040154c <memset>:
  40154c:	b470      	push	{r4, r5, r6}
  40154e:	0786      	lsls	r6, r0, #30
  401550:	d046      	beq.n	4015e0 <memset+0x94>
  401552:	1e54      	subs	r4, r2, #1
  401554:	2a00      	cmp	r2, #0
  401556:	d041      	beq.n	4015dc <memset+0x90>
  401558:	b2ca      	uxtb	r2, r1
  40155a:	4603      	mov	r3, r0
  40155c:	e002      	b.n	401564 <memset+0x18>
  40155e:	f114 34ff 	adds.w	r4, r4, #4294967295
  401562:	d33b      	bcc.n	4015dc <memset+0x90>
  401564:	f803 2b01 	strb.w	r2, [r3], #1
  401568:	079d      	lsls	r5, r3, #30
  40156a:	d1f8      	bne.n	40155e <memset+0x12>
  40156c:	2c03      	cmp	r4, #3
  40156e:	d92e      	bls.n	4015ce <memset+0x82>
  401570:	b2cd      	uxtb	r5, r1
  401572:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401576:	2c0f      	cmp	r4, #15
  401578:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40157c:	d919      	bls.n	4015b2 <memset+0x66>
  40157e:	f103 0210 	add.w	r2, r3, #16
  401582:	4626      	mov	r6, r4
  401584:	3e10      	subs	r6, #16
  401586:	2e0f      	cmp	r6, #15
  401588:	f842 5c10 	str.w	r5, [r2, #-16]
  40158c:	f842 5c0c 	str.w	r5, [r2, #-12]
  401590:	f842 5c08 	str.w	r5, [r2, #-8]
  401594:	f842 5c04 	str.w	r5, [r2, #-4]
  401598:	f102 0210 	add.w	r2, r2, #16
  40159c:	d8f2      	bhi.n	401584 <memset+0x38>
  40159e:	f1a4 0210 	sub.w	r2, r4, #16
  4015a2:	f022 020f 	bic.w	r2, r2, #15
  4015a6:	f004 040f 	and.w	r4, r4, #15
  4015aa:	3210      	adds	r2, #16
  4015ac:	2c03      	cmp	r4, #3
  4015ae:	4413      	add	r3, r2
  4015b0:	d90d      	bls.n	4015ce <memset+0x82>
  4015b2:	461e      	mov	r6, r3
  4015b4:	4622      	mov	r2, r4
  4015b6:	3a04      	subs	r2, #4
  4015b8:	2a03      	cmp	r2, #3
  4015ba:	f846 5b04 	str.w	r5, [r6], #4
  4015be:	d8fa      	bhi.n	4015b6 <memset+0x6a>
  4015c0:	1f22      	subs	r2, r4, #4
  4015c2:	f022 0203 	bic.w	r2, r2, #3
  4015c6:	3204      	adds	r2, #4
  4015c8:	4413      	add	r3, r2
  4015ca:	f004 0403 	and.w	r4, r4, #3
  4015ce:	b12c      	cbz	r4, 4015dc <memset+0x90>
  4015d0:	b2c9      	uxtb	r1, r1
  4015d2:	441c      	add	r4, r3
  4015d4:	f803 1b01 	strb.w	r1, [r3], #1
  4015d8:	429c      	cmp	r4, r3
  4015da:	d1fb      	bne.n	4015d4 <memset+0x88>
  4015dc:	bc70      	pop	{r4, r5, r6}
  4015de:	4770      	bx	lr
  4015e0:	4614      	mov	r4, r2
  4015e2:	4603      	mov	r3, r0
  4015e4:	e7c2      	b.n	40156c <memset+0x20>
  4015e6:	bf00      	nop

004015e8 <_puts_r>:
  4015e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4015ea:	4605      	mov	r5, r0
  4015ec:	b089      	sub	sp, #36	; 0x24
  4015ee:	4608      	mov	r0, r1
  4015f0:	460c      	mov	r4, r1
  4015f2:	f000 f8e5 	bl	4017c0 <strlen>
  4015f6:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4015f8:	4f14      	ldr	r7, [pc, #80]	; (40164c <_puts_r+0x64>)
  4015fa:	9404      	str	r4, [sp, #16]
  4015fc:	2601      	movs	r6, #1
  4015fe:	1c44      	adds	r4, r0, #1
  401600:	a904      	add	r1, sp, #16
  401602:	2202      	movs	r2, #2
  401604:	9403      	str	r4, [sp, #12]
  401606:	9005      	str	r0, [sp, #20]
  401608:	68ac      	ldr	r4, [r5, #8]
  40160a:	9706      	str	r7, [sp, #24]
  40160c:	9607      	str	r6, [sp, #28]
  40160e:	9101      	str	r1, [sp, #4]
  401610:	9202      	str	r2, [sp, #8]
  401612:	b1b3      	cbz	r3, 401642 <_puts_r+0x5a>
  401614:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401618:	049a      	lsls	r2, r3, #18
  40161a:	d406      	bmi.n	40162a <_puts_r+0x42>
  40161c:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40161e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401622:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401626:	81a3      	strh	r3, [r4, #12]
  401628:	6662      	str	r2, [r4, #100]	; 0x64
  40162a:	4621      	mov	r1, r4
  40162c:	4628      	mov	r0, r5
  40162e:	aa01      	add	r2, sp, #4
  401630:	f001 fb0e 	bl	402c50 <__sfvwrite_r>
  401634:	2800      	cmp	r0, #0
  401636:	bf14      	ite	ne
  401638:	f04f 30ff 	movne.w	r0, #4294967295
  40163c:	200a      	moveq	r0, #10
  40163e:	b009      	add	sp, #36	; 0x24
  401640:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401642:	4628      	mov	r0, r5
  401644:	f001 f948 	bl	4028d8 <__sinit>
  401648:	e7e4      	b.n	401614 <_puts_r+0x2c>
  40164a:	bf00      	nop
  40164c:	004043a8 	.word	0x004043a8

00401650 <puts>:
  401650:	4b02      	ldr	r3, [pc, #8]	; (40165c <puts+0xc>)
  401652:	4601      	mov	r1, r0
  401654:	6818      	ldr	r0, [r3, #0]
  401656:	f7ff bfc7 	b.w	4015e8 <_puts_r>
  40165a:	bf00      	nop
  40165c:	20400008 	.word	0x20400008

00401660 <setbuf>:
  401660:	2900      	cmp	r1, #0
  401662:	bf0c      	ite	eq
  401664:	2202      	moveq	r2, #2
  401666:	2200      	movne	r2, #0
  401668:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40166c:	f000 b800 	b.w	401670 <setvbuf>

00401670 <setvbuf>:
  401670:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401674:	4c50      	ldr	r4, [pc, #320]	; (4017b8 <setvbuf+0x148>)
  401676:	6825      	ldr	r5, [r4, #0]
  401678:	b083      	sub	sp, #12
  40167a:	4604      	mov	r4, r0
  40167c:	460f      	mov	r7, r1
  40167e:	4690      	mov	r8, r2
  401680:	461e      	mov	r6, r3
  401682:	b115      	cbz	r5, 40168a <setvbuf+0x1a>
  401684:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401686:	2b00      	cmp	r3, #0
  401688:	d077      	beq.n	40177a <setvbuf+0x10a>
  40168a:	f1b8 0f02 	cmp.w	r8, #2
  40168e:	d004      	beq.n	40169a <setvbuf+0x2a>
  401690:	f1b8 0f01 	cmp.w	r8, #1
  401694:	d87d      	bhi.n	401792 <setvbuf+0x122>
  401696:	2e00      	cmp	r6, #0
  401698:	db7b      	blt.n	401792 <setvbuf+0x122>
  40169a:	4621      	mov	r1, r4
  40169c:	4628      	mov	r0, r5
  40169e:	f001 f887 	bl	4027b0 <_fflush_r>
  4016a2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4016a4:	b141      	cbz	r1, 4016b8 <setvbuf+0x48>
  4016a6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4016aa:	4299      	cmp	r1, r3
  4016ac:	d002      	beq.n	4016b4 <setvbuf+0x44>
  4016ae:	4628      	mov	r0, r5
  4016b0:	f001 f9e8 	bl	402a84 <_free_r>
  4016b4:	2300      	movs	r3, #0
  4016b6:	6323      	str	r3, [r4, #48]	; 0x30
  4016b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4016bc:	2200      	movs	r2, #0
  4016be:	61a2      	str	r2, [r4, #24]
  4016c0:	6062      	str	r2, [r4, #4]
  4016c2:	061a      	lsls	r2, r3, #24
  4016c4:	d452      	bmi.n	40176c <setvbuf+0xfc>
  4016c6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4016ca:	f023 0303 	bic.w	r3, r3, #3
  4016ce:	f1b8 0f02 	cmp.w	r8, #2
  4016d2:	81a3      	strh	r3, [r4, #12]
  4016d4:	d037      	beq.n	401746 <setvbuf+0xd6>
  4016d6:	ab01      	add	r3, sp, #4
  4016d8:	466a      	mov	r2, sp
  4016da:	4621      	mov	r1, r4
  4016dc:	4628      	mov	r0, r5
  4016de:	f001 fc67 	bl	402fb0 <__swhatbuf_r>
  4016e2:	89a3      	ldrh	r3, [r4, #12]
  4016e4:	4318      	orrs	r0, r3
  4016e6:	81a0      	strh	r0, [r4, #12]
  4016e8:	b316      	cbz	r6, 401730 <setvbuf+0xc0>
  4016ea:	b317      	cbz	r7, 401732 <setvbuf+0xc2>
  4016ec:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4016ee:	2b00      	cmp	r3, #0
  4016f0:	d04b      	beq.n	40178a <setvbuf+0x11a>
  4016f2:	9b00      	ldr	r3, [sp, #0]
  4016f4:	6027      	str	r7, [r4, #0]
  4016f6:	429e      	cmp	r6, r3
  4016f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4016fc:	6127      	str	r7, [r4, #16]
  4016fe:	bf1c      	itt	ne
  401700:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
  401704:	81a3      	strhne	r3, [r4, #12]
  401706:	f1b8 0f01 	cmp.w	r8, #1
  40170a:	bf04      	itt	eq
  40170c:	f043 0301 	orreq.w	r3, r3, #1
  401710:	81a3      	strheq	r3, [r4, #12]
  401712:	b29b      	uxth	r3, r3
  401714:	f013 0008 	ands.w	r0, r3, #8
  401718:	6166      	str	r6, [r4, #20]
  40171a:	d023      	beq.n	401764 <setvbuf+0xf4>
  40171c:	f013 0001 	ands.w	r0, r3, #1
  401720:	d02f      	beq.n	401782 <setvbuf+0x112>
  401722:	2000      	movs	r0, #0
  401724:	4276      	negs	r6, r6
  401726:	61a6      	str	r6, [r4, #24]
  401728:	60a0      	str	r0, [r4, #8]
  40172a:	b003      	add	sp, #12
  40172c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401730:	9e00      	ldr	r6, [sp, #0]
  401732:	4630      	mov	r0, r6
  401734:	f001 fcae 	bl	403094 <malloc>
  401738:	4607      	mov	r7, r0
  40173a:	b368      	cbz	r0, 401798 <setvbuf+0x128>
  40173c:	89a3      	ldrh	r3, [r4, #12]
  40173e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401742:	81a3      	strh	r3, [r4, #12]
  401744:	e7d2      	b.n	4016ec <setvbuf+0x7c>
  401746:	2000      	movs	r0, #0
  401748:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40174c:	f043 0302 	orr.w	r3, r3, #2
  401750:	2500      	movs	r5, #0
  401752:	2101      	movs	r1, #1
  401754:	81a3      	strh	r3, [r4, #12]
  401756:	60a5      	str	r5, [r4, #8]
  401758:	6022      	str	r2, [r4, #0]
  40175a:	6122      	str	r2, [r4, #16]
  40175c:	6161      	str	r1, [r4, #20]
  40175e:	b003      	add	sp, #12
  401760:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401764:	60a0      	str	r0, [r4, #8]
  401766:	b003      	add	sp, #12
  401768:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40176c:	6921      	ldr	r1, [r4, #16]
  40176e:	4628      	mov	r0, r5
  401770:	f001 f988 	bl	402a84 <_free_r>
  401774:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401778:	e7a5      	b.n	4016c6 <setvbuf+0x56>
  40177a:	4628      	mov	r0, r5
  40177c:	f001 f8ac 	bl	4028d8 <__sinit>
  401780:	e783      	b.n	40168a <setvbuf+0x1a>
  401782:	60a6      	str	r6, [r4, #8]
  401784:	b003      	add	sp, #12
  401786:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40178a:	4628      	mov	r0, r5
  40178c:	f001 f8a4 	bl	4028d8 <__sinit>
  401790:	e7af      	b.n	4016f2 <setvbuf+0x82>
  401792:	f04f 30ff 	mov.w	r0, #4294967295
  401796:	e7e2      	b.n	40175e <setvbuf+0xee>
  401798:	f8dd 9000 	ldr.w	r9, [sp]
  40179c:	45b1      	cmp	r9, r6
  40179e:	d006      	beq.n	4017ae <setvbuf+0x13e>
  4017a0:	4648      	mov	r0, r9
  4017a2:	f001 fc77 	bl	403094 <malloc>
  4017a6:	4607      	mov	r7, r0
  4017a8:	b108      	cbz	r0, 4017ae <setvbuf+0x13e>
  4017aa:	464e      	mov	r6, r9
  4017ac:	e7c6      	b.n	40173c <setvbuf+0xcc>
  4017ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4017b2:	f04f 30ff 	mov.w	r0, #4294967295
  4017b6:	e7c7      	b.n	401748 <setvbuf+0xd8>
  4017b8:	20400008 	.word	0x20400008
  4017bc:	00000000 	.word	0x00000000

004017c0 <strlen>:
  4017c0:	f890 f000 	pld	[r0]
  4017c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4017c8:	f020 0107 	bic.w	r1, r0, #7
  4017cc:	f06f 0c00 	mvn.w	ip, #0
  4017d0:	f010 0407 	ands.w	r4, r0, #7
  4017d4:	f891 f020 	pld	[r1, #32]
  4017d8:	f040 8049 	bne.w	40186e <strlen+0xae>
  4017dc:	f04f 0400 	mov.w	r4, #0
  4017e0:	f06f 0007 	mvn.w	r0, #7
  4017e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4017e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4017ec:	f100 0008 	add.w	r0, r0, #8
  4017f0:	fa82 f24c 	uadd8	r2, r2, ip
  4017f4:	faa4 f28c 	sel	r2, r4, ip
  4017f8:	fa83 f34c 	uadd8	r3, r3, ip
  4017fc:	faa2 f38c 	sel	r3, r2, ip
  401800:	bb4b      	cbnz	r3, 401856 <strlen+0x96>
  401802:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401806:	fa82 f24c 	uadd8	r2, r2, ip
  40180a:	f100 0008 	add.w	r0, r0, #8
  40180e:	faa4 f28c 	sel	r2, r4, ip
  401812:	fa83 f34c 	uadd8	r3, r3, ip
  401816:	faa2 f38c 	sel	r3, r2, ip
  40181a:	b9e3      	cbnz	r3, 401856 <strlen+0x96>
  40181c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401820:	fa82 f24c 	uadd8	r2, r2, ip
  401824:	f100 0008 	add.w	r0, r0, #8
  401828:	faa4 f28c 	sel	r2, r4, ip
  40182c:	fa83 f34c 	uadd8	r3, r3, ip
  401830:	faa2 f38c 	sel	r3, r2, ip
  401834:	b97b      	cbnz	r3, 401856 <strlen+0x96>
  401836:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40183a:	f101 0120 	add.w	r1, r1, #32
  40183e:	fa82 f24c 	uadd8	r2, r2, ip
  401842:	f100 0008 	add.w	r0, r0, #8
  401846:	faa4 f28c 	sel	r2, r4, ip
  40184a:	fa83 f34c 	uadd8	r3, r3, ip
  40184e:	faa2 f38c 	sel	r3, r2, ip
  401852:	2b00      	cmp	r3, #0
  401854:	d0c6      	beq.n	4017e4 <strlen+0x24>
  401856:	2a00      	cmp	r2, #0
  401858:	bf04      	itt	eq
  40185a:	3004      	addeq	r0, #4
  40185c:	461a      	moveq	r2, r3
  40185e:	ba12      	rev	r2, r2
  401860:	fab2 f282 	clz	r2, r2
  401864:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401868:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40186c:	4770      	bx	lr
  40186e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401872:	f004 0503 	and.w	r5, r4, #3
  401876:	f1c4 0000 	rsb	r0, r4, #0
  40187a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40187e:	f014 0f04 	tst.w	r4, #4
  401882:	f891 f040 	pld	[r1, #64]	; 0x40
  401886:	fa0c f505 	lsl.w	r5, ip, r5
  40188a:	ea62 0205 	orn	r2, r2, r5
  40188e:	bf1c      	itt	ne
  401890:	ea63 0305 	ornne	r3, r3, r5
  401894:	4662      	movne	r2, ip
  401896:	f04f 0400 	mov.w	r4, #0
  40189a:	e7a9      	b.n	4017f0 <strlen+0x30>

0040189c <__sprint_r.part.0>:
  40189c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4018a0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4018a2:	049c      	lsls	r4, r3, #18
  4018a4:	4693      	mov	fp, r2
  4018a6:	d52f      	bpl.n	401908 <__sprint_r.part.0+0x6c>
  4018a8:	6893      	ldr	r3, [r2, #8]
  4018aa:	6812      	ldr	r2, [r2, #0]
  4018ac:	b353      	cbz	r3, 401904 <__sprint_r.part.0+0x68>
  4018ae:	460e      	mov	r6, r1
  4018b0:	4607      	mov	r7, r0
  4018b2:	f102 0908 	add.w	r9, r2, #8
  4018b6:	e919 0420 	ldmdb	r9, {r5, sl}
  4018ba:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4018be:	d017      	beq.n	4018f0 <__sprint_r.part.0+0x54>
  4018c0:	3d04      	subs	r5, #4
  4018c2:	2400      	movs	r4, #0
  4018c4:	e001      	b.n	4018ca <__sprint_r.part.0+0x2e>
  4018c6:	45a0      	cmp	r8, r4
  4018c8:	d010      	beq.n	4018ec <__sprint_r.part.0+0x50>
  4018ca:	4632      	mov	r2, r6
  4018cc:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4018d0:	4638      	mov	r0, r7
  4018d2:	f001 f875 	bl	4029c0 <_fputwc_r>
  4018d6:	1c43      	adds	r3, r0, #1
  4018d8:	f104 0401 	add.w	r4, r4, #1
  4018dc:	d1f3      	bne.n	4018c6 <__sprint_r.part.0+0x2a>
  4018de:	2300      	movs	r3, #0
  4018e0:	f8cb 3008 	str.w	r3, [fp, #8]
  4018e4:	f8cb 3004 	str.w	r3, [fp, #4]
  4018e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018ec:	f8db 3008 	ldr.w	r3, [fp, #8]
  4018f0:	f02a 0a03 	bic.w	sl, sl, #3
  4018f4:	eba3 030a 	sub.w	r3, r3, sl
  4018f8:	f8cb 3008 	str.w	r3, [fp, #8]
  4018fc:	f109 0908 	add.w	r9, r9, #8
  401900:	2b00      	cmp	r3, #0
  401902:	d1d8      	bne.n	4018b6 <__sprint_r.part.0+0x1a>
  401904:	2000      	movs	r0, #0
  401906:	e7ea      	b.n	4018de <__sprint_r.part.0+0x42>
  401908:	f001 f9a2 	bl	402c50 <__sfvwrite_r>
  40190c:	2300      	movs	r3, #0
  40190e:	f8cb 3008 	str.w	r3, [fp, #8]
  401912:	f8cb 3004 	str.w	r3, [fp, #4]
  401916:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40191a:	bf00      	nop

0040191c <_vfiprintf_r>:
  40191c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401920:	b0ad      	sub	sp, #180	; 0xb4
  401922:	461d      	mov	r5, r3
  401924:	9101      	str	r1, [sp, #4]
  401926:	4691      	mov	r9, r2
  401928:	9308      	str	r3, [sp, #32]
  40192a:	9006      	str	r0, [sp, #24]
  40192c:	b118      	cbz	r0, 401936 <_vfiprintf_r+0x1a>
  40192e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401930:	2b00      	cmp	r3, #0
  401932:	f000 80e0 	beq.w	401af6 <_vfiprintf_r+0x1da>
  401936:	9c01      	ldr	r4, [sp, #4]
  401938:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  40193c:	b281      	uxth	r1, r0
  40193e:	048b      	lsls	r3, r1, #18
  401940:	d407      	bmi.n	401952 <_vfiprintf_r+0x36>
  401942:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401944:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  401948:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40194c:	81a1      	strh	r1, [r4, #12]
  40194e:	6663      	str	r3, [r4, #100]	; 0x64
  401950:	b289      	uxth	r1, r1
  401952:	070f      	lsls	r7, r1, #28
  401954:	f140 80b1 	bpl.w	401aba <_vfiprintf_r+0x19e>
  401958:	9b01      	ldr	r3, [sp, #4]
  40195a:	691b      	ldr	r3, [r3, #16]
  40195c:	2b00      	cmp	r3, #0
  40195e:	f000 80ac 	beq.w	401aba <_vfiprintf_r+0x19e>
  401962:	f001 011a 	and.w	r1, r1, #26
  401966:	290a      	cmp	r1, #10
  401968:	f000 80b5 	beq.w	401ad6 <_vfiprintf_r+0x1ba>
  40196c:	2300      	movs	r3, #0
  40196e:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
  401972:	930b      	str	r3, [sp, #44]	; 0x2c
  401974:	9311      	str	r3, [sp, #68]	; 0x44
  401976:	9310      	str	r3, [sp, #64]	; 0x40
  401978:	9304      	str	r3, [sp, #16]
  40197a:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  40197e:	46da      	mov	sl, fp
  401980:	f899 3000 	ldrb.w	r3, [r9]
  401984:	464c      	mov	r4, r9
  401986:	b1fb      	cbz	r3, 4019c8 <_vfiprintf_r+0xac>
  401988:	2b25      	cmp	r3, #37	; 0x25
  40198a:	d102      	bne.n	401992 <_vfiprintf_r+0x76>
  40198c:	e01c      	b.n	4019c8 <_vfiprintf_r+0xac>
  40198e:	2b25      	cmp	r3, #37	; 0x25
  401990:	d003      	beq.n	40199a <_vfiprintf_r+0x7e>
  401992:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401996:	2b00      	cmp	r3, #0
  401998:	d1f9      	bne.n	40198e <_vfiprintf_r+0x72>
  40199a:	eba4 0509 	sub.w	r5, r4, r9
  40199e:	b19d      	cbz	r5, 4019c8 <_vfiprintf_r+0xac>
  4019a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4019a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4019a4:	f8ca 9000 	str.w	r9, [sl]
  4019a8:	3301      	adds	r3, #1
  4019aa:	442a      	add	r2, r5
  4019ac:	2b07      	cmp	r3, #7
  4019ae:	f8ca 5004 	str.w	r5, [sl, #4]
  4019b2:	9211      	str	r2, [sp, #68]	; 0x44
  4019b4:	9310      	str	r3, [sp, #64]	; 0x40
  4019b6:	dd7a      	ble.n	401aae <_vfiprintf_r+0x192>
  4019b8:	2a00      	cmp	r2, #0
  4019ba:	f040 848f 	bne.w	4022dc <_vfiprintf_r+0x9c0>
  4019be:	9b04      	ldr	r3, [sp, #16]
  4019c0:	9210      	str	r2, [sp, #64]	; 0x40
  4019c2:	442b      	add	r3, r5
  4019c4:	46da      	mov	sl, fp
  4019c6:	9304      	str	r3, [sp, #16]
  4019c8:	7823      	ldrb	r3, [r4, #0]
  4019ca:	2b00      	cmp	r3, #0
  4019cc:	f000 83b1 	beq.w	402132 <_vfiprintf_r+0x816>
  4019d0:	2000      	movs	r0, #0
  4019d2:	f04f 0300 	mov.w	r3, #0
  4019d6:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4019da:	f104 0901 	add.w	r9, r4, #1
  4019de:	7862      	ldrb	r2, [r4, #1]
  4019e0:	4605      	mov	r5, r0
  4019e2:	4606      	mov	r6, r0
  4019e4:	4603      	mov	r3, r0
  4019e6:	f04f 34ff 	mov.w	r4, #4294967295
  4019ea:	f109 0901 	add.w	r9, r9, #1
  4019ee:	f1a2 0120 	sub.w	r1, r2, #32
  4019f2:	2958      	cmp	r1, #88	; 0x58
  4019f4:	f200 830e 	bhi.w	402014 <_vfiprintf_r+0x6f8>
  4019f8:	e8df f011 	tbh	[pc, r1, lsl #1]
  4019fc:	030c0237 	.word	0x030c0237
  401a00:	02eb030c 	.word	0x02eb030c
  401a04:	030c030c 	.word	0x030c030c
  401a08:	030c030c 	.word	0x030c030c
  401a0c:	030c030c 	.word	0x030c030c
  401a10:	02f0029e 	.word	0x02f0029e
  401a14:	0082030c 	.word	0x0082030c
  401a18:	030c0277 	.word	0x030c0277
  401a1c:	01d401cf 	.word	0x01d401cf
  401a20:	01d401d4 	.word	0x01d401d4
  401a24:	01d401d4 	.word	0x01d401d4
  401a28:	01d401d4 	.word	0x01d401d4
  401a2c:	01d401d4 	.word	0x01d401d4
  401a30:	030c030c 	.word	0x030c030c
  401a34:	030c030c 	.word	0x030c030c
  401a38:	030c030c 	.word	0x030c030c
  401a3c:	030c030c 	.word	0x030c030c
  401a40:	030c030c 	.word	0x030c030c
  401a44:	030c023f 	.word	0x030c023f
  401a48:	030c030c 	.word	0x030c030c
  401a4c:	030c030c 	.word	0x030c030c
  401a50:	030c030c 	.word	0x030c030c
  401a54:	030c030c 	.word	0x030c030c
  401a58:	0246030c 	.word	0x0246030c
  401a5c:	030c030c 	.word	0x030c030c
  401a60:	030c030c 	.word	0x030c030c
  401a64:	024a030c 	.word	0x024a030c
  401a68:	030c030c 	.word	0x030c030c
  401a6c:	030c0252 	.word	0x030c0252
  401a70:	030c030c 	.word	0x030c030c
  401a74:	030c030c 	.word	0x030c030c
  401a78:	030c030c 	.word	0x030c030c
  401a7c:	030c030c 	.word	0x030c030c
  401a80:	01e2030c 	.word	0x01e2030c
  401a84:	030c01f6 	.word	0x030c01f6
  401a88:	030c030c 	.word	0x030c030c
  401a8c:	01f60307 	.word	0x01f60307
  401a90:	030c030c 	.word	0x030c030c
  401a94:	030c0291 	.word	0x030c0291
  401a98:	008702f5 	.word	0x008702f5
  401a9c:	02c302b1 	.word	0x02c302b1
  401aa0:	02c8030c 	.word	0x02c8030c
  401aa4:	01bd030c 	.word	0x01bd030c
  401aa8:	030c030c 	.word	0x030c030c
  401aac:	02aa      	.short	0x02aa
  401aae:	f10a 0a08 	add.w	sl, sl, #8
  401ab2:	9b04      	ldr	r3, [sp, #16]
  401ab4:	442b      	add	r3, r5
  401ab6:	9304      	str	r3, [sp, #16]
  401ab8:	e786      	b.n	4019c8 <_vfiprintf_r+0xac>
  401aba:	9c01      	ldr	r4, [sp, #4]
  401abc:	9806      	ldr	r0, [sp, #24]
  401abe:	4621      	mov	r1, r4
  401ac0:	f000 fd62 	bl	402588 <__swsetup_r>
  401ac4:	2800      	cmp	r0, #0
  401ac6:	f040 8340 	bne.w	40214a <_vfiprintf_r+0x82e>
  401aca:	89a1      	ldrh	r1, [r4, #12]
  401acc:	f001 011a 	and.w	r1, r1, #26
  401ad0:	290a      	cmp	r1, #10
  401ad2:	f47f af4b 	bne.w	40196c <_vfiprintf_r+0x50>
  401ad6:	9901      	ldr	r1, [sp, #4]
  401ad8:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  401adc:	2b00      	cmp	r3, #0
  401ade:	f6ff af45 	blt.w	40196c <_vfiprintf_r+0x50>
  401ae2:	462b      	mov	r3, r5
  401ae4:	464a      	mov	r2, r9
  401ae6:	9806      	ldr	r0, [sp, #24]
  401ae8:	f000 fd18 	bl	40251c <__sbprintf>
  401aec:	9004      	str	r0, [sp, #16]
  401aee:	9804      	ldr	r0, [sp, #16]
  401af0:	b02d      	add	sp, #180	; 0xb4
  401af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401af6:	f000 feef 	bl	4028d8 <__sinit>
  401afa:	e71c      	b.n	401936 <_vfiprintf_r+0x1a>
  401afc:	4276      	negs	r6, r6
  401afe:	9208      	str	r2, [sp, #32]
  401b00:	f043 0304 	orr.w	r3, r3, #4
  401b04:	f899 2000 	ldrb.w	r2, [r9]
  401b08:	e76f      	b.n	4019ea <_vfiprintf_r+0xce>
  401b0a:	9607      	str	r6, [sp, #28]
  401b0c:	f013 0220 	ands.w	r2, r3, #32
  401b10:	f040 845a 	bne.w	4023c8 <_vfiprintf_r+0xaac>
  401b14:	f013 0110 	ands.w	r1, r3, #16
  401b18:	f040 83f1 	bne.w	4022fe <_vfiprintf_r+0x9e2>
  401b1c:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  401b20:	f000 83ed 	beq.w	4022fe <_vfiprintf_r+0x9e2>
  401b24:	9808      	ldr	r0, [sp, #32]
  401b26:	460a      	mov	r2, r1
  401b28:	4601      	mov	r1, r0
  401b2a:	3104      	adds	r1, #4
  401b2c:	8806      	ldrh	r6, [r0, #0]
  401b2e:	9108      	str	r1, [sp, #32]
  401b30:	2700      	movs	r7, #0
  401b32:	f04f 0100 	mov.w	r1, #0
  401b36:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  401b3a:	2500      	movs	r5, #0
  401b3c:	1c61      	adds	r1, r4, #1
  401b3e:	f000 8175 	beq.w	401e2c <_vfiprintf_r+0x510>
  401b42:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401b46:	9103      	str	r1, [sp, #12]
  401b48:	ea56 0107 	orrs.w	r1, r6, r7
  401b4c:	f040 8173 	bne.w	401e36 <_vfiprintf_r+0x51a>
  401b50:	2c00      	cmp	r4, #0
  401b52:	f040 8356 	bne.w	402202 <_vfiprintf_r+0x8e6>
  401b56:	2a00      	cmp	r2, #0
  401b58:	f040 83b2 	bne.w	4022c0 <_vfiprintf_r+0x9a4>
  401b5c:	f013 0301 	ands.w	r3, r3, #1
  401b60:	9305      	str	r3, [sp, #20]
  401b62:	f000 8447 	beq.w	4023f4 <_vfiprintf_r+0xad8>
  401b66:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  401b6a:	2330      	movs	r3, #48	; 0x30
  401b6c:	f808 3d41 	strb.w	r3, [r8, #-65]!
  401b70:	9b05      	ldr	r3, [sp, #20]
  401b72:	42a3      	cmp	r3, r4
  401b74:	bfb8      	it	lt
  401b76:	4623      	movlt	r3, r4
  401b78:	9302      	str	r3, [sp, #8]
  401b7a:	b10d      	cbz	r5, 401b80 <_vfiprintf_r+0x264>
  401b7c:	3301      	adds	r3, #1
  401b7e:	9302      	str	r3, [sp, #8]
  401b80:	9b03      	ldr	r3, [sp, #12]
  401b82:	f013 0302 	ands.w	r3, r3, #2
  401b86:	9309      	str	r3, [sp, #36]	; 0x24
  401b88:	d002      	beq.n	401b90 <_vfiprintf_r+0x274>
  401b8a:	9b02      	ldr	r3, [sp, #8]
  401b8c:	3302      	adds	r3, #2
  401b8e:	9302      	str	r3, [sp, #8]
  401b90:	9b03      	ldr	r3, [sp, #12]
  401b92:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401b96:	930a      	str	r3, [sp, #40]	; 0x28
  401b98:	f040 8263 	bne.w	402062 <_vfiprintf_r+0x746>
  401b9c:	9b07      	ldr	r3, [sp, #28]
  401b9e:	9a02      	ldr	r2, [sp, #8]
  401ba0:	1a9d      	subs	r5, r3, r2
  401ba2:	2d00      	cmp	r5, #0
  401ba4:	f340 825d 	ble.w	402062 <_vfiprintf_r+0x746>
  401ba8:	2d10      	cmp	r5, #16
  401baa:	f340 8477 	ble.w	40249c <_vfiprintf_r+0xb80>
  401bae:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401bb0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401bb2:	4eb9      	ldr	r6, [pc, #740]	; (401e98 <_vfiprintf_r+0x57c>)
  401bb4:	46d6      	mov	lr, sl
  401bb6:	2710      	movs	r7, #16
  401bb8:	46a2      	mov	sl, r4
  401bba:	4619      	mov	r1, r3
  401bbc:	9c06      	ldr	r4, [sp, #24]
  401bbe:	e007      	b.n	401bd0 <_vfiprintf_r+0x2b4>
  401bc0:	f101 0c02 	add.w	ip, r1, #2
  401bc4:	f10e 0e08 	add.w	lr, lr, #8
  401bc8:	4601      	mov	r1, r0
  401bca:	3d10      	subs	r5, #16
  401bcc:	2d10      	cmp	r5, #16
  401bce:	dd11      	ble.n	401bf4 <_vfiprintf_r+0x2d8>
  401bd0:	1c48      	adds	r0, r1, #1
  401bd2:	3210      	adds	r2, #16
  401bd4:	2807      	cmp	r0, #7
  401bd6:	9211      	str	r2, [sp, #68]	; 0x44
  401bd8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  401bdc:	9010      	str	r0, [sp, #64]	; 0x40
  401bde:	ddef      	ble.n	401bc0 <_vfiprintf_r+0x2a4>
  401be0:	2a00      	cmp	r2, #0
  401be2:	f040 8231 	bne.w	402048 <_vfiprintf_r+0x72c>
  401be6:	3d10      	subs	r5, #16
  401be8:	2d10      	cmp	r5, #16
  401bea:	4611      	mov	r1, r2
  401bec:	f04f 0c01 	mov.w	ip, #1
  401bf0:	46de      	mov	lr, fp
  401bf2:	dced      	bgt.n	401bd0 <_vfiprintf_r+0x2b4>
  401bf4:	4654      	mov	r4, sl
  401bf6:	4661      	mov	r1, ip
  401bf8:	46f2      	mov	sl, lr
  401bfa:	442a      	add	r2, r5
  401bfc:	2907      	cmp	r1, #7
  401bfe:	9211      	str	r2, [sp, #68]	; 0x44
  401c00:	f8ca 6000 	str.w	r6, [sl]
  401c04:	f8ca 5004 	str.w	r5, [sl, #4]
  401c08:	9110      	str	r1, [sp, #64]	; 0x40
  401c0a:	f300 82e6 	bgt.w	4021da <_vfiprintf_r+0x8be>
  401c0e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401c12:	f10a 0a08 	add.w	sl, sl, #8
  401c16:	1c48      	adds	r0, r1, #1
  401c18:	2d00      	cmp	r5, #0
  401c1a:	f040 822a 	bne.w	402072 <_vfiprintf_r+0x756>
  401c1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401c20:	2b00      	cmp	r3, #0
  401c22:	f000 8244 	beq.w	4020ae <_vfiprintf_r+0x792>
  401c26:	3202      	adds	r2, #2
  401c28:	a90e      	add	r1, sp, #56	; 0x38
  401c2a:	2302      	movs	r3, #2
  401c2c:	2807      	cmp	r0, #7
  401c2e:	9211      	str	r2, [sp, #68]	; 0x44
  401c30:	9010      	str	r0, [sp, #64]	; 0x40
  401c32:	e88a 000a 	stmia.w	sl, {r1, r3}
  401c36:	f340 8236 	ble.w	4020a6 <_vfiprintf_r+0x78a>
  401c3a:	2a00      	cmp	r2, #0
  401c3c:	f040 838b 	bne.w	402356 <_vfiprintf_r+0xa3a>
  401c40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401c42:	2b80      	cmp	r3, #128	; 0x80
  401c44:	f04f 0001 	mov.w	r0, #1
  401c48:	4611      	mov	r1, r2
  401c4a:	46da      	mov	sl, fp
  401c4c:	f040 8233 	bne.w	4020b6 <_vfiprintf_r+0x79a>
  401c50:	9b07      	ldr	r3, [sp, #28]
  401c52:	9d02      	ldr	r5, [sp, #8]
  401c54:	1b5e      	subs	r6, r3, r5
  401c56:	2e00      	cmp	r6, #0
  401c58:	f340 822d 	ble.w	4020b6 <_vfiprintf_r+0x79a>
  401c5c:	2e10      	cmp	r6, #16
  401c5e:	4d8f      	ldr	r5, [pc, #572]	; (401e9c <_vfiprintf_r+0x580>)
  401c60:	f340 842f 	ble.w	4024c2 <_vfiprintf_r+0xba6>
  401c64:	46d4      	mov	ip, sl
  401c66:	2710      	movs	r7, #16
  401c68:	46a2      	mov	sl, r4
  401c6a:	9c06      	ldr	r4, [sp, #24]
  401c6c:	e007      	b.n	401c7e <_vfiprintf_r+0x362>
  401c6e:	f101 0e02 	add.w	lr, r1, #2
  401c72:	f10c 0c08 	add.w	ip, ip, #8
  401c76:	4601      	mov	r1, r0
  401c78:	3e10      	subs	r6, #16
  401c7a:	2e10      	cmp	r6, #16
  401c7c:	dd11      	ble.n	401ca2 <_vfiprintf_r+0x386>
  401c7e:	1c48      	adds	r0, r1, #1
  401c80:	3210      	adds	r2, #16
  401c82:	2807      	cmp	r0, #7
  401c84:	9211      	str	r2, [sp, #68]	; 0x44
  401c86:	e88c 00a0 	stmia.w	ip, {r5, r7}
  401c8a:	9010      	str	r0, [sp, #64]	; 0x40
  401c8c:	ddef      	ble.n	401c6e <_vfiprintf_r+0x352>
  401c8e:	2a00      	cmp	r2, #0
  401c90:	f040 8296 	bne.w	4021c0 <_vfiprintf_r+0x8a4>
  401c94:	3e10      	subs	r6, #16
  401c96:	2e10      	cmp	r6, #16
  401c98:	f04f 0e01 	mov.w	lr, #1
  401c9c:	4611      	mov	r1, r2
  401c9e:	46dc      	mov	ip, fp
  401ca0:	dced      	bgt.n	401c7e <_vfiprintf_r+0x362>
  401ca2:	4654      	mov	r4, sl
  401ca4:	46e2      	mov	sl, ip
  401ca6:	4432      	add	r2, r6
  401ca8:	f1be 0f07 	cmp.w	lr, #7
  401cac:	9211      	str	r2, [sp, #68]	; 0x44
  401cae:	e88a 0060 	stmia.w	sl, {r5, r6}
  401cb2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401cb6:	f300 835b 	bgt.w	402370 <_vfiprintf_r+0xa54>
  401cba:	9b05      	ldr	r3, [sp, #20]
  401cbc:	1ae4      	subs	r4, r4, r3
  401cbe:	2c00      	cmp	r4, #0
  401cc0:	f10a 0a08 	add.w	sl, sl, #8
  401cc4:	f10e 0001 	add.w	r0, lr, #1
  401cc8:	4671      	mov	r1, lr
  401cca:	f300 81f9 	bgt.w	4020c0 <_vfiprintf_r+0x7a4>
  401cce:	9905      	ldr	r1, [sp, #20]
  401cd0:	f8ca 8000 	str.w	r8, [sl]
  401cd4:	440a      	add	r2, r1
  401cd6:	2807      	cmp	r0, #7
  401cd8:	9211      	str	r2, [sp, #68]	; 0x44
  401cda:	f8ca 1004 	str.w	r1, [sl, #4]
  401cde:	9010      	str	r0, [sp, #64]	; 0x40
  401ce0:	f340 8255 	ble.w	40218e <_vfiprintf_r+0x872>
  401ce4:	2a00      	cmp	r2, #0
  401ce6:	f040 82ee 	bne.w	4022c6 <_vfiprintf_r+0x9aa>
  401cea:	9b03      	ldr	r3, [sp, #12]
  401cec:	9210      	str	r2, [sp, #64]	; 0x40
  401cee:	0758      	lsls	r0, r3, #29
  401cf0:	d538      	bpl.n	401d64 <_vfiprintf_r+0x448>
  401cf2:	9b07      	ldr	r3, [sp, #28]
  401cf4:	9902      	ldr	r1, [sp, #8]
  401cf6:	1a5c      	subs	r4, r3, r1
  401cf8:	2c00      	cmp	r4, #0
  401cfa:	f340 82ba 	ble.w	402272 <_vfiprintf_r+0x956>
  401cfe:	46da      	mov	sl, fp
  401d00:	2c10      	cmp	r4, #16
  401d02:	f340 83da 	ble.w	4024ba <_vfiprintf_r+0xb9e>
  401d06:	9910      	ldr	r1, [sp, #64]	; 0x40
  401d08:	4e63      	ldr	r6, [pc, #396]	; (401e98 <_vfiprintf_r+0x57c>)
  401d0a:	9f06      	ldr	r7, [sp, #24]
  401d0c:	f8dd 8004 	ldr.w	r8, [sp, #4]
  401d10:	2510      	movs	r5, #16
  401d12:	e006      	b.n	401d22 <_vfiprintf_r+0x406>
  401d14:	1c88      	adds	r0, r1, #2
  401d16:	f10a 0a08 	add.w	sl, sl, #8
  401d1a:	4619      	mov	r1, r3
  401d1c:	3c10      	subs	r4, #16
  401d1e:	2c10      	cmp	r4, #16
  401d20:	dd13      	ble.n	401d4a <_vfiprintf_r+0x42e>
  401d22:	1c4b      	adds	r3, r1, #1
  401d24:	3210      	adds	r2, #16
  401d26:	2b07      	cmp	r3, #7
  401d28:	9211      	str	r2, [sp, #68]	; 0x44
  401d2a:	f8ca 6000 	str.w	r6, [sl]
  401d2e:	f8ca 5004 	str.w	r5, [sl, #4]
  401d32:	9310      	str	r3, [sp, #64]	; 0x40
  401d34:	ddee      	ble.n	401d14 <_vfiprintf_r+0x3f8>
  401d36:	2a00      	cmp	r2, #0
  401d38:	f040 820b 	bne.w	402152 <_vfiprintf_r+0x836>
  401d3c:	3c10      	subs	r4, #16
  401d3e:	2c10      	cmp	r4, #16
  401d40:	f04f 0001 	mov.w	r0, #1
  401d44:	4611      	mov	r1, r2
  401d46:	46da      	mov	sl, fp
  401d48:	dceb      	bgt.n	401d22 <_vfiprintf_r+0x406>
  401d4a:	4422      	add	r2, r4
  401d4c:	2807      	cmp	r0, #7
  401d4e:	9211      	str	r2, [sp, #68]	; 0x44
  401d50:	f8ca 6000 	str.w	r6, [sl]
  401d54:	f8ca 4004 	str.w	r4, [sl, #4]
  401d58:	9010      	str	r0, [sp, #64]	; 0x40
  401d5a:	f340 8223 	ble.w	4021a4 <_vfiprintf_r+0x888>
  401d5e:	2a00      	cmp	r2, #0
  401d60:	f040 8367 	bne.w	402432 <_vfiprintf_r+0xb16>
  401d64:	9b04      	ldr	r3, [sp, #16]
  401d66:	9a07      	ldr	r2, [sp, #28]
  401d68:	9902      	ldr	r1, [sp, #8]
  401d6a:	428a      	cmp	r2, r1
  401d6c:	bfac      	ite	ge
  401d6e:	189b      	addge	r3, r3, r2
  401d70:	185b      	addlt	r3, r3, r1
  401d72:	9304      	str	r3, [sp, #16]
  401d74:	e21f      	b.n	4021b6 <_vfiprintf_r+0x89a>
  401d76:	9607      	str	r6, [sp, #28]
  401d78:	069e      	lsls	r6, r3, #26
  401d7a:	f100 8319 	bmi.w	4023b0 <_vfiprintf_r+0xa94>
  401d7e:	9908      	ldr	r1, [sp, #32]
  401d80:	06dd      	lsls	r5, r3, #27
  401d82:	460a      	mov	r2, r1
  401d84:	f100 82b5 	bmi.w	4022f2 <_vfiprintf_r+0x9d6>
  401d88:	0658      	lsls	r0, r3, #25
  401d8a:	f140 82b2 	bpl.w	4022f2 <_vfiprintf_r+0x9d6>
  401d8e:	880e      	ldrh	r6, [r1, #0]
  401d90:	3104      	adds	r1, #4
  401d92:	2700      	movs	r7, #0
  401d94:	2201      	movs	r2, #1
  401d96:	9108      	str	r1, [sp, #32]
  401d98:	e6cb      	b.n	401b32 <_vfiprintf_r+0x216>
  401d9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401d9e:	f899 2000 	ldrb.w	r2, [r9]
  401da2:	e622      	b.n	4019ea <_vfiprintf_r+0xce>
  401da4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401da8:	2600      	movs	r6, #0
  401daa:	f819 2b01 	ldrb.w	r2, [r9], #1
  401dae:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401db2:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  401db6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401dba:	2909      	cmp	r1, #9
  401dbc:	d9f5      	bls.n	401daa <_vfiprintf_r+0x48e>
  401dbe:	e616      	b.n	4019ee <_vfiprintf_r+0xd2>
  401dc0:	9908      	ldr	r1, [sp, #32]
  401dc2:	9607      	str	r6, [sp, #28]
  401dc4:	680a      	ldr	r2, [r1, #0]
  401dc6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401dca:	f04f 0000 	mov.w	r0, #0
  401dce:	460a      	mov	r2, r1
  401dd0:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401dd4:	3204      	adds	r2, #4
  401dd6:	2001      	movs	r0, #1
  401dd8:	9002      	str	r0, [sp, #8]
  401dda:	9208      	str	r2, [sp, #32]
  401ddc:	9005      	str	r0, [sp, #20]
  401dde:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  401de2:	9303      	str	r3, [sp, #12]
  401de4:	2400      	movs	r4, #0
  401de6:	e6cb      	b.n	401b80 <_vfiprintf_r+0x264>
  401de8:	9607      	str	r6, [sp, #28]
  401dea:	2800      	cmp	r0, #0
  401dec:	f040 8382 	bne.w	4024f4 <_vfiprintf_r+0xbd8>
  401df0:	069e      	lsls	r6, r3, #26
  401df2:	f100 82d1 	bmi.w	402398 <_vfiprintf_r+0xa7c>
  401df6:	06dd      	lsls	r5, r3, #27
  401df8:	f100 828d 	bmi.w	402316 <_vfiprintf_r+0x9fa>
  401dfc:	0658      	lsls	r0, r3, #25
  401dfe:	f140 828a 	bpl.w	402316 <_vfiprintf_r+0x9fa>
  401e02:	9d08      	ldr	r5, [sp, #32]
  401e04:	f9b5 6000 	ldrsh.w	r6, [r5]
  401e08:	462a      	mov	r2, r5
  401e0a:	17f7      	asrs	r7, r6, #31
  401e0c:	3204      	adds	r2, #4
  401e0e:	4630      	mov	r0, r6
  401e10:	4639      	mov	r1, r7
  401e12:	9208      	str	r2, [sp, #32]
  401e14:	2800      	cmp	r0, #0
  401e16:	f171 0200 	sbcs.w	r2, r1, #0
  401e1a:	f2c0 82ee 	blt.w	4023fa <_vfiprintf_r+0xade>
  401e1e:	1c61      	adds	r1, r4, #1
  401e20:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401e24:	f04f 0201 	mov.w	r2, #1
  401e28:	f47f ae8b 	bne.w	401b42 <_vfiprintf_r+0x226>
  401e2c:	ea56 0107 	orrs.w	r1, r6, r7
  401e30:	f000 81e8 	beq.w	402204 <_vfiprintf_r+0x8e8>
  401e34:	9303      	str	r3, [sp, #12]
  401e36:	2a01      	cmp	r2, #1
  401e38:	f000 8225 	beq.w	402286 <_vfiprintf_r+0x96a>
  401e3c:	2a02      	cmp	r2, #2
  401e3e:	f040 81f5 	bne.w	40222c <_vfiprintf_r+0x910>
  401e42:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401e44:	46d8      	mov	r8, fp
  401e46:	0933      	lsrs	r3, r6, #4
  401e48:	f006 010f 	and.w	r1, r6, #15
  401e4c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401e50:	093a      	lsrs	r2, r7, #4
  401e52:	461e      	mov	r6, r3
  401e54:	4617      	mov	r7, r2
  401e56:	5c43      	ldrb	r3, [r0, r1]
  401e58:	f808 3d01 	strb.w	r3, [r8, #-1]!
  401e5c:	ea56 0307 	orrs.w	r3, r6, r7
  401e60:	d1f1      	bne.n	401e46 <_vfiprintf_r+0x52a>
  401e62:	ebab 0308 	sub.w	r3, fp, r8
  401e66:	9305      	str	r3, [sp, #20]
  401e68:	e682      	b.n	401b70 <_vfiprintf_r+0x254>
  401e6a:	f899 2000 	ldrb.w	r2, [r9]
  401e6e:	2d00      	cmp	r5, #0
  401e70:	f47f adbb 	bne.w	4019ea <_vfiprintf_r+0xce>
  401e74:	2001      	movs	r0, #1
  401e76:	2520      	movs	r5, #32
  401e78:	e5b7      	b.n	4019ea <_vfiprintf_r+0xce>
  401e7a:	9607      	str	r6, [sp, #28]
  401e7c:	2800      	cmp	r0, #0
  401e7e:	f040 8336 	bne.w	4024ee <_vfiprintf_r+0xbd2>
  401e82:	f043 0310 	orr.w	r3, r3, #16
  401e86:	e7b3      	b.n	401df0 <_vfiprintf_r+0x4d4>
  401e88:	9607      	str	r6, [sp, #28]
  401e8a:	f043 0310 	orr.w	r3, r3, #16
  401e8e:	e63d      	b.n	401b0c <_vfiprintf_r+0x1f0>
  401e90:	9607      	str	r6, [sp, #28]
  401e92:	f043 0310 	orr.w	r3, r3, #16
  401e96:	e76f      	b.n	401d78 <_vfiprintf_r+0x45c>
  401e98:	004043dc 	.word	0x004043dc
  401e9c:	004043ec 	.word	0x004043ec
  401ea0:	9607      	str	r6, [sp, #28]
  401ea2:	2800      	cmp	r0, #0
  401ea4:	f040 832c 	bne.w	402500 <_vfiprintf_r+0xbe4>
  401ea8:	49b0      	ldr	r1, [pc, #704]	; (40216c <_vfiprintf_r+0x850>)
  401eaa:	910b      	str	r1, [sp, #44]	; 0x2c
  401eac:	069f      	lsls	r7, r3, #26
  401eae:	f100 8297 	bmi.w	4023e0 <_vfiprintf_r+0xac4>
  401eb2:	9808      	ldr	r0, [sp, #32]
  401eb4:	06de      	lsls	r6, r3, #27
  401eb6:	4601      	mov	r1, r0
  401eb8:	f100 8228 	bmi.w	40230c <_vfiprintf_r+0x9f0>
  401ebc:	065d      	lsls	r5, r3, #25
  401ebe:	f140 8225 	bpl.w	40230c <_vfiprintf_r+0x9f0>
  401ec2:	3104      	adds	r1, #4
  401ec4:	8806      	ldrh	r6, [r0, #0]
  401ec6:	9108      	str	r1, [sp, #32]
  401ec8:	2700      	movs	r7, #0
  401eca:	07d8      	lsls	r0, r3, #31
  401ecc:	f140 81d9 	bpl.w	402282 <_vfiprintf_r+0x966>
  401ed0:	ea56 0107 	orrs.w	r1, r6, r7
  401ed4:	f000 81d5 	beq.w	402282 <_vfiprintf_r+0x966>
  401ed8:	2130      	movs	r1, #48	; 0x30
  401eda:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401ede:	f043 0302 	orr.w	r3, r3, #2
  401ee2:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401ee6:	2202      	movs	r2, #2
  401ee8:	e623      	b.n	401b32 <_vfiprintf_r+0x216>
  401eea:	f899 2000 	ldrb.w	r2, [r9]
  401eee:	2a2a      	cmp	r2, #42	; 0x2a
  401ef0:	f109 0701 	add.w	r7, r9, #1
  401ef4:	f000 82f0 	beq.w	4024d8 <_vfiprintf_r+0xbbc>
  401ef8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401efc:	2909      	cmp	r1, #9
  401efe:	46b9      	mov	r9, r7
  401f00:	f04f 0400 	mov.w	r4, #0
  401f04:	f63f ad73 	bhi.w	4019ee <_vfiprintf_r+0xd2>
  401f08:	f819 2b01 	ldrb.w	r2, [r9], #1
  401f0c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401f10:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401f14:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401f18:	2909      	cmp	r1, #9
  401f1a:	d9f5      	bls.n	401f08 <_vfiprintf_r+0x5ec>
  401f1c:	e567      	b.n	4019ee <_vfiprintf_r+0xd2>
  401f1e:	f899 2000 	ldrb.w	r2, [r9]
  401f22:	2a6c      	cmp	r2, #108	; 0x6c
  401f24:	bf03      	ittte	eq
  401f26:	f899 2001 	ldrbeq.w	r2, [r9, #1]
  401f2a:	f043 0320 	orreq.w	r3, r3, #32
  401f2e:	f109 0901 	addeq.w	r9, r9, #1
  401f32:	f043 0310 	orrne.w	r3, r3, #16
  401f36:	e558      	b.n	4019ea <_vfiprintf_r+0xce>
  401f38:	9908      	ldr	r1, [sp, #32]
  401f3a:	680e      	ldr	r6, [r1, #0]
  401f3c:	460a      	mov	r2, r1
  401f3e:	2e00      	cmp	r6, #0
  401f40:	f102 0204 	add.w	r2, r2, #4
  401f44:	f6ff adda 	blt.w	401afc <_vfiprintf_r+0x1e0>
  401f48:	9208      	str	r2, [sp, #32]
  401f4a:	f899 2000 	ldrb.w	r2, [r9]
  401f4e:	e54c      	b.n	4019ea <_vfiprintf_r+0xce>
  401f50:	9607      	str	r6, [sp, #28]
  401f52:	2800      	cmp	r0, #0
  401f54:	f040 82da 	bne.w	40250c <_vfiprintf_r+0xbf0>
  401f58:	4985      	ldr	r1, [pc, #532]	; (402170 <_vfiprintf_r+0x854>)
  401f5a:	910b      	str	r1, [sp, #44]	; 0x2c
  401f5c:	e7a6      	b.n	401eac <_vfiprintf_r+0x590>
  401f5e:	9808      	ldr	r0, [sp, #32]
  401f60:	4a83      	ldr	r2, [pc, #524]	; (402170 <_vfiprintf_r+0x854>)
  401f62:	9607      	str	r6, [sp, #28]
  401f64:	920b      	str	r2, [sp, #44]	; 0x2c
  401f66:	6806      	ldr	r6, [r0, #0]
  401f68:	2278      	movs	r2, #120	; 0x78
  401f6a:	2130      	movs	r1, #48	; 0x30
  401f6c:	3004      	adds	r0, #4
  401f6e:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401f72:	f043 0302 	orr.w	r3, r3, #2
  401f76:	9008      	str	r0, [sp, #32]
  401f78:	2700      	movs	r7, #0
  401f7a:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401f7e:	2202      	movs	r2, #2
  401f80:	e5d7      	b.n	401b32 <_vfiprintf_r+0x216>
  401f82:	f043 0320 	orr.w	r3, r3, #32
  401f86:	f899 2000 	ldrb.w	r2, [r9]
  401f8a:	e52e      	b.n	4019ea <_vfiprintf_r+0xce>
  401f8c:	9908      	ldr	r1, [sp, #32]
  401f8e:	9607      	str	r6, [sp, #28]
  401f90:	f8d1 8000 	ldr.w	r8, [r1]
  401f94:	f04f 0200 	mov.w	r2, #0
  401f98:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401f9c:	1d0e      	adds	r6, r1, #4
  401f9e:	f1b8 0f00 	cmp.w	r8, #0
  401fa2:	f000 8281 	beq.w	4024a8 <_vfiprintf_r+0xb8c>
  401fa6:	1c67      	adds	r7, r4, #1
  401fa8:	f000 8260 	beq.w	40246c <_vfiprintf_r+0xb50>
  401fac:	4622      	mov	r2, r4
  401fae:	2100      	movs	r1, #0
  401fb0:	4640      	mov	r0, r8
  401fb2:	9302      	str	r3, [sp, #8]
  401fb4:	f001 fb3c 	bl	403630 <memchr>
  401fb8:	9b02      	ldr	r3, [sp, #8]
  401fba:	2800      	cmp	r0, #0
  401fbc:	f000 8284 	beq.w	4024c8 <_vfiprintf_r+0xbac>
  401fc0:	eba0 0208 	sub.w	r2, r0, r8
  401fc4:	9205      	str	r2, [sp, #20]
  401fc6:	9608      	str	r6, [sp, #32]
  401fc8:	9303      	str	r3, [sp, #12]
  401fca:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401fce:	2400      	movs	r4, #0
  401fd0:	e5ce      	b.n	401b70 <_vfiprintf_r+0x254>
  401fd2:	f043 0301 	orr.w	r3, r3, #1
  401fd6:	f899 2000 	ldrb.w	r2, [r9]
  401fda:	e506      	b.n	4019ea <_vfiprintf_r+0xce>
  401fdc:	f899 2000 	ldrb.w	r2, [r9]
  401fe0:	2001      	movs	r0, #1
  401fe2:	252b      	movs	r5, #43	; 0x2b
  401fe4:	e501      	b.n	4019ea <_vfiprintf_r+0xce>
  401fe6:	2800      	cmp	r0, #0
  401fe8:	f040 8287 	bne.w	4024fa <_vfiprintf_r+0xbde>
  401fec:	0699      	lsls	r1, r3, #26
  401fee:	f100 8231 	bmi.w	402454 <_vfiprintf_r+0xb38>
  401ff2:	06da      	lsls	r2, r3, #27
  401ff4:	d421      	bmi.n	40203a <_vfiprintf_r+0x71e>
  401ff6:	065b      	lsls	r3, r3, #25
  401ff8:	d51f      	bpl.n	40203a <_vfiprintf_r+0x71e>
  401ffa:	9a08      	ldr	r2, [sp, #32]
  401ffc:	6813      	ldr	r3, [r2, #0]
  401ffe:	3204      	adds	r2, #4
  402000:	9208      	str	r2, [sp, #32]
  402002:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  402006:	801a      	strh	r2, [r3, #0]
  402008:	e4ba      	b.n	401980 <_vfiprintf_r+0x64>
  40200a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40200e:	f899 2000 	ldrb.w	r2, [r9]
  402012:	e4ea      	b.n	4019ea <_vfiprintf_r+0xce>
  402014:	9607      	str	r6, [sp, #28]
  402016:	2800      	cmp	r0, #0
  402018:	f040 8275 	bne.w	402506 <_vfiprintf_r+0xbea>
  40201c:	2a00      	cmp	r2, #0
  40201e:	f000 8088 	beq.w	402132 <_vfiprintf_r+0x816>
  402022:	2101      	movs	r1, #1
  402024:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  402028:	f04f 0200 	mov.w	r2, #0
  40202c:	9102      	str	r1, [sp, #8]
  40202e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  402032:	9105      	str	r1, [sp, #20]
  402034:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  402038:	e6d3      	b.n	401de2 <_vfiprintf_r+0x4c6>
  40203a:	9a08      	ldr	r2, [sp, #32]
  40203c:	6813      	ldr	r3, [r2, #0]
  40203e:	3204      	adds	r2, #4
  402040:	9208      	str	r2, [sp, #32]
  402042:	9a04      	ldr	r2, [sp, #16]
  402044:	601a      	str	r2, [r3, #0]
  402046:	e49b      	b.n	401980 <_vfiprintf_r+0x64>
  402048:	aa0f      	add	r2, sp, #60	; 0x3c
  40204a:	9901      	ldr	r1, [sp, #4]
  40204c:	4620      	mov	r0, r4
  40204e:	f7ff fc25 	bl	40189c <__sprint_r.part.0>
  402052:	2800      	cmp	r0, #0
  402054:	d174      	bne.n	402140 <_vfiprintf_r+0x824>
  402056:	9910      	ldr	r1, [sp, #64]	; 0x40
  402058:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40205a:	f101 0c01 	add.w	ip, r1, #1
  40205e:	46de      	mov	lr, fp
  402060:	e5b3      	b.n	401bca <_vfiprintf_r+0x2ae>
  402062:	9910      	ldr	r1, [sp, #64]	; 0x40
  402064:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402066:	1c48      	adds	r0, r1, #1
  402068:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40206c:	2d00      	cmp	r5, #0
  40206e:	f43f add6 	beq.w	401c1e <_vfiprintf_r+0x302>
  402072:	3201      	adds	r2, #1
  402074:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  402078:	2101      	movs	r1, #1
  40207a:	2807      	cmp	r0, #7
  40207c:	9211      	str	r2, [sp, #68]	; 0x44
  40207e:	9010      	str	r0, [sp, #64]	; 0x40
  402080:	f8ca 5000 	str.w	r5, [sl]
  402084:	f8ca 1004 	str.w	r1, [sl, #4]
  402088:	f340 80b6 	ble.w	4021f8 <_vfiprintf_r+0x8dc>
  40208c:	2a00      	cmp	r2, #0
  40208e:	f040 8155 	bne.w	40233c <_vfiprintf_r+0xa20>
  402092:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402094:	2b00      	cmp	r3, #0
  402096:	f43f add3 	beq.w	401c40 <_vfiprintf_r+0x324>
  40209a:	ab0e      	add	r3, sp, #56	; 0x38
  40209c:	2202      	movs	r2, #2
  40209e:	4608      	mov	r0, r1
  4020a0:	931c      	str	r3, [sp, #112]	; 0x70
  4020a2:	921d      	str	r2, [sp, #116]	; 0x74
  4020a4:	46da      	mov	sl, fp
  4020a6:	4601      	mov	r1, r0
  4020a8:	f10a 0a08 	add.w	sl, sl, #8
  4020ac:	3001      	adds	r0, #1
  4020ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4020b0:	2b80      	cmp	r3, #128	; 0x80
  4020b2:	f43f adcd 	beq.w	401c50 <_vfiprintf_r+0x334>
  4020b6:	9b05      	ldr	r3, [sp, #20]
  4020b8:	1ae4      	subs	r4, r4, r3
  4020ba:	2c00      	cmp	r4, #0
  4020bc:	f77f ae07 	ble.w	401cce <_vfiprintf_r+0x3b2>
  4020c0:	2c10      	cmp	r4, #16
  4020c2:	4d2c      	ldr	r5, [pc, #176]	; (402174 <_vfiprintf_r+0x858>)
  4020c4:	dd1d      	ble.n	402102 <_vfiprintf_r+0x7e6>
  4020c6:	46d6      	mov	lr, sl
  4020c8:	2610      	movs	r6, #16
  4020ca:	9f06      	ldr	r7, [sp, #24]
  4020cc:	f8dd a004 	ldr.w	sl, [sp, #4]
  4020d0:	e006      	b.n	4020e0 <_vfiprintf_r+0x7c4>
  4020d2:	1c88      	adds	r0, r1, #2
  4020d4:	f10e 0e08 	add.w	lr, lr, #8
  4020d8:	4619      	mov	r1, r3
  4020da:	3c10      	subs	r4, #16
  4020dc:	2c10      	cmp	r4, #16
  4020de:	dd0f      	ble.n	402100 <_vfiprintf_r+0x7e4>
  4020e0:	1c4b      	adds	r3, r1, #1
  4020e2:	3210      	adds	r2, #16
  4020e4:	2b07      	cmp	r3, #7
  4020e6:	9211      	str	r2, [sp, #68]	; 0x44
  4020e8:	e88e 0060 	stmia.w	lr, {r5, r6}
  4020ec:	9310      	str	r3, [sp, #64]	; 0x40
  4020ee:	ddf0      	ble.n	4020d2 <_vfiprintf_r+0x7b6>
  4020f0:	b9a2      	cbnz	r2, 40211c <_vfiprintf_r+0x800>
  4020f2:	3c10      	subs	r4, #16
  4020f4:	2c10      	cmp	r4, #16
  4020f6:	f04f 0001 	mov.w	r0, #1
  4020fa:	4611      	mov	r1, r2
  4020fc:	46de      	mov	lr, fp
  4020fe:	dcef      	bgt.n	4020e0 <_vfiprintf_r+0x7c4>
  402100:	46f2      	mov	sl, lr
  402102:	4422      	add	r2, r4
  402104:	2807      	cmp	r0, #7
  402106:	9211      	str	r2, [sp, #68]	; 0x44
  402108:	f8ca 5000 	str.w	r5, [sl]
  40210c:	f8ca 4004 	str.w	r4, [sl, #4]
  402110:	9010      	str	r0, [sp, #64]	; 0x40
  402112:	dc31      	bgt.n	402178 <_vfiprintf_r+0x85c>
  402114:	f10a 0a08 	add.w	sl, sl, #8
  402118:	3001      	adds	r0, #1
  40211a:	e5d8      	b.n	401cce <_vfiprintf_r+0x3b2>
  40211c:	aa0f      	add	r2, sp, #60	; 0x3c
  40211e:	4651      	mov	r1, sl
  402120:	4638      	mov	r0, r7
  402122:	f7ff fbbb 	bl	40189c <__sprint_r.part.0>
  402126:	b958      	cbnz	r0, 402140 <_vfiprintf_r+0x824>
  402128:	9910      	ldr	r1, [sp, #64]	; 0x40
  40212a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40212c:	1c48      	adds	r0, r1, #1
  40212e:	46de      	mov	lr, fp
  402130:	e7d3      	b.n	4020da <_vfiprintf_r+0x7be>
  402132:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402134:	b123      	cbz	r3, 402140 <_vfiprintf_r+0x824>
  402136:	9806      	ldr	r0, [sp, #24]
  402138:	9901      	ldr	r1, [sp, #4]
  40213a:	aa0f      	add	r2, sp, #60	; 0x3c
  40213c:	f7ff fbae 	bl	40189c <__sprint_r.part.0>
  402140:	9b01      	ldr	r3, [sp, #4]
  402142:	899b      	ldrh	r3, [r3, #12]
  402144:	065b      	lsls	r3, r3, #25
  402146:	f57f acd2 	bpl.w	401aee <_vfiprintf_r+0x1d2>
  40214a:	f04f 33ff 	mov.w	r3, #4294967295
  40214e:	9304      	str	r3, [sp, #16]
  402150:	e4cd      	b.n	401aee <_vfiprintf_r+0x1d2>
  402152:	aa0f      	add	r2, sp, #60	; 0x3c
  402154:	4641      	mov	r1, r8
  402156:	4638      	mov	r0, r7
  402158:	f7ff fba0 	bl	40189c <__sprint_r.part.0>
  40215c:	2800      	cmp	r0, #0
  40215e:	d1ef      	bne.n	402140 <_vfiprintf_r+0x824>
  402160:	9910      	ldr	r1, [sp, #64]	; 0x40
  402162:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402164:	1c48      	adds	r0, r1, #1
  402166:	46da      	mov	sl, fp
  402168:	e5d8      	b.n	401d1c <_vfiprintf_r+0x400>
  40216a:	bf00      	nop
  40216c:	004043ac 	.word	0x004043ac
  402170:	004043c0 	.word	0x004043c0
  402174:	004043ec 	.word	0x004043ec
  402178:	2a00      	cmp	r2, #0
  40217a:	f040 8100 	bne.w	40237e <_vfiprintf_r+0xa62>
  40217e:	9a05      	ldr	r2, [sp, #20]
  402180:	921d      	str	r2, [sp, #116]	; 0x74
  402182:	2301      	movs	r3, #1
  402184:	9211      	str	r2, [sp, #68]	; 0x44
  402186:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  40218a:	9310      	str	r3, [sp, #64]	; 0x40
  40218c:	46da      	mov	sl, fp
  40218e:	f10a 0a08 	add.w	sl, sl, #8
  402192:	9b03      	ldr	r3, [sp, #12]
  402194:	0759      	lsls	r1, r3, #29
  402196:	d505      	bpl.n	4021a4 <_vfiprintf_r+0x888>
  402198:	9b07      	ldr	r3, [sp, #28]
  40219a:	9902      	ldr	r1, [sp, #8]
  40219c:	1a5c      	subs	r4, r3, r1
  40219e:	2c00      	cmp	r4, #0
  4021a0:	f73f adae 	bgt.w	401d00 <_vfiprintf_r+0x3e4>
  4021a4:	9b04      	ldr	r3, [sp, #16]
  4021a6:	9907      	ldr	r1, [sp, #28]
  4021a8:	9802      	ldr	r0, [sp, #8]
  4021aa:	4281      	cmp	r1, r0
  4021ac:	bfac      	ite	ge
  4021ae:	185b      	addge	r3, r3, r1
  4021b0:	181b      	addlt	r3, r3, r0
  4021b2:	9304      	str	r3, [sp, #16]
  4021b4:	bb7a      	cbnz	r2, 402216 <_vfiprintf_r+0x8fa>
  4021b6:	2300      	movs	r3, #0
  4021b8:	9310      	str	r3, [sp, #64]	; 0x40
  4021ba:	46da      	mov	sl, fp
  4021bc:	f7ff bbe0 	b.w	401980 <_vfiprintf_r+0x64>
  4021c0:	aa0f      	add	r2, sp, #60	; 0x3c
  4021c2:	9901      	ldr	r1, [sp, #4]
  4021c4:	4620      	mov	r0, r4
  4021c6:	f7ff fb69 	bl	40189c <__sprint_r.part.0>
  4021ca:	2800      	cmp	r0, #0
  4021cc:	d1b8      	bne.n	402140 <_vfiprintf_r+0x824>
  4021ce:	9910      	ldr	r1, [sp, #64]	; 0x40
  4021d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4021d2:	f101 0e01 	add.w	lr, r1, #1
  4021d6:	46dc      	mov	ip, fp
  4021d8:	e54e      	b.n	401c78 <_vfiprintf_r+0x35c>
  4021da:	2a00      	cmp	r2, #0
  4021dc:	f040 811c 	bne.w	402418 <_vfiprintf_r+0xafc>
  4021e0:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4021e4:	2900      	cmp	r1, #0
  4021e6:	f000 8111 	beq.w	40240c <_vfiprintf_r+0xaf0>
  4021ea:	2201      	movs	r2, #1
  4021ec:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4021f0:	4610      	mov	r0, r2
  4021f2:	921d      	str	r2, [sp, #116]	; 0x74
  4021f4:	911c      	str	r1, [sp, #112]	; 0x70
  4021f6:	46da      	mov	sl, fp
  4021f8:	4601      	mov	r1, r0
  4021fa:	f10a 0a08 	add.w	sl, sl, #8
  4021fe:	3001      	adds	r0, #1
  402200:	e50d      	b.n	401c1e <_vfiprintf_r+0x302>
  402202:	9b03      	ldr	r3, [sp, #12]
  402204:	2a01      	cmp	r2, #1
  402206:	f000 8090 	beq.w	40232a <_vfiprintf_r+0xa0e>
  40220a:	2a02      	cmp	r2, #2
  40220c:	d10b      	bne.n	402226 <_vfiprintf_r+0x90a>
  40220e:	9303      	str	r3, [sp, #12]
  402210:	2600      	movs	r6, #0
  402212:	2700      	movs	r7, #0
  402214:	e615      	b.n	401e42 <_vfiprintf_r+0x526>
  402216:	aa0f      	add	r2, sp, #60	; 0x3c
  402218:	9901      	ldr	r1, [sp, #4]
  40221a:	9806      	ldr	r0, [sp, #24]
  40221c:	f7ff fb3e 	bl	40189c <__sprint_r.part.0>
  402220:	2800      	cmp	r0, #0
  402222:	d0c8      	beq.n	4021b6 <_vfiprintf_r+0x89a>
  402224:	e78c      	b.n	402140 <_vfiprintf_r+0x824>
  402226:	9303      	str	r3, [sp, #12]
  402228:	2600      	movs	r6, #0
  40222a:	2700      	movs	r7, #0
  40222c:	4659      	mov	r1, fp
  40222e:	e000      	b.n	402232 <_vfiprintf_r+0x916>
  402230:	4641      	mov	r1, r8
  402232:	08f2      	lsrs	r2, r6, #3
  402234:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402238:	08f8      	lsrs	r0, r7, #3
  40223a:	f006 0307 	and.w	r3, r6, #7
  40223e:	4607      	mov	r7, r0
  402240:	4616      	mov	r6, r2
  402242:	3330      	adds	r3, #48	; 0x30
  402244:	ea56 0207 	orrs.w	r2, r6, r7
  402248:	f801 3c01 	strb.w	r3, [r1, #-1]
  40224c:	f101 38ff 	add.w	r8, r1, #4294967295
  402250:	d1ee      	bne.n	402230 <_vfiprintf_r+0x914>
  402252:	9a03      	ldr	r2, [sp, #12]
  402254:	07d6      	lsls	r6, r2, #31
  402256:	f57f ae04 	bpl.w	401e62 <_vfiprintf_r+0x546>
  40225a:	2b30      	cmp	r3, #48	; 0x30
  40225c:	f43f ae01 	beq.w	401e62 <_vfiprintf_r+0x546>
  402260:	3902      	subs	r1, #2
  402262:	2330      	movs	r3, #48	; 0x30
  402264:	f808 3c01 	strb.w	r3, [r8, #-1]
  402268:	ebab 0301 	sub.w	r3, fp, r1
  40226c:	9305      	str	r3, [sp, #20]
  40226e:	4688      	mov	r8, r1
  402270:	e47e      	b.n	401b70 <_vfiprintf_r+0x254>
  402272:	9b04      	ldr	r3, [sp, #16]
  402274:	9a07      	ldr	r2, [sp, #28]
  402276:	428a      	cmp	r2, r1
  402278:	bfac      	ite	ge
  40227a:	189b      	addge	r3, r3, r2
  40227c:	185b      	addlt	r3, r3, r1
  40227e:	9304      	str	r3, [sp, #16]
  402280:	e799      	b.n	4021b6 <_vfiprintf_r+0x89a>
  402282:	2202      	movs	r2, #2
  402284:	e455      	b.n	401b32 <_vfiprintf_r+0x216>
  402286:	2f00      	cmp	r7, #0
  402288:	bf08      	it	eq
  40228a:	2e0a      	cmpeq	r6, #10
  40228c:	d34c      	bcc.n	402328 <_vfiprintf_r+0xa0c>
  40228e:	46d8      	mov	r8, fp
  402290:	4630      	mov	r0, r6
  402292:	4639      	mov	r1, r7
  402294:	220a      	movs	r2, #10
  402296:	2300      	movs	r3, #0
  402298:	f001 feb4 	bl	404004 <__aeabi_uldivmod>
  40229c:	3230      	adds	r2, #48	; 0x30
  40229e:	f808 2d01 	strb.w	r2, [r8, #-1]!
  4022a2:	4630      	mov	r0, r6
  4022a4:	4639      	mov	r1, r7
  4022a6:	2300      	movs	r3, #0
  4022a8:	220a      	movs	r2, #10
  4022aa:	f001 feab 	bl	404004 <__aeabi_uldivmod>
  4022ae:	4606      	mov	r6, r0
  4022b0:	460f      	mov	r7, r1
  4022b2:	ea56 0307 	orrs.w	r3, r6, r7
  4022b6:	d1eb      	bne.n	402290 <_vfiprintf_r+0x974>
  4022b8:	ebab 0308 	sub.w	r3, fp, r8
  4022bc:	9305      	str	r3, [sp, #20]
  4022be:	e457      	b.n	401b70 <_vfiprintf_r+0x254>
  4022c0:	9405      	str	r4, [sp, #20]
  4022c2:	46d8      	mov	r8, fp
  4022c4:	e454      	b.n	401b70 <_vfiprintf_r+0x254>
  4022c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4022c8:	9901      	ldr	r1, [sp, #4]
  4022ca:	9806      	ldr	r0, [sp, #24]
  4022cc:	f7ff fae6 	bl	40189c <__sprint_r.part.0>
  4022d0:	2800      	cmp	r0, #0
  4022d2:	f47f af35 	bne.w	402140 <_vfiprintf_r+0x824>
  4022d6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4022d8:	46da      	mov	sl, fp
  4022da:	e75a      	b.n	402192 <_vfiprintf_r+0x876>
  4022dc:	aa0f      	add	r2, sp, #60	; 0x3c
  4022de:	9901      	ldr	r1, [sp, #4]
  4022e0:	9806      	ldr	r0, [sp, #24]
  4022e2:	f7ff fadb 	bl	40189c <__sprint_r.part.0>
  4022e6:	2800      	cmp	r0, #0
  4022e8:	f47f af2a 	bne.w	402140 <_vfiprintf_r+0x824>
  4022ec:	46da      	mov	sl, fp
  4022ee:	f7ff bbe0 	b.w	401ab2 <_vfiprintf_r+0x196>
  4022f2:	3104      	adds	r1, #4
  4022f4:	6816      	ldr	r6, [r2, #0]
  4022f6:	9108      	str	r1, [sp, #32]
  4022f8:	2201      	movs	r2, #1
  4022fa:	2700      	movs	r7, #0
  4022fc:	e419      	b.n	401b32 <_vfiprintf_r+0x216>
  4022fe:	9808      	ldr	r0, [sp, #32]
  402300:	4601      	mov	r1, r0
  402302:	3104      	adds	r1, #4
  402304:	6806      	ldr	r6, [r0, #0]
  402306:	9108      	str	r1, [sp, #32]
  402308:	2700      	movs	r7, #0
  40230a:	e412      	b.n	401b32 <_vfiprintf_r+0x216>
  40230c:	680e      	ldr	r6, [r1, #0]
  40230e:	3104      	adds	r1, #4
  402310:	9108      	str	r1, [sp, #32]
  402312:	2700      	movs	r7, #0
  402314:	e5d9      	b.n	401eca <_vfiprintf_r+0x5ae>
  402316:	9908      	ldr	r1, [sp, #32]
  402318:	680e      	ldr	r6, [r1, #0]
  40231a:	460a      	mov	r2, r1
  40231c:	17f7      	asrs	r7, r6, #31
  40231e:	3204      	adds	r2, #4
  402320:	9208      	str	r2, [sp, #32]
  402322:	4630      	mov	r0, r6
  402324:	4639      	mov	r1, r7
  402326:	e575      	b.n	401e14 <_vfiprintf_r+0x4f8>
  402328:	9b03      	ldr	r3, [sp, #12]
  40232a:	9303      	str	r3, [sp, #12]
  40232c:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  402330:	3630      	adds	r6, #48	; 0x30
  402332:	2301      	movs	r3, #1
  402334:	f808 6d41 	strb.w	r6, [r8, #-65]!
  402338:	9305      	str	r3, [sp, #20]
  40233a:	e419      	b.n	401b70 <_vfiprintf_r+0x254>
  40233c:	aa0f      	add	r2, sp, #60	; 0x3c
  40233e:	9901      	ldr	r1, [sp, #4]
  402340:	9806      	ldr	r0, [sp, #24]
  402342:	f7ff faab 	bl	40189c <__sprint_r.part.0>
  402346:	2800      	cmp	r0, #0
  402348:	f47f aefa 	bne.w	402140 <_vfiprintf_r+0x824>
  40234c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40234e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402350:	1c48      	adds	r0, r1, #1
  402352:	46da      	mov	sl, fp
  402354:	e463      	b.n	401c1e <_vfiprintf_r+0x302>
  402356:	aa0f      	add	r2, sp, #60	; 0x3c
  402358:	9901      	ldr	r1, [sp, #4]
  40235a:	9806      	ldr	r0, [sp, #24]
  40235c:	f7ff fa9e 	bl	40189c <__sprint_r.part.0>
  402360:	2800      	cmp	r0, #0
  402362:	f47f aeed 	bne.w	402140 <_vfiprintf_r+0x824>
  402366:	9910      	ldr	r1, [sp, #64]	; 0x40
  402368:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40236a:	1c48      	adds	r0, r1, #1
  40236c:	46da      	mov	sl, fp
  40236e:	e69e      	b.n	4020ae <_vfiprintf_r+0x792>
  402370:	2a00      	cmp	r2, #0
  402372:	f040 8086 	bne.w	402482 <_vfiprintf_r+0xb66>
  402376:	2001      	movs	r0, #1
  402378:	4611      	mov	r1, r2
  40237a:	46da      	mov	sl, fp
  40237c:	e69b      	b.n	4020b6 <_vfiprintf_r+0x79a>
  40237e:	aa0f      	add	r2, sp, #60	; 0x3c
  402380:	9901      	ldr	r1, [sp, #4]
  402382:	9806      	ldr	r0, [sp, #24]
  402384:	f7ff fa8a 	bl	40189c <__sprint_r.part.0>
  402388:	2800      	cmp	r0, #0
  40238a:	f47f aed9 	bne.w	402140 <_vfiprintf_r+0x824>
  40238e:	9810      	ldr	r0, [sp, #64]	; 0x40
  402390:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402392:	3001      	adds	r0, #1
  402394:	46da      	mov	sl, fp
  402396:	e49a      	b.n	401cce <_vfiprintf_r+0x3b2>
  402398:	9e08      	ldr	r6, [sp, #32]
  40239a:	3607      	adds	r6, #7
  40239c:	f026 0607 	bic.w	r6, r6, #7
  4023a0:	e9d6 0100 	ldrd	r0, r1, [r6]
  4023a4:	f106 0208 	add.w	r2, r6, #8
  4023a8:	9208      	str	r2, [sp, #32]
  4023aa:	4606      	mov	r6, r0
  4023ac:	460f      	mov	r7, r1
  4023ae:	e531      	b.n	401e14 <_vfiprintf_r+0x4f8>
  4023b0:	9e08      	ldr	r6, [sp, #32]
  4023b2:	3607      	adds	r6, #7
  4023b4:	f026 0207 	bic.w	r2, r6, #7
  4023b8:	f102 0108 	add.w	r1, r2, #8
  4023bc:	e9d2 6700 	ldrd	r6, r7, [r2]
  4023c0:	9108      	str	r1, [sp, #32]
  4023c2:	2201      	movs	r2, #1
  4023c4:	f7ff bbb5 	b.w	401b32 <_vfiprintf_r+0x216>
  4023c8:	9e08      	ldr	r6, [sp, #32]
  4023ca:	3607      	adds	r6, #7
  4023cc:	f026 0207 	bic.w	r2, r6, #7
  4023d0:	f102 0108 	add.w	r1, r2, #8
  4023d4:	e9d2 6700 	ldrd	r6, r7, [r2]
  4023d8:	9108      	str	r1, [sp, #32]
  4023da:	2200      	movs	r2, #0
  4023dc:	f7ff bba9 	b.w	401b32 <_vfiprintf_r+0x216>
  4023e0:	9e08      	ldr	r6, [sp, #32]
  4023e2:	3607      	adds	r6, #7
  4023e4:	f026 0107 	bic.w	r1, r6, #7
  4023e8:	f101 0008 	add.w	r0, r1, #8
  4023ec:	9008      	str	r0, [sp, #32]
  4023ee:	e9d1 6700 	ldrd	r6, r7, [r1]
  4023f2:	e56a      	b.n	401eca <_vfiprintf_r+0x5ae>
  4023f4:	46d8      	mov	r8, fp
  4023f6:	f7ff bbbb 	b.w	401b70 <_vfiprintf_r+0x254>
  4023fa:	252d      	movs	r5, #45	; 0x2d
  4023fc:	4276      	negs	r6, r6
  4023fe:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  402402:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402406:	2201      	movs	r2, #1
  402408:	f7ff bb98 	b.w	401b3c <_vfiprintf_r+0x220>
  40240c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40240e:	b9d3      	cbnz	r3, 402446 <_vfiprintf_r+0xb2a>
  402410:	4611      	mov	r1, r2
  402412:	2001      	movs	r0, #1
  402414:	46da      	mov	sl, fp
  402416:	e64e      	b.n	4020b6 <_vfiprintf_r+0x79a>
  402418:	aa0f      	add	r2, sp, #60	; 0x3c
  40241a:	9901      	ldr	r1, [sp, #4]
  40241c:	9806      	ldr	r0, [sp, #24]
  40241e:	f7ff fa3d 	bl	40189c <__sprint_r.part.0>
  402422:	2800      	cmp	r0, #0
  402424:	f47f ae8c 	bne.w	402140 <_vfiprintf_r+0x824>
  402428:	9910      	ldr	r1, [sp, #64]	; 0x40
  40242a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40242c:	1c48      	adds	r0, r1, #1
  40242e:	46da      	mov	sl, fp
  402430:	e61a      	b.n	402068 <_vfiprintf_r+0x74c>
  402432:	aa0f      	add	r2, sp, #60	; 0x3c
  402434:	9901      	ldr	r1, [sp, #4]
  402436:	9806      	ldr	r0, [sp, #24]
  402438:	f7ff fa30 	bl	40189c <__sprint_r.part.0>
  40243c:	2800      	cmp	r0, #0
  40243e:	f47f ae7f 	bne.w	402140 <_vfiprintf_r+0x824>
  402442:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402444:	e6ae      	b.n	4021a4 <_vfiprintf_r+0x888>
  402446:	ab0e      	add	r3, sp, #56	; 0x38
  402448:	2202      	movs	r2, #2
  40244a:	931c      	str	r3, [sp, #112]	; 0x70
  40244c:	921d      	str	r2, [sp, #116]	; 0x74
  40244e:	2001      	movs	r0, #1
  402450:	46da      	mov	sl, fp
  402452:	e628      	b.n	4020a6 <_vfiprintf_r+0x78a>
  402454:	9a08      	ldr	r2, [sp, #32]
  402456:	9904      	ldr	r1, [sp, #16]
  402458:	6813      	ldr	r3, [r2, #0]
  40245a:	17cd      	asrs	r5, r1, #31
  40245c:	4608      	mov	r0, r1
  40245e:	3204      	adds	r2, #4
  402460:	4629      	mov	r1, r5
  402462:	9208      	str	r2, [sp, #32]
  402464:	e9c3 0100 	strd	r0, r1, [r3]
  402468:	f7ff ba8a 	b.w	401980 <_vfiprintf_r+0x64>
  40246c:	4640      	mov	r0, r8
  40246e:	9608      	str	r6, [sp, #32]
  402470:	9303      	str	r3, [sp, #12]
  402472:	f7ff f9a5 	bl	4017c0 <strlen>
  402476:	2400      	movs	r4, #0
  402478:	9005      	str	r0, [sp, #20]
  40247a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40247e:	f7ff bb77 	b.w	401b70 <_vfiprintf_r+0x254>
  402482:	aa0f      	add	r2, sp, #60	; 0x3c
  402484:	9901      	ldr	r1, [sp, #4]
  402486:	9806      	ldr	r0, [sp, #24]
  402488:	f7ff fa08 	bl	40189c <__sprint_r.part.0>
  40248c:	2800      	cmp	r0, #0
  40248e:	f47f ae57 	bne.w	402140 <_vfiprintf_r+0x824>
  402492:	9910      	ldr	r1, [sp, #64]	; 0x40
  402494:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402496:	1c48      	adds	r0, r1, #1
  402498:	46da      	mov	sl, fp
  40249a:	e60c      	b.n	4020b6 <_vfiprintf_r+0x79a>
  40249c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40249e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4024a0:	4e1c      	ldr	r6, [pc, #112]	; (402514 <_vfiprintf_r+0xbf8>)
  4024a2:	3101      	adds	r1, #1
  4024a4:	f7ff bba9 	b.w	401bfa <_vfiprintf_r+0x2de>
  4024a8:	2c06      	cmp	r4, #6
  4024aa:	bf28      	it	cs
  4024ac:	2406      	movcs	r4, #6
  4024ae:	9405      	str	r4, [sp, #20]
  4024b0:	9608      	str	r6, [sp, #32]
  4024b2:	9402      	str	r4, [sp, #8]
  4024b4:	f8df 8060 	ldr.w	r8, [pc, #96]	; 402518 <_vfiprintf_r+0xbfc>
  4024b8:	e493      	b.n	401de2 <_vfiprintf_r+0x4c6>
  4024ba:	9810      	ldr	r0, [sp, #64]	; 0x40
  4024bc:	4e15      	ldr	r6, [pc, #84]	; (402514 <_vfiprintf_r+0xbf8>)
  4024be:	3001      	adds	r0, #1
  4024c0:	e443      	b.n	401d4a <_vfiprintf_r+0x42e>
  4024c2:	4686      	mov	lr, r0
  4024c4:	f7ff bbef 	b.w	401ca6 <_vfiprintf_r+0x38a>
  4024c8:	9405      	str	r4, [sp, #20]
  4024ca:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4024ce:	9608      	str	r6, [sp, #32]
  4024d0:	9303      	str	r3, [sp, #12]
  4024d2:	4604      	mov	r4, r0
  4024d4:	f7ff bb4c 	b.w	401b70 <_vfiprintf_r+0x254>
  4024d8:	9908      	ldr	r1, [sp, #32]
  4024da:	f899 2001 	ldrb.w	r2, [r9, #1]
  4024de:	680c      	ldr	r4, [r1, #0]
  4024e0:	3104      	adds	r1, #4
  4024e2:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4024e6:	46b9      	mov	r9, r7
  4024e8:	9108      	str	r1, [sp, #32]
  4024ea:	f7ff ba7e 	b.w	4019ea <_vfiprintf_r+0xce>
  4024ee:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4024f2:	e4c6      	b.n	401e82 <_vfiprintf_r+0x566>
  4024f4:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4024f8:	e47a      	b.n	401df0 <_vfiprintf_r+0x4d4>
  4024fa:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4024fe:	e575      	b.n	401fec <_vfiprintf_r+0x6d0>
  402500:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402504:	e4d0      	b.n	401ea8 <_vfiprintf_r+0x58c>
  402506:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40250a:	e587      	b.n	40201c <_vfiprintf_r+0x700>
  40250c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402510:	e522      	b.n	401f58 <_vfiprintf_r+0x63c>
  402512:	bf00      	nop
  402514:	004043dc 	.word	0x004043dc
  402518:	004043d4 	.word	0x004043d4

0040251c <__sbprintf>:
  40251c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40251e:	460c      	mov	r4, r1
  402520:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  402524:	8989      	ldrh	r1, [r1, #12]
  402526:	6e66      	ldr	r6, [r4, #100]	; 0x64
  402528:	89e5      	ldrh	r5, [r4, #14]
  40252a:	9619      	str	r6, [sp, #100]	; 0x64
  40252c:	f021 0102 	bic.w	r1, r1, #2
  402530:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402532:	f8ad 500e 	strh.w	r5, [sp, #14]
  402536:	2500      	movs	r5, #0
  402538:	69e7      	ldr	r7, [r4, #28]
  40253a:	f8ad 100c 	strh.w	r1, [sp, #12]
  40253e:	9609      	str	r6, [sp, #36]	; 0x24
  402540:	9506      	str	r5, [sp, #24]
  402542:	ae1a      	add	r6, sp, #104	; 0x68
  402544:	f44f 6580 	mov.w	r5, #1024	; 0x400
  402548:	4669      	mov	r1, sp
  40254a:	9600      	str	r6, [sp, #0]
  40254c:	9604      	str	r6, [sp, #16]
  40254e:	9502      	str	r5, [sp, #8]
  402550:	9505      	str	r5, [sp, #20]
  402552:	9707      	str	r7, [sp, #28]
  402554:	4606      	mov	r6, r0
  402556:	f7ff f9e1 	bl	40191c <_vfiprintf_r>
  40255a:	1e05      	subs	r5, r0, #0
  40255c:	db07      	blt.n	40256e <__sbprintf+0x52>
  40255e:	4630      	mov	r0, r6
  402560:	4669      	mov	r1, sp
  402562:	f000 f925 	bl	4027b0 <_fflush_r>
  402566:	2800      	cmp	r0, #0
  402568:	bf18      	it	ne
  40256a:	f04f 35ff 	movne.w	r5, #4294967295
  40256e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402572:	065b      	lsls	r3, r3, #25
  402574:	d503      	bpl.n	40257e <__sbprintf+0x62>
  402576:	89a3      	ldrh	r3, [r4, #12]
  402578:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40257c:	81a3      	strh	r3, [r4, #12]
  40257e:	4628      	mov	r0, r5
  402580:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  402584:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402586:	bf00      	nop

00402588 <__swsetup_r>:
  402588:	b538      	push	{r3, r4, r5, lr}
  40258a:	4b30      	ldr	r3, [pc, #192]	; (40264c <__swsetup_r+0xc4>)
  40258c:	681b      	ldr	r3, [r3, #0]
  40258e:	4605      	mov	r5, r0
  402590:	460c      	mov	r4, r1
  402592:	b113      	cbz	r3, 40259a <__swsetup_r+0x12>
  402594:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402596:	2a00      	cmp	r2, #0
  402598:	d038      	beq.n	40260c <__swsetup_r+0x84>
  40259a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40259e:	b293      	uxth	r3, r2
  4025a0:	0718      	lsls	r0, r3, #28
  4025a2:	d50c      	bpl.n	4025be <__swsetup_r+0x36>
  4025a4:	6920      	ldr	r0, [r4, #16]
  4025a6:	b1a8      	cbz	r0, 4025d4 <__swsetup_r+0x4c>
  4025a8:	f013 0201 	ands.w	r2, r3, #1
  4025ac:	d01e      	beq.n	4025ec <__swsetup_r+0x64>
  4025ae:	6963      	ldr	r3, [r4, #20]
  4025b0:	2200      	movs	r2, #0
  4025b2:	425b      	negs	r3, r3
  4025b4:	61a3      	str	r3, [r4, #24]
  4025b6:	60a2      	str	r2, [r4, #8]
  4025b8:	b1f0      	cbz	r0, 4025f8 <__swsetup_r+0x70>
  4025ba:	2000      	movs	r0, #0
  4025bc:	bd38      	pop	{r3, r4, r5, pc}
  4025be:	06d9      	lsls	r1, r3, #27
  4025c0:	d53c      	bpl.n	40263c <__swsetup_r+0xb4>
  4025c2:	0758      	lsls	r0, r3, #29
  4025c4:	d426      	bmi.n	402614 <__swsetup_r+0x8c>
  4025c6:	6920      	ldr	r0, [r4, #16]
  4025c8:	f042 0308 	orr.w	r3, r2, #8
  4025cc:	81a3      	strh	r3, [r4, #12]
  4025ce:	b29b      	uxth	r3, r3
  4025d0:	2800      	cmp	r0, #0
  4025d2:	d1e9      	bne.n	4025a8 <__swsetup_r+0x20>
  4025d4:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4025d8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4025dc:	d0e4      	beq.n	4025a8 <__swsetup_r+0x20>
  4025de:	4628      	mov	r0, r5
  4025e0:	4621      	mov	r1, r4
  4025e2:	f000 fd13 	bl	40300c <__smakebuf_r>
  4025e6:	89a3      	ldrh	r3, [r4, #12]
  4025e8:	6920      	ldr	r0, [r4, #16]
  4025ea:	e7dd      	b.n	4025a8 <__swsetup_r+0x20>
  4025ec:	0799      	lsls	r1, r3, #30
  4025ee:	bf58      	it	pl
  4025f0:	6962      	ldrpl	r2, [r4, #20]
  4025f2:	60a2      	str	r2, [r4, #8]
  4025f4:	2800      	cmp	r0, #0
  4025f6:	d1e0      	bne.n	4025ba <__swsetup_r+0x32>
  4025f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4025fc:	061a      	lsls	r2, r3, #24
  4025fe:	d5dd      	bpl.n	4025bc <__swsetup_r+0x34>
  402600:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402604:	81a3      	strh	r3, [r4, #12]
  402606:	f04f 30ff 	mov.w	r0, #4294967295
  40260a:	bd38      	pop	{r3, r4, r5, pc}
  40260c:	4618      	mov	r0, r3
  40260e:	f000 f963 	bl	4028d8 <__sinit>
  402612:	e7c2      	b.n	40259a <__swsetup_r+0x12>
  402614:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402616:	b151      	cbz	r1, 40262e <__swsetup_r+0xa6>
  402618:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40261c:	4299      	cmp	r1, r3
  40261e:	d004      	beq.n	40262a <__swsetup_r+0xa2>
  402620:	4628      	mov	r0, r5
  402622:	f000 fa2f 	bl	402a84 <_free_r>
  402626:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40262a:	2300      	movs	r3, #0
  40262c:	6323      	str	r3, [r4, #48]	; 0x30
  40262e:	2300      	movs	r3, #0
  402630:	6920      	ldr	r0, [r4, #16]
  402632:	6063      	str	r3, [r4, #4]
  402634:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402638:	6020      	str	r0, [r4, #0]
  40263a:	e7c5      	b.n	4025c8 <__swsetup_r+0x40>
  40263c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402640:	2309      	movs	r3, #9
  402642:	602b      	str	r3, [r5, #0]
  402644:	f04f 30ff 	mov.w	r0, #4294967295
  402648:	81a2      	strh	r2, [r4, #12]
  40264a:	bd38      	pop	{r3, r4, r5, pc}
  40264c:	20400008 	.word	0x20400008

00402650 <register_fini>:
  402650:	4b02      	ldr	r3, [pc, #8]	; (40265c <register_fini+0xc>)
  402652:	b113      	cbz	r3, 40265a <register_fini+0xa>
  402654:	4802      	ldr	r0, [pc, #8]	; (402660 <register_fini+0x10>)
  402656:	f000 b805 	b.w	402664 <atexit>
  40265a:	4770      	bx	lr
  40265c:	00000000 	.word	0x00000000
  402660:	004028ed 	.word	0x004028ed

00402664 <atexit>:
  402664:	2300      	movs	r3, #0
  402666:	4601      	mov	r1, r0
  402668:	461a      	mov	r2, r3
  40266a:	4618      	mov	r0, r3
  40266c:	f001 bbd4 	b.w	403e18 <__register_exitproc>

00402670 <__sflush_r>:
  402670:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  402674:	b29a      	uxth	r2, r3
  402676:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40267a:	460d      	mov	r5, r1
  40267c:	0711      	lsls	r1, r2, #28
  40267e:	4680      	mov	r8, r0
  402680:	d43a      	bmi.n	4026f8 <__sflush_r+0x88>
  402682:	686a      	ldr	r2, [r5, #4]
  402684:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402688:	2a00      	cmp	r2, #0
  40268a:	81ab      	strh	r3, [r5, #12]
  40268c:	dd6f      	ble.n	40276e <__sflush_r+0xfe>
  40268e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402690:	2c00      	cmp	r4, #0
  402692:	d049      	beq.n	402728 <__sflush_r+0xb8>
  402694:	2200      	movs	r2, #0
  402696:	b29b      	uxth	r3, r3
  402698:	f8d8 6000 	ldr.w	r6, [r8]
  40269c:	f8c8 2000 	str.w	r2, [r8]
  4026a0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4026a4:	d067      	beq.n	402776 <__sflush_r+0x106>
  4026a6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4026a8:	075f      	lsls	r7, r3, #29
  4026aa:	d505      	bpl.n	4026b8 <__sflush_r+0x48>
  4026ac:	6869      	ldr	r1, [r5, #4]
  4026ae:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4026b0:	1a52      	subs	r2, r2, r1
  4026b2:	b10b      	cbz	r3, 4026b8 <__sflush_r+0x48>
  4026b4:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4026b6:	1ad2      	subs	r2, r2, r3
  4026b8:	2300      	movs	r3, #0
  4026ba:	69e9      	ldr	r1, [r5, #28]
  4026bc:	4640      	mov	r0, r8
  4026be:	47a0      	blx	r4
  4026c0:	1c44      	adds	r4, r0, #1
  4026c2:	d03c      	beq.n	40273e <__sflush_r+0xce>
  4026c4:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4026c8:	692a      	ldr	r2, [r5, #16]
  4026ca:	602a      	str	r2, [r5, #0]
  4026cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4026d0:	2200      	movs	r2, #0
  4026d2:	81ab      	strh	r3, [r5, #12]
  4026d4:	04db      	lsls	r3, r3, #19
  4026d6:	606a      	str	r2, [r5, #4]
  4026d8:	d447      	bmi.n	40276a <__sflush_r+0xfa>
  4026da:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4026dc:	f8c8 6000 	str.w	r6, [r8]
  4026e0:	b311      	cbz	r1, 402728 <__sflush_r+0xb8>
  4026e2:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4026e6:	4299      	cmp	r1, r3
  4026e8:	d002      	beq.n	4026f0 <__sflush_r+0x80>
  4026ea:	4640      	mov	r0, r8
  4026ec:	f000 f9ca 	bl	402a84 <_free_r>
  4026f0:	2000      	movs	r0, #0
  4026f2:	6328      	str	r0, [r5, #48]	; 0x30
  4026f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4026f8:	692e      	ldr	r6, [r5, #16]
  4026fa:	b1ae      	cbz	r6, 402728 <__sflush_r+0xb8>
  4026fc:	682c      	ldr	r4, [r5, #0]
  4026fe:	602e      	str	r6, [r5, #0]
  402700:	0791      	lsls	r1, r2, #30
  402702:	bf0c      	ite	eq
  402704:	696b      	ldreq	r3, [r5, #20]
  402706:	2300      	movne	r3, #0
  402708:	1ba4      	subs	r4, r4, r6
  40270a:	60ab      	str	r3, [r5, #8]
  40270c:	e00a      	b.n	402724 <__sflush_r+0xb4>
  40270e:	4623      	mov	r3, r4
  402710:	4632      	mov	r2, r6
  402712:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402714:	69e9      	ldr	r1, [r5, #28]
  402716:	4640      	mov	r0, r8
  402718:	47b8      	blx	r7
  40271a:	2800      	cmp	r0, #0
  40271c:	eba4 0400 	sub.w	r4, r4, r0
  402720:	4406      	add	r6, r0
  402722:	dd04      	ble.n	40272e <__sflush_r+0xbe>
  402724:	2c00      	cmp	r4, #0
  402726:	dcf2      	bgt.n	40270e <__sflush_r+0x9e>
  402728:	2000      	movs	r0, #0
  40272a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40272e:	89ab      	ldrh	r3, [r5, #12]
  402730:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402734:	81ab      	strh	r3, [r5, #12]
  402736:	f04f 30ff 	mov.w	r0, #4294967295
  40273a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40273e:	f8d8 4000 	ldr.w	r4, [r8]
  402742:	2c1d      	cmp	r4, #29
  402744:	d8f3      	bhi.n	40272e <__sflush_r+0xbe>
  402746:	4b19      	ldr	r3, [pc, #100]	; (4027ac <__sflush_r+0x13c>)
  402748:	40e3      	lsrs	r3, r4
  40274a:	43db      	mvns	r3, r3
  40274c:	f013 0301 	ands.w	r3, r3, #1
  402750:	d1ed      	bne.n	40272e <__sflush_r+0xbe>
  402752:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  402756:	606b      	str	r3, [r5, #4]
  402758:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  40275c:	6929      	ldr	r1, [r5, #16]
  40275e:	81ab      	strh	r3, [r5, #12]
  402760:	04da      	lsls	r2, r3, #19
  402762:	6029      	str	r1, [r5, #0]
  402764:	d5b9      	bpl.n	4026da <__sflush_r+0x6a>
  402766:	2c00      	cmp	r4, #0
  402768:	d1b7      	bne.n	4026da <__sflush_r+0x6a>
  40276a:	6528      	str	r0, [r5, #80]	; 0x50
  40276c:	e7b5      	b.n	4026da <__sflush_r+0x6a>
  40276e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402770:	2a00      	cmp	r2, #0
  402772:	dc8c      	bgt.n	40268e <__sflush_r+0x1e>
  402774:	e7d8      	b.n	402728 <__sflush_r+0xb8>
  402776:	2301      	movs	r3, #1
  402778:	69e9      	ldr	r1, [r5, #28]
  40277a:	4640      	mov	r0, r8
  40277c:	47a0      	blx	r4
  40277e:	1c43      	adds	r3, r0, #1
  402780:	4602      	mov	r2, r0
  402782:	d002      	beq.n	40278a <__sflush_r+0x11a>
  402784:	89ab      	ldrh	r3, [r5, #12]
  402786:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402788:	e78e      	b.n	4026a8 <__sflush_r+0x38>
  40278a:	f8d8 3000 	ldr.w	r3, [r8]
  40278e:	2b00      	cmp	r3, #0
  402790:	d0f8      	beq.n	402784 <__sflush_r+0x114>
  402792:	2b1d      	cmp	r3, #29
  402794:	d001      	beq.n	40279a <__sflush_r+0x12a>
  402796:	2b16      	cmp	r3, #22
  402798:	d102      	bne.n	4027a0 <__sflush_r+0x130>
  40279a:	f8c8 6000 	str.w	r6, [r8]
  40279e:	e7c3      	b.n	402728 <__sflush_r+0xb8>
  4027a0:	89ab      	ldrh	r3, [r5, #12]
  4027a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4027a6:	81ab      	strh	r3, [r5, #12]
  4027a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4027ac:	20400001 	.word	0x20400001

004027b0 <_fflush_r>:
  4027b0:	b510      	push	{r4, lr}
  4027b2:	4604      	mov	r4, r0
  4027b4:	b082      	sub	sp, #8
  4027b6:	b108      	cbz	r0, 4027bc <_fflush_r+0xc>
  4027b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4027ba:	b153      	cbz	r3, 4027d2 <_fflush_r+0x22>
  4027bc:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4027c0:	b908      	cbnz	r0, 4027c6 <_fflush_r+0x16>
  4027c2:	b002      	add	sp, #8
  4027c4:	bd10      	pop	{r4, pc}
  4027c6:	4620      	mov	r0, r4
  4027c8:	b002      	add	sp, #8
  4027ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4027ce:	f7ff bf4f 	b.w	402670 <__sflush_r>
  4027d2:	9101      	str	r1, [sp, #4]
  4027d4:	f000 f880 	bl	4028d8 <__sinit>
  4027d8:	9901      	ldr	r1, [sp, #4]
  4027da:	e7ef      	b.n	4027bc <_fflush_r+0xc>

004027dc <_cleanup_r>:
  4027dc:	4901      	ldr	r1, [pc, #4]	; (4027e4 <_cleanup_r+0x8>)
  4027de:	f000 bbaf 	b.w	402f40 <_fwalk_reent>
  4027e2:	bf00      	nop
  4027e4:	00403ee1 	.word	0x00403ee1

004027e8 <__sinit.part.1>:
  4027e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4027ec:	4b35      	ldr	r3, [pc, #212]	; (4028c4 <__sinit.part.1+0xdc>)
  4027ee:	6845      	ldr	r5, [r0, #4]
  4027f0:	63c3      	str	r3, [r0, #60]	; 0x3c
  4027f2:	2400      	movs	r4, #0
  4027f4:	4607      	mov	r7, r0
  4027f6:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4027fa:	2304      	movs	r3, #4
  4027fc:	2103      	movs	r1, #3
  4027fe:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  402802:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  402806:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40280a:	b083      	sub	sp, #12
  40280c:	602c      	str	r4, [r5, #0]
  40280e:	606c      	str	r4, [r5, #4]
  402810:	60ac      	str	r4, [r5, #8]
  402812:	666c      	str	r4, [r5, #100]	; 0x64
  402814:	81ec      	strh	r4, [r5, #14]
  402816:	612c      	str	r4, [r5, #16]
  402818:	616c      	str	r4, [r5, #20]
  40281a:	61ac      	str	r4, [r5, #24]
  40281c:	81ab      	strh	r3, [r5, #12]
  40281e:	4621      	mov	r1, r4
  402820:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402824:	2208      	movs	r2, #8
  402826:	f7fe fe91 	bl	40154c <memset>
  40282a:	68be      	ldr	r6, [r7, #8]
  40282c:	f8df b098 	ldr.w	fp, [pc, #152]	; 4028c8 <__sinit.part.1+0xe0>
  402830:	f8df a098 	ldr.w	sl, [pc, #152]	; 4028cc <__sinit.part.1+0xe4>
  402834:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4028d0 <__sinit.part.1+0xe8>
  402838:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4028d4 <__sinit.part.1+0xec>
  40283c:	f8c5 b020 	str.w	fp, [r5, #32]
  402840:	2301      	movs	r3, #1
  402842:	2209      	movs	r2, #9
  402844:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402848:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40284c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402850:	61ed      	str	r5, [r5, #28]
  402852:	4621      	mov	r1, r4
  402854:	81f3      	strh	r3, [r6, #14]
  402856:	81b2      	strh	r2, [r6, #12]
  402858:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40285c:	6034      	str	r4, [r6, #0]
  40285e:	6074      	str	r4, [r6, #4]
  402860:	60b4      	str	r4, [r6, #8]
  402862:	6674      	str	r4, [r6, #100]	; 0x64
  402864:	6134      	str	r4, [r6, #16]
  402866:	6174      	str	r4, [r6, #20]
  402868:	61b4      	str	r4, [r6, #24]
  40286a:	2208      	movs	r2, #8
  40286c:	9301      	str	r3, [sp, #4]
  40286e:	f7fe fe6d 	bl	40154c <memset>
  402872:	68fd      	ldr	r5, [r7, #12]
  402874:	61f6      	str	r6, [r6, #28]
  402876:	2012      	movs	r0, #18
  402878:	2202      	movs	r2, #2
  40287a:	f8c6 b020 	str.w	fp, [r6, #32]
  40287e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  402882:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402886:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40288a:	4621      	mov	r1, r4
  40288c:	81a8      	strh	r0, [r5, #12]
  40288e:	81ea      	strh	r2, [r5, #14]
  402890:	602c      	str	r4, [r5, #0]
  402892:	606c      	str	r4, [r5, #4]
  402894:	60ac      	str	r4, [r5, #8]
  402896:	666c      	str	r4, [r5, #100]	; 0x64
  402898:	612c      	str	r4, [r5, #16]
  40289a:	616c      	str	r4, [r5, #20]
  40289c:	61ac      	str	r4, [r5, #24]
  40289e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4028a2:	2208      	movs	r2, #8
  4028a4:	f7fe fe52 	bl	40154c <memset>
  4028a8:	9b01      	ldr	r3, [sp, #4]
  4028aa:	61ed      	str	r5, [r5, #28]
  4028ac:	f8c5 b020 	str.w	fp, [r5, #32]
  4028b0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4028b4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4028b8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4028bc:	63bb      	str	r3, [r7, #56]	; 0x38
  4028be:	b003      	add	sp, #12
  4028c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4028c4:	004027dd 	.word	0x004027dd
  4028c8:	00403c45 	.word	0x00403c45
  4028cc:	00403c69 	.word	0x00403c69
  4028d0:	00403ca5 	.word	0x00403ca5
  4028d4:	00403cc5 	.word	0x00403cc5

004028d8 <__sinit>:
  4028d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4028da:	b103      	cbz	r3, 4028de <__sinit+0x6>
  4028dc:	4770      	bx	lr
  4028de:	f7ff bf83 	b.w	4027e8 <__sinit.part.1>
  4028e2:	bf00      	nop

004028e4 <__sfp_lock_acquire>:
  4028e4:	4770      	bx	lr
  4028e6:	bf00      	nop

004028e8 <__sfp_lock_release>:
  4028e8:	4770      	bx	lr
  4028ea:	bf00      	nop

004028ec <__libc_fini_array>:
  4028ec:	b538      	push	{r3, r4, r5, lr}
  4028ee:	4c0a      	ldr	r4, [pc, #40]	; (402918 <__libc_fini_array+0x2c>)
  4028f0:	4d0a      	ldr	r5, [pc, #40]	; (40291c <__libc_fini_array+0x30>)
  4028f2:	1b64      	subs	r4, r4, r5
  4028f4:	10a4      	asrs	r4, r4, #2
  4028f6:	d00a      	beq.n	40290e <__libc_fini_array+0x22>
  4028f8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4028fc:	3b01      	subs	r3, #1
  4028fe:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402902:	3c01      	subs	r4, #1
  402904:	f855 3904 	ldr.w	r3, [r5], #-4
  402908:	4798      	blx	r3
  40290a:	2c00      	cmp	r4, #0
  40290c:	d1f9      	bne.n	402902 <__libc_fini_array+0x16>
  40290e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402912:	f001 be07 	b.w	404524 <_fini>
  402916:	bf00      	nop
  402918:	00404534 	.word	0x00404534
  40291c:	00404530 	.word	0x00404530

00402920 <__fputwc>:
  402920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402924:	b082      	sub	sp, #8
  402926:	4680      	mov	r8, r0
  402928:	4689      	mov	r9, r1
  40292a:	4614      	mov	r4, r2
  40292c:	f000 fb32 	bl	402f94 <__locale_mb_cur_max>
  402930:	2801      	cmp	r0, #1
  402932:	d036      	beq.n	4029a2 <__fputwc+0x82>
  402934:	464a      	mov	r2, r9
  402936:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40293a:	a901      	add	r1, sp, #4
  40293c:	4640      	mov	r0, r8
  40293e:	f001 fa1d 	bl	403d7c <_wcrtomb_r>
  402942:	1c42      	adds	r2, r0, #1
  402944:	4606      	mov	r6, r0
  402946:	d025      	beq.n	402994 <__fputwc+0x74>
  402948:	b3a8      	cbz	r0, 4029b6 <__fputwc+0x96>
  40294a:	f89d e004 	ldrb.w	lr, [sp, #4]
  40294e:	2500      	movs	r5, #0
  402950:	f10d 0a04 	add.w	sl, sp, #4
  402954:	e009      	b.n	40296a <__fputwc+0x4a>
  402956:	6823      	ldr	r3, [r4, #0]
  402958:	1c5a      	adds	r2, r3, #1
  40295a:	6022      	str	r2, [r4, #0]
  40295c:	f883 e000 	strb.w	lr, [r3]
  402960:	3501      	adds	r5, #1
  402962:	42b5      	cmp	r5, r6
  402964:	d227      	bcs.n	4029b6 <__fputwc+0x96>
  402966:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40296a:	68a3      	ldr	r3, [r4, #8]
  40296c:	3b01      	subs	r3, #1
  40296e:	2b00      	cmp	r3, #0
  402970:	60a3      	str	r3, [r4, #8]
  402972:	daf0      	bge.n	402956 <__fputwc+0x36>
  402974:	69a7      	ldr	r7, [r4, #24]
  402976:	42bb      	cmp	r3, r7
  402978:	4671      	mov	r1, lr
  40297a:	4622      	mov	r2, r4
  40297c:	4640      	mov	r0, r8
  40297e:	db02      	blt.n	402986 <__fputwc+0x66>
  402980:	f1be 0f0a 	cmp.w	lr, #10
  402984:	d1e7      	bne.n	402956 <__fputwc+0x36>
  402986:	f001 f9a1 	bl	403ccc <__swbuf_r>
  40298a:	1c43      	adds	r3, r0, #1
  40298c:	d1e8      	bne.n	402960 <__fputwc+0x40>
  40298e:	b002      	add	sp, #8
  402990:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402994:	89a3      	ldrh	r3, [r4, #12]
  402996:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40299a:	81a3      	strh	r3, [r4, #12]
  40299c:	b002      	add	sp, #8
  40299e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029a2:	f109 33ff 	add.w	r3, r9, #4294967295
  4029a6:	2bfe      	cmp	r3, #254	; 0xfe
  4029a8:	d8c4      	bhi.n	402934 <__fputwc+0x14>
  4029aa:	fa5f fe89 	uxtb.w	lr, r9
  4029ae:	4606      	mov	r6, r0
  4029b0:	f88d e004 	strb.w	lr, [sp, #4]
  4029b4:	e7cb      	b.n	40294e <__fputwc+0x2e>
  4029b6:	4648      	mov	r0, r9
  4029b8:	b002      	add	sp, #8
  4029ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029be:	bf00      	nop

004029c0 <_fputwc_r>:
  4029c0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4029c4:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  4029c8:	d10a      	bne.n	4029e0 <_fputwc_r+0x20>
  4029ca:	b410      	push	{r4}
  4029cc:	6e54      	ldr	r4, [r2, #100]	; 0x64
  4029ce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4029d2:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4029d6:	6654      	str	r4, [r2, #100]	; 0x64
  4029d8:	8193      	strh	r3, [r2, #12]
  4029da:	bc10      	pop	{r4}
  4029dc:	f7ff bfa0 	b.w	402920 <__fputwc>
  4029e0:	f7ff bf9e 	b.w	402920 <__fputwc>

004029e4 <_malloc_trim_r>:
  4029e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4029e6:	4f24      	ldr	r7, [pc, #144]	; (402a78 <_malloc_trim_r+0x94>)
  4029e8:	460c      	mov	r4, r1
  4029ea:	4606      	mov	r6, r0
  4029ec:	f000 ff6e 	bl	4038cc <__malloc_lock>
  4029f0:	68bb      	ldr	r3, [r7, #8]
  4029f2:	685d      	ldr	r5, [r3, #4]
  4029f4:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4029f8:	310f      	adds	r1, #15
  4029fa:	f025 0503 	bic.w	r5, r5, #3
  4029fe:	4429      	add	r1, r5
  402a00:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402a04:	f021 010f 	bic.w	r1, r1, #15
  402a08:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402a0c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402a10:	db07      	blt.n	402a22 <_malloc_trim_r+0x3e>
  402a12:	2100      	movs	r1, #0
  402a14:	4630      	mov	r0, r6
  402a16:	f001 f903 	bl	403c20 <_sbrk_r>
  402a1a:	68bb      	ldr	r3, [r7, #8]
  402a1c:	442b      	add	r3, r5
  402a1e:	4298      	cmp	r0, r3
  402a20:	d004      	beq.n	402a2c <_malloc_trim_r+0x48>
  402a22:	4630      	mov	r0, r6
  402a24:	f000 ff54 	bl	4038d0 <__malloc_unlock>
  402a28:	2000      	movs	r0, #0
  402a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a2c:	4261      	negs	r1, r4
  402a2e:	4630      	mov	r0, r6
  402a30:	f001 f8f6 	bl	403c20 <_sbrk_r>
  402a34:	3001      	adds	r0, #1
  402a36:	d00d      	beq.n	402a54 <_malloc_trim_r+0x70>
  402a38:	4b10      	ldr	r3, [pc, #64]	; (402a7c <_malloc_trim_r+0x98>)
  402a3a:	68ba      	ldr	r2, [r7, #8]
  402a3c:	6819      	ldr	r1, [r3, #0]
  402a3e:	1b2d      	subs	r5, r5, r4
  402a40:	f045 0501 	orr.w	r5, r5, #1
  402a44:	4630      	mov	r0, r6
  402a46:	1b09      	subs	r1, r1, r4
  402a48:	6055      	str	r5, [r2, #4]
  402a4a:	6019      	str	r1, [r3, #0]
  402a4c:	f000 ff40 	bl	4038d0 <__malloc_unlock>
  402a50:	2001      	movs	r0, #1
  402a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a54:	2100      	movs	r1, #0
  402a56:	4630      	mov	r0, r6
  402a58:	f001 f8e2 	bl	403c20 <_sbrk_r>
  402a5c:	68ba      	ldr	r2, [r7, #8]
  402a5e:	1a83      	subs	r3, r0, r2
  402a60:	2b0f      	cmp	r3, #15
  402a62:	ddde      	ble.n	402a22 <_malloc_trim_r+0x3e>
  402a64:	4c06      	ldr	r4, [pc, #24]	; (402a80 <_malloc_trim_r+0x9c>)
  402a66:	4905      	ldr	r1, [pc, #20]	; (402a7c <_malloc_trim_r+0x98>)
  402a68:	6824      	ldr	r4, [r4, #0]
  402a6a:	f043 0301 	orr.w	r3, r3, #1
  402a6e:	1b00      	subs	r0, r0, r4
  402a70:	6053      	str	r3, [r2, #4]
  402a72:	6008      	str	r0, [r1, #0]
  402a74:	e7d5      	b.n	402a22 <_malloc_trim_r+0x3e>
  402a76:	bf00      	nop
  402a78:	204005a4 	.word	0x204005a4
  402a7c:	20400a50 	.word	0x20400a50
  402a80:	204009ac 	.word	0x204009ac

00402a84 <_free_r>:
  402a84:	2900      	cmp	r1, #0
  402a86:	d044      	beq.n	402b12 <_free_r+0x8e>
  402a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402a8c:	460d      	mov	r5, r1
  402a8e:	4680      	mov	r8, r0
  402a90:	f000 ff1c 	bl	4038cc <__malloc_lock>
  402a94:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402a98:	4969      	ldr	r1, [pc, #420]	; (402c40 <_free_r+0x1bc>)
  402a9a:	f027 0301 	bic.w	r3, r7, #1
  402a9e:	f1a5 0408 	sub.w	r4, r5, #8
  402aa2:	18e2      	adds	r2, r4, r3
  402aa4:	688e      	ldr	r6, [r1, #8]
  402aa6:	6850      	ldr	r0, [r2, #4]
  402aa8:	42b2      	cmp	r2, r6
  402aaa:	f020 0003 	bic.w	r0, r0, #3
  402aae:	d05e      	beq.n	402b6e <_free_r+0xea>
  402ab0:	07fe      	lsls	r6, r7, #31
  402ab2:	6050      	str	r0, [r2, #4]
  402ab4:	d40b      	bmi.n	402ace <_free_r+0x4a>
  402ab6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402aba:	1be4      	subs	r4, r4, r7
  402abc:	f101 0e08 	add.w	lr, r1, #8
  402ac0:	68a5      	ldr	r5, [r4, #8]
  402ac2:	4575      	cmp	r5, lr
  402ac4:	443b      	add	r3, r7
  402ac6:	d06d      	beq.n	402ba4 <_free_r+0x120>
  402ac8:	68e7      	ldr	r7, [r4, #12]
  402aca:	60ef      	str	r7, [r5, #12]
  402acc:	60bd      	str	r5, [r7, #8]
  402ace:	1815      	adds	r5, r2, r0
  402ad0:	686d      	ldr	r5, [r5, #4]
  402ad2:	07ed      	lsls	r5, r5, #31
  402ad4:	d53e      	bpl.n	402b54 <_free_r+0xd0>
  402ad6:	f043 0201 	orr.w	r2, r3, #1
  402ada:	6062      	str	r2, [r4, #4]
  402adc:	50e3      	str	r3, [r4, r3]
  402ade:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402ae2:	d217      	bcs.n	402b14 <_free_r+0x90>
  402ae4:	08db      	lsrs	r3, r3, #3
  402ae6:	1c58      	adds	r0, r3, #1
  402ae8:	109a      	asrs	r2, r3, #2
  402aea:	684d      	ldr	r5, [r1, #4]
  402aec:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402af0:	60a7      	str	r7, [r4, #8]
  402af2:	2301      	movs	r3, #1
  402af4:	4093      	lsls	r3, r2
  402af6:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402afa:	432b      	orrs	r3, r5
  402afc:	3a08      	subs	r2, #8
  402afe:	60e2      	str	r2, [r4, #12]
  402b00:	604b      	str	r3, [r1, #4]
  402b02:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402b06:	60fc      	str	r4, [r7, #12]
  402b08:	4640      	mov	r0, r8
  402b0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402b0e:	f000 bedf 	b.w	4038d0 <__malloc_unlock>
  402b12:	4770      	bx	lr
  402b14:	0a5a      	lsrs	r2, r3, #9
  402b16:	2a04      	cmp	r2, #4
  402b18:	d852      	bhi.n	402bc0 <_free_r+0x13c>
  402b1a:	099a      	lsrs	r2, r3, #6
  402b1c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402b20:	00ff      	lsls	r7, r7, #3
  402b22:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402b26:	19c8      	adds	r0, r1, r7
  402b28:	59ca      	ldr	r2, [r1, r7]
  402b2a:	3808      	subs	r0, #8
  402b2c:	4290      	cmp	r0, r2
  402b2e:	d04f      	beq.n	402bd0 <_free_r+0x14c>
  402b30:	6851      	ldr	r1, [r2, #4]
  402b32:	f021 0103 	bic.w	r1, r1, #3
  402b36:	428b      	cmp	r3, r1
  402b38:	d232      	bcs.n	402ba0 <_free_r+0x11c>
  402b3a:	6892      	ldr	r2, [r2, #8]
  402b3c:	4290      	cmp	r0, r2
  402b3e:	d1f7      	bne.n	402b30 <_free_r+0xac>
  402b40:	68c3      	ldr	r3, [r0, #12]
  402b42:	60a0      	str	r0, [r4, #8]
  402b44:	60e3      	str	r3, [r4, #12]
  402b46:	609c      	str	r4, [r3, #8]
  402b48:	60c4      	str	r4, [r0, #12]
  402b4a:	4640      	mov	r0, r8
  402b4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402b50:	f000 bebe 	b.w	4038d0 <__malloc_unlock>
  402b54:	6895      	ldr	r5, [r2, #8]
  402b56:	4f3b      	ldr	r7, [pc, #236]	; (402c44 <_free_r+0x1c0>)
  402b58:	42bd      	cmp	r5, r7
  402b5a:	4403      	add	r3, r0
  402b5c:	d040      	beq.n	402be0 <_free_r+0x15c>
  402b5e:	68d0      	ldr	r0, [r2, #12]
  402b60:	60e8      	str	r0, [r5, #12]
  402b62:	f043 0201 	orr.w	r2, r3, #1
  402b66:	6085      	str	r5, [r0, #8]
  402b68:	6062      	str	r2, [r4, #4]
  402b6a:	50e3      	str	r3, [r4, r3]
  402b6c:	e7b7      	b.n	402ade <_free_r+0x5a>
  402b6e:	07ff      	lsls	r7, r7, #31
  402b70:	4403      	add	r3, r0
  402b72:	d407      	bmi.n	402b84 <_free_r+0x100>
  402b74:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402b78:	1aa4      	subs	r4, r4, r2
  402b7a:	4413      	add	r3, r2
  402b7c:	68a0      	ldr	r0, [r4, #8]
  402b7e:	68e2      	ldr	r2, [r4, #12]
  402b80:	60c2      	str	r2, [r0, #12]
  402b82:	6090      	str	r0, [r2, #8]
  402b84:	4a30      	ldr	r2, [pc, #192]	; (402c48 <_free_r+0x1c4>)
  402b86:	6812      	ldr	r2, [r2, #0]
  402b88:	f043 0001 	orr.w	r0, r3, #1
  402b8c:	4293      	cmp	r3, r2
  402b8e:	6060      	str	r0, [r4, #4]
  402b90:	608c      	str	r4, [r1, #8]
  402b92:	d3b9      	bcc.n	402b08 <_free_r+0x84>
  402b94:	4b2d      	ldr	r3, [pc, #180]	; (402c4c <_free_r+0x1c8>)
  402b96:	4640      	mov	r0, r8
  402b98:	6819      	ldr	r1, [r3, #0]
  402b9a:	f7ff ff23 	bl	4029e4 <_malloc_trim_r>
  402b9e:	e7b3      	b.n	402b08 <_free_r+0x84>
  402ba0:	4610      	mov	r0, r2
  402ba2:	e7cd      	b.n	402b40 <_free_r+0xbc>
  402ba4:	1811      	adds	r1, r2, r0
  402ba6:	6849      	ldr	r1, [r1, #4]
  402ba8:	07c9      	lsls	r1, r1, #31
  402baa:	d444      	bmi.n	402c36 <_free_r+0x1b2>
  402bac:	6891      	ldr	r1, [r2, #8]
  402bae:	68d2      	ldr	r2, [r2, #12]
  402bb0:	60ca      	str	r2, [r1, #12]
  402bb2:	4403      	add	r3, r0
  402bb4:	f043 0001 	orr.w	r0, r3, #1
  402bb8:	6091      	str	r1, [r2, #8]
  402bba:	6060      	str	r0, [r4, #4]
  402bbc:	50e3      	str	r3, [r4, r3]
  402bbe:	e7a3      	b.n	402b08 <_free_r+0x84>
  402bc0:	2a14      	cmp	r2, #20
  402bc2:	d816      	bhi.n	402bf2 <_free_r+0x16e>
  402bc4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402bc8:	00ff      	lsls	r7, r7, #3
  402bca:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402bce:	e7aa      	b.n	402b26 <_free_r+0xa2>
  402bd0:	10aa      	asrs	r2, r5, #2
  402bd2:	2301      	movs	r3, #1
  402bd4:	684d      	ldr	r5, [r1, #4]
  402bd6:	4093      	lsls	r3, r2
  402bd8:	432b      	orrs	r3, r5
  402bda:	604b      	str	r3, [r1, #4]
  402bdc:	4603      	mov	r3, r0
  402bde:	e7b0      	b.n	402b42 <_free_r+0xbe>
  402be0:	f043 0201 	orr.w	r2, r3, #1
  402be4:	614c      	str	r4, [r1, #20]
  402be6:	610c      	str	r4, [r1, #16]
  402be8:	60e5      	str	r5, [r4, #12]
  402bea:	60a5      	str	r5, [r4, #8]
  402bec:	6062      	str	r2, [r4, #4]
  402bee:	50e3      	str	r3, [r4, r3]
  402bf0:	e78a      	b.n	402b08 <_free_r+0x84>
  402bf2:	2a54      	cmp	r2, #84	; 0x54
  402bf4:	d806      	bhi.n	402c04 <_free_r+0x180>
  402bf6:	0b1a      	lsrs	r2, r3, #12
  402bf8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402bfc:	00ff      	lsls	r7, r7, #3
  402bfe:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402c02:	e790      	b.n	402b26 <_free_r+0xa2>
  402c04:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402c08:	d806      	bhi.n	402c18 <_free_r+0x194>
  402c0a:	0bda      	lsrs	r2, r3, #15
  402c0c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402c10:	00ff      	lsls	r7, r7, #3
  402c12:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402c16:	e786      	b.n	402b26 <_free_r+0xa2>
  402c18:	f240 5054 	movw	r0, #1364	; 0x554
  402c1c:	4282      	cmp	r2, r0
  402c1e:	d806      	bhi.n	402c2e <_free_r+0x1aa>
  402c20:	0c9a      	lsrs	r2, r3, #18
  402c22:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402c26:	00ff      	lsls	r7, r7, #3
  402c28:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402c2c:	e77b      	b.n	402b26 <_free_r+0xa2>
  402c2e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402c32:	257e      	movs	r5, #126	; 0x7e
  402c34:	e777      	b.n	402b26 <_free_r+0xa2>
  402c36:	f043 0101 	orr.w	r1, r3, #1
  402c3a:	6061      	str	r1, [r4, #4]
  402c3c:	6013      	str	r3, [r2, #0]
  402c3e:	e763      	b.n	402b08 <_free_r+0x84>
  402c40:	204005a4 	.word	0x204005a4
  402c44:	204005ac 	.word	0x204005ac
  402c48:	204009b0 	.word	0x204009b0
  402c4c:	20400a80 	.word	0x20400a80

00402c50 <__sfvwrite_r>:
  402c50:	6893      	ldr	r3, [r2, #8]
  402c52:	2b00      	cmp	r3, #0
  402c54:	d073      	beq.n	402d3e <__sfvwrite_r+0xee>
  402c56:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c5a:	898b      	ldrh	r3, [r1, #12]
  402c5c:	b083      	sub	sp, #12
  402c5e:	460c      	mov	r4, r1
  402c60:	0719      	lsls	r1, r3, #28
  402c62:	9000      	str	r0, [sp, #0]
  402c64:	4616      	mov	r6, r2
  402c66:	d526      	bpl.n	402cb6 <__sfvwrite_r+0x66>
  402c68:	6922      	ldr	r2, [r4, #16]
  402c6a:	b322      	cbz	r2, 402cb6 <__sfvwrite_r+0x66>
  402c6c:	f013 0002 	ands.w	r0, r3, #2
  402c70:	6835      	ldr	r5, [r6, #0]
  402c72:	d02c      	beq.n	402cce <__sfvwrite_r+0x7e>
  402c74:	f04f 0900 	mov.w	r9, #0
  402c78:	4fb0      	ldr	r7, [pc, #704]	; (402f3c <__sfvwrite_r+0x2ec>)
  402c7a:	46c8      	mov	r8, r9
  402c7c:	46b2      	mov	sl, r6
  402c7e:	45b8      	cmp	r8, r7
  402c80:	4643      	mov	r3, r8
  402c82:	464a      	mov	r2, r9
  402c84:	bf28      	it	cs
  402c86:	463b      	movcs	r3, r7
  402c88:	9800      	ldr	r0, [sp, #0]
  402c8a:	f1b8 0f00 	cmp.w	r8, #0
  402c8e:	d050      	beq.n	402d32 <__sfvwrite_r+0xe2>
  402c90:	69e1      	ldr	r1, [r4, #28]
  402c92:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402c94:	47b0      	blx	r6
  402c96:	2800      	cmp	r0, #0
  402c98:	dd58      	ble.n	402d4c <__sfvwrite_r+0xfc>
  402c9a:	f8da 3008 	ldr.w	r3, [sl, #8]
  402c9e:	1a1b      	subs	r3, r3, r0
  402ca0:	4481      	add	r9, r0
  402ca2:	eba8 0800 	sub.w	r8, r8, r0
  402ca6:	f8ca 3008 	str.w	r3, [sl, #8]
  402caa:	2b00      	cmp	r3, #0
  402cac:	d1e7      	bne.n	402c7e <__sfvwrite_r+0x2e>
  402cae:	2000      	movs	r0, #0
  402cb0:	b003      	add	sp, #12
  402cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402cb6:	4621      	mov	r1, r4
  402cb8:	9800      	ldr	r0, [sp, #0]
  402cba:	f7ff fc65 	bl	402588 <__swsetup_r>
  402cbe:	2800      	cmp	r0, #0
  402cc0:	f040 8133 	bne.w	402f2a <__sfvwrite_r+0x2da>
  402cc4:	89a3      	ldrh	r3, [r4, #12]
  402cc6:	6835      	ldr	r5, [r6, #0]
  402cc8:	f013 0002 	ands.w	r0, r3, #2
  402ccc:	d1d2      	bne.n	402c74 <__sfvwrite_r+0x24>
  402cce:	f013 0901 	ands.w	r9, r3, #1
  402cd2:	d145      	bne.n	402d60 <__sfvwrite_r+0x110>
  402cd4:	464f      	mov	r7, r9
  402cd6:	9601      	str	r6, [sp, #4]
  402cd8:	b337      	cbz	r7, 402d28 <__sfvwrite_r+0xd8>
  402cda:	059a      	lsls	r2, r3, #22
  402cdc:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402ce0:	f140 8083 	bpl.w	402dea <__sfvwrite_r+0x19a>
  402ce4:	4547      	cmp	r7, r8
  402ce6:	46c3      	mov	fp, r8
  402ce8:	f0c0 80ab 	bcc.w	402e42 <__sfvwrite_r+0x1f2>
  402cec:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402cf0:	f040 80ac 	bne.w	402e4c <__sfvwrite_r+0x1fc>
  402cf4:	6820      	ldr	r0, [r4, #0]
  402cf6:	46ba      	mov	sl, r7
  402cf8:	465a      	mov	r2, fp
  402cfa:	4649      	mov	r1, r9
  402cfc:	f000 fd82 	bl	403804 <memmove>
  402d00:	68a2      	ldr	r2, [r4, #8]
  402d02:	6823      	ldr	r3, [r4, #0]
  402d04:	eba2 0208 	sub.w	r2, r2, r8
  402d08:	445b      	add	r3, fp
  402d0a:	60a2      	str	r2, [r4, #8]
  402d0c:	6023      	str	r3, [r4, #0]
  402d0e:	9a01      	ldr	r2, [sp, #4]
  402d10:	6893      	ldr	r3, [r2, #8]
  402d12:	eba3 030a 	sub.w	r3, r3, sl
  402d16:	44d1      	add	r9, sl
  402d18:	eba7 070a 	sub.w	r7, r7, sl
  402d1c:	6093      	str	r3, [r2, #8]
  402d1e:	2b00      	cmp	r3, #0
  402d20:	d0c5      	beq.n	402cae <__sfvwrite_r+0x5e>
  402d22:	89a3      	ldrh	r3, [r4, #12]
  402d24:	2f00      	cmp	r7, #0
  402d26:	d1d8      	bne.n	402cda <__sfvwrite_r+0x8a>
  402d28:	f8d5 9000 	ldr.w	r9, [r5]
  402d2c:	686f      	ldr	r7, [r5, #4]
  402d2e:	3508      	adds	r5, #8
  402d30:	e7d2      	b.n	402cd8 <__sfvwrite_r+0x88>
  402d32:	f8d5 9000 	ldr.w	r9, [r5]
  402d36:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402d3a:	3508      	adds	r5, #8
  402d3c:	e79f      	b.n	402c7e <__sfvwrite_r+0x2e>
  402d3e:	2000      	movs	r0, #0
  402d40:	4770      	bx	lr
  402d42:	4621      	mov	r1, r4
  402d44:	9800      	ldr	r0, [sp, #0]
  402d46:	f7ff fd33 	bl	4027b0 <_fflush_r>
  402d4a:	b370      	cbz	r0, 402daa <__sfvwrite_r+0x15a>
  402d4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402d54:	f04f 30ff 	mov.w	r0, #4294967295
  402d58:	81a3      	strh	r3, [r4, #12]
  402d5a:	b003      	add	sp, #12
  402d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d60:	4681      	mov	r9, r0
  402d62:	4633      	mov	r3, r6
  402d64:	464e      	mov	r6, r9
  402d66:	46a8      	mov	r8, r5
  402d68:	469a      	mov	sl, r3
  402d6a:	464d      	mov	r5, r9
  402d6c:	b34e      	cbz	r6, 402dc2 <__sfvwrite_r+0x172>
  402d6e:	b380      	cbz	r0, 402dd2 <__sfvwrite_r+0x182>
  402d70:	6820      	ldr	r0, [r4, #0]
  402d72:	6923      	ldr	r3, [r4, #16]
  402d74:	6962      	ldr	r2, [r4, #20]
  402d76:	45b1      	cmp	r9, r6
  402d78:	46cb      	mov	fp, r9
  402d7a:	bf28      	it	cs
  402d7c:	46b3      	movcs	fp, r6
  402d7e:	4298      	cmp	r0, r3
  402d80:	465f      	mov	r7, fp
  402d82:	d904      	bls.n	402d8e <__sfvwrite_r+0x13e>
  402d84:	68a3      	ldr	r3, [r4, #8]
  402d86:	4413      	add	r3, r2
  402d88:	459b      	cmp	fp, r3
  402d8a:	f300 80a6 	bgt.w	402eda <__sfvwrite_r+0x28a>
  402d8e:	4593      	cmp	fp, r2
  402d90:	db4b      	blt.n	402e2a <__sfvwrite_r+0x1da>
  402d92:	4613      	mov	r3, r2
  402d94:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402d96:	69e1      	ldr	r1, [r4, #28]
  402d98:	9800      	ldr	r0, [sp, #0]
  402d9a:	462a      	mov	r2, r5
  402d9c:	47b8      	blx	r7
  402d9e:	1e07      	subs	r7, r0, #0
  402da0:	ddd4      	ble.n	402d4c <__sfvwrite_r+0xfc>
  402da2:	ebb9 0907 	subs.w	r9, r9, r7
  402da6:	d0cc      	beq.n	402d42 <__sfvwrite_r+0xf2>
  402da8:	2001      	movs	r0, #1
  402daa:	f8da 3008 	ldr.w	r3, [sl, #8]
  402dae:	1bdb      	subs	r3, r3, r7
  402db0:	443d      	add	r5, r7
  402db2:	1bf6      	subs	r6, r6, r7
  402db4:	f8ca 3008 	str.w	r3, [sl, #8]
  402db8:	2b00      	cmp	r3, #0
  402dba:	f43f af78 	beq.w	402cae <__sfvwrite_r+0x5e>
  402dbe:	2e00      	cmp	r6, #0
  402dc0:	d1d5      	bne.n	402d6e <__sfvwrite_r+0x11e>
  402dc2:	f108 0308 	add.w	r3, r8, #8
  402dc6:	e913 0060 	ldmdb	r3, {r5, r6}
  402dca:	4698      	mov	r8, r3
  402dcc:	3308      	adds	r3, #8
  402dce:	2e00      	cmp	r6, #0
  402dd0:	d0f9      	beq.n	402dc6 <__sfvwrite_r+0x176>
  402dd2:	4632      	mov	r2, r6
  402dd4:	210a      	movs	r1, #10
  402dd6:	4628      	mov	r0, r5
  402dd8:	f000 fc2a 	bl	403630 <memchr>
  402ddc:	2800      	cmp	r0, #0
  402dde:	f000 80a1 	beq.w	402f24 <__sfvwrite_r+0x2d4>
  402de2:	3001      	adds	r0, #1
  402de4:	eba0 0905 	sub.w	r9, r0, r5
  402de8:	e7c2      	b.n	402d70 <__sfvwrite_r+0x120>
  402dea:	6820      	ldr	r0, [r4, #0]
  402dec:	6923      	ldr	r3, [r4, #16]
  402dee:	4298      	cmp	r0, r3
  402df0:	d802      	bhi.n	402df8 <__sfvwrite_r+0x1a8>
  402df2:	6963      	ldr	r3, [r4, #20]
  402df4:	429f      	cmp	r7, r3
  402df6:	d25d      	bcs.n	402eb4 <__sfvwrite_r+0x264>
  402df8:	45b8      	cmp	r8, r7
  402dfa:	bf28      	it	cs
  402dfc:	46b8      	movcs	r8, r7
  402dfe:	4642      	mov	r2, r8
  402e00:	4649      	mov	r1, r9
  402e02:	f000 fcff 	bl	403804 <memmove>
  402e06:	68a3      	ldr	r3, [r4, #8]
  402e08:	6822      	ldr	r2, [r4, #0]
  402e0a:	eba3 0308 	sub.w	r3, r3, r8
  402e0e:	4442      	add	r2, r8
  402e10:	60a3      	str	r3, [r4, #8]
  402e12:	6022      	str	r2, [r4, #0]
  402e14:	b10b      	cbz	r3, 402e1a <__sfvwrite_r+0x1ca>
  402e16:	46c2      	mov	sl, r8
  402e18:	e779      	b.n	402d0e <__sfvwrite_r+0xbe>
  402e1a:	4621      	mov	r1, r4
  402e1c:	9800      	ldr	r0, [sp, #0]
  402e1e:	f7ff fcc7 	bl	4027b0 <_fflush_r>
  402e22:	2800      	cmp	r0, #0
  402e24:	d192      	bne.n	402d4c <__sfvwrite_r+0xfc>
  402e26:	46c2      	mov	sl, r8
  402e28:	e771      	b.n	402d0e <__sfvwrite_r+0xbe>
  402e2a:	465a      	mov	r2, fp
  402e2c:	4629      	mov	r1, r5
  402e2e:	f000 fce9 	bl	403804 <memmove>
  402e32:	68a2      	ldr	r2, [r4, #8]
  402e34:	6823      	ldr	r3, [r4, #0]
  402e36:	eba2 020b 	sub.w	r2, r2, fp
  402e3a:	445b      	add	r3, fp
  402e3c:	60a2      	str	r2, [r4, #8]
  402e3e:	6023      	str	r3, [r4, #0]
  402e40:	e7af      	b.n	402da2 <__sfvwrite_r+0x152>
  402e42:	6820      	ldr	r0, [r4, #0]
  402e44:	46b8      	mov	r8, r7
  402e46:	46ba      	mov	sl, r7
  402e48:	46bb      	mov	fp, r7
  402e4a:	e755      	b.n	402cf8 <__sfvwrite_r+0xa8>
  402e4c:	6962      	ldr	r2, [r4, #20]
  402e4e:	6820      	ldr	r0, [r4, #0]
  402e50:	6921      	ldr	r1, [r4, #16]
  402e52:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402e56:	eba0 0a01 	sub.w	sl, r0, r1
  402e5a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402e5e:	f10a 0001 	add.w	r0, sl, #1
  402e62:	ea4f 0868 	mov.w	r8, r8, asr #1
  402e66:	4438      	add	r0, r7
  402e68:	4540      	cmp	r0, r8
  402e6a:	4642      	mov	r2, r8
  402e6c:	bf84      	itt	hi
  402e6e:	4680      	movhi	r8, r0
  402e70:	4642      	movhi	r2, r8
  402e72:	055b      	lsls	r3, r3, #21
  402e74:	d544      	bpl.n	402f00 <__sfvwrite_r+0x2b0>
  402e76:	4611      	mov	r1, r2
  402e78:	9800      	ldr	r0, [sp, #0]
  402e7a:	f000 f913 	bl	4030a4 <_malloc_r>
  402e7e:	4683      	mov	fp, r0
  402e80:	2800      	cmp	r0, #0
  402e82:	d055      	beq.n	402f30 <__sfvwrite_r+0x2e0>
  402e84:	4652      	mov	r2, sl
  402e86:	6921      	ldr	r1, [r4, #16]
  402e88:	f000 fc22 	bl	4036d0 <memcpy>
  402e8c:	89a3      	ldrh	r3, [r4, #12]
  402e8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402e92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402e96:	81a3      	strh	r3, [r4, #12]
  402e98:	eb0b 000a 	add.w	r0, fp, sl
  402e9c:	eba8 030a 	sub.w	r3, r8, sl
  402ea0:	f8c4 b010 	str.w	fp, [r4, #16]
  402ea4:	f8c4 8014 	str.w	r8, [r4, #20]
  402ea8:	6020      	str	r0, [r4, #0]
  402eaa:	60a3      	str	r3, [r4, #8]
  402eac:	46b8      	mov	r8, r7
  402eae:	46ba      	mov	sl, r7
  402eb0:	46bb      	mov	fp, r7
  402eb2:	e721      	b.n	402cf8 <__sfvwrite_r+0xa8>
  402eb4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402eb8:	42b9      	cmp	r1, r7
  402eba:	bf28      	it	cs
  402ebc:	4639      	movcs	r1, r7
  402ebe:	464a      	mov	r2, r9
  402ec0:	fb91 f1f3 	sdiv	r1, r1, r3
  402ec4:	9800      	ldr	r0, [sp, #0]
  402ec6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402ec8:	fb03 f301 	mul.w	r3, r3, r1
  402ecc:	69e1      	ldr	r1, [r4, #28]
  402ece:	47b0      	blx	r6
  402ed0:	f1b0 0a00 	subs.w	sl, r0, #0
  402ed4:	f73f af1b 	bgt.w	402d0e <__sfvwrite_r+0xbe>
  402ed8:	e738      	b.n	402d4c <__sfvwrite_r+0xfc>
  402eda:	461a      	mov	r2, r3
  402edc:	4629      	mov	r1, r5
  402ede:	9301      	str	r3, [sp, #4]
  402ee0:	f000 fc90 	bl	403804 <memmove>
  402ee4:	6822      	ldr	r2, [r4, #0]
  402ee6:	9b01      	ldr	r3, [sp, #4]
  402ee8:	9800      	ldr	r0, [sp, #0]
  402eea:	441a      	add	r2, r3
  402eec:	6022      	str	r2, [r4, #0]
  402eee:	4621      	mov	r1, r4
  402ef0:	f7ff fc5e 	bl	4027b0 <_fflush_r>
  402ef4:	9b01      	ldr	r3, [sp, #4]
  402ef6:	2800      	cmp	r0, #0
  402ef8:	f47f af28 	bne.w	402d4c <__sfvwrite_r+0xfc>
  402efc:	461f      	mov	r7, r3
  402efe:	e750      	b.n	402da2 <__sfvwrite_r+0x152>
  402f00:	9800      	ldr	r0, [sp, #0]
  402f02:	f000 fce7 	bl	4038d4 <_realloc_r>
  402f06:	4683      	mov	fp, r0
  402f08:	2800      	cmp	r0, #0
  402f0a:	d1c5      	bne.n	402e98 <__sfvwrite_r+0x248>
  402f0c:	9d00      	ldr	r5, [sp, #0]
  402f0e:	6921      	ldr	r1, [r4, #16]
  402f10:	4628      	mov	r0, r5
  402f12:	f7ff fdb7 	bl	402a84 <_free_r>
  402f16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f1a:	220c      	movs	r2, #12
  402f1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402f20:	602a      	str	r2, [r5, #0]
  402f22:	e715      	b.n	402d50 <__sfvwrite_r+0x100>
  402f24:	f106 0901 	add.w	r9, r6, #1
  402f28:	e722      	b.n	402d70 <__sfvwrite_r+0x120>
  402f2a:	f04f 30ff 	mov.w	r0, #4294967295
  402f2e:	e6bf      	b.n	402cb0 <__sfvwrite_r+0x60>
  402f30:	9a00      	ldr	r2, [sp, #0]
  402f32:	230c      	movs	r3, #12
  402f34:	6013      	str	r3, [r2, #0]
  402f36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f3a:	e709      	b.n	402d50 <__sfvwrite_r+0x100>
  402f3c:	7ffffc00 	.word	0x7ffffc00

00402f40 <_fwalk_reent>:
  402f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402f44:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402f48:	d01f      	beq.n	402f8a <_fwalk_reent+0x4a>
  402f4a:	4688      	mov	r8, r1
  402f4c:	4606      	mov	r6, r0
  402f4e:	f04f 0900 	mov.w	r9, #0
  402f52:	687d      	ldr	r5, [r7, #4]
  402f54:	68bc      	ldr	r4, [r7, #8]
  402f56:	3d01      	subs	r5, #1
  402f58:	d411      	bmi.n	402f7e <_fwalk_reent+0x3e>
  402f5a:	89a3      	ldrh	r3, [r4, #12]
  402f5c:	2b01      	cmp	r3, #1
  402f5e:	f105 35ff 	add.w	r5, r5, #4294967295
  402f62:	d908      	bls.n	402f76 <_fwalk_reent+0x36>
  402f64:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402f68:	3301      	adds	r3, #1
  402f6a:	4621      	mov	r1, r4
  402f6c:	4630      	mov	r0, r6
  402f6e:	d002      	beq.n	402f76 <_fwalk_reent+0x36>
  402f70:	47c0      	blx	r8
  402f72:	ea49 0900 	orr.w	r9, r9, r0
  402f76:	1c6b      	adds	r3, r5, #1
  402f78:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402f7c:	d1ed      	bne.n	402f5a <_fwalk_reent+0x1a>
  402f7e:	683f      	ldr	r7, [r7, #0]
  402f80:	2f00      	cmp	r7, #0
  402f82:	d1e6      	bne.n	402f52 <_fwalk_reent+0x12>
  402f84:	4648      	mov	r0, r9
  402f86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402f8a:	46b9      	mov	r9, r7
  402f8c:	4648      	mov	r0, r9
  402f8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402f92:	bf00      	nop

00402f94 <__locale_mb_cur_max>:
  402f94:	4b04      	ldr	r3, [pc, #16]	; (402fa8 <__locale_mb_cur_max+0x14>)
  402f96:	4a05      	ldr	r2, [pc, #20]	; (402fac <__locale_mb_cur_max+0x18>)
  402f98:	681b      	ldr	r3, [r3, #0]
  402f9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  402f9c:	2b00      	cmp	r3, #0
  402f9e:	bf08      	it	eq
  402fa0:	4613      	moveq	r3, r2
  402fa2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  402fa6:	4770      	bx	lr
  402fa8:	20400008 	.word	0x20400008
  402fac:	20400438 	.word	0x20400438

00402fb0 <__swhatbuf_r>:
  402fb0:	b570      	push	{r4, r5, r6, lr}
  402fb2:	460c      	mov	r4, r1
  402fb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402fb8:	2900      	cmp	r1, #0
  402fba:	b090      	sub	sp, #64	; 0x40
  402fbc:	4615      	mov	r5, r2
  402fbe:	461e      	mov	r6, r3
  402fc0:	db14      	blt.n	402fec <__swhatbuf_r+0x3c>
  402fc2:	aa01      	add	r2, sp, #4
  402fc4:	f000 ffcc 	bl	403f60 <_fstat_r>
  402fc8:	2800      	cmp	r0, #0
  402fca:	db0f      	blt.n	402fec <__swhatbuf_r+0x3c>
  402fcc:	9a02      	ldr	r2, [sp, #8]
  402fce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402fd2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402fd6:	fab2 f282 	clz	r2, r2
  402fda:	0952      	lsrs	r2, r2, #5
  402fdc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402fe0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402fe4:	6032      	str	r2, [r6, #0]
  402fe6:	602b      	str	r3, [r5, #0]
  402fe8:	b010      	add	sp, #64	; 0x40
  402fea:	bd70      	pop	{r4, r5, r6, pc}
  402fec:	89a2      	ldrh	r2, [r4, #12]
  402fee:	2300      	movs	r3, #0
  402ff0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  402ff4:	6033      	str	r3, [r6, #0]
  402ff6:	d004      	beq.n	403002 <__swhatbuf_r+0x52>
  402ff8:	2240      	movs	r2, #64	; 0x40
  402ffa:	4618      	mov	r0, r3
  402ffc:	602a      	str	r2, [r5, #0]
  402ffe:	b010      	add	sp, #64	; 0x40
  403000:	bd70      	pop	{r4, r5, r6, pc}
  403002:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403006:	602b      	str	r3, [r5, #0]
  403008:	b010      	add	sp, #64	; 0x40
  40300a:	bd70      	pop	{r4, r5, r6, pc}

0040300c <__smakebuf_r>:
  40300c:	898a      	ldrh	r2, [r1, #12]
  40300e:	0792      	lsls	r2, r2, #30
  403010:	460b      	mov	r3, r1
  403012:	d506      	bpl.n	403022 <__smakebuf_r+0x16>
  403014:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403018:	2101      	movs	r1, #1
  40301a:	601a      	str	r2, [r3, #0]
  40301c:	611a      	str	r2, [r3, #16]
  40301e:	6159      	str	r1, [r3, #20]
  403020:	4770      	bx	lr
  403022:	b5f0      	push	{r4, r5, r6, r7, lr}
  403024:	b083      	sub	sp, #12
  403026:	ab01      	add	r3, sp, #4
  403028:	466a      	mov	r2, sp
  40302a:	460c      	mov	r4, r1
  40302c:	4605      	mov	r5, r0
  40302e:	f7ff ffbf 	bl	402fb0 <__swhatbuf_r>
  403032:	9900      	ldr	r1, [sp, #0]
  403034:	4606      	mov	r6, r0
  403036:	4628      	mov	r0, r5
  403038:	f000 f834 	bl	4030a4 <_malloc_r>
  40303c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403040:	b1d0      	cbz	r0, 403078 <__smakebuf_r+0x6c>
  403042:	9a01      	ldr	r2, [sp, #4]
  403044:	4f12      	ldr	r7, [pc, #72]	; (403090 <__smakebuf_r+0x84>)
  403046:	9900      	ldr	r1, [sp, #0]
  403048:	63ef      	str	r7, [r5, #60]	; 0x3c
  40304a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40304e:	81a3      	strh	r3, [r4, #12]
  403050:	6020      	str	r0, [r4, #0]
  403052:	6120      	str	r0, [r4, #16]
  403054:	6161      	str	r1, [r4, #20]
  403056:	b91a      	cbnz	r2, 403060 <__smakebuf_r+0x54>
  403058:	4333      	orrs	r3, r6
  40305a:	81a3      	strh	r3, [r4, #12]
  40305c:	b003      	add	sp, #12
  40305e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403060:	4628      	mov	r0, r5
  403062:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403066:	f000 ff8f 	bl	403f88 <_isatty_r>
  40306a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40306e:	2800      	cmp	r0, #0
  403070:	d0f2      	beq.n	403058 <__smakebuf_r+0x4c>
  403072:	f043 0301 	orr.w	r3, r3, #1
  403076:	e7ef      	b.n	403058 <__smakebuf_r+0x4c>
  403078:	059a      	lsls	r2, r3, #22
  40307a:	d4ef      	bmi.n	40305c <__smakebuf_r+0x50>
  40307c:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403080:	f043 0302 	orr.w	r3, r3, #2
  403084:	2101      	movs	r1, #1
  403086:	81a3      	strh	r3, [r4, #12]
  403088:	6022      	str	r2, [r4, #0]
  40308a:	6122      	str	r2, [r4, #16]
  40308c:	6161      	str	r1, [r4, #20]
  40308e:	e7e5      	b.n	40305c <__smakebuf_r+0x50>
  403090:	004027dd 	.word	0x004027dd

00403094 <malloc>:
  403094:	4b02      	ldr	r3, [pc, #8]	; (4030a0 <malloc+0xc>)
  403096:	4601      	mov	r1, r0
  403098:	6818      	ldr	r0, [r3, #0]
  40309a:	f000 b803 	b.w	4030a4 <_malloc_r>
  40309e:	bf00      	nop
  4030a0:	20400008 	.word	0x20400008

004030a4 <_malloc_r>:
  4030a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4030a8:	f101 060b 	add.w	r6, r1, #11
  4030ac:	2e16      	cmp	r6, #22
  4030ae:	b083      	sub	sp, #12
  4030b0:	4605      	mov	r5, r0
  4030b2:	f240 809e 	bls.w	4031f2 <_malloc_r+0x14e>
  4030b6:	f036 0607 	bics.w	r6, r6, #7
  4030ba:	f100 80bd 	bmi.w	403238 <_malloc_r+0x194>
  4030be:	42b1      	cmp	r1, r6
  4030c0:	f200 80ba 	bhi.w	403238 <_malloc_r+0x194>
  4030c4:	f000 fc02 	bl	4038cc <__malloc_lock>
  4030c8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4030cc:	f0c0 8293 	bcc.w	4035f6 <_malloc_r+0x552>
  4030d0:	0a73      	lsrs	r3, r6, #9
  4030d2:	f000 80b8 	beq.w	403246 <_malloc_r+0x1a2>
  4030d6:	2b04      	cmp	r3, #4
  4030d8:	f200 8179 	bhi.w	4033ce <_malloc_r+0x32a>
  4030dc:	09b3      	lsrs	r3, r6, #6
  4030de:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4030e2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4030e6:	00c3      	lsls	r3, r0, #3
  4030e8:	4fbf      	ldr	r7, [pc, #764]	; (4033e8 <_malloc_r+0x344>)
  4030ea:	443b      	add	r3, r7
  4030ec:	f1a3 0108 	sub.w	r1, r3, #8
  4030f0:	685c      	ldr	r4, [r3, #4]
  4030f2:	42a1      	cmp	r1, r4
  4030f4:	d106      	bne.n	403104 <_malloc_r+0x60>
  4030f6:	e00c      	b.n	403112 <_malloc_r+0x6e>
  4030f8:	2a00      	cmp	r2, #0
  4030fa:	f280 80aa 	bge.w	403252 <_malloc_r+0x1ae>
  4030fe:	68e4      	ldr	r4, [r4, #12]
  403100:	42a1      	cmp	r1, r4
  403102:	d006      	beq.n	403112 <_malloc_r+0x6e>
  403104:	6863      	ldr	r3, [r4, #4]
  403106:	f023 0303 	bic.w	r3, r3, #3
  40310a:	1b9a      	subs	r2, r3, r6
  40310c:	2a0f      	cmp	r2, #15
  40310e:	ddf3      	ble.n	4030f8 <_malloc_r+0x54>
  403110:	4670      	mov	r0, lr
  403112:	693c      	ldr	r4, [r7, #16]
  403114:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4033fc <_malloc_r+0x358>
  403118:	4574      	cmp	r4, lr
  40311a:	f000 81ab 	beq.w	403474 <_malloc_r+0x3d0>
  40311e:	6863      	ldr	r3, [r4, #4]
  403120:	f023 0303 	bic.w	r3, r3, #3
  403124:	1b9a      	subs	r2, r3, r6
  403126:	2a0f      	cmp	r2, #15
  403128:	f300 8190 	bgt.w	40344c <_malloc_r+0x3a8>
  40312c:	2a00      	cmp	r2, #0
  40312e:	f8c7 e014 	str.w	lr, [r7, #20]
  403132:	f8c7 e010 	str.w	lr, [r7, #16]
  403136:	f280 809d 	bge.w	403274 <_malloc_r+0x1d0>
  40313a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40313e:	f080 8161 	bcs.w	403404 <_malloc_r+0x360>
  403142:	08db      	lsrs	r3, r3, #3
  403144:	f103 0c01 	add.w	ip, r3, #1
  403148:	1099      	asrs	r1, r3, #2
  40314a:	687a      	ldr	r2, [r7, #4]
  40314c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403150:	f8c4 8008 	str.w	r8, [r4, #8]
  403154:	2301      	movs	r3, #1
  403156:	408b      	lsls	r3, r1
  403158:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40315c:	4313      	orrs	r3, r2
  40315e:	3908      	subs	r1, #8
  403160:	60e1      	str	r1, [r4, #12]
  403162:	607b      	str	r3, [r7, #4]
  403164:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403168:	f8c8 400c 	str.w	r4, [r8, #12]
  40316c:	1082      	asrs	r2, r0, #2
  40316e:	2401      	movs	r4, #1
  403170:	4094      	lsls	r4, r2
  403172:	429c      	cmp	r4, r3
  403174:	f200 808b 	bhi.w	40328e <_malloc_r+0x1ea>
  403178:	421c      	tst	r4, r3
  40317a:	d106      	bne.n	40318a <_malloc_r+0xe6>
  40317c:	f020 0003 	bic.w	r0, r0, #3
  403180:	0064      	lsls	r4, r4, #1
  403182:	421c      	tst	r4, r3
  403184:	f100 0004 	add.w	r0, r0, #4
  403188:	d0fa      	beq.n	403180 <_malloc_r+0xdc>
  40318a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40318e:	46cc      	mov	ip, r9
  403190:	4680      	mov	r8, r0
  403192:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403196:	459c      	cmp	ip, r3
  403198:	d107      	bne.n	4031aa <_malloc_r+0x106>
  40319a:	e16d      	b.n	403478 <_malloc_r+0x3d4>
  40319c:	2a00      	cmp	r2, #0
  40319e:	f280 817b 	bge.w	403498 <_malloc_r+0x3f4>
  4031a2:	68db      	ldr	r3, [r3, #12]
  4031a4:	459c      	cmp	ip, r3
  4031a6:	f000 8167 	beq.w	403478 <_malloc_r+0x3d4>
  4031aa:	6859      	ldr	r1, [r3, #4]
  4031ac:	f021 0103 	bic.w	r1, r1, #3
  4031b0:	1b8a      	subs	r2, r1, r6
  4031b2:	2a0f      	cmp	r2, #15
  4031b4:	ddf2      	ble.n	40319c <_malloc_r+0xf8>
  4031b6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4031ba:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4031be:	9300      	str	r3, [sp, #0]
  4031c0:	199c      	adds	r4, r3, r6
  4031c2:	4628      	mov	r0, r5
  4031c4:	f046 0601 	orr.w	r6, r6, #1
  4031c8:	f042 0501 	orr.w	r5, r2, #1
  4031cc:	605e      	str	r6, [r3, #4]
  4031ce:	f8c8 c00c 	str.w	ip, [r8, #12]
  4031d2:	f8cc 8008 	str.w	r8, [ip, #8]
  4031d6:	617c      	str	r4, [r7, #20]
  4031d8:	613c      	str	r4, [r7, #16]
  4031da:	f8c4 e00c 	str.w	lr, [r4, #12]
  4031de:	f8c4 e008 	str.w	lr, [r4, #8]
  4031e2:	6065      	str	r5, [r4, #4]
  4031e4:	505a      	str	r2, [r3, r1]
  4031e6:	f000 fb73 	bl	4038d0 <__malloc_unlock>
  4031ea:	9b00      	ldr	r3, [sp, #0]
  4031ec:	f103 0408 	add.w	r4, r3, #8
  4031f0:	e01e      	b.n	403230 <_malloc_r+0x18c>
  4031f2:	2910      	cmp	r1, #16
  4031f4:	d820      	bhi.n	403238 <_malloc_r+0x194>
  4031f6:	f000 fb69 	bl	4038cc <__malloc_lock>
  4031fa:	2610      	movs	r6, #16
  4031fc:	2318      	movs	r3, #24
  4031fe:	2002      	movs	r0, #2
  403200:	4f79      	ldr	r7, [pc, #484]	; (4033e8 <_malloc_r+0x344>)
  403202:	443b      	add	r3, r7
  403204:	f1a3 0208 	sub.w	r2, r3, #8
  403208:	685c      	ldr	r4, [r3, #4]
  40320a:	4294      	cmp	r4, r2
  40320c:	f000 813d 	beq.w	40348a <_malloc_r+0x3e6>
  403210:	6863      	ldr	r3, [r4, #4]
  403212:	68e1      	ldr	r1, [r4, #12]
  403214:	68a6      	ldr	r6, [r4, #8]
  403216:	f023 0303 	bic.w	r3, r3, #3
  40321a:	4423      	add	r3, r4
  40321c:	4628      	mov	r0, r5
  40321e:	685a      	ldr	r2, [r3, #4]
  403220:	60f1      	str	r1, [r6, #12]
  403222:	f042 0201 	orr.w	r2, r2, #1
  403226:	608e      	str	r6, [r1, #8]
  403228:	605a      	str	r2, [r3, #4]
  40322a:	f000 fb51 	bl	4038d0 <__malloc_unlock>
  40322e:	3408      	adds	r4, #8
  403230:	4620      	mov	r0, r4
  403232:	b003      	add	sp, #12
  403234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403238:	2400      	movs	r4, #0
  40323a:	230c      	movs	r3, #12
  40323c:	4620      	mov	r0, r4
  40323e:	602b      	str	r3, [r5, #0]
  403240:	b003      	add	sp, #12
  403242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403246:	2040      	movs	r0, #64	; 0x40
  403248:	f44f 7300 	mov.w	r3, #512	; 0x200
  40324c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403250:	e74a      	b.n	4030e8 <_malloc_r+0x44>
  403252:	4423      	add	r3, r4
  403254:	68e1      	ldr	r1, [r4, #12]
  403256:	685a      	ldr	r2, [r3, #4]
  403258:	68a6      	ldr	r6, [r4, #8]
  40325a:	f042 0201 	orr.w	r2, r2, #1
  40325e:	60f1      	str	r1, [r6, #12]
  403260:	4628      	mov	r0, r5
  403262:	608e      	str	r6, [r1, #8]
  403264:	605a      	str	r2, [r3, #4]
  403266:	f000 fb33 	bl	4038d0 <__malloc_unlock>
  40326a:	3408      	adds	r4, #8
  40326c:	4620      	mov	r0, r4
  40326e:	b003      	add	sp, #12
  403270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403274:	4423      	add	r3, r4
  403276:	4628      	mov	r0, r5
  403278:	685a      	ldr	r2, [r3, #4]
  40327a:	f042 0201 	orr.w	r2, r2, #1
  40327e:	605a      	str	r2, [r3, #4]
  403280:	f000 fb26 	bl	4038d0 <__malloc_unlock>
  403284:	3408      	adds	r4, #8
  403286:	4620      	mov	r0, r4
  403288:	b003      	add	sp, #12
  40328a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40328e:	68bc      	ldr	r4, [r7, #8]
  403290:	6863      	ldr	r3, [r4, #4]
  403292:	f023 0803 	bic.w	r8, r3, #3
  403296:	45b0      	cmp	r8, r6
  403298:	d304      	bcc.n	4032a4 <_malloc_r+0x200>
  40329a:	eba8 0306 	sub.w	r3, r8, r6
  40329e:	2b0f      	cmp	r3, #15
  4032a0:	f300 8085 	bgt.w	4033ae <_malloc_r+0x30a>
  4032a4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403400 <_malloc_r+0x35c>
  4032a8:	4b50      	ldr	r3, [pc, #320]	; (4033ec <_malloc_r+0x348>)
  4032aa:	f8d9 2000 	ldr.w	r2, [r9]
  4032ae:	681b      	ldr	r3, [r3, #0]
  4032b0:	3201      	adds	r2, #1
  4032b2:	4433      	add	r3, r6
  4032b4:	eb04 0a08 	add.w	sl, r4, r8
  4032b8:	f000 8155 	beq.w	403566 <_malloc_r+0x4c2>
  4032bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4032c0:	330f      	adds	r3, #15
  4032c2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4032c6:	f02b 0b0f 	bic.w	fp, fp, #15
  4032ca:	4659      	mov	r1, fp
  4032cc:	4628      	mov	r0, r5
  4032ce:	f000 fca7 	bl	403c20 <_sbrk_r>
  4032d2:	1c41      	adds	r1, r0, #1
  4032d4:	4602      	mov	r2, r0
  4032d6:	f000 80fc 	beq.w	4034d2 <_malloc_r+0x42e>
  4032da:	4582      	cmp	sl, r0
  4032dc:	f200 80f7 	bhi.w	4034ce <_malloc_r+0x42a>
  4032e0:	4b43      	ldr	r3, [pc, #268]	; (4033f0 <_malloc_r+0x34c>)
  4032e2:	6819      	ldr	r1, [r3, #0]
  4032e4:	4459      	add	r1, fp
  4032e6:	6019      	str	r1, [r3, #0]
  4032e8:	f000 814d 	beq.w	403586 <_malloc_r+0x4e2>
  4032ec:	f8d9 0000 	ldr.w	r0, [r9]
  4032f0:	3001      	adds	r0, #1
  4032f2:	bf1b      	ittet	ne
  4032f4:	eba2 0a0a 	subne.w	sl, r2, sl
  4032f8:	4451      	addne	r1, sl
  4032fa:	f8c9 2000 	streq.w	r2, [r9]
  4032fe:	6019      	strne	r1, [r3, #0]
  403300:	f012 0107 	ands.w	r1, r2, #7
  403304:	f000 8115 	beq.w	403532 <_malloc_r+0x48e>
  403308:	f1c1 0008 	rsb	r0, r1, #8
  40330c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403310:	4402      	add	r2, r0
  403312:	3108      	adds	r1, #8
  403314:	eb02 090b 	add.w	r9, r2, fp
  403318:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40331c:	eba1 0909 	sub.w	r9, r1, r9
  403320:	4649      	mov	r1, r9
  403322:	4628      	mov	r0, r5
  403324:	9301      	str	r3, [sp, #4]
  403326:	9200      	str	r2, [sp, #0]
  403328:	f000 fc7a 	bl	403c20 <_sbrk_r>
  40332c:	1c43      	adds	r3, r0, #1
  40332e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403332:	f000 8143 	beq.w	4035bc <_malloc_r+0x518>
  403336:	1a80      	subs	r0, r0, r2
  403338:	4448      	add	r0, r9
  40333a:	f040 0001 	orr.w	r0, r0, #1
  40333e:	6819      	ldr	r1, [r3, #0]
  403340:	60ba      	str	r2, [r7, #8]
  403342:	4449      	add	r1, r9
  403344:	42bc      	cmp	r4, r7
  403346:	6050      	str	r0, [r2, #4]
  403348:	6019      	str	r1, [r3, #0]
  40334a:	d017      	beq.n	40337c <_malloc_r+0x2d8>
  40334c:	f1b8 0f0f 	cmp.w	r8, #15
  403350:	f240 80fb 	bls.w	40354a <_malloc_r+0x4a6>
  403354:	6860      	ldr	r0, [r4, #4]
  403356:	f1a8 020c 	sub.w	r2, r8, #12
  40335a:	f022 0207 	bic.w	r2, r2, #7
  40335e:	eb04 0e02 	add.w	lr, r4, r2
  403362:	f000 0001 	and.w	r0, r0, #1
  403366:	f04f 0c05 	mov.w	ip, #5
  40336a:	4310      	orrs	r0, r2
  40336c:	2a0f      	cmp	r2, #15
  40336e:	6060      	str	r0, [r4, #4]
  403370:	f8ce c004 	str.w	ip, [lr, #4]
  403374:	f8ce c008 	str.w	ip, [lr, #8]
  403378:	f200 8117 	bhi.w	4035aa <_malloc_r+0x506>
  40337c:	4b1d      	ldr	r3, [pc, #116]	; (4033f4 <_malloc_r+0x350>)
  40337e:	68bc      	ldr	r4, [r7, #8]
  403380:	681a      	ldr	r2, [r3, #0]
  403382:	4291      	cmp	r1, r2
  403384:	bf88      	it	hi
  403386:	6019      	strhi	r1, [r3, #0]
  403388:	4b1b      	ldr	r3, [pc, #108]	; (4033f8 <_malloc_r+0x354>)
  40338a:	681a      	ldr	r2, [r3, #0]
  40338c:	4291      	cmp	r1, r2
  40338e:	6862      	ldr	r2, [r4, #4]
  403390:	bf88      	it	hi
  403392:	6019      	strhi	r1, [r3, #0]
  403394:	f022 0203 	bic.w	r2, r2, #3
  403398:	4296      	cmp	r6, r2
  40339a:	eba2 0306 	sub.w	r3, r2, r6
  40339e:	d801      	bhi.n	4033a4 <_malloc_r+0x300>
  4033a0:	2b0f      	cmp	r3, #15
  4033a2:	dc04      	bgt.n	4033ae <_malloc_r+0x30a>
  4033a4:	4628      	mov	r0, r5
  4033a6:	f000 fa93 	bl	4038d0 <__malloc_unlock>
  4033aa:	2400      	movs	r4, #0
  4033ac:	e740      	b.n	403230 <_malloc_r+0x18c>
  4033ae:	19a2      	adds	r2, r4, r6
  4033b0:	f043 0301 	orr.w	r3, r3, #1
  4033b4:	f046 0601 	orr.w	r6, r6, #1
  4033b8:	6066      	str	r6, [r4, #4]
  4033ba:	4628      	mov	r0, r5
  4033bc:	60ba      	str	r2, [r7, #8]
  4033be:	6053      	str	r3, [r2, #4]
  4033c0:	f000 fa86 	bl	4038d0 <__malloc_unlock>
  4033c4:	3408      	adds	r4, #8
  4033c6:	4620      	mov	r0, r4
  4033c8:	b003      	add	sp, #12
  4033ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033ce:	2b14      	cmp	r3, #20
  4033d0:	d971      	bls.n	4034b6 <_malloc_r+0x412>
  4033d2:	2b54      	cmp	r3, #84	; 0x54
  4033d4:	f200 80a3 	bhi.w	40351e <_malloc_r+0x47a>
  4033d8:	0b33      	lsrs	r3, r6, #12
  4033da:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4033de:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4033e2:	00c3      	lsls	r3, r0, #3
  4033e4:	e680      	b.n	4030e8 <_malloc_r+0x44>
  4033e6:	bf00      	nop
  4033e8:	204005a4 	.word	0x204005a4
  4033ec:	20400a80 	.word	0x20400a80
  4033f0:	20400a50 	.word	0x20400a50
  4033f4:	20400a78 	.word	0x20400a78
  4033f8:	20400a7c 	.word	0x20400a7c
  4033fc:	204005ac 	.word	0x204005ac
  403400:	204009ac 	.word	0x204009ac
  403404:	0a5a      	lsrs	r2, r3, #9
  403406:	2a04      	cmp	r2, #4
  403408:	d95b      	bls.n	4034c2 <_malloc_r+0x41e>
  40340a:	2a14      	cmp	r2, #20
  40340c:	f200 80ae 	bhi.w	40356c <_malloc_r+0x4c8>
  403410:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403414:	00c9      	lsls	r1, r1, #3
  403416:	325b      	adds	r2, #91	; 0x5b
  403418:	eb07 0c01 	add.w	ip, r7, r1
  40341c:	5879      	ldr	r1, [r7, r1]
  40341e:	f1ac 0c08 	sub.w	ip, ip, #8
  403422:	458c      	cmp	ip, r1
  403424:	f000 8088 	beq.w	403538 <_malloc_r+0x494>
  403428:	684a      	ldr	r2, [r1, #4]
  40342a:	f022 0203 	bic.w	r2, r2, #3
  40342e:	4293      	cmp	r3, r2
  403430:	d273      	bcs.n	40351a <_malloc_r+0x476>
  403432:	6889      	ldr	r1, [r1, #8]
  403434:	458c      	cmp	ip, r1
  403436:	d1f7      	bne.n	403428 <_malloc_r+0x384>
  403438:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40343c:	687b      	ldr	r3, [r7, #4]
  40343e:	60e2      	str	r2, [r4, #12]
  403440:	f8c4 c008 	str.w	ip, [r4, #8]
  403444:	6094      	str	r4, [r2, #8]
  403446:	f8cc 400c 	str.w	r4, [ip, #12]
  40344a:	e68f      	b.n	40316c <_malloc_r+0xc8>
  40344c:	19a1      	adds	r1, r4, r6
  40344e:	f046 0c01 	orr.w	ip, r6, #1
  403452:	f042 0601 	orr.w	r6, r2, #1
  403456:	f8c4 c004 	str.w	ip, [r4, #4]
  40345a:	4628      	mov	r0, r5
  40345c:	6179      	str	r1, [r7, #20]
  40345e:	6139      	str	r1, [r7, #16]
  403460:	f8c1 e00c 	str.w	lr, [r1, #12]
  403464:	f8c1 e008 	str.w	lr, [r1, #8]
  403468:	604e      	str	r6, [r1, #4]
  40346a:	50e2      	str	r2, [r4, r3]
  40346c:	f000 fa30 	bl	4038d0 <__malloc_unlock>
  403470:	3408      	adds	r4, #8
  403472:	e6dd      	b.n	403230 <_malloc_r+0x18c>
  403474:	687b      	ldr	r3, [r7, #4]
  403476:	e679      	b.n	40316c <_malloc_r+0xc8>
  403478:	f108 0801 	add.w	r8, r8, #1
  40347c:	f018 0f03 	tst.w	r8, #3
  403480:	f10c 0c08 	add.w	ip, ip, #8
  403484:	f47f ae85 	bne.w	403192 <_malloc_r+0xee>
  403488:	e02d      	b.n	4034e6 <_malloc_r+0x442>
  40348a:	68dc      	ldr	r4, [r3, #12]
  40348c:	42a3      	cmp	r3, r4
  40348e:	bf08      	it	eq
  403490:	3002      	addeq	r0, #2
  403492:	f43f ae3e 	beq.w	403112 <_malloc_r+0x6e>
  403496:	e6bb      	b.n	403210 <_malloc_r+0x16c>
  403498:	4419      	add	r1, r3
  40349a:	461c      	mov	r4, r3
  40349c:	684a      	ldr	r2, [r1, #4]
  40349e:	68db      	ldr	r3, [r3, #12]
  4034a0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4034a4:	f042 0201 	orr.w	r2, r2, #1
  4034a8:	604a      	str	r2, [r1, #4]
  4034aa:	4628      	mov	r0, r5
  4034ac:	60f3      	str	r3, [r6, #12]
  4034ae:	609e      	str	r6, [r3, #8]
  4034b0:	f000 fa0e 	bl	4038d0 <__malloc_unlock>
  4034b4:	e6bc      	b.n	403230 <_malloc_r+0x18c>
  4034b6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4034ba:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4034be:	00c3      	lsls	r3, r0, #3
  4034c0:	e612      	b.n	4030e8 <_malloc_r+0x44>
  4034c2:	099a      	lsrs	r2, r3, #6
  4034c4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4034c8:	00c9      	lsls	r1, r1, #3
  4034ca:	3238      	adds	r2, #56	; 0x38
  4034cc:	e7a4      	b.n	403418 <_malloc_r+0x374>
  4034ce:	42bc      	cmp	r4, r7
  4034d0:	d054      	beq.n	40357c <_malloc_r+0x4d8>
  4034d2:	68bc      	ldr	r4, [r7, #8]
  4034d4:	6862      	ldr	r2, [r4, #4]
  4034d6:	f022 0203 	bic.w	r2, r2, #3
  4034da:	e75d      	b.n	403398 <_malloc_r+0x2f4>
  4034dc:	f859 3908 	ldr.w	r3, [r9], #-8
  4034e0:	4599      	cmp	r9, r3
  4034e2:	f040 8086 	bne.w	4035f2 <_malloc_r+0x54e>
  4034e6:	f010 0f03 	tst.w	r0, #3
  4034ea:	f100 30ff 	add.w	r0, r0, #4294967295
  4034ee:	d1f5      	bne.n	4034dc <_malloc_r+0x438>
  4034f0:	687b      	ldr	r3, [r7, #4]
  4034f2:	ea23 0304 	bic.w	r3, r3, r4
  4034f6:	607b      	str	r3, [r7, #4]
  4034f8:	0064      	lsls	r4, r4, #1
  4034fa:	429c      	cmp	r4, r3
  4034fc:	f63f aec7 	bhi.w	40328e <_malloc_r+0x1ea>
  403500:	2c00      	cmp	r4, #0
  403502:	f43f aec4 	beq.w	40328e <_malloc_r+0x1ea>
  403506:	421c      	tst	r4, r3
  403508:	4640      	mov	r0, r8
  40350a:	f47f ae3e 	bne.w	40318a <_malloc_r+0xe6>
  40350e:	0064      	lsls	r4, r4, #1
  403510:	421c      	tst	r4, r3
  403512:	f100 0004 	add.w	r0, r0, #4
  403516:	d0fa      	beq.n	40350e <_malloc_r+0x46a>
  403518:	e637      	b.n	40318a <_malloc_r+0xe6>
  40351a:	468c      	mov	ip, r1
  40351c:	e78c      	b.n	403438 <_malloc_r+0x394>
  40351e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403522:	d815      	bhi.n	403550 <_malloc_r+0x4ac>
  403524:	0bf3      	lsrs	r3, r6, #15
  403526:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40352a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40352e:	00c3      	lsls	r3, r0, #3
  403530:	e5da      	b.n	4030e8 <_malloc_r+0x44>
  403532:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403536:	e6ed      	b.n	403314 <_malloc_r+0x270>
  403538:	687b      	ldr	r3, [r7, #4]
  40353a:	1092      	asrs	r2, r2, #2
  40353c:	2101      	movs	r1, #1
  40353e:	fa01 f202 	lsl.w	r2, r1, r2
  403542:	4313      	orrs	r3, r2
  403544:	607b      	str	r3, [r7, #4]
  403546:	4662      	mov	r2, ip
  403548:	e779      	b.n	40343e <_malloc_r+0x39a>
  40354a:	2301      	movs	r3, #1
  40354c:	6053      	str	r3, [r2, #4]
  40354e:	e729      	b.n	4033a4 <_malloc_r+0x300>
  403550:	f240 5254 	movw	r2, #1364	; 0x554
  403554:	4293      	cmp	r3, r2
  403556:	d822      	bhi.n	40359e <_malloc_r+0x4fa>
  403558:	0cb3      	lsrs	r3, r6, #18
  40355a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40355e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  403562:	00c3      	lsls	r3, r0, #3
  403564:	e5c0      	b.n	4030e8 <_malloc_r+0x44>
  403566:	f103 0b10 	add.w	fp, r3, #16
  40356a:	e6ae      	b.n	4032ca <_malloc_r+0x226>
  40356c:	2a54      	cmp	r2, #84	; 0x54
  40356e:	d829      	bhi.n	4035c4 <_malloc_r+0x520>
  403570:	0b1a      	lsrs	r2, r3, #12
  403572:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403576:	00c9      	lsls	r1, r1, #3
  403578:	326e      	adds	r2, #110	; 0x6e
  40357a:	e74d      	b.n	403418 <_malloc_r+0x374>
  40357c:	4b20      	ldr	r3, [pc, #128]	; (403600 <_malloc_r+0x55c>)
  40357e:	6819      	ldr	r1, [r3, #0]
  403580:	4459      	add	r1, fp
  403582:	6019      	str	r1, [r3, #0]
  403584:	e6b2      	b.n	4032ec <_malloc_r+0x248>
  403586:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40358a:	2800      	cmp	r0, #0
  40358c:	f47f aeae 	bne.w	4032ec <_malloc_r+0x248>
  403590:	eb08 030b 	add.w	r3, r8, fp
  403594:	68ba      	ldr	r2, [r7, #8]
  403596:	f043 0301 	orr.w	r3, r3, #1
  40359a:	6053      	str	r3, [r2, #4]
  40359c:	e6ee      	b.n	40337c <_malloc_r+0x2d8>
  40359e:	207f      	movs	r0, #127	; 0x7f
  4035a0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4035a4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4035a8:	e59e      	b.n	4030e8 <_malloc_r+0x44>
  4035aa:	f104 0108 	add.w	r1, r4, #8
  4035ae:	4628      	mov	r0, r5
  4035b0:	9300      	str	r3, [sp, #0]
  4035b2:	f7ff fa67 	bl	402a84 <_free_r>
  4035b6:	9b00      	ldr	r3, [sp, #0]
  4035b8:	6819      	ldr	r1, [r3, #0]
  4035ba:	e6df      	b.n	40337c <_malloc_r+0x2d8>
  4035bc:	2001      	movs	r0, #1
  4035be:	f04f 0900 	mov.w	r9, #0
  4035c2:	e6bc      	b.n	40333e <_malloc_r+0x29a>
  4035c4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4035c8:	d805      	bhi.n	4035d6 <_malloc_r+0x532>
  4035ca:	0bda      	lsrs	r2, r3, #15
  4035cc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4035d0:	00c9      	lsls	r1, r1, #3
  4035d2:	3277      	adds	r2, #119	; 0x77
  4035d4:	e720      	b.n	403418 <_malloc_r+0x374>
  4035d6:	f240 5154 	movw	r1, #1364	; 0x554
  4035da:	428a      	cmp	r2, r1
  4035dc:	d805      	bhi.n	4035ea <_malloc_r+0x546>
  4035de:	0c9a      	lsrs	r2, r3, #18
  4035e0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4035e4:	00c9      	lsls	r1, r1, #3
  4035e6:	327c      	adds	r2, #124	; 0x7c
  4035e8:	e716      	b.n	403418 <_malloc_r+0x374>
  4035ea:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4035ee:	227e      	movs	r2, #126	; 0x7e
  4035f0:	e712      	b.n	403418 <_malloc_r+0x374>
  4035f2:	687b      	ldr	r3, [r7, #4]
  4035f4:	e780      	b.n	4034f8 <_malloc_r+0x454>
  4035f6:	08f0      	lsrs	r0, r6, #3
  4035f8:	f106 0308 	add.w	r3, r6, #8
  4035fc:	e600      	b.n	403200 <_malloc_r+0x15c>
  4035fe:	bf00      	nop
  403600:	20400a50 	.word	0x20400a50

00403604 <__ascii_mbtowc>:
  403604:	b082      	sub	sp, #8
  403606:	b149      	cbz	r1, 40361c <__ascii_mbtowc+0x18>
  403608:	b15a      	cbz	r2, 403622 <__ascii_mbtowc+0x1e>
  40360a:	b16b      	cbz	r3, 403628 <__ascii_mbtowc+0x24>
  40360c:	7813      	ldrb	r3, [r2, #0]
  40360e:	600b      	str	r3, [r1, #0]
  403610:	7812      	ldrb	r2, [r2, #0]
  403612:	1c10      	adds	r0, r2, #0
  403614:	bf18      	it	ne
  403616:	2001      	movne	r0, #1
  403618:	b002      	add	sp, #8
  40361a:	4770      	bx	lr
  40361c:	a901      	add	r1, sp, #4
  40361e:	2a00      	cmp	r2, #0
  403620:	d1f3      	bne.n	40360a <__ascii_mbtowc+0x6>
  403622:	4610      	mov	r0, r2
  403624:	b002      	add	sp, #8
  403626:	4770      	bx	lr
  403628:	f06f 0001 	mvn.w	r0, #1
  40362c:	e7f4      	b.n	403618 <__ascii_mbtowc+0x14>
  40362e:	bf00      	nop

00403630 <memchr>:
  403630:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403634:	2a10      	cmp	r2, #16
  403636:	db2b      	blt.n	403690 <memchr+0x60>
  403638:	f010 0f07 	tst.w	r0, #7
  40363c:	d008      	beq.n	403650 <memchr+0x20>
  40363e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403642:	3a01      	subs	r2, #1
  403644:	428b      	cmp	r3, r1
  403646:	d02d      	beq.n	4036a4 <memchr+0x74>
  403648:	f010 0f07 	tst.w	r0, #7
  40364c:	b342      	cbz	r2, 4036a0 <memchr+0x70>
  40364e:	d1f6      	bne.n	40363e <memchr+0xe>
  403650:	b4f0      	push	{r4, r5, r6, r7}
  403652:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403656:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40365a:	f022 0407 	bic.w	r4, r2, #7
  40365e:	f07f 0700 	mvns.w	r7, #0
  403662:	2300      	movs	r3, #0
  403664:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403668:	3c08      	subs	r4, #8
  40366a:	ea85 0501 	eor.w	r5, r5, r1
  40366e:	ea86 0601 	eor.w	r6, r6, r1
  403672:	fa85 f547 	uadd8	r5, r5, r7
  403676:	faa3 f587 	sel	r5, r3, r7
  40367a:	fa86 f647 	uadd8	r6, r6, r7
  40367e:	faa5 f687 	sel	r6, r5, r7
  403682:	b98e      	cbnz	r6, 4036a8 <memchr+0x78>
  403684:	d1ee      	bne.n	403664 <memchr+0x34>
  403686:	bcf0      	pop	{r4, r5, r6, r7}
  403688:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40368c:	f002 0207 	and.w	r2, r2, #7
  403690:	b132      	cbz	r2, 4036a0 <memchr+0x70>
  403692:	f810 3b01 	ldrb.w	r3, [r0], #1
  403696:	3a01      	subs	r2, #1
  403698:	ea83 0301 	eor.w	r3, r3, r1
  40369c:	b113      	cbz	r3, 4036a4 <memchr+0x74>
  40369e:	d1f8      	bne.n	403692 <memchr+0x62>
  4036a0:	2000      	movs	r0, #0
  4036a2:	4770      	bx	lr
  4036a4:	3801      	subs	r0, #1
  4036a6:	4770      	bx	lr
  4036a8:	2d00      	cmp	r5, #0
  4036aa:	bf06      	itte	eq
  4036ac:	4635      	moveq	r5, r6
  4036ae:	3803      	subeq	r0, #3
  4036b0:	3807      	subne	r0, #7
  4036b2:	f015 0f01 	tst.w	r5, #1
  4036b6:	d107      	bne.n	4036c8 <memchr+0x98>
  4036b8:	3001      	adds	r0, #1
  4036ba:	f415 7f80 	tst.w	r5, #256	; 0x100
  4036be:	bf02      	ittt	eq
  4036c0:	3001      	addeq	r0, #1
  4036c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4036c6:	3001      	addeq	r0, #1
  4036c8:	bcf0      	pop	{r4, r5, r6, r7}
  4036ca:	3801      	subs	r0, #1
  4036cc:	4770      	bx	lr
  4036ce:	bf00      	nop

004036d0 <memcpy>:
  4036d0:	4684      	mov	ip, r0
  4036d2:	ea41 0300 	orr.w	r3, r1, r0
  4036d6:	f013 0303 	ands.w	r3, r3, #3
  4036da:	d16d      	bne.n	4037b8 <memcpy+0xe8>
  4036dc:	3a40      	subs	r2, #64	; 0x40
  4036de:	d341      	bcc.n	403764 <memcpy+0x94>
  4036e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4036e4:	f840 3b04 	str.w	r3, [r0], #4
  4036e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4036ec:	f840 3b04 	str.w	r3, [r0], #4
  4036f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4036f4:	f840 3b04 	str.w	r3, [r0], #4
  4036f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4036fc:	f840 3b04 	str.w	r3, [r0], #4
  403700:	f851 3b04 	ldr.w	r3, [r1], #4
  403704:	f840 3b04 	str.w	r3, [r0], #4
  403708:	f851 3b04 	ldr.w	r3, [r1], #4
  40370c:	f840 3b04 	str.w	r3, [r0], #4
  403710:	f851 3b04 	ldr.w	r3, [r1], #4
  403714:	f840 3b04 	str.w	r3, [r0], #4
  403718:	f851 3b04 	ldr.w	r3, [r1], #4
  40371c:	f840 3b04 	str.w	r3, [r0], #4
  403720:	f851 3b04 	ldr.w	r3, [r1], #4
  403724:	f840 3b04 	str.w	r3, [r0], #4
  403728:	f851 3b04 	ldr.w	r3, [r1], #4
  40372c:	f840 3b04 	str.w	r3, [r0], #4
  403730:	f851 3b04 	ldr.w	r3, [r1], #4
  403734:	f840 3b04 	str.w	r3, [r0], #4
  403738:	f851 3b04 	ldr.w	r3, [r1], #4
  40373c:	f840 3b04 	str.w	r3, [r0], #4
  403740:	f851 3b04 	ldr.w	r3, [r1], #4
  403744:	f840 3b04 	str.w	r3, [r0], #4
  403748:	f851 3b04 	ldr.w	r3, [r1], #4
  40374c:	f840 3b04 	str.w	r3, [r0], #4
  403750:	f851 3b04 	ldr.w	r3, [r1], #4
  403754:	f840 3b04 	str.w	r3, [r0], #4
  403758:	f851 3b04 	ldr.w	r3, [r1], #4
  40375c:	f840 3b04 	str.w	r3, [r0], #4
  403760:	3a40      	subs	r2, #64	; 0x40
  403762:	d2bd      	bcs.n	4036e0 <memcpy+0x10>
  403764:	3230      	adds	r2, #48	; 0x30
  403766:	d311      	bcc.n	40378c <memcpy+0xbc>
  403768:	f851 3b04 	ldr.w	r3, [r1], #4
  40376c:	f840 3b04 	str.w	r3, [r0], #4
  403770:	f851 3b04 	ldr.w	r3, [r1], #4
  403774:	f840 3b04 	str.w	r3, [r0], #4
  403778:	f851 3b04 	ldr.w	r3, [r1], #4
  40377c:	f840 3b04 	str.w	r3, [r0], #4
  403780:	f851 3b04 	ldr.w	r3, [r1], #4
  403784:	f840 3b04 	str.w	r3, [r0], #4
  403788:	3a10      	subs	r2, #16
  40378a:	d2ed      	bcs.n	403768 <memcpy+0x98>
  40378c:	320c      	adds	r2, #12
  40378e:	d305      	bcc.n	40379c <memcpy+0xcc>
  403790:	f851 3b04 	ldr.w	r3, [r1], #4
  403794:	f840 3b04 	str.w	r3, [r0], #4
  403798:	3a04      	subs	r2, #4
  40379a:	d2f9      	bcs.n	403790 <memcpy+0xc0>
  40379c:	3204      	adds	r2, #4
  40379e:	d008      	beq.n	4037b2 <memcpy+0xe2>
  4037a0:	07d2      	lsls	r2, r2, #31
  4037a2:	bf1c      	itt	ne
  4037a4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4037a8:	f800 3b01 	strbne.w	r3, [r0], #1
  4037ac:	d301      	bcc.n	4037b2 <memcpy+0xe2>
  4037ae:	880b      	ldrh	r3, [r1, #0]
  4037b0:	8003      	strh	r3, [r0, #0]
  4037b2:	4660      	mov	r0, ip
  4037b4:	4770      	bx	lr
  4037b6:	bf00      	nop
  4037b8:	2a08      	cmp	r2, #8
  4037ba:	d313      	bcc.n	4037e4 <memcpy+0x114>
  4037bc:	078b      	lsls	r3, r1, #30
  4037be:	d08d      	beq.n	4036dc <memcpy+0xc>
  4037c0:	f010 0303 	ands.w	r3, r0, #3
  4037c4:	d08a      	beq.n	4036dc <memcpy+0xc>
  4037c6:	f1c3 0304 	rsb	r3, r3, #4
  4037ca:	1ad2      	subs	r2, r2, r3
  4037cc:	07db      	lsls	r3, r3, #31
  4037ce:	bf1c      	itt	ne
  4037d0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4037d4:	f800 3b01 	strbne.w	r3, [r0], #1
  4037d8:	d380      	bcc.n	4036dc <memcpy+0xc>
  4037da:	f831 3b02 	ldrh.w	r3, [r1], #2
  4037de:	f820 3b02 	strh.w	r3, [r0], #2
  4037e2:	e77b      	b.n	4036dc <memcpy+0xc>
  4037e4:	3a04      	subs	r2, #4
  4037e6:	d3d9      	bcc.n	40379c <memcpy+0xcc>
  4037e8:	3a01      	subs	r2, #1
  4037ea:	f811 3b01 	ldrb.w	r3, [r1], #1
  4037ee:	f800 3b01 	strb.w	r3, [r0], #1
  4037f2:	d2f9      	bcs.n	4037e8 <memcpy+0x118>
  4037f4:	780b      	ldrb	r3, [r1, #0]
  4037f6:	7003      	strb	r3, [r0, #0]
  4037f8:	784b      	ldrb	r3, [r1, #1]
  4037fa:	7043      	strb	r3, [r0, #1]
  4037fc:	788b      	ldrb	r3, [r1, #2]
  4037fe:	7083      	strb	r3, [r0, #2]
  403800:	4660      	mov	r0, ip
  403802:	4770      	bx	lr

00403804 <memmove>:
  403804:	4288      	cmp	r0, r1
  403806:	b5f0      	push	{r4, r5, r6, r7, lr}
  403808:	d90d      	bls.n	403826 <memmove+0x22>
  40380a:	188b      	adds	r3, r1, r2
  40380c:	4298      	cmp	r0, r3
  40380e:	d20a      	bcs.n	403826 <memmove+0x22>
  403810:	1884      	adds	r4, r0, r2
  403812:	2a00      	cmp	r2, #0
  403814:	d051      	beq.n	4038ba <memmove+0xb6>
  403816:	4622      	mov	r2, r4
  403818:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40381c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403820:	4299      	cmp	r1, r3
  403822:	d1f9      	bne.n	403818 <memmove+0x14>
  403824:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403826:	2a0f      	cmp	r2, #15
  403828:	d948      	bls.n	4038bc <memmove+0xb8>
  40382a:	ea41 0300 	orr.w	r3, r1, r0
  40382e:	079b      	lsls	r3, r3, #30
  403830:	d146      	bne.n	4038c0 <memmove+0xbc>
  403832:	f100 0410 	add.w	r4, r0, #16
  403836:	f101 0310 	add.w	r3, r1, #16
  40383a:	4615      	mov	r5, r2
  40383c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403840:	f844 6c10 	str.w	r6, [r4, #-16]
  403844:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403848:	f844 6c0c 	str.w	r6, [r4, #-12]
  40384c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403850:	f844 6c08 	str.w	r6, [r4, #-8]
  403854:	3d10      	subs	r5, #16
  403856:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40385a:	f844 6c04 	str.w	r6, [r4, #-4]
  40385e:	2d0f      	cmp	r5, #15
  403860:	f103 0310 	add.w	r3, r3, #16
  403864:	f104 0410 	add.w	r4, r4, #16
  403868:	d8e8      	bhi.n	40383c <memmove+0x38>
  40386a:	f1a2 0310 	sub.w	r3, r2, #16
  40386e:	f023 030f 	bic.w	r3, r3, #15
  403872:	f002 0e0f 	and.w	lr, r2, #15
  403876:	3310      	adds	r3, #16
  403878:	f1be 0f03 	cmp.w	lr, #3
  40387c:	4419      	add	r1, r3
  40387e:	4403      	add	r3, r0
  403880:	d921      	bls.n	4038c6 <memmove+0xc2>
  403882:	1f1e      	subs	r6, r3, #4
  403884:	460d      	mov	r5, r1
  403886:	4674      	mov	r4, lr
  403888:	3c04      	subs	r4, #4
  40388a:	f855 7b04 	ldr.w	r7, [r5], #4
  40388e:	f846 7f04 	str.w	r7, [r6, #4]!
  403892:	2c03      	cmp	r4, #3
  403894:	d8f8      	bhi.n	403888 <memmove+0x84>
  403896:	f1ae 0404 	sub.w	r4, lr, #4
  40389a:	f024 0403 	bic.w	r4, r4, #3
  40389e:	3404      	adds	r4, #4
  4038a0:	4421      	add	r1, r4
  4038a2:	4423      	add	r3, r4
  4038a4:	f002 0203 	and.w	r2, r2, #3
  4038a8:	b162      	cbz	r2, 4038c4 <memmove+0xc0>
  4038aa:	3b01      	subs	r3, #1
  4038ac:	440a      	add	r2, r1
  4038ae:	f811 4b01 	ldrb.w	r4, [r1], #1
  4038b2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4038b6:	428a      	cmp	r2, r1
  4038b8:	d1f9      	bne.n	4038ae <memmove+0xaa>
  4038ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4038bc:	4603      	mov	r3, r0
  4038be:	e7f3      	b.n	4038a8 <memmove+0xa4>
  4038c0:	4603      	mov	r3, r0
  4038c2:	e7f2      	b.n	4038aa <memmove+0xa6>
  4038c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4038c6:	4672      	mov	r2, lr
  4038c8:	e7ee      	b.n	4038a8 <memmove+0xa4>
  4038ca:	bf00      	nop

004038cc <__malloc_lock>:
  4038cc:	4770      	bx	lr
  4038ce:	bf00      	nop

004038d0 <__malloc_unlock>:
  4038d0:	4770      	bx	lr
  4038d2:	bf00      	nop

004038d4 <_realloc_r>:
  4038d4:	2900      	cmp	r1, #0
  4038d6:	f000 8095 	beq.w	403a04 <_realloc_r+0x130>
  4038da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4038de:	460d      	mov	r5, r1
  4038e0:	4616      	mov	r6, r2
  4038e2:	b083      	sub	sp, #12
  4038e4:	4680      	mov	r8, r0
  4038e6:	f106 070b 	add.w	r7, r6, #11
  4038ea:	f7ff ffef 	bl	4038cc <__malloc_lock>
  4038ee:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4038f2:	2f16      	cmp	r7, #22
  4038f4:	f02e 0403 	bic.w	r4, lr, #3
  4038f8:	f1a5 0908 	sub.w	r9, r5, #8
  4038fc:	d83c      	bhi.n	403978 <_realloc_r+0xa4>
  4038fe:	2210      	movs	r2, #16
  403900:	4617      	mov	r7, r2
  403902:	42be      	cmp	r6, r7
  403904:	d83d      	bhi.n	403982 <_realloc_r+0xae>
  403906:	4294      	cmp	r4, r2
  403908:	da43      	bge.n	403992 <_realloc_r+0xbe>
  40390a:	4bc4      	ldr	r3, [pc, #784]	; (403c1c <_realloc_r+0x348>)
  40390c:	6899      	ldr	r1, [r3, #8]
  40390e:	eb09 0004 	add.w	r0, r9, r4
  403912:	4288      	cmp	r0, r1
  403914:	f000 80b4 	beq.w	403a80 <_realloc_r+0x1ac>
  403918:	6843      	ldr	r3, [r0, #4]
  40391a:	f023 0101 	bic.w	r1, r3, #1
  40391e:	4401      	add	r1, r0
  403920:	6849      	ldr	r1, [r1, #4]
  403922:	07c9      	lsls	r1, r1, #31
  403924:	d54c      	bpl.n	4039c0 <_realloc_r+0xec>
  403926:	f01e 0f01 	tst.w	lr, #1
  40392a:	f000 809b 	beq.w	403a64 <_realloc_r+0x190>
  40392e:	4631      	mov	r1, r6
  403930:	4640      	mov	r0, r8
  403932:	f7ff fbb7 	bl	4030a4 <_malloc_r>
  403936:	4606      	mov	r6, r0
  403938:	2800      	cmp	r0, #0
  40393a:	d03a      	beq.n	4039b2 <_realloc_r+0xde>
  40393c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403940:	f023 0301 	bic.w	r3, r3, #1
  403944:	444b      	add	r3, r9
  403946:	f1a0 0208 	sub.w	r2, r0, #8
  40394a:	429a      	cmp	r2, r3
  40394c:	f000 8121 	beq.w	403b92 <_realloc_r+0x2be>
  403950:	1f22      	subs	r2, r4, #4
  403952:	2a24      	cmp	r2, #36	; 0x24
  403954:	f200 8107 	bhi.w	403b66 <_realloc_r+0x292>
  403958:	2a13      	cmp	r2, #19
  40395a:	f200 80db 	bhi.w	403b14 <_realloc_r+0x240>
  40395e:	4603      	mov	r3, r0
  403960:	462a      	mov	r2, r5
  403962:	6811      	ldr	r1, [r2, #0]
  403964:	6019      	str	r1, [r3, #0]
  403966:	6851      	ldr	r1, [r2, #4]
  403968:	6059      	str	r1, [r3, #4]
  40396a:	6892      	ldr	r2, [r2, #8]
  40396c:	609a      	str	r2, [r3, #8]
  40396e:	4629      	mov	r1, r5
  403970:	4640      	mov	r0, r8
  403972:	f7ff f887 	bl	402a84 <_free_r>
  403976:	e01c      	b.n	4039b2 <_realloc_r+0xde>
  403978:	f027 0707 	bic.w	r7, r7, #7
  40397c:	2f00      	cmp	r7, #0
  40397e:	463a      	mov	r2, r7
  403980:	dabf      	bge.n	403902 <_realloc_r+0x2e>
  403982:	2600      	movs	r6, #0
  403984:	230c      	movs	r3, #12
  403986:	4630      	mov	r0, r6
  403988:	f8c8 3000 	str.w	r3, [r8]
  40398c:	b003      	add	sp, #12
  40398e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403992:	462e      	mov	r6, r5
  403994:	1be3      	subs	r3, r4, r7
  403996:	2b0f      	cmp	r3, #15
  403998:	d81e      	bhi.n	4039d8 <_realloc_r+0x104>
  40399a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40399e:	f003 0301 	and.w	r3, r3, #1
  4039a2:	4323      	orrs	r3, r4
  4039a4:	444c      	add	r4, r9
  4039a6:	f8c9 3004 	str.w	r3, [r9, #4]
  4039aa:	6863      	ldr	r3, [r4, #4]
  4039ac:	f043 0301 	orr.w	r3, r3, #1
  4039b0:	6063      	str	r3, [r4, #4]
  4039b2:	4640      	mov	r0, r8
  4039b4:	f7ff ff8c 	bl	4038d0 <__malloc_unlock>
  4039b8:	4630      	mov	r0, r6
  4039ba:	b003      	add	sp, #12
  4039bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039c0:	f023 0303 	bic.w	r3, r3, #3
  4039c4:	18e1      	adds	r1, r4, r3
  4039c6:	4291      	cmp	r1, r2
  4039c8:	db1f      	blt.n	403a0a <_realloc_r+0x136>
  4039ca:	68c3      	ldr	r3, [r0, #12]
  4039cc:	6882      	ldr	r2, [r0, #8]
  4039ce:	462e      	mov	r6, r5
  4039d0:	60d3      	str	r3, [r2, #12]
  4039d2:	460c      	mov	r4, r1
  4039d4:	609a      	str	r2, [r3, #8]
  4039d6:	e7dd      	b.n	403994 <_realloc_r+0xc0>
  4039d8:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4039dc:	eb09 0107 	add.w	r1, r9, r7
  4039e0:	f002 0201 	and.w	r2, r2, #1
  4039e4:	444c      	add	r4, r9
  4039e6:	f043 0301 	orr.w	r3, r3, #1
  4039ea:	4317      	orrs	r7, r2
  4039ec:	f8c9 7004 	str.w	r7, [r9, #4]
  4039f0:	604b      	str	r3, [r1, #4]
  4039f2:	6863      	ldr	r3, [r4, #4]
  4039f4:	f043 0301 	orr.w	r3, r3, #1
  4039f8:	3108      	adds	r1, #8
  4039fa:	6063      	str	r3, [r4, #4]
  4039fc:	4640      	mov	r0, r8
  4039fe:	f7ff f841 	bl	402a84 <_free_r>
  403a02:	e7d6      	b.n	4039b2 <_realloc_r+0xde>
  403a04:	4611      	mov	r1, r2
  403a06:	f7ff bb4d 	b.w	4030a4 <_malloc_r>
  403a0a:	f01e 0f01 	tst.w	lr, #1
  403a0e:	d18e      	bne.n	40392e <_realloc_r+0x5a>
  403a10:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403a14:	eba9 0a01 	sub.w	sl, r9, r1
  403a18:	f8da 1004 	ldr.w	r1, [sl, #4]
  403a1c:	f021 0103 	bic.w	r1, r1, #3
  403a20:	440b      	add	r3, r1
  403a22:	4423      	add	r3, r4
  403a24:	4293      	cmp	r3, r2
  403a26:	db25      	blt.n	403a74 <_realloc_r+0x1a0>
  403a28:	68c2      	ldr	r2, [r0, #12]
  403a2a:	6881      	ldr	r1, [r0, #8]
  403a2c:	4656      	mov	r6, sl
  403a2e:	60ca      	str	r2, [r1, #12]
  403a30:	6091      	str	r1, [r2, #8]
  403a32:	f8da 100c 	ldr.w	r1, [sl, #12]
  403a36:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403a3a:	1f22      	subs	r2, r4, #4
  403a3c:	2a24      	cmp	r2, #36	; 0x24
  403a3e:	60c1      	str	r1, [r0, #12]
  403a40:	6088      	str	r0, [r1, #8]
  403a42:	f200 8094 	bhi.w	403b6e <_realloc_r+0x29a>
  403a46:	2a13      	cmp	r2, #19
  403a48:	d96f      	bls.n	403b2a <_realloc_r+0x256>
  403a4a:	6829      	ldr	r1, [r5, #0]
  403a4c:	f8ca 1008 	str.w	r1, [sl, #8]
  403a50:	6869      	ldr	r1, [r5, #4]
  403a52:	f8ca 100c 	str.w	r1, [sl, #12]
  403a56:	2a1b      	cmp	r2, #27
  403a58:	f200 80a2 	bhi.w	403ba0 <_realloc_r+0x2cc>
  403a5c:	3508      	adds	r5, #8
  403a5e:	f10a 0210 	add.w	r2, sl, #16
  403a62:	e063      	b.n	403b2c <_realloc_r+0x258>
  403a64:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403a68:	eba9 0a03 	sub.w	sl, r9, r3
  403a6c:	f8da 1004 	ldr.w	r1, [sl, #4]
  403a70:	f021 0103 	bic.w	r1, r1, #3
  403a74:	1863      	adds	r3, r4, r1
  403a76:	4293      	cmp	r3, r2
  403a78:	f6ff af59 	blt.w	40392e <_realloc_r+0x5a>
  403a7c:	4656      	mov	r6, sl
  403a7e:	e7d8      	b.n	403a32 <_realloc_r+0x15e>
  403a80:	6841      	ldr	r1, [r0, #4]
  403a82:	f021 0b03 	bic.w	fp, r1, #3
  403a86:	44a3      	add	fp, r4
  403a88:	f107 0010 	add.w	r0, r7, #16
  403a8c:	4583      	cmp	fp, r0
  403a8e:	da56      	bge.n	403b3e <_realloc_r+0x26a>
  403a90:	f01e 0f01 	tst.w	lr, #1
  403a94:	f47f af4b 	bne.w	40392e <_realloc_r+0x5a>
  403a98:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403a9c:	eba9 0a01 	sub.w	sl, r9, r1
  403aa0:	f8da 1004 	ldr.w	r1, [sl, #4]
  403aa4:	f021 0103 	bic.w	r1, r1, #3
  403aa8:	448b      	add	fp, r1
  403aaa:	4558      	cmp	r0, fp
  403aac:	dce2      	bgt.n	403a74 <_realloc_r+0x1a0>
  403aae:	4656      	mov	r6, sl
  403ab0:	f8da 100c 	ldr.w	r1, [sl, #12]
  403ab4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403ab8:	1f22      	subs	r2, r4, #4
  403aba:	2a24      	cmp	r2, #36	; 0x24
  403abc:	60c1      	str	r1, [r0, #12]
  403abe:	6088      	str	r0, [r1, #8]
  403ac0:	f200 808f 	bhi.w	403be2 <_realloc_r+0x30e>
  403ac4:	2a13      	cmp	r2, #19
  403ac6:	f240 808a 	bls.w	403bde <_realloc_r+0x30a>
  403aca:	6829      	ldr	r1, [r5, #0]
  403acc:	f8ca 1008 	str.w	r1, [sl, #8]
  403ad0:	6869      	ldr	r1, [r5, #4]
  403ad2:	f8ca 100c 	str.w	r1, [sl, #12]
  403ad6:	2a1b      	cmp	r2, #27
  403ad8:	f200 808a 	bhi.w	403bf0 <_realloc_r+0x31c>
  403adc:	3508      	adds	r5, #8
  403ade:	f10a 0210 	add.w	r2, sl, #16
  403ae2:	6829      	ldr	r1, [r5, #0]
  403ae4:	6011      	str	r1, [r2, #0]
  403ae6:	6869      	ldr	r1, [r5, #4]
  403ae8:	6051      	str	r1, [r2, #4]
  403aea:	68a9      	ldr	r1, [r5, #8]
  403aec:	6091      	str	r1, [r2, #8]
  403aee:	eb0a 0107 	add.w	r1, sl, r7
  403af2:	ebab 0207 	sub.w	r2, fp, r7
  403af6:	f042 0201 	orr.w	r2, r2, #1
  403afa:	6099      	str	r1, [r3, #8]
  403afc:	604a      	str	r2, [r1, #4]
  403afe:	f8da 3004 	ldr.w	r3, [sl, #4]
  403b02:	f003 0301 	and.w	r3, r3, #1
  403b06:	431f      	orrs	r7, r3
  403b08:	4640      	mov	r0, r8
  403b0a:	f8ca 7004 	str.w	r7, [sl, #4]
  403b0e:	f7ff fedf 	bl	4038d0 <__malloc_unlock>
  403b12:	e751      	b.n	4039b8 <_realloc_r+0xe4>
  403b14:	682b      	ldr	r3, [r5, #0]
  403b16:	6003      	str	r3, [r0, #0]
  403b18:	686b      	ldr	r3, [r5, #4]
  403b1a:	6043      	str	r3, [r0, #4]
  403b1c:	2a1b      	cmp	r2, #27
  403b1e:	d82d      	bhi.n	403b7c <_realloc_r+0x2a8>
  403b20:	f100 0308 	add.w	r3, r0, #8
  403b24:	f105 0208 	add.w	r2, r5, #8
  403b28:	e71b      	b.n	403962 <_realloc_r+0x8e>
  403b2a:	4632      	mov	r2, r6
  403b2c:	6829      	ldr	r1, [r5, #0]
  403b2e:	6011      	str	r1, [r2, #0]
  403b30:	6869      	ldr	r1, [r5, #4]
  403b32:	6051      	str	r1, [r2, #4]
  403b34:	68a9      	ldr	r1, [r5, #8]
  403b36:	6091      	str	r1, [r2, #8]
  403b38:	461c      	mov	r4, r3
  403b3a:	46d1      	mov	r9, sl
  403b3c:	e72a      	b.n	403994 <_realloc_r+0xc0>
  403b3e:	eb09 0107 	add.w	r1, r9, r7
  403b42:	ebab 0b07 	sub.w	fp, fp, r7
  403b46:	f04b 0201 	orr.w	r2, fp, #1
  403b4a:	6099      	str	r1, [r3, #8]
  403b4c:	604a      	str	r2, [r1, #4]
  403b4e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403b52:	f003 0301 	and.w	r3, r3, #1
  403b56:	431f      	orrs	r7, r3
  403b58:	4640      	mov	r0, r8
  403b5a:	f845 7c04 	str.w	r7, [r5, #-4]
  403b5e:	f7ff feb7 	bl	4038d0 <__malloc_unlock>
  403b62:	462e      	mov	r6, r5
  403b64:	e728      	b.n	4039b8 <_realloc_r+0xe4>
  403b66:	4629      	mov	r1, r5
  403b68:	f7ff fe4c 	bl	403804 <memmove>
  403b6c:	e6ff      	b.n	40396e <_realloc_r+0x9a>
  403b6e:	4629      	mov	r1, r5
  403b70:	4630      	mov	r0, r6
  403b72:	461c      	mov	r4, r3
  403b74:	46d1      	mov	r9, sl
  403b76:	f7ff fe45 	bl	403804 <memmove>
  403b7a:	e70b      	b.n	403994 <_realloc_r+0xc0>
  403b7c:	68ab      	ldr	r3, [r5, #8]
  403b7e:	6083      	str	r3, [r0, #8]
  403b80:	68eb      	ldr	r3, [r5, #12]
  403b82:	60c3      	str	r3, [r0, #12]
  403b84:	2a24      	cmp	r2, #36	; 0x24
  403b86:	d017      	beq.n	403bb8 <_realloc_r+0x2e4>
  403b88:	f100 0310 	add.w	r3, r0, #16
  403b8c:	f105 0210 	add.w	r2, r5, #16
  403b90:	e6e7      	b.n	403962 <_realloc_r+0x8e>
  403b92:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403b96:	f023 0303 	bic.w	r3, r3, #3
  403b9a:	441c      	add	r4, r3
  403b9c:	462e      	mov	r6, r5
  403b9e:	e6f9      	b.n	403994 <_realloc_r+0xc0>
  403ba0:	68a9      	ldr	r1, [r5, #8]
  403ba2:	f8ca 1010 	str.w	r1, [sl, #16]
  403ba6:	68e9      	ldr	r1, [r5, #12]
  403ba8:	f8ca 1014 	str.w	r1, [sl, #20]
  403bac:	2a24      	cmp	r2, #36	; 0x24
  403bae:	d00c      	beq.n	403bca <_realloc_r+0x2f6>
  403bb0:	3510      	adds	r5, #16
  403bb2:	f10a 0218 	add.w	r2, sl, #24
  403bb6:	e7b9      	b.n	403b2c <_realloc_r+0x258>
  403bb8:	692b      	ldr	r3, [r5, #16]
  403bba:	6103      	str	r3, [r0, #16]
  403bbc:	696b      	ldr	r3, [r5, #20]
  403bbe:	6143      	str	r3, [r0, #20]
  403bc0:	f105 0218 	add.w	r2, r5, #24
  403bc4:	f100 0318 	add.w	r3, r0, #24
  403bc8:	e6cb      	b.n	403962 <_realloc_r+0x8e>
  403bca:	692a      	ldr	r2, [r5, #16]
  403bcc:	f8ca 2018 	str.w	r2, [sl, #24]
  403bd0:	696a      	ldr	r2, [r5, #20]
  403bd2:	f8ca 201c 	str.w	r2, [sl, #28]
  403bd6:	3518      	adds	r5, #24
  403bd8:	f10a 0220 	add.w	r2, sl, #32
  403bdc:	e7a6      	b.n	403b2c <_realloc_r+0x258>
  403bde:	4632      	mov	r2, r6
  403be0:	e77f      	b.n	403ae2 <_realloc_r+0x20e>
  403be2:	4629      	mov	r1, r5
  403be4:	4630      	mov	r0, r6
  403be6:	9301      	str	r3, [sp, #4]
  403be8:	f7ff fe0c 	bl	403804 <memmove>
  403bec:	9b01      	ldr	r3, [sp, #4]
  403bee:	e77e      	b.n	403aee <_realloc_r+0x21a>
  403bf0:	68a9      	ldr	r1, [r5, #8]
  403bf2:	f8ca 1010 	str.w	r1, [sl, #16]
  403bf6:	68e9      	ldr	r1, [r5, #12]
  403bf8:	f8ca 1014 	str.w	r1, [sl, #20]
  403bfc:	2a24      	cmp	r2, #36	; 0x24
  403bfe:	d003      	beq.n	403c08 <_realloc_r+0x334>
  403c00:	3510      	adds	r5, #16
  403c02:	f10a 0218 	add.w	r2, sl, #24
  403c06:	e76c      	b.n	403ae2 <_realloc_r+0x20e>
  403c08:	692a      	ldr	r2, [r5, #16]
  403c0a:	f8ca 2018 	str.w	r2, [sl, #24]
  403c0e:	696a      	ldr	r2, [r5, #20]
  403c10:	f8ca 201c 	str.w	r2, [sl, #28]
  403c14:	3518      	adds	r5, #24
  403c16:	f10a 0220 	add.w	r2, sl, #32
  403c1a:	e762      	b.n	403ae2 <_realloc_r+0x20e>
  403c1c:	204005a4 	.word	0x204005a4

00403c20 <_sbrk_r>:
  403c20:	b538      	push	{r3, r4, r5, lr}
  403c22:	4c07      	ldr	r4, [pc, #28]	; (403c40 <_sbrk_r+0x20>)
  403c24:	2300      	movs	r3, #0
  403c26:	4605      	mov	r5, r0
  403c28:	4608      	mov	r0, r1
  403c2a:	6023      	str	r3, [r4, #0]
  403c2c:	f7fd fc2a 	bl	401484 <_sbrk>
  403c30:	1c43      	adds	r3, r0, #1
  403c32:	d000      	beq.n	403c36 <_sbrk_r+0x16>
  403c34:	bd38      	pop	{r3, r4, r5, pc}
  403c36:	6823      	ldr	r3, [r4, #0]
  403c38:	2b00      	cmp	r3, #0
  403c3a:	d0fb      	beq.n	403c34 <_sbrk_r+0x14>
  403c3c:	602b      	str	r3, [r5, #0]
  403c3e:	bd38      	pop	{r3, r4, r5, pc}
  403c40:	20400b18 	.word	0x20400b18

00403c44 <__sread>:
  403c44:	b510      	push	{r4, lr}
  403c46:	460c      	mov	r4, r1
  403c48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403c4c:	f000 f9c4 	bl	403fd8 <_read_r>
  403c50:	2800      	cmp	r0, #0
  403c52:	db03      	blt.n	403c5c <__sread+0x18>
  403c54:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403c56:	4403      	add	r3, r0
  403c58:	6523      	str	r3, [r4, #80]	; 0x50
  403c5a:	bd10      	pop	{r4, pc}
  403c5c:	89a3      	ldrh	r3, [r4, #12]
  403c5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403c62:	81a3      	strh	r3, [r4, #12]
  403c64:	bd10      	pop	{r4, pc}
  403c66:	bf00      	nop

00403c68 <__swrite>:
  403c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403c6c:	4616      	mov	r6, r2
  403c6e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403c72:	461f      	mov	r7, r3
  403c74:	05d3      	lsls	r3, r2, #23
  403c76:	460c      	mov	r4, r1
  403c78:	4605      	mov	r5, r0
  403c7a:	d507      	bpl.n	403c8c <__swrite+0x24>
  403c7c:	2200      	movs	r2, #0
  403c7e:	2302      	movs	r3, #2
  403c80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403c84:	f000 f992 	bl	403fac <_lseek_r>
  403c88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403c8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403c90:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403c94:	81a2      	strh	r2, [r4, #12]
  403c96:	463b      	mov	r3, r7
  403c98:	4632      	mov	r2, r6
  403c9a:	4628      	mov	r0, r5
  403c9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403ca0:	f000 b8a4 	b.w	403dec <_write_r>

00403ca4 <__sseek>:
  403ca4:	b510      	push	{r4, lr}
  403ca6:	460c      	mov	r4, r1
  403ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403cac:	f000 f97e 	bl	403fac <_lseek_r>
  403cb0:	89a3      	ldrh	r3, [r4, #12]
  403cb2:	1c42      	adds	r2, r0, #1
  403cb4:	bf0e      	itee	eq
  403cb6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403cba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403cbe:	6520      	strne	r0, [r4, #80]	; 0x50
  403cc0:	81a3      	strh	r3, [r4, #12]
  403cc2:	bd10      	pop	{r4, pc}

00403cc4 <__sclose>:
  403cc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403cc8:	f000 b8f8 	b.w	403ebc <_close_r>

00403ccc <__swbuf_r>:
  403ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403cce:	460d      	mov	r5, r1
  403cd0:	4614      	mov	r4, r2
  403cd2:	4606      	mov	r6, r0
  403cd4:	b110      	cbz	r0, 403cdc <__swbuf_r+0x10>
  403cd6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403cd8:	2b00      	cmp	r3, #0
  403cda:	d04b      	beq.n	403d74 <__swbuf_r+0xa8>
  403cdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403ce0:	69a3      	ldr	r3, [r4, #24]
  403ce2:	60a3      	str	r3, [r4, #8]
  403ce4:	b291      	uxth	r1, r2
  403ce6:	0708      	lsls	r0, r1, #28
  403ce8:	d539      	bpl.n	403d5e <__swbuf_r+0x92>
  403cea:	6923      	ldr	r3, [r4, #16]
  403cec:	2b00      	cmp	r3, #0
  403cee:	d036      	beq.n	403d5e <__swbuf_r+0x92>
  403cf0:	b2ed      	uxtb	r5, r5
  403cf2:	0489      	lsls	r1, r1, #18
  403cf4:	462f      	mov	r7, r5
  403cf6:	d515      	bpl.n	403d24 <__swbuf_r+0x58>
  403cf8:	6822      	ldr	r2, [r4, #0]
  403cfa:	6961      	ldr	r1, [r4, #20]
  403cfc:	1ad3      	subs	r3, r2, r3
  403cfe:	428b      	cmp	r3, r1
  403d00:	da1c      	bge.n	403d3c <__swbuf_r+0x70>
  403d02:	3301      	adds	r3, #1
  403d04:	68a1      	ldr	r1, [r4, #8]
  403d06:	1c50      	adds	r0, r2, #1
  403d08:	3901      	subs	r1, #1
  403d0a:	60a1      	str	r1, [r4, #8]
  403d0c:	6020      	str	r0, [r4, #0]
  403d0e:	7015      	strb	r5, [r2, #0]
  403d10:	6962      	ldr	r2, [r4, #20]
  403d12:	429a      	cmp	r2, r3
  403d14:	d01a      	beq.n	403d4c <__swbuf_r+0x80>
  403d16:	89a3      	ldrh	r3, [r4, #12]
  403d18:	07db      	lsls	r3, r3, #31
  403d1a:	d501      	bpl.n	403d20 <__swbuf_r+0x54>
  403d1c:	2d0a      	cmp	r5, #10
  403d1e:	d015      	beq.n	403d4c <__swbuf_r+0x80>
  403d20:	4638      	mov	r0, r7
  403d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403d24:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403d26:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403d2a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403d2e:	81a2      	strh	r2, [r4, #12]
  403d30:	6822      	ldr	r2, [r4, #0]
  403d32:	6661      	str	r1, [r4, #100]	; 0x64
  403d34:	6961      	ldr	r1, [r4, #20]
  403d36:	1ad3      	subs	r3, r2, r3
  403d38:	428b      	cmp	r3, r1
  403d3a:	dbe2      	blt.n	403d02 <__swbuf_r+0x36>
  403d3c:	4621      	mov	r1, r4
  403d3e:	4630      	mov	r0, r6
  403d40:	f7fe fd36 	bl	4027b0 <_fflush_r>
  403d44:	b940      	cbnz	r0, 403d58 <__swbuf_r+0x8c>
  403d46:	6822      	ldr	r2, [r4, #0]
  403d48:	2301      	movs	r3, #1
  403d4a:	e7db      	b.n	403d04 <__swbuf_r+0x38>
  403d4c:	4621      	mov	r1, r4
  403d4e:	4630      	mov	r0, r6
  403d50:	f7fe fd2e 	bl	4027b0 <_fflush_r>
  403d54:	2800      	cmp	r0, #0
  403d56:	d0e3      	beq.n	403d20 <__swbuf_r+0x54>
  403d58:	f04f 37ff 	mov.w	r7, #4294967295
  403d5c:	e7e0      	b.n	403d20 <__swbuf_r+0x54>
  403d5e:	4621      	mov	r1, r4
  403d60:	4630      	mov	r0, r6
  403d62:	f7fe fc11 	bl	402588 <__swsetup_r>
  403d66:	2800      	cmp	r0, #0
  403d68:	d1f6      	bne.n	403d58 <__swbuf_r+0x8c>
  403d6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d6e:	6923      	ldr	r3, [r4, #16]
  403d70:	b291      	uxth	r1, r2
  403d72:	e7bd      	b.n	403cf0 <__swbuf_r+0x24>
  403d74:	f7fe fdb0 	bl	4028d8 <__sinit>
  403d78:	e7b0      	b.n	403cdc <__swbuf_r+0x10>
  403d7a:	bf00      	nop

00403d7c <_wcrtomb_r>:
  403d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  403d7e:	4606      	mov	r6, r0
  403d80:	b085      	sub	sp, #20
  403d82:	461f      	mov	r7, r3
  403d84:	b189      	cbz	r1, 403daa <_wcrtomb_r+0x2e>
  403d86:	4c10      	ldr	r4, [pc, #64]	; (403dc8 <_wcrtomb_r+0x4c>)
  403d88:	4d10      	ldr	r5, [pc, #64]	; (403dcc <_wcrtomb_r+0x50>)
  403d8a:	6824      	ldr	r4, [r4, #0]
  403d8c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403d8e:	2c00      	cmp	r4, #0
  403d90:	bf08      	it	eq
  403d92:	462c      	moveq	r4, r5
  403d94:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403d98:	47a0      	blx	r4
  403d9a:	1c43      	adds	r3, r0, #1
  403d9c:	d103      	bne.n	403da6 <_wcrtomb_r+0x2a>
  403d9e:	2200      	movs	r2, #0
  403da0:	238a      	movs	r3, #138	; 0x8a
  403da2:	603a      	str	r2, [r7, #0]
  403da4:	6033      	str	r3, [r6, #0]
  403da6:	b005      	add	sp, #20
  403da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403daa:	460c      	mov	r4, r1
  403dac:	4906      	ldr	r1, [pc, #24]	; (403dc8 <_wcrtomb_r+0x4c>)
  403dae:	4a07      	ldr	r2, [pc, #28]	; (403dcc <_wcrtomb_r+0x50>)
  403db0:	6809      	ldr	r1, [r1, #0]
  403db2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403db4:	2900      	cmp	r1, #0
  403db6:	bf08      	it	eq
  403db8:	4611      	moveq	r1, r2
  403dba:	4622      	mov	r2, r4
  403dbc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403dc0:	a901      	add	r1, sp, #4
  403dc2:	47a0      	blx	r4
  403dc4:	e7e9      	b.n	403d9a <_wcrtomb_r+0x1e>
  403dc6:	bf00      	nop
  403dc8:	20400008 	.word	0x20400008
  403dcc:	20400438 	.word	0x20400438

00403dd0 <__ascii_wctomb>:
  403dd0:	b121      	cbz	r1, 403ddc <__ascii_wctomb+0xc>
  403dd2:	2aff      	cmp	r2, #255	; 0xff
  403dd4:	d804      	bhi.n	403de0 <__ascii_wctomb+0x10>
  403dd6:	700a      	strb	r2, [r1, #0]
  403dd8:	2001      	movs	r0, #1
  403dda:	4770      	bx	lr
  403ddc:	4608      	mov	r0, r1
  403dde:	4770      	bx	lr
  403de0:	238a      	movs	r3, #138	; 0x8a
  403de2:	6003      	str	r3, [r0, #0]
  403de4:	f04f 30ff 	mov.w	r0, #4294967295
  403de8:	4770      	bx	lr
  403dea:	bf00      	nop

00403dec <_write_r>:
  403dec:	b570      	push	{r4, r5, r6, lr}
  403dee:	460d      	mov	r5, r1
  403df0:	4c08      	ldr	r4, [pc, #32]	; (403e14 <_write_r+0x28>)
  403df2:	4611      	mov	r1, r2
  403df4:	4606      	mov	r6, r0
  403df6:	461a      	mov	r2, r3
  403df8:	4628      	mov	r0, r5
  403dfa:	2300      	movs	r3, #0
  403dfc:	6023      	str	r3, [r4, #0]
  403dfe:	f7fc fde9 	bl	4009d4 <_write>
  403e02:	1c43      	adds	r3, r0, #1
  403e04:	d000      	beq.n	403e08 <_write_r+0x1c>
  403e06:	bd70      	pop	{r4, r5, r6, pc}
  403e08:	6823      	ldr	r3, [r4, #0]
  403e0a:	2b00      	cmp	r3, #0
  403e0c:	d0fb      	beq.n	403e06 <_write_r+0x1a>
  403e0e:	6033      	str	r3, [r6, #0]
  403e10:	bd70      	pop	{r4, r5, r6, pc}
  403e12:	bf00      	nop
  403e14:	20400b18 	.word	0x20400b18

00403e18 <__register_exitproc>:
  403e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403e1c:	4c25      	ldr	r4, [pc, #148]	; (403eb4 <__register_exitproc+0x9c>)
  403e1e:	6825      	ldr	r5, [r4, #0]
  403e20:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  403e24:	4606      	mov	r6, r0
  403e26:	4688      	mov	r8, r1
  403e28:	4692      	mov	sl, r2
  403e2a:	4699      	mov	r9, r3
  403e2c:	b3c4      	cbz	r4, 403ea0 <__register_exitproc+0x88>
  403e2e:	6860      	ldr	r0, [r4, #4]
  403e30:	281f      	cmp	r0, #31
  403e32:	dc17      	bgt.n	403e64 <__register_exitproc+0x4c>
  403e34:	1c43      	adds	r3, r0, #1
  403e36:	b176      	cbz	r6, 403e56 <__register_exitproc+0x3e>
  403e38:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  403e3c:	2201      	movs	r2, #1
  403e3e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  403e42:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  403e46:	4082      	lsls	r2, r0
  403e48:	4311      	orrs	r1, r2
  403e4a:	2e02      	cmp	r6, #2
  403e4c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  403e50:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  403e54:	d01e      	beq.n	403e94 <__register_exitproc+0x7c>
  403e56:	3002      	adds	r0, #2
  403e58:	6063      	str	r3, [r4, #4]
  403e5a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  403e5e:	2000      	movs	r0, #0
  403e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e64:	4b14      	ldr	r3, [pc, #80]	; (403eb8 <__register_exitproc+0xa0>)
  403e66:	b303      	cbz	r3, 403eaa <__register_exitproc+0x92>
  403e68:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403e6c:	f7ff f912 	bl	403094 <malloc>
  403e70:	4604      	mov	r4, r0
  403e72:	b1d0      	cbz	r0, 403eaa <__register_exitproc+0x92>
  403e74:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  403e78:	2700      	movs	r7, #0
  403e7a:	e880 0088 	stmia.w	r0, {r3, r7}
  403e7e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403e82:	4638      	mov	r0, r7
  403e84:	2301      	movs	r3, #1
  403e86:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403e8a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  403e8e:	2e00      	cmp	r6, #0
  403e90:	d0e1      	beq.n	403e56 <__register_exitproc+0x3e>
  403e92:	e7d1      	b.n	403e38 <__register_exitproc+0x20>
  403e94:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  403e98:	430a      	orrs	r2, r1
  403e9a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403e9e:	e7da      	b.n	403e56 <__register_exitproc+0x3e>
  403ea0:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403ea4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403ea8:	e7c1      	b.n	403e2e <__register_exitproc+0x16>
  403eaa:	f04f 30ff 	mov.w	r0, #4294967295
  403eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403eb2:	bf00      	nop
  403eb4:	004043a4 	.word	0x004043a4
  403eb8:	00403095 	.word	0x00403095

00403ebc <_close_r>:
  403ebc:	b538      	push	{r3, r4, r5, lr}
  403ebe:	4c07      	ldr	r4, [pc, #28]	; (403edc <_close_r+0x20>)
  403ec0:	2300      	movs	r3, #0
  403ec2:	4605      	mov	r5, r0
  403ec4:	4608      	mov	r0, r1
  403ec6:	6023      	str	r3, [r4, #0]
  403ec8:	f7fd faf8 	bl	4014bc <_close>
  403ecc:	1c43      	adds	r3, r0, #1
  403ece:	d000      	beq.n	403ed2 <_close_r+0x16>
  403ed0:	bd38      	pop	{r3, r4, r5, pc}
  403ed2:	6823      	ldr	r3, [r4, #0]
  403ed4:	2b00      	cmp	r3, #0
  403ed6:	d0fb      	beq.n	403ed0 <_close_r+0x14>
  403ed8:	602b      	str	r3, [r5, #0]
  403eda:	bd38      	pop	{r3, r4, r5, pc}
  403edc:	20400b18 	.word	0x20400b18

00403ee0 <_fclose_r>:
  403ee0:	b570      	push	{r4, r5, r6, lr}
  403ee2:	b139      	cbz	r1, 403ef4 <_fclose_r+0x14>
  403ee4:	4605      	mov	r5, r0
  403ee6:	460c      	mov	r4, r1
  403ee8:	b108      	cbz	r0, 403eee <_fclose_r+0xe>
  403eea:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403eec:	b383      	cbz	r3, 403f50 <_fclose_r+0x70>
  403eee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ef2:	b913      	cbnz	r3, 403efa <_fclose_r+0x1a>
  403ef4:	2600      	movs	r6, #0
  403ef6:	4630      	mov	r0, r6
  403ef8:	bd70      	pop	{r4, r5, r6, pc}
  403efa:	4621      	mov	r1, r4
  403efc:	4628      	mov	r0, r5
  403efe:	f7fe fbb7 	bl	402670 <__sflush_r>
  403f02:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403f04:	4606      	mov	r6, r0
  403f06:	b133      	cbz	r3, 403f16 <_fclose_r+0x36>
  403f08:	69e1      	ldr	r1, [r4, #28]
  403f0a:	4628      	mov	r0, r5
  403f0c:	4798      	blx	r3
  403f0e:	2800      	cmp	r0, #0
  403f10:	bfb8      	it	lt
  403f12:	f04f 36ff 	movlt.w	r6, #4294967295
  403f16:	89a3      	ldrh	r3, [r4, #12]
  403f18:	061b      	lsls	r3, r3, #24
  403f1a:	d41c      	bmi.n	403f56 <_fclose_r+0x76>
  403f1c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403f1e:	b141      	cbz	r1, 403f32 <_fclose_r+0x52>
  403f20:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403f24:	4299      	cmp	r1, r3
  403f26:	d002      	beq.n	403f2e <_fclose_r+0x4e>
  403f28:	4628      	mov	r0, r5
  403f2a:	f7fe fdab 	bl	402a84 <_free_r>
  403f2e:	2300      	movs	r3, #0
  403f30:	6323      	str	r3, [r4, #48]	; 0x30
  403f32:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403f34:	b121      	cbz	r1, 403f40 <_fclose_r+0x60>
  403f36:	4628      	mov	r0, r5
  403f38:	f7fe fda4 	bl	402a84 <_free_r>
  403f3c:	2300      	movs	r3, #0
  403f3e:	6463      	str	r3, [r4, #68]	; 0x44
  403f40:	f7fe fcd0 	bl	4028e4 <__sfp_lock_acquire>
  403f44:	2300      	movs	r3, #0
  403f46:	81a3      	strh	r3, [r4, #12]
  403f48:	f7fe fcce 	bl	4028e8 <__sfp_lock_release>
  403f4c:	4630      	mov	r0, r6
  403f4e:	bd70      	pop	{r4, r5, r6, pc}
  403f50:	f7fe fcc2 	bl	4028d8 <__sinit>
  403f54:	e7cb      	b.n	403eee <_fclose_r+0xe>
  403f56:	6921      	ldr	r1, [r4, #16]
  403f58:	4628      	mov	r0, r5
  403f5a:	f7fe fd93 	bl	402a84 <_free_r>
  403f5e:	e7dd      	b.n	403f1c <_fclose_r+0x3c>

00403f60 <_fstat_r>:
  403f60:	b538      	push	{r3, r4, r5, lr}
  403f62:	460b      	mov	r3, r1
  403f64:	4c07      	ldr	r4, [pc, #28]	; (403f84 <_fstat_r+0x24>)
  403f66:	4605      	mov	r5, r0
  403f68:	4611      	mov	r1, r2
  403f6a:	4618      	mov	r0, r3
  403f6c:	2300      	movs	r3, #0
  403f6e:	6023      	str	r3, [r4, #0]
  403f70:	f7fd faa7 	bl	4014c2 <_fstat>
  403f74:	1c43      	adds	r3, r0, #1
  403f76:	d000      	beq.n	403f7a <_fstat_r+0x1a>
  403f78:	bd38      	pop	{r3, r4, r5, pc}
  403f7a:	6823      	ldr	r3, [r4, #0]
  403f7c:	2b00      	cmp	r3, #0
  403f7e:	d0fb      	beq.n	403f78 <_fstat_r+0x18>
  403f80:	602b      	str	r3, [r5, #0]
  403f82:	bd38      	pop	{r3, r4, r5, pc}
  403f84:	20400b18 	.word	0x20400b18

00403f88 <_isatty_r>:
  403f88:	b538      	push	{r3, r4, r5, lr}
  403f8a:	4c07      	ldr	r4, [pc, #28]	; (403fa8 <_isatty_r+0x20>)
  403f8c:	2300      	movs	r3, #0
  403f8e:	4605      	mov	r5, r0
  403f90:	4608      	mov	r0, r1
  403f92:	6023      	str	r3, [r4, #0]
  403f94:	f7fd fa9a 	bl	4014cc <_isatty>
  403f98:	1c43      	adds	r3, r0, #1
  403f9a:	d000      	beq.n	403f9e <_isatty_r+0x16>
  403f9c:	bd38      	pop	{r3, r4, r5, pc}
  403f9e:	6823      	ldr	r3, [r4, #0]
  403fa0:	2b00      	cmp	r3, #0
  403fa2:	d0fb      	beq.n	403f9c <_isatty_r+0x14>
  403fa4:	602b      	str	r3, [r5, #0]
  403fa6:	bd38      	pop	{r3, r4, r5, pc}
  403fa8:	20400b18 	.word	0x20400b18

00403fac <_lseek_r>:
  403fac:	b570      	push	{r4, r5, r6, lr}
  403fae:	460d      	mov	r5, r1
  403fb0:	4c08      	ldr	r4, [pc, #32]	; (403fd4 <_lseek_r+0x28>)
  403fb2:	4611      	mov	r1, r2
  403fb4:	4606      	mov	r6, r0
  403fb6:	461a      	mov	r2, r3
  403fb8:	4628      	mov	r0, r5
  403fba:	2300      	movs	r3, #0
  403fbc:	6023      	str	r3, [r4, #0]
  403fbe:	f7fd fa87 	bl	4014d0 <_lseek>
  403fc2:	1c43      	adds	r3, r0, #1
  403fc4:	d000      	beq.n	403fc8 <_lseek_r+0x1c>
  403fc6:	bd70      	pop	{r4, r5, r6, pc}
  403fc8:	6823      	ldr	r3, [r4, #0]
  403fca:	2b00      	cmp	r3, #0
  403fcc:	d0fb      	beq.n	403fc6 <_lseek_r+0x1a>
  403fce:	6033      	str	r3, [r6, #0]
  403fd0:	bd70      	pop	{r4, r5, r6, pc}
  403fd2:	bf00      	nop
  403fd4:	20400b18 	.word	0x20400b18

00403fd8 <_read_r>:
  403fd8:	b570      	push	{r4, r5, r6, lr}
  403fda:	460d      	mov	r5, r1
  403fdc:	4c08      	ldr	r4, [pc, #32]	; (404000 <_read_r+0x28>)
  403fde:	4611      	mov	r1, r2
  403fe0:	4606      	mov	r6, r0
  403fe2:	461a      	mov	r2, r3
  403fe4:	4628      	mov	r0, r5
  403fe6:	2300      	movs	r3, #0
  403fe8:	6023      	str	r3, [r4, #0]
  403fea:	f7fc fcd5 	bl	400998 <_read>
  403fee:	1c43      	adds	r3, r0, #1
  403ff0:	d000      	beq.n	403ff4 <_read_r+0x1c>
  403ff2:	bd70      	pop	{r4, r5, r6, pc}
  403ff4:	6823      	ldr	r3, [r4, #0]
  403ff6:	2b00      	cmp	r3, #0
  403ff8:	d0fb      	beq.n	403ff2 <_read_r+0x1a>
  403ffa:	6033      	str	r3, [r6, #0]
  403ffc:	bd70      	pop	{r4, r5, r6, pc}
  403ffe:	bf00      	nop
  404000:	20400b18 	.word	0x20400b18

00404004 <__aeabi_uldivmod>:
  404004:	b953      	cbnz	r3, 40401c <__aeabi_uldivmod+0x18>
  404006:	b94a      	cbnz	r2, 40401c <__aeabi_uldivmod+0x18>
  404008:	2900      	cmp	r1, #0
  40400a:	bf08      	it	eq
  40400c:	2800      	cmpeq	r0, #0
  40400e:	bf1c      	itt	ne
  404010:	f04f 31ff 	movne.w	r1, #4294967295
  404014:	f04f 30ff 	movne.w	r0, #4294967295
  404018:	f000 b97a 	b.w	404310 <__aeabi_idiv0>
  40401c:	f1ad 0c08 	sub.w	ip, sp, #8
  404020:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404024:	f000 f806 	bl	404034 <__udivmoddi4>
  404028:	f8dd e004 	ldr.w	lr, [sp, #4]
  40402c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404030:	b004      	add	sp, #16
  404032:	4770      	bx	lr

00404034 <__udivmoddi4>:
  404034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404038:	468c      	mov	ip, r1
  40403a:	460d      	mov	r5, r1
  40403c:	4604      	mov	r4, r0
  40403e:	9e08      	ldr	r6, [sp, #32]
  404040:	2b00      	cmp	r3, #0
  404042:	d151      	bne.n	4040e8 <__udivmoddi4+0xb4>
  404044:	428a      	cmp	r2, r1
  404046:	4617      	mov	r7, r2
  404048:	d96d      	bls.n	404126 <__udivmoddi4+0xf2>
  40404a:	fab2 fe82 	clz	lr, r2
  40404e:	f1be 0f00 	cmp.w	lr, #0
  404052:	d00b      	beq.n	40406c <__udivmoddi4+0x38>
  404054:	f1ce 0c20 	rsb	ip, lr, #32
  404058:	fa01 f50e 	lsl.w	r5, r1, lr
  40405c:	fa20 fc0c 	lsr.w	ip, r0, ip
  404060:	fa02 f70e 	lsl.w	r7, r2, lr
  404064:	ea4c 0c05 	orr.w	ip, ip, r5
  404068:	fa00 f40e 	lsl.w	r4, r0, lr
  40406c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  404070:	0c25      	lsrs	r5, r4, #16
  404072:	fbbc f8fa 	udiv	r8, ip, sl
  404076:	fa1f f987 	uxth.w	r9, r7
  40407a:	fb0a cc18 	mls	ip, sl, r8, ip
  40407e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  404082:	fb08 f309 	mul.w	r3, r8, r9
  404086:	42ab      	cmp	r3, r5
  404088:	d90a      	bls.n	4040a0 <__udivmoddi4+0x6c>
  40408a:	19ed      	adds	r5, r5, r7
  40408c:	f108 32ff 	add.w	r2, r8, #4294967295
  404090:	f080 8123 	bcs.w	4042da <__udivmoddi4+0x2a6>
  404094:	42ab      	cmp	r3, r5
  404096:	f240 8120 	bls.w	4042da <__udivmoddi4+0x2a6>
  40409a:	f1a8 0802 	sub.w	r8, r8, #2
  40409e:	443d      	add	r5, r7
  4040a0:	1aed      	subs	r5, r5, r3
  4040a2:	b2a4      	uxth	r4, r4
  4040a4:	fbb5 f0fa 	udiv	r0, r5, sl
  4040a8:	fb0a 5510 	mls	r5, sl, r0, r5
  4040ac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4040b0:	fb00 f909 	mul.w	r9, r0, r9
  4040b4:	45a1      	cmp	r9, r4
  4040b6:	d909      	bls.n	4040cc <__udivmoddi4+0x98>
  4040b8:	19e4      	adds	r4, r4, r7
  4040ba:	f100 33ff 	add.w	r3, r0, #4294967295
  4040be:	f080 810a 	bcs.w	4042d6 <__udivmoddi4+0x2a2>
  4040c2:	45a1      	cmp	r9, r4
  4040c4:	f240 8107 	bls.w	4042d6 <__udivmoddi4+0x2a2>
  4040c8:	3802      	subs	r0, #2
  4040ca:	443c      	add	r4, r7
  4040cc:	eba4 0409 	sub.w	r4, r4, r9
  4040d0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4040d4:	2100      	movs	r1, #0
  4040d6:	2e00      	cmp	r6, #0
  4040d8:	d061      	beq.n	40419e <__udivmoddi4+0x16a>
  4040da:	fa24 f40e 	lsr.w	r4, r4, lr
  4040de:	2300      	movs	r3, #0
  4040e0:	6034      	str	r4, [r6, #0]
  4040e2:	6073      	str	r3, [r6, #4]
  4040e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040e8:	428b      	cmp	r3, r1
  4040ea:	d907      	bls.n	4040fc <__udivmoddi4+0xc8>
  4040ec:	2e00      	cmp	r6, #0
  4040ee:	d054      	beq.n	40419a <__udivmoddi4+0x166>
  4040f0:	2100      	movs	r1, #0
  4040f2:	e886 0021 	stmia.w	r6, {r0, r5}
  4040f6:	4608      	mov	r0, r1
  4040f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040fc:	fab3 f183 	clz	r1, r3
  404100:	2900      	cmp	r1, #0
  404102:	f040 808e 	bne.w	404222 <__udivmoddi4+0x1ee>
  404106:	42ab      	cmp	r3, r5
  404108:	d302      	bcc.n	404110 <__udivmoddi4+0xdc>
  40410a:	4282      	cmp	r2, r0
  40410c:	f200 80fa 	bhi.w	404304 <__udivmoddi4+0x2d0>
  404110:	1a84      	subs	r4, r0, r2
  404112:	eb65 0503 	sbc.w	r5, r5, r3
  404116:	2001      	movs	r0, #1
  404118:	46ac      	mov	ip, r5
  40411a:	2e00      	cmp	r6, #0
  40411c:	d03f      	beq.n	40419e <__udivmoddi4+0x16a>
  40411e:	e886 1010 	stmia.w	r6, {r4, ip}
  404122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404126:	b912      	cbnz	r2, 40412e <__udivmoddi4+0xfa>
  404128:	2701      	movs	r7, #1
  40412a:	fbb7 f7f2 	udiv	r7, r7, r2
  40412e:	fab7 fe87 	clz	lr, r7
  404132:	f1be 0f00 	cmp.w	lr, #0
  404136:	d134      	bne.n	4041a2 <__udivmoddi4+0x16e>
  404138:	1beb      	subs	r3, r5, r7
  40413a:	0c3a      	lsrs	r2, r7, #16
  40413c:	fa1f fc87 	uxth.w	ip, r7
  404140:	2101      	movs	r1, #1
  404142:	fbb3 f8f2 	udiv	r8, r3, r2
  404146:	0c25      	lsrs	r5, r4, #16
  404148:	fb02 3318 	mls	r3, r2, r8, r3
  40414c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404150:	fb0c f308 	mul.w	r3, ip, r8
  404154:	42ab      	cmp	r3, r5
  404156:	d907      	bls.n	404168 <__udivmoddi4+0x134>
  404158:	19ed      	adds	r5, r5, r7
  40415a:	f108 30ff 	add.w	r0, r8, #4294967295
  40415e:	d202      	bcs.n	404166 <__udivmoddi4+0x132>
  404160:	42ab      	cmp	r3, r5
  404162:	f200 80d1 	bhi.w	404308 <__udivmoddi4+0x2d4>
  404166:	4680      	mov	r8, r0
  404168:	1aed      	subs	r5, r5, r3
  40416a:	b2a3      	uxth	r3, r4
  40416c:	fbb5 f0f2 	udiv	r0, r5, r2
  404170:	fb02 5510 	mls	r5, r2, r0, r5
  404174:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  404178:	fb0c fc00 	mul.w	ip, ip, r0
  40417c:	45a4      	cmp	ip, r4
  40417e:	d907      	bls.n	404190 <__udivmoddi4+0x15c>
  404180:	19e4      	adds	r4, r4, r7
  404182:	f100 33ff 	add.w	r3, r0, #4294967295
  404186:	d202      	bcs.n	40418e <__udivmoddi4+0x15a>
  404188:	45a4      	cmp	ip, r4
  40418a:	f200 80b8 	bhi.w	4042fe <__udivmoddi4+0x2ca>
  40418e:	4618      	mov	r0, r3
  404190:	eba4 040c 	sub.w	r4, r4, ip
  404194:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404198:	e79d      	b.n	4040d6 <__udivmoddi4+0xa2>
  40419a:	4631      	mov	r1, r6
  40419c:	4630      	mov	r0, r6
  40419e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4041a2:	f1ce 0420 	rsb	r4, lr, #32
  4041a6:	fa05 f30e 	lsl.w	r3, r5, lr
  4041aa:	fa07 f70e 	lsl.w	r7, r7, lr
  4041ae:	fa20 f804 	lsr.w	r8, r0, r4
  4041b2:	0c3a      	lsrs	r2, r7, #16
  4041b4:	fa25 f404 	lsr.w	r4, r5, r4
  4041b8:	ea48 0803 	orr.w	r8, r8, r3
  4041bc:	fbb4 f1f2 	udiv	r1, r4, r2
  4041c0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4041c4:	fb02 4411 	mls	r4, r2, r1, r4
  4041c8:	fa1f fc87 	uxth.w	ip, r7
  4041cc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4041d0:	fb01 f30c 	mul.w	r3, r1, ip
  4041d4:	42ab      	cmp	r3, r5
  4041d6:	fa00 f40e 	lsl.w	r4, r0, lr
  4041da:	d909      	bls.n	4041f0 <__udivmoddi4+0x1bc>
  4041dc:	19ed      	adds	r5, r5, r7
  4041de:	f101 30ff 	add.w	r0, r1, #4294967295
  4041e2:	f080 808a 	bcs.w	4042fa <__udivmoddi4+0x2c6>
  4041e6:	42ab      	cmp	r3, r5
  4041e8:	f240 8087 	bls.w	4042fa <__udivmoddi4+0x2c6>
  4041ec:	3902      	subs	r1, #2
  4041ee:	443d      	add	r5, r7
  4041f0:	1aeb      	subs	r3, r5, r3
  4041f2:	fa1f f588 	uxth.w	r5, r8
  4041f6:	fbb3 f0f2 	udiv	r0, r3, r2
  4041fa:	fb02 3310 	mls	r3, r2, r0, r3
  4041fe:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404202:	fb00 f30c 	mul.w	r3, r0, ip
  404206:	42ab      	cmp	r3, r5
  404208:	d907      	bls.n	40421a <__udivmoddi4+0x1e6>
  40420a:	19ed      	adds	r5, r5, r7
  40420c:	f100 38ff 	add.w	r8, r0, #4294967295
  404210:	d26f      	bcs.n	4042f2 <__udivmoddi4+0x2be>
  404212:	42ab      	cmp	r3, r5
  404214:	d96d      	bls.n	4042f2 <__udivmoddi4+0x2be>
  404216:	3802      	subs	r0, #2
  404218:	443d      	add	r5, r7
  40421a:	1aeb      	subs	r3, r5, r3
  40421c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404220:	e78f      	b.n	404142 <__udivmoddi4+0x10e>
  404222:	f1c1 0720 	rsb	r7, r1, #32
  404226:	fa22 f807 	lsr.w	r8, r2, r7
  40422a:	408b      	lsls	r3, r1
  40422c:	fa05 f401 	lsl.w	r4, r5, r1
  404230:	ea48 0303 	orr.w	r3, r8, r3
  404234:	fa20 fe07 	lsr.w	lr, r0, r7
  404238:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40423c:	40fd      	lsrs	r5, r7
  40423e:	ea4e 0e04 	orr.w	lr, lr, r4
  404242:	fbb5 f9fc 	udiv	r9, r5, ip
  404246:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40424a:	fb0c 5519 	mls	r5, ip, r9, r5
  40424e:	fa1f f883 	uxth.w	r8, r3
  404252:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  404256:	fb09 f408 	mul.w	r4, r9, r8
  40425a:	42ac      	cmp	r4, r5
  40425c:	fa02 f201 	lsl.w	r2, r2, r1
  404260:	fa00 fa01 	lsl.w	sl, r0, r1
  404264:	d908      	bls.n	404278 <__udivmoddi4+0x244>
  404266:	18ed      	adds	r5, r5, r3
  404268:	f109 30ff 	add.w	r0, r9, #4294967295
  40426c:	d243      	bcs.n	4042f6 <__udivmoddi4+0x2c2>
  40426e:	42ac      	cmp	r4, r5
  404270:	d941      	bls.n	4042f6 <__udivmoddi4+0x2c2>
  404272:	f1a9 0902 	sub.w	r9, r9, #2
  404276:	441d      	add	r5, r3
  404278:	1b2d      	subs	r5, r5, r4
  40427a:	fa1f fe8e 	uxth.w	lr, lr
  40427e:	fbb5 f0fc 	udiv	r0, r5, ip
  404282:	fb0c 5510 	mls	r5, ip, r0, r5
  404286:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40428a:	fb00 f808 	mul.w	r8, r0, r8
  40428e:	45a0      	cmp	r8, r4
  404290:	d907      	bls.n	4042a2 <__udivmoddi4+0x26e>
  404292:	18e4      	adds	r4, r4, r3
  404294:	f100 35ff 	add.w	r5, r0, #4294967295
  404298:	d229      	bcs.n	4042ee <__udivmoddi4+0x2ba>
  40429a:	45a0      	cmp	r8, r4
  40429c:	d927      	bls.n	4042ee <__udivmoddi4+0x2ba>
  40429e:	3802      	subs	r0, #2
  4042a0:	441c      	add	r4, r3
  4042a2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4042a6:	eba4 0408 	sub.w	r4, r4, r8
  4042aa:	fba0 8902 	umull	r8, r9, r0, r2
  4042ae:	454c      	cmp	r4, r9
  4042b0:	46c6      	mov	lr, r8
  4042b2:	464d      	mov	r5, r9
  4042b4:	d315      	bcc.n	4042e2 <__udivmoddi4+0x2ae>
  4042b6:	d012      	beq.n	4042de <__udivmoddi4+0x2aa>
  4042b8:	b156      	cbz	r6, 4042d0 <__udivmoddi4+0x29c>
  4042ba:	ebba 030e 	subs.w	r3, sl, lr
  4042be:	eb64 0405 	sbc.w	r4, r4, r5
  4042c2:	fa04 f707 	lsl.w	r7, r4, r7
  4042c6:	40cb      	lsrs	r3, r1
  4042c8:	431f      	orrs	r7, r3
  4042ca:	40cc      	lsrs	r4, r1
  4042cc:	6037      	str	r7, [r6, #0]
  4042ce:	6074      	str	r4, [r6, #4]
  4042d0:	2100      	movs	r1, #0
  4042d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4042d6:	4618      	mov	r0, r3
  4042d8:	e6f8      	b.n	4040cc <__udivmoddi4+0x98>
  4042da:	4690      	mov	r8, r2
  4042dc:	e6e0      	b.n	4040a0 <__udivmoddi4+0x6c>
  4042de:	45c2      	cmp	sl, r8
  4042e0:	d2ea      	bcs.n	4042b8 <__udivmoddi4+0x284>
  4042e2:	ebb8 0e02 	subs.w	lr, r8, r2
  4042e6:	eb69 0503 	sbc.w	r5, r9, r3
  4042ea:	3801      	subs	r0, #1
  4042ec:	e7e4      	b.n	4042b8 <__udivmoddi4+0x284>
  4042ee:	4628      	mov	r0, r5
  4042f0:	e7d7      	b.n	4042a2 <__udivmoddi4+0x26e>
  4042f2:	4640      	mov	r0, r8
  4042f4:	e791      	b.n	40421a <__udivmoddi4+0x1e6>
  4042f6:	4681      	mov	r9, r0
  4042f8:	e7be      	b.n	404278 <__udivmoddi4+0x244>
  4042fa:	4601      	mov	r1, r0
  4042fc:	e778      	b.n	4041f0 <__udivmoddi4+0x1bc>
  4042fe:	3802      	subs	r0, #2
  404300:	443c      	add	r4, r7
  404302:	e745      	b.n	404190 <__udivmoddi4+0x15c>
  404304:	4608      	mov	r0, r1
  404306:	e708      	b.n	40411a <__udivmoddi4+0xe6>
  404308:	f1a8 0802 	sub.w	r8, r8, #2
  40430c:	443d      	add	r5, r7
  40430e:	e72b      	b.n	404168 <__udivmoddi4+0x134>

00404310 <__aeabi_idiv0>:
  404310:	4770      	bx	lr
  404312:	bf00      	nop
  404314:	68206425 	.word	0x68206425
  404318:	2d642520 	.word	0x2d642520
  40431c:	252d6425 	.word	0x252d6425
  404320:	203a2064 	.word	0x203a2064
  404324:	706d6554 	.word	0x706d6554
  404328:	74617265 	.word	0x74617265
  40432c:	20617275 	.word	0x20617275
  404330:	65746e49 	.word	0x65746e49
  404334:	20616e72 	.word	0x20616e72
  404338:	20436425 	.word	0x20436425
  40433c:	6425203a 	.word	0x6425203a
  404340:	000a0d20 	.word	0x000a0d20
  404344:	41202d2d 	.word	0x41202d2d
  404348:	20434546 	.word	0x20434546
  40434c:	706d6554 	.word	0x706d6554
  404350:	74617265 	.word	0x74617265
  404354:	20657275 	.word	0x20657275
  404358:	736e6553 	.word	0x736e6553
  40435c:	4520726f 	.word	0x4520726f
  404360:	706d6178 	.word	0x706d6178
  404364:	2d20656c 	.word	0x2d20656c
  404368:	2d0a0d2d 	.word	0x2d0a0d2d
  40436c:	4153202d 	.word	0x4153202d
  404370:	3037454d 	.word	0x3037454d
  404374:	4c50582d 	.word	0x4c50582d
  404378:	2d2d2044 	.word	0x2d2d2044
  40437c:	2d2d0a0d 	.word	0x2d2d0a0d
  404380:	6d6f4320 	.word	0x6d6f4320
  404384:	656c6970 	.word	0x656c6970
  404388:	41203a64 	.word	0x41203a64
  40438c:	32207270 	.word	0x32207270
  404390:	30322034 	.word	0x30322034
  404394:	31203731 	.word	0x31203731
  404398:	36353a39 	.word	0x36353a39
  40439c:	2032303a 	.word	0x2032303a
  4043a0:	000d2d2d 	.word	0x000d2d2d

004043a4 <_global_impure_ptr>:
  4043a4:	20400010 0000000a 33323130 37363534     ..@ ....01234567
  4043b4:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  4043c4:	37363534 62613938 66656463 00000000     456789abcdef....
  4043d4:	6c756e28 0000296c                       (null)..

004043dc <blanks.7202>:
  4043dc:	20202020 20202020 20202020 20202020                     

004043ec <zeroes.7203>:
  4043ec:	30303030 30303030 30303030 30303030     0000000000000000
  4043fc:	00000043 49534f50 00000058 0000002e     C...POSIX.......

0040440c <_ctype_>:
  40440c:	20202000 20202020 28282020 20282828     .         ((((( 
  40441c:	20202020 20202020 20202020 20202020                     
  40442c:	10108820 10101010 10101010 10101010      ...............
  40443c:	04040410 04040404 10040404 10101010     ................
  40444c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40445c:	01010101 01010101 01010101 10101010     ................
  40446c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40447c:	02020202 02020202 02020202 10101010     ................
  40448c:	00000020 00000000 00000000 00000000      ...............
	...

00404510 <_init>:
  404510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404512:	bf00      	nop
  404514:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404516:	bc08      	pop	{r3}
  404518:	469e      	mov	lr, r3
  40451a:	4770      	bx	lr

0040451c <__init_array_start>:
  40451c:	00402651 	.word	0x00402651

00404520 <__frame_dummy_init_array_entry>:
  404520:	00400165                                e.@.

00404524 <_fini>:
  404524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404526:	bf00      	nop
  404528:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40452a:	bc08      	pop	{r3}
  40452c:	469e      	mov	lr, r3
  40452e:	4770      	bx	lr

00404530 <__fini_array_start>:
  404530:	00400141 	.word	0x00400141
