
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.435348                       # Number of seconds simulated
sim_ticks                                435348375500                       # Number of ticks simulated
final_tick                               1141415176000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 118127                       # Simulator instruction rate (inst/s)
host_op_rate                                   125321                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25713193                       # Simulator tick rate (ticks/s)
host_mem_usage                                3443044                       # Number of bytes of host memory used
host_seconds                                 16930.93                       # Real time elapsed on the host
sim_insts                                  2000000006                       # Number of instructions simulated
sim_ops                                    2121795553                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        90880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     25499584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25590464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        90880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         90880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8939712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8939712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       398431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              399851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        139683                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             139683                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       208752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     58572825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              58781577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       208752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           208752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20534617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20534617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20534617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       208752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     58572825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             79316194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      399851                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     139683                       # Number of write requests accepted
system.mem_ctrls.readBursts                    399851                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   139683                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               25571840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8938688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25590464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8939712                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    291                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            26171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9261                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  435347273000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                399851                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               139683                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  339863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       148069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    233.070150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.450668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   268.853704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        61000     41.20%     41.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        53053     35.83%     77.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7720      5.21%     82.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6394      4.32%     86.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3065      2.07%     88.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2806      1.90%     90.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2801      1.89%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2123      1.43%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9107      6.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       148069                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.396964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.106300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    313.754690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          8192     99.48%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            9      0.11%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            5      0.06%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            6      0.07%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            4      0.05%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.01%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.01%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.01%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            3      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            5      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            3      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8235                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.960170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.928751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.037606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4342     52.73%     52.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               91      1.11%     53.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3630     44.08%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              138      1.68%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.36%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8235                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  13004160500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             20495910500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1997800000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32546.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51296.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        58.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     58.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   275738                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  115419                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     806894.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                554785140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                294875295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1418689440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              363531240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         26782938000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          10189015620                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1202921760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     85108565040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     30322574880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      38297099415                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           194543480370                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            446.868509                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         409851829750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1998997000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   11370192000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 144245939000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  78965954750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   12125882250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 186641410500                       # Time in different power states
system.mem_ctrls_1.actEnergy                502434660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                267046560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1434168960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              365530500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         23007204480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8984128530                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            962506560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     76406206890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     24925188960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      46165142745                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           183029514405                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            420.420805                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         413117786750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1529286750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    9763694000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 180650880250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  64910480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   10936593000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 167557441500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1141415176000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           6759881                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           385590647                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6760905                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.032401                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.143379                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.856621                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000140                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999860                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          705                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         812497929                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        812497929                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    267151836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       267151836                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    118018313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      118018313                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data            6                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    385170149                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        385170149                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    385170149                       # number of overall hits
system.cpu.dcache.overall_hits::total       385170149                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     16642598                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16642598                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1056265                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1056265                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     17698863                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17698863                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     17698863                       # number of overall misses
system.cpu.dcache.overall_misses::total      17698863                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 220581139000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 220581139000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  68745135199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  68745135199                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 289326274199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 289326274199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 289326274199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 289326274199                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    283794434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    283794434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    119074578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119074578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    402869012                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    402869012                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    402869012                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    402869012                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.058643                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058643                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.008871                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008871                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.043932                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043932                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.043932                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043932                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 13254.008719                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13254.008719                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 65083.227409                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65083.227409                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 66666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 16347.167284                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16347.167284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 16347.167284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16347.167284                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       332888                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1151                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28722                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.590001                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets         1151                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3605678                       # number of writebacks
system.cpu.dcache.writebacks::total           3605678                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     10078609                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     10078609                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       860376                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       860376                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     10938985                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10938985                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     10938985                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10938985                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      6563989                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6563989                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       195889                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       195889                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      6759878                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6759878                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      6759878                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6759878                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 104913089500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 104913089500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  10974560967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10974560967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       197000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       197000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 115887650467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 115887650467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 115887650467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 115887650467                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.023129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001645                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001645                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.016779                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016779                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.016779                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016779                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 15983.129999                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15983.129999                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 56024.386091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56024.386091                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 65666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 17143.452954                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17143.452954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 17143.452954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17143.452954                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1994                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1047158405                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2506                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          417860.496808                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   250.151010                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   261.848990                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.488576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.511424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         541657330                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        541657330                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    270825424                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       270825424                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    270825424                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        270825424                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    270825424                       # number of overall hits
system.cpu.icache.overall_hits::total       270825424                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         2244                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2244                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         2244                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2244                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         2244                       # number of overall misses
system.cpu.icache.overall_misses::total          2244                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    185785999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185785999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    185785999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185785999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    185785999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185785999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    270827668                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    270827668                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    270827668                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    270827668                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    270827668                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    270827668                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 82792.334670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82792.334670                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 82792.334670                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82792.334670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 82792.334670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82792.334670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          136                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          136                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1994                       # number of writebacks
system.cpu.icache.writebacks::total              1994                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          250                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          250                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          250                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          250                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          250                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          250                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1994                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1994                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1994                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1994                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1994                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1994                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    160555000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160555000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    160555000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160555000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    160555000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160555000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 80519.057172                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80519.057172                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 80519.057172                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80519.057172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 80519.057172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80519.057172                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    401369                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    22919951                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    434137                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     52.794282                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       64.425437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          8.327876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8748.555867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    47.213087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 23899.477733                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.266985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.729354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3712                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28644                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 108540065                       # Number of tag accesses
system.l2.tags.data_accesses                108540065                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3605678                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3605678                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1992                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1992                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data        97657                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 97657                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst          571                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                571                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      6263791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6263791                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst           571                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       6361448                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6362019                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst          571                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      6361448                       # number of overall hits
system.l2.overall_hits::total                 6362019                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        98233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               98233                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         1423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1423                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       300200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          300200                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         1423                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       398433                       # number of demand (read+write) misses
system.l2.demand_misses::total                 399856                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1423                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       398433                       # number of overall misses
system.l2.overall_misses::total                399856                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   9649259500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9649259500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    151400500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151400500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  28963929500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28963929500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    151400500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  38613189000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      38764589500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    151400500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  38613189000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     38764589500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3605678                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3605678                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1992                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1992                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       195890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            195890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst         1994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      6563991                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6563991                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1994                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      6759881                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6761875                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1994                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      6759881                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6761875                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.501470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.501470                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.713641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.713641                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.045734                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045734                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.713641                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.058941                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059134                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.713641                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.058941                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059134                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 98228.288864                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98228.288864                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 106395.291637                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106395.291637                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 96482.110260                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96482.110260                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 106395.291637                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 96912.627719                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96946.374445                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 106395.291637                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 96912.627719                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96946.374445                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               139683                       # number of writebacks
system.l2.writebacks::total                    139683                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data        98233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          98233                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         1420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1420                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       300198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       300198                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       398431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            399851                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       398431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           399851                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8666929500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8666929500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    136993500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    136993500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  25961644500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25961644500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    136993500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  34628574000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34765567500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    136993500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  34628574000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34765567500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.501470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.501470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.712136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.712136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.045734                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045734                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.712136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.058941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059133                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.712136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.058941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059133                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 88228.288864                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88228.288864                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 96474.295775                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96474.295775                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 86481.737054                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86481.737054                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 96474.295775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 86912.348688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86946.306249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 96474.295775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 86912.348688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86946.306249                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        799593                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       399803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             301618                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       139683                       # Transaction distribution
system.membus.trans_dist::CleanEvict           260059                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98233                       # Transaction distribution
system.membus.trans_dist::ReadExResp            98233                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        301618                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1199444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1199444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34530176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34530176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            399851                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  399851    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              399851                       # Request fanout histogram
system.membus.reqLayer0.occupancy           679162500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1076719750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        49010242                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     45289502                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4558999                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     32954934                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        19648246                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     59.621561                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          304695                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        14873                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         1687                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        13186                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted          105                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1141415176000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                870696753                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    273633944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1105818329                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            49010242                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     19954628                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             592297112                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         9141744                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          136                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         270827668                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1420251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    870502078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.287775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.283272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        348145262     39.99%     39.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        203114032     23.33%     63.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         39831202      4.58%     67.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        279411582     32.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    870502078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.056289                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.270038                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        250164642                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     119242041                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         480359645                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      16167835                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4567905                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     17536071                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          3465                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1089812240                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      12278102                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4567905                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        265740542                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        65106753                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         3419                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         479723168                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      55360283                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1075066793                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       6169009                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      10783362                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         583717                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       31672714                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       12438701                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents           71                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1563866507                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8454975277                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    705581946                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    947207941                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1471139075                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         92727350                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts           22                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           24                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          32467810                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    304001459                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    123292960                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      4850869                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2447561                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1068841165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           41                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1049680284                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1521211                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     57974451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    171882019                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    870502078                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.205833                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.220046                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    340221102     39.08%     39.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    201369710     23.13%     62.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    174618810     20.06%     82.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    127238358     14.62%     96.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18455260      2.12%     99.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      8176555      0.94%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       320092      0.04%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        84015      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        18176      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    870502078                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        18453049     27.45%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           3644      0.01%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv              15      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd     11246788     16.73%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       313013      0.47%     44.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt       230017      0.34%     44.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv       128570      0.19%     45.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      1871876      2.78%     47.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      7612275     11.32%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      1518782      2.26%     61.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt      3271196      4.87%     66.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       18692607     27.80%     94.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3888454      5.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     200337689     19.09%     19.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       433618      0.04%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            31      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     19.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    175927947     16.76%     35.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     18805315      1.79%     37.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4290096      0.41%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv     15917432      1.52%     39.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     25095055      2.39%     41.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult    128964547     12.29%     54.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     43074334      4.10%     58.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt     15632111      1.49%     59.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     74553869      7.10%     66.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     23066940      2.20%     69.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    225616379     21.49%     90.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     97964921      9.33%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1049680284                       # Type of FU issued
system.switch_cpus.iq.rate                   1.205564                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            67230286                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.064048                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   1547495941                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    379737336                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    307787670                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1491118196                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    747092278                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    729877630                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      358285868                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       758624702                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     11573301                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     22045917                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        30826                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        14088                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4152715                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2603                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        67653                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4567905                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        23153601                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      11910810                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1068841226                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     304001459                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    123292960                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           22                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          81680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      11718604                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        14088                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2339380                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2437364                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4776744                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1041520370                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     295513681                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      8159908                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    20                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            415807880                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         40031417                       # Number of branches executed
system.switch_cpus.iew.exec_stores          120294199                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.196192                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1037920012                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1037665300                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         491443846                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         668285789                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.191764                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.735380                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     51612468                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           27                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4556032                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    861647392                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.173179                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.069462                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    542974054     63.02%     63.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     71266844      8.27%     71.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    100846710     11.70%     82.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     63679389      7.39%     90.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     13547136      1.57%     91.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     15944259      1.85%     93.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4180558      0.49%     94.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      5792422      0.67%     94.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     43416020      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    861647392                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000019                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1010866732                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              401095779                       # Number of memory references committed
system.switch_cpus.commit.loads             281955534                       # Number of loads committed
system.switch_cpus.commit.membars                  12                       # Number of memory barriers committed
system.switch_cpus.commit.branches           37219807                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          728430353                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         550203137                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       160940                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    183214808     18.12%     18.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       425768      0.04%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           21      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    175724153     17.38%     35.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     35.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     18365572      1.82%     37.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4212182      0.42%     37.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv     15915490      1.57%     39.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     24475261      2.42%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult    128865138     12.75%     54.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     42940452      4.25%     58.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt     15632108      1.55%     60.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     59220798      5.86%     66.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     21209412      2.10%     68.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    222734736     22.03%     90.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     97930833      9.69%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1010866732                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      43416020                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1880710455                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2133825273                       # The number of ROB writes
system.switch_cpus.timesIdled                    1884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  194675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000005                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1010866718                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.870697                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.870697                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.148505                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.148505                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        671989087                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       202792659                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         934901205                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        617527653                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4024906875                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        287532710                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      5963795641                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      401650826                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     13523750                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6761876                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6413                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1627                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1627                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1141415176000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6565985                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3745361                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1994                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3415889                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           195890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          195890                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1994                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6563991                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20279643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20285625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       255232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    663395776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              663651008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          401369                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8939712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7163244                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001123                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033485                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7155203     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8041      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7163244                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10369547000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2995990                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10139823995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
