Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Fri Apr 10 01:40:51 2015
| Host         : Jeronimo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Ex65_fixe_control_sets_placed.rpt
| Design       : Ex65_fixe
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    34 |
| Minimum Number of register sites lost to control set restrictions |     2 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             334 |           96 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             256 |           86 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------+------------------+------------------+----------------+
|    Clock Signal   |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG    | n_0_bigNumber[223]_i_1 |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[103]_i_1 |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[111]_i_1 |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[119]_i_1 |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[127]_i_1 |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[135]_i_1 |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[143]_i_1 |                  |                6 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[151]_i_1 |                  |                5 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[159]_i_1 |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[15]_i_1  |                  |                3 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[167]_i_1 |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[175]_i_1 |                  |                3 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[183]_i_1 |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[191]_i_1 |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[199]_i_1 |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[207]_i_1 |                  |                3 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[215]_i_1 |                  |                3 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[231]_i_1 |                  |                3 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[239]_i_1 |                  |                4 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[23]_i_1  |                  |                3 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[247]_i_1 |                  |                3 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[255]_i_1 |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[31]_i_1  |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[39]_i_1  |                  |                3 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[47]_i_1  |                  |                4 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[55]_i_1  |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[63]_i_1  |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[71]_i_1  |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[79]_i_1  |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[7]_i_1   |                  |                3 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[87]_i_1  |                  |                2 |              8 |
|  clk_IBUF_BUFG    | n_0_bigNumber[95]_i_1  |                  |                4 |              8 |
|  clk_IBUF_BUFG    |                        |                  |               21 |             78 |
|  divided_clk_BUFG |                        |                  |               75 |            256 |
+-------------------+------------------------+------------------+------------------+----------------+


