// Seed: 3492517935
module module_0 (
    input wand id_0,
    input tri id_1,
    output tri0 id_2,
    output tri0 id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    input wire id_8,
    output supply0 id_9
);
  assign id_3 = 1 ? id_7 : 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    output supply0 id_3,
    output wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    output wand id_7,
    input supply1 id_8,
    input uwire id_9,
    input wire id_10,
    output wand id_11,
    output supply1 id_12,
    input wand id_13,
    input tri id_14,
    output uwire id_15,
    input supply1 id_16,
    input uwire id_17,
    output wire id_18
);
  wire id_20;
  xor primCall (id_15, id_17, id_20, id_0, id_10, id_6, id_14, id_8, id_13);
  module_0 modCall_1 (
      id_14,
      id_14,
      id_15,
      id_4,
      id_6,
      id_6,
      id_6,
      id_9,
      id_9,
      id_15
  );
endmodule
