/home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/MAC/spike_MAC_pip.sv {2 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/MAC/spike_MAC_pip.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
** Warning: /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/MAC/spike_MAC_pip.sv(5): (vlog-13314) Defaulting port 'matrix' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling package spike_MAC_pip_sv_unit
-- Compiling module spike_MAC_pip
** Warning: /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/MAC/spike_MAC_pip.sv(5): (vlog-13314) Defaulting port 'matrix' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	spike_MAC_pip

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/sram_1kb_64x128x32.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/sram_1kb_64x128x32.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module invRow
-- Compiling module invCol
-- Compiling module rowDecoder
-- Compiling module colDecoder
-- Compiling module columnMux
-- Compiling module sram_1kb_64x128x32

Top level modules:
	sram_1kb_64x128x32

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/inverter_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/inverter_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module inverter_compiler

Top level modules:
	inverter_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/sram_cell_6t_5.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/sram_cell_6t_5.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sram_cell_6t_5

Top level modules:
	sram_cell_6t_5

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/write_driver_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/write_driver_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module write_driver_compiler

Top level modules:
	write_driver_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/INVC.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/INVC.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module INVC

Top level modules:
	INVC

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/scanchain/ShiftRegN.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/scanchain/ShiftRegN.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module ShiftRegN

Top level modules:
	ShiftRegN

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_sims/CSA/RCA/RCA_tb.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_sims/CSA/RCA/RCA_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module RCA_tb

Top level modules:
	RCA_tb

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/sense_amp_clocked_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/sense_amp_clocked_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sense_amp_clocked_compiler

Top level modules:
	sense_amp_clocked_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/INVD.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/INVD.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module INVD

Top level modules:
	INVD

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/CSA/RCA/FA/FA.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/CSA/RCA/FA/FA.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module FA

Top level modules:
	FA

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/muxTrans.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/muxTrans.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module muxTrans

Top level modules:
	muxTrans

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/sram_2kb_128x128x32.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/sram_2kb_128x128x32.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module invRow
-- Compiling module invCol
-- Compiling module rowDecoder
-- Compiling module colDecoder
-- Compiling module columnMux
-- Compiling module sram_2kb_128x128x32

Top level modules:
	sram_2kb_128x128x32

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/precharge_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/precharge_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module precharge_compiler

Top level modules:
	precharge_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/CSA/RCA/RCA.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/CSA/RCA/RCA.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package RCA_sv_unit
-- Compiling module RCA

Top level modules:
	RCA

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/NANDC.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/NANDC.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module NANDC2x1

Top level modules:
	NANDC2x1

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/spi/spi_master.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/spi/spi_master.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module SPI_Master

Top level modules:
	SPI_Master

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/sram_cell_6t_5.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/sram_cell_6t_5.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sram_cell_6t_5

Top level modules:
	sram_cell_6t_5

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/DPE_params.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/DPE_params.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package DPE_params_sv_unit

Top level modules:
	--none--

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/INVC.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/INVC.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module INVC

Top level modules:
	INVC

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/write_driver_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/write_driver_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module write_driver_compiler

Top level modules:
	write_driver_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/CSA/CSA_8.sv {2 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/CSA/CSA_8.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
** Warning: /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/CSA/CSA_8.sv(7): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling package CSA_8_sv_unit
-- Compiling module CSA_8
** Warning: /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/CSA/CSA_8.sv(7): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	CSA_8

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/MAC/spike_MAC.sv {2 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/MAC/spike_MAC.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
** Warning: /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/MAC/spike_MAC.sv(5): (vlog-13314) Defaulting port 'matrix' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling package spike_MAC_sv_unit
-- Compiling module spike_MAC
** Warning: /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/MAC/spike_MAC.sv(5): (vlog-13314) Defaulting port 'matrix' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	spike_MAC

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/MAC/spike_MAC_wrapper.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/MAC/spike_MAC_wrapper.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package spike_MAC_wrapper_sv_unit
-- Compiling module spike_MAC_wrapper

Top level modules:
	spike_MAC_wrapper

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/INVD.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/INVD.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module INVD

Top level modules:
	INVD

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/sense_amp_clocked_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/sense_amp_clocked_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sense_amp_clocked_compiler

Top level modules:
	sense_amp_clocked_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/muxTrans.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/muxTrans.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module muxTrans

Top level modules:
	muxTrans

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/inverter_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/inverter_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module inverter_compiler

Top level modules:
	inverter_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/precharge_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/precharge_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module precharge_compiler

Top level modules:
	precharge_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_sims/spi/spi_slave_tb.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_sims/spi/spi_slave_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module SPI_Slave_TB

Top level modules:
	SPI_Slave_TB

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_design_compiler/DPE_pnr_update.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_design_compiler/DPE_pnr_update.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module ShiftRegN_N41
-- Compiling module RegPLoad_N40
-- Compiling module ShiftRegPLoad_N1024
-- Compiling module SPI_Slave_SPI_MODE0
-- Compiling module FA_63
-- Compiling module FA_62
-- Compiling module FA_61
-- Compiling module FA_60
-- Compiling module FA_59
-- Compiling module FA_58
-- Compiling module FA_57
-- Compiling module FA_56
-- Compiling module RCA_7
-- Compiling module CSA_8_7
-- Compiling module FA_55
-- Compiling module FA_54
-- Compiling module FA_53
-- Compiling module FA_52
-- Compiling module FA_51
-- Compiling module FA_50
-- Compiling module FA_49
-- Compiling module FA_48
-- Compiling module RCA_6
-- Compiling module CSA_8_6
-- Compiling module FA_47
-- Compiling module FA_46
-- Compiling module FA_45
-- Compiling module FA_44
-- Compiling module FA_43
-- Compiling module FA_42
-- Compiling module FA_41
-- Compiling module FA_40
-- Compiling module RCA_5
-- Compiling module CSA_8_5
-- Compiling module FA_39
-- Compiling module FA_38
-- Compiling module FA_37
-- Compiling module FA_36
-- Compiling module FA_35
-- Compiling module FA_34
-- Compiling module FA_33
-- Compiling module FA_32
-- Compiling module RCA_4
-- Compiling module CSA_8_4
-- Compiling module FA_31
-- Compiling module FA_30
-- Compiling module FA_29
-- Compiling module FA_28
-- Compiling module FA_27
-- Compiling module FA_26
-- Compiling module FA_25
-- Compiling module FA_24
-- Compiling module RCA_3
-- Compiling module CSA_8_3
-- Compiling module FA_23
-- Compiling module FA_22
-- Compiling module FA_21
-- Compiling module FA_20
-- Compiling module FA_19
-- Compiling module FA_18
-- Compiling module FA_17
-- Compiling module FA_16
-- Compiling module RCA_2
-- Compiling module CSA_8_2
-- Compiling module FA_15
-- Compiling module FA_14
-- Compiling module FA_13
-- Compiling module FA_12
-- Compiling module FA_11
-- Compiling module FA_10
-- Compiling module FA_9
-- Compiling module FA_8
-- Compiling module RCA_1
-- Compiling module CSA_8_1
-- Compiling module FA_7
-- Compiling module FA_6
-- Compiling module FA_5
-- Compiling module FA_4
-- Compiling module FA_3
-- Compiling module FA_2
-- Compiling module FA_1
-- Compiling module FA_0
-- Compiling module RCA_0
-- Compiling module CSA_8_0
-- Compiling module spike_MAC
-- Compiling module DPE

Top level modules:
	DPE

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/NANDC.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/NANDC.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module NANDC2x1

Top level modules:
	NANDC2x1

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/scanchain/ShiftRegPLoad.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/scanchain/ShiftRegPLoad.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module ShiftRegPLoad

Top level modules:
	ShiftRegPLoad

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/spi/spi_slave.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/spi/spi_slave.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module SPI_Slave

Top level modules:
	SPI_Slave

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_sims/MAC/spike_MAC_tb.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_sims/MAC/spike_MAC_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package spike_MAC_tb_sv_unit
-- Compiling module spike_MAC_tb

Top level modules:
	spike_MAC_tb

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_sims/MAC/spike_MAC_wrapper_tb.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_sims/MAC/spike_MAC_wrapper_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package spike_MAC_wrapper_tb_sv_unit
-- Compiling module spike_MAC_wrapper_tb

Top level modules:
	spike_MAC_wrapper_tb

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_sims/CSA/CSA_8_tb.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_sims/CSA/CSA_8_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package CSA_8_tb_sv_unit
-- Compiling module CSA_8_tb

Top level modules:
	CSA_8_tb

} {} {}} /research/seneca/RAVENS_10LPe/LibraryData/stdlib_10lpe/stdlib_10lpe.v {1 {vlog -work work -vopt -stats=none /research/seneca/RAVENS_10LPe/LibraryData/stdlib_10lpe/stdlib_10lpe.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module addf_x1
-- Compiling module addf_x2
-- Compiling module addf_x4
-- Compiling module addf_x8
-- Compiling module addfi_x1
-- Compiling module addfi_x2
-- Compiling module addfi_x4
-- Compiling module addfi_x8
-- Compiling module addh_x1
-- Compiling module addh_x2
-- Compiling module addh_x4
-- Compiling module addh_x8
-- Compiling module and2_x1
-- Compiling module and2_x2
-- Compiling module and2_x4
-- Compiling module and2_x8
-- Compiling module and3_x1
-- Compiling module and3_x2
-- Compiling module and3_x4
-- Compiling module and3_x8
-- Compiling module and4_x1
-- Compiling module and4_x2
-- Compiling module and4_x4
-- Compiling module and4_x8
-- Compiling module aoi21_x1
-- Compiling module aoi21_x2
-- Compiling module aoi21_x4
-- Compiling module aoi21_x8
-- Compiling module aoi22_x1
-- Compiling module aoi22_x2
-- Compiling module aoi22_x4
-- Compiling module aoi22_x8
-- Compiling module aoi2bb1_x1
-- Compiling module aoi2bb1_x2
-- Compiling module aoi2bb1_x4
-- Compiling module aoi2bb1_x8
-- Compiling module aoi2bb2_x1
-- Compiling module aoi2bb2_x2
-- Compiling module aoi2bb2_x4
-- Compiling module aoi2bb2_x8
-- Compiling module buf_x1
-- Compiling module buf_x16
-- Compiling module buf_x2
-- Compiling module buf_x32
-- Compiling module buf_x4
-- Compiling module buf_x64
-- Compiling module buf_x8
-- Compiling module bufz_x1
-- Compiling module bufz_x16
-- Compiling module bufz_x2
-- Compiling module bufz_x4
-- Compiling module bufz_x8
-- Compiling module ff_ref_x1
-- Compiling module ff_x1
-- Compiling module ff_x2
-- Compiling module ffhq_x1
-- Compiling module ffr_x1
-- Compiling module ffrhq_x1
-- Compiling module ffrs_x1
-- Compiling module fft_x1
-- Compiling module ffthq_x1
-- Compiling module fftr_x1
-- Compiling module fftrhq_x1
-- Compiling module inv_x1
-- Compiling module inv_x16
-- Compiling module inv_x2
-- Compiling module inv_x32
-- Compiling module inv_x4
-- Compiling module inv_x64
-- Compiling module inv_x8
-- Compiling module invz_x1
-- Compiling module invz_x16
-- Compiling module invz_x2
-- Compiling module invz_x4
-- Compiling module invz_x8
-- Compiling module latchgd_x1
-- Compiling module latchgd_x2
-- Compiling module latchgd_x4
-- Compiling module latchgd_x8
-- Compiling module mx2_x1
-- Compiling module mx2_x2
-- Compiling module mx2_x4
-- Compiling module mx2_x8
-- Compiling module mxi2_x1
-- Compiling module mxi2_x2
-- Compiling module mxi2_x4
-- Compiling module mxi2_x8
-- Compiling module nand2_x1
-- Compiling module nand2_x2
-- Compiling module nand2_x4
-- Compiling module nand2_x8
-- Compiling module nand2b_x1
-- Compiling module nand2b_x2
-- Compiling module nand2b_x4
-- Compiling module nand2b_x8
-- Compiling module nand3_x1
-- Compiling module nand3_x2
-- Compiling module nand3_x4
-- Compiling module nand3_x8
-- Compiling module nand3b_x1
-- Compiling module nand3b_x2
-- Compiling module nand3b_x4
-- Compiling module nand3b_x8
-- Compiling module nand4_x1
-- Compiling module nand4_x2
-- Compiling module nand4_x4
-- Compiling module nand4_x8
-- Compiling module nand4b_x1
-- Compiling module nand4b_x2
-- Compiling module nand4b_x4
-- Compiling module nand4b_x8
-- Compiling module nand4bb_x1
-- Compiling module nand4bb_x2
-- Compiling module nand4bb_x4
-- Compiling module nand4bb_x8
-- Compiling module nor2_x1
-- Compiling module nor2_x2
-- Compiling module nor2_x4
-- Compiling module nor2_x8
-- Compiling module nor2b_x1
-- Compiling module nor2b_x2
-- Compiling module nor2b_x4
-- Compiling module nor2b_x8
-- Compiling module nor3_x1
-- Compiling module nor3_x2
-- Compiling module nor3_x4
-- Compiling module nor3_x8
-- Compiling module nor3b_x1
-- Compiling module nor3b_x2
-- Compiling module nor3b_x4
-- Compiling module nor3b_x8
-- Compiling module oai21_x1
-- Compiling module oai21_x2
-- Compiling module oai21_x4
-- Compiling module oai21_x8
-- Compiling module oai22_x1
-- Compiling module oai22_x2
-- Compiling module oai22_x4
-- Compiling module oai22_x8
-- Compiling module oai2bb1_x1
-- Compiling module oai2bb1_x2
-- Compiling module oai2bb1_x4
-- Compiling module oai2bb1_x8
-- Compiling module oai2bb2_x1
-- Compiling module oai2bb2_x2
-- Compiling module oai2bb2_x4
-- Compiling module oai2bb2_x8
-- Compiling module or2_x1
-- Compiling module or2_x2
-- Compiling module or2_x4
-- Compiling module or2_x8
-- Compiling module or3_x1
-- Compiling module or3_x2
-- Compiling module or3_x4
-- Compiling module or3_x8
-- Compiling module tiehi
-- Compiling module tielo
-- Compiling module xnor2_x1
-- Compiling module xnor2_x2
-- Compiling module xnor2_x4
-- Compiling module xnor2_x8
-- Compiling module xnor3_alt_x1
-- Compiling module xnor3_alt_x2
-- Compiling module xnor3_alt_x4
-- Compiling module xnor3_alt_x8
-- Compiling module xnor3_x1
-- Compiling module xnor3_x2
-- Compiling module xnor3_x4
-- Compiling module xnor3_x8
-- Compiling module xnor4_alt_x1
-- Compiling module xnor4_alt_x2
-- Compiling module xnor4_alt_x4
-- Compiling module xnor4_alt_x8
-- Compiling module xor2_x1
-- Compiling module xor2_x2
-- Compiling module xor2_x4
-- Compiling module xor2_x8
-- Compiling module xor3_alt_x1
-- Compiling module xor3_alt_x2
-- Compiling module xor3_alt_x4
-- Compiling module xor3_alt_x8
-- Compiling module xor3_x1
-- Compiling module xor3_x2
-- Compiling module xor3_x4
-- Compiling module xor3_x8
-- Compiling module xor4_alt_x1
-- Compiling module xor4_alt_x2
-- Compiling module xor4_alt_x4
-- Compiling module xor4_alt_x8
-- Compiling UDP altos_latch
-- Compiling UDP altos_dff_err
-- Compiling UDP altos_dff
-- Compiling UDP altos_dff_r_err
-- Compiling UDP altos_dff_r
-- Compiling UDP altos_dff_s_err
-- Compiling UDP altos_dff_s
-- Compiling UDP altos_dff_sr_err
-- Compiling UDP altos_dff_sr_0
-- Compiling UDP altos_dff_sr_1
-- Compiling UDP altos_latch_r
-- Compiling UDP altos_latch_s
-- Compiling UDP altos_latch_sr_0
-- Compiling UDP altos_latch_sr_1

Top level modules:
	addf_x1
	addf_x2
	addf_x4
	addf_x8
	addfi_x1
	addfi_x2
	addfi_x4
	addfi_x8
	addh_x1
	addh_x2
	addh_x4
	addh_x8
	and2_x1
	and2_x2
	and2_x4
	and2_x8
	and3_x1
	and3_x2
	and3_x4
	and3_x8
	and4_x1
	and4_x2
	and4_x4
	and4_x8
	aoi21_x1
	aoi21_x2
	aoi21_x4
	aoi21_x8
	aoi22_x1
	aoi22_x2
	aoi22_x4
	aoi22_x8
	aoi2bb1_x1
	aoi2bb1_x2
	aoi2bb1_x4
	aoi2bb1_x8
	aoi2bb2_x1
	aoi2bb2_x2
	aoi2bb2_x4
	aoi2bb2_x8
	buf_x1
	buf_x16
	buf_x2
	buf_x32
	buf_x4
	buf_x64
	buf_x8
	bufz_x1
	bufz_x16
	bufz_x2
	bufz_x4
	bufz_x8
	ff_ref_x1
	ff_x1
	ff_x2
	ffhq_x1
	ffr_x1
	ffrhq_x1
	ffrs_x1
	fft_x1
	ffthq_x1
	fftr_x1
	fftrhq_x1
	inv_x1
	inv_x16
	inv_x2
	inv_x32
	inv_x4
	inv_x64
	inv_x8
	invz_x1
	invz_x16
	invz_x2
	invz_x4
	invz_x8
	latchgd_x1
	latchgd_x2
	latchgd_x4
	latchgd_x8
	mx2_x1
	mx2_x2
	mx2_x4
	mx2_x8
	mxi2_x1
	mxi2_x2
	mxi2_x4
	mxi2_x8
	nand2_x1
	nand2_x2
	nand2_x4
	nand2_x8
	nand2b_x1
	nand2b_x2
	nand2b_x4
	nand2b_x8
	nand3_x1
	nand3_x2
	nand3_x4
	nand3_x8
	nand3b_x1
	nand3b_x2
	nand3b_x4
	nand3b_x8
	nand4_x1
	nand4_x2
	nand4_x4
	nand4_x8
	nand4b_x1
	nand4b_x2
	nand4b_x4
	nand4b_x8
	nand4bb_x1
	nand4bb_x2
	nand4bb_x4
	nand4bb_x8
	nor2_x1
	nor2_x2
	nor2_x4
	nor2_x8
	nor2b_x1
	nor2b_x2
	nor2b_x4
	nor2b_x8
	nor3_x1
	nor3_x2
	nor3_x4
	nor3_x8
	nor3b_x1
	nor3b_x2
	nor3b_x4
	nor3b_x8
	oai21_x1
	oai21_x2
	oai21_x4
	oai21_x8
	oai22_x1
	oai22_x2
	oai22_x4
	oai22_x8
	oai2bb1_x1
	oai2bb1_x2
	oai2bb1_x4
	oai2bb1_x8
	oai2bb2_x1
	oai2bb2_x2
	oai2bb2_x4
	oai2bb2_x8
	or2_x1
	or2_x2
	or2_x4
	or2_x8
	or3_x1
	or3_x2
	or3_x4
	or3_x8
	tiehi
	tielo
	xnor2_x1
	xnor2_x2
	xnor2_x4
	xnor2_x8
	xnor3_alt_x1
	xnor3_alt_x2
	xnor3_alt_x4
	xnor3_alt_x8
	xnor3_x1
	xnor3_x2
	xnor3_x4
	xnor3_x8
	xnor4_alt_x1
	xnor4_alt_x2
	xnor4_alt_x4
	xnor4_alt_x8
	xor2_x1
	xor2_x2
	xor2_x4
	xor2_x8
	xor3_alt_x1
	xor3_alt_x2
	xor3_alt_x4
	xor3_alt_x8
	xor3_x1
	xor3_x2
	xor3_x4
	xor3_x8
	xor4_alt_x1
	xor4_alt_x2
	xor4_alt_x4
	xor4_alt_x8

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/scanchain/RegPLoad.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/scanchain/RegPLoad.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module RegPLoad

Top level modules:
	RegPLoad

} {} {}}
