Scott Cromar , Jaeho Lee , Deming Chen, FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California
D. S. Harish Ram , M. C. Bhuvaneswari , Shanthi S. Prabhu, A novel framework for applying multiobjective GA and PSO based approaches for simultaneous area, delay, and power optimization in high level synthesis of datapaths, VLSI Design, 2012, p.2-2, January 2012
