# Digital System Design with Verilog HDL

This repo contains material for the course "Digital System Design with Verilog HDL" as it is taught at Faculty of Engineering (University of Aden).
