# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../K2/K2_project_viv/see/see.srcs/sources_1/imports/new/D_flip_2.sv" \
"../../../../../K2/K2_project_viv/see/see.srcs/sources_1/imports/new/Register1.sv" \
"../../../../practice_examII.srcs/sources_1/new/Task2.sv" \
"../../../../practice_examII.srcs/sim_1/new/Task2_ts.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
