#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May 12 11:11:04 2023
# Process ID: 275151
# Current directory: /home/boyiw7/sort_seperate_bucket
# Command line: vivado
# Log file: /home/boyiw7/sort_seperate_bucket/vivado.log
# Journal file: /home/boyiw7/sort_seperate_bucket/vivado.jou
# Running On: reactor, OS: Linux, CPU Frequency: 2300.000 MHz, CPU Physical cores: 24, Host memory: 134786 MB
#-----------------------------------------------------------
start_gui
create_project sort_implementation_vivado /home/boyiw7/sort_implementation_vivado -part xcu280-fsvh2892-2L-e
set_property board_part xilinx.com:au280:part0:1.2 [current_project]
set_property  ip_repo_paths  /home/boyiw7/sort_seperate_bucket/solution1/impl/ip [current_project]
update_ip_catalog
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:multi_radix_hex_kmerge:1.0 multi_radix_hex_kmer_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins multi_radix_hex_kmer_0/ap_clk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port} Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {resetn ( FPGA Resetn ) } Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {resetn ( FPGA Resetn ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
endgroup
save_bd_design
make_wrapper -files [get_files /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
export_ip_user_files -of_objects  [get_files /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
export_ip_user_files -of_objects  [get_files /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.srcs/sources_1/bd/design_1/design_1.bd
file delete -force /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.srcs/sources_1/bd/design_1
file delete -force /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.gen/sources_1/bd/design_1
update_ip_catalog -rebuild
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:multi_radix_hex_kmerge_top:1.0 multi_radix_hex_kmer_0
endgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
delete_bd_objs [get_bd_cells blk_mem_gen_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_cells multi_radix_hex_kmer_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:multi_radix_hex_kmerge_top:1.0 multi_radix_hex_kmer_0
endgroup
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:system_management_wiz:1.3 system_management_wiz_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:sys_mgmt_wiz -config {USE_Vp_Vn "Vp_Vn" }  [get_bd_cells system_management_wiz_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/multi_radix_hex_kmer_0/m_axi_dataset} Slave {/system_management_wiz_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins system_management_wiz_0/S_AXI_LITE]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port} Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {resetn ( FPGA Resetn ) } Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/multi_radix_hex_kmer_0/m_axi_output_r} Slave {/system_management_wiz_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/multi_radix_hex_kmer_0_axi_periph} master_apm {0}}  [get_bd_intf_pins multi_radix_hex_kmer_0/m_axi_output_r]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {resetn ( FPGA Resetn ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
endgroup
report_ip_status -name ip_status 
make_wrapper -files [get_files /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
export_ip_user_files -of_objects  [get_files /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
export_ip_user_files -of_objects  [get_files /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.srcs/sources_1/bd/design_1/design_1.bd
file delete -force /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.srcs/sources_1/bd/design_1
file delete -force /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.gen/sources_1/bd/design_1
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:multi_radix_hex_kmerge_top:1.0 multi_radix_hex_kmer_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:system_management_wiz:1.3 system_management_wiz_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:sys_mgmt_wiz -config {USE_Vp_Vn "Vp_Vn" }  [get_bd_cells system_management_wiz_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/multi_radix_hex_kmer_0/m_axi_dataset} Slave {/system_management_wiz_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins system_management_wiz_0/S_AXI_LITE]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port} Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {resetn ( FPGA Resetn ) } Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/multi_radix_hex_kmer_0/m_axi_output_r} Slave {/system_management_wiz_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/multi_radix_hex_kmer_0_axi_periph} master_apm {0}}  [get_bd_intf_pins multi_radix_hex_kmer_0/m_axi_output_r]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {resetn ( FPGA Resetn ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/boyiw7/sort_implementation_vivado/sort_implementation_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
validate_bd_design -force
save_bd_design
launch_runs impl_1 -jobs 24
wait_on_run impl_1
open_run synth_1 -name synth_1
report_power -name {power_1}
create_bd_design "design_2"
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {/home/boyiw7/sort_seperate_bucket/solution1/impl/ip /home/boyiw7/sort_implementation_vivado} [current_project]
update_ip_catalog
regenerate_bd_layout
regenerate_bd_layout
