// Seed: 1722836706
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    output supply0 id_2,
    output wand id_3,
    input supply1 id_4,
    output wand id_5,
    input tri id_6,
    input uwire id_7,
    input wire id_8,
    output supply1 id_9,
    input wire id_10,
    input supply1 id_11,
    input supply0 id_12,
    output wor id_13,
    input tri1 id_14,
    input supply0 id_15
);
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input uwire id_5
    , id_17,
    input tri id_6,
    output wand id_7,
    output tri0 id_8,
    input wand id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri id_12,
    input wor id_13,
    input supply1 id_14,
    input tri id_15
);
  assign id_17[1] = id_9;
  for (id_18 = id_14; 1; id_12 = id_6) begin
    wire id_19;
    tri0 id_20 = 1;
  end
  module_0(
      id_4,
      id_12,
      id_18,
      id_3,
      id_2,
      id_3,
      id_4,
      id_10,
      id_11,
      id_18,
      id_5,
      id_15,
      id_15,
      id_12,
      id_10,
      id_11
  );
endmodule
