// Seed: 1982842258
module module_0 (
    id_1
);
  inout tri id_1;
  logic id_2;
  assign id_2.id_1 = -1;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd51,
    parameter id_4 = 32'd21
) (
    output uwire id_0,
    input tri _id_1,
    output supply1 id_2,
    input tri id_3,
    input supply1 _id_4,
    input wand id_5,
    output logic id_6,
    input tri0 id_7#(
        .id_9 (~1),
        .id_10(1)
    )
);
  wire [-1 : id_1  +  id_4] id_11, id_12;
  bit id_13, id_14, id_15, id_16;
  wire id_17;
  initial id_6 <= -1 - id_13;
  module_0 modCall_1 (id_17);
  always
    if (1) id_16 = 1;
    else id_15 = -1;
endmodule
