// Seed: 3556687627
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_0 = 0;
  output wire id_1;
  logic [-1 : -1] id_3;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output uwire id_2,
    output supply0 id_3,
    output uwire id_4,
    input wor id_5,
    output wire id_6
);
  assign id_4 = -1'h0;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
module module_2 (
    output wand id_0,
    input tri id_1,
    input tri0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    output wand id_8
);
  wire id_10 = id_1;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
