INFO-FLOW: Workspace /primary/AN50_ZCU104/NN/Alex_Net/NN opened at Mon Jan 27 23:00:25 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
Execute       create_platform xczu7ev-ffvc1156-2-i -board  
Command       create_platform done; 0.27 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 434.438 MB.
Execute         set_directive_top NN -name=NN 
INFO: [HLS 200-10] Analyzing design file 'NN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling NN.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang NN.cpp -foptimization-record-file=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.cpp.clang.out.log 2> /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/clang.out.log 2> /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/.systemc_flag -fix-errors /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 13.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/all.directive.json -fix-errors /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 24.78 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 24.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /work/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 46.88 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp.clang.out.log 2> /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/NN.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Files/Pad4/src/pad4.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Files/Pad4/src/pad4.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang Files/Pad4/src/pad4.cpp -foptimization-record-file=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/pad4.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/pad4.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/pad4.cpp.clang.out.log 2> /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/pad4.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/pad4.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/clang.out.log 2> /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/pad4.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/.systemc_flag -fix-errors /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/pad4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.28 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/pad4.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/all.directive.json -fix-errors /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/pad4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/pad4.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/pad4.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/pad4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/pad4.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/AN50_ZCU104/NN/Alex_Net/NN/.autopilot/db/pad4.pp.0.cpp.clang-tidy.loop-label.err.log
