{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697166651325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697166651325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 00:10:51 2023 " "Processing started: Fri Oct 13 00:10:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697166651325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166651325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InterfaceTCC -c InterfaceTCC " "Command: quartus_map --read_settings_files=on --write_settings_files=off InterfaceTCC -c InterfaceTCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166651325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697166651595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697166651595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/tcc_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /repos/interfacetcc/hdl/tcc_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_package " "Found design unit 1: tcc_package" {  } { { "../hdl/tcc_package.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/test/write_request_injector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/test/write_request_injector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_request_injector-rtl " "Found design unit 1: write_request_injector-rtl" {  } { { "../hdl/slave/test/write_request_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/write_request_injector.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657803 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_request_injector " "Found entity 1: write_request_injector" {  } { { "../hdl/slave/test/write_request_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/write_request_injector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/test/tb_slave_write.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/test/tb_slave_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_slave_write-rtl " "Found design unit 1: tb_slave_write-rtl" {  } { { "../hdl/slave/test/tb_slave_write.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/tb_slave_write.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657804 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_slave_write " "Found entity 1: tb_slave_write" {  } { { "../hdl/slave/test/tb_slave_write.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/tb_slave_write.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/test/tb_slave_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/test/tb_slave_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_slave_read-rtl " "Found design unit 1: tb_slave_read-rtl" {  } { { "../hdl/slave/test/tb_slave_read.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/tb_slave_read.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657805 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_slave_read " "Found entity 1: tb_slave_read" {  } { { "../hdl/slave/test/tb_slave_read.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/tb_slave_read.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/test/read_request_injector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/test/read_request_injector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_request_injector-rtl " "Found design unit 1: read_request_injector-rtl" {  } { { "../hdl/slave/test/read_request_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/read_request_injector.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657806 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_request_injector " "Found entity 1: read_request_injector" {  } { { "../hdl/slave/test/read_request_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/test/read_request_injector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/frontend/frontend_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/frontend/frontend_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frontend_slave-rtl " "Found design unit 1: frontend_slave-rtl" {  } { { "../hdl/slave/frontend/frontend_slave.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/frontend/frontend_slave.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657807 ""} { "Info" "ISGN_ENTITY_NAME" "1 frontend_slave " "Found entity 1: frontend_slave" {  } { { "../hdl/slave/frontend/frontend_slave.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/frontend/frontend_slave.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/backend/reception/backend_slave_reception.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/reception/backend_slave_reception.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_slave_reception-rtl " "Found design unit 1: backend_slave_reception-rtl" {  } { { "../hdl/slave/backend/reception/backend_slave_reception.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/reception/backend_slave_reception.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657808 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_slave_reception " "Found entity 1: backend_slave_reception" {  } { { "../hdl/slave/backend/reception/backend_slave_reception.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/reception/backend_slave_reception.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_slave_depacketizer_control-rtl " "Found design unit 1: backend_slave_depacketizer_control-rtl" {  } { { "../hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657809 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_slave_depacketizer_control " "Found entity 1: backend_slave_depacketizer_control" {  } { { "../hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_slave_packetizer_datapath-rtl " "Found design unit 1: backend_slave_packetizer_datapath-rtl" {  } { { "../hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657810 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_slave_packetizer_datapath " "Found entity 1: backend_slave_packetizer_datapath" {  } { { "../hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/backend/injection/backend_slave_packetizer_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/injection/backend_slave_packetizer_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_slave_packetizer_control-rtl " "Found design unit 1: backend_slave_packetizer_control-rtl" {  } { { "../hdl/slave/backend/injection/backend_slave_packetizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_packetizer_control.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657811 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_slave_packetizer_control " "Found entity 1: backend_slave_packetizer_control" {  } { { "../hdl/slave/backend/injection/backend_slave_packetizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_packetizer_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/backend/injection/backend_slave_injection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/injection/backend_slave_injection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_slave_injection-rtl " "Found design unit 1: backend_slave_injection-rtl" {  } { { "../hdl/slave/backend/injection/backend_slave_injection.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_injection.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657812 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_slave_injection " "Found entity 1: backend_slave_injection" {  } { { "../hdl/slave/backend/injection/backend_slave_injection.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/injection/backend_slave_injection.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/backend/backend_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/backend/backend_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_slave-rtl " "Found design unit 1: backend_slave-rtl" {  } { { "../hdl/slave/backend/backend_slave.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/backend_slave.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657813 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_slave " "Found entity 1: backend_slave" {  } { { "../hdl/slave/backend/backend_slave.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/backend/backend_slave.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/slave/tcc_top_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/slave/tcc_top_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_top_slave-rtl " "Found design unit 1: tcc_top_slave-rtl" {  } { { "../hdl/slave/tcc_top_slave.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/tcc_top_slave.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657814 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_top_slave " "Found entity 1: tcc_top_slave" {  } { { "../hdl/slave/tcc_top_slave.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/slave/tcc_top_slave.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/test/reception/write_response_injector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/reception/write_response_injector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_response_injector-arch_write_response_injector " "Found design unit 1: write_response_injector-arch_write_response_injector" {  } { { "../hdl/master/test/reception/write_response_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/write_response_injector.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657814 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_response_injector " "Found entity 1: write_response_injector" {  } { { "../hdl/master/test/reception/write_response_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/write_response_injector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/test/reception/tb_master_reception_write.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/reception/tb_master_reception_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_master_reception_write-arch_tb_master_reception_write " "Found design unit 1: tb_master_reception_write-arch_tb_master_reception_write" {  } { { "../hdl/master/test/reception/tb_master_reception_write.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/tb_master_reception_write.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657816 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_master_reception_write " "Found entity 1: tb_master_reception_write" {  } { { "../hdl/master/test/reception/tb_master_reception_write.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/tb_master_reception_write.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/test/reception/tb_master_reception_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/reception/tb_master_reception_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_master_reception_read-arch_tb_master_reception_read " "Found design unit 1: tb_master_reception_read-arch_tb_master_reception_read" {  } { { "../hdl/master/test/reception/tb_master_reception_read.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/tb_master_reception_read.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657817 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_master_reception_read " "Found entity 1: tb_master_reception_read" {  } { { "../hdl/master/test/reception/tb_master_reception_read.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/tb_master_reception_read.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/test/reception/read_response_injector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/reception/read_response_injector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_response_injector-arch_read_response_injector " "Found design unit 1: read_response_injector-arch_read_response_injector" {  } { { "../hdl/master/test/reception/read_response_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/read_response_injector.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657817 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_response_injector " "Found entity 1: read_response_injector" {  } { { "../hdl/master/test/reception/read_response_injector.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/reception/read_response_injector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/test/injection/tb_master_injection_write.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/injection/tb_master_injection_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_master_injection_write-arch_tb_master_injection_write " "Found design unit 1: tb_master_injection_write-arch_tb_master_injection_write" {  } { { "../hdl/master/test/injection/tb_master_injection_write.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/injection/tb_master_injection_write.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657819 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_master_injection_write " "Found entity 1: tb_master_injection_write" {  } { { "../hdl/master/test/injection/tb_master_injection_write.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/injection/tb_master_injection_write.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/test/injection/tb_master_injection_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/test/injection/tb_master_injection_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_master_injection_read-arch_tb_master_injection_read " "Found design unit 1: tb_master_injection_read-arch_tb_master_injection_read" {  } { { "../hdl/master/test/injection/tb_master_injection_read.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/injection/tb_master_injection_read.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657820 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_master_injection_read " "Found entity 1: tb_master_injection_read" {  } { { "../hdl/master/test/injection/tb_master_injection_read.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/test/injection/tb_master_injection_read.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/frontend/frontend_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/frontend/frontend_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frontend_master-rtl " "Found design unit 1: frontend_master-rtl" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657821 ""} { "Info" "ISGN_ENTITY_NAME" "1 frontend_master " "Found entity 1: frontend_master" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/backend/reception/backend_master_reception.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/reception/backend_master_reception.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_master_reception-rtl " "Found design unit 1: backend_master_reception-rtl" {  } { { "../hdl/master/backend/reception/backend_master_reception.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_reception.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657821 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_master_reception " "Found entity 1: backend_master_reception" {  } { { "../hdl/master/backend/reception/backend_master_reception.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_reception.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/backend/reception/backend_master_depacketizer_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/reception/backend_master_depacketizer_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_master_depacketizer_control-rtl " "Found design unit 1: backend_master_depacketizer_control-rtl" {  } { { "../hdl/master/backend/reception/backend_master_depacketizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_depacketizer_control.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657822 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_master_depacketizer_control " "Found entity 1: backend_master_depacketizer_control" {  } { { "../hdl/master/backend/reception/backend_master_depacketizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_depacketizer_control.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/backend/injection/backend_master_routing_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/injection/backend_master_routing_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_master_routing_table-rtl " "Found design unit 1: backend_master_routing_table-rtl" {  } { { "../hdl/master/backend/injection/backend_master_routing_table.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_routing_table.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657823 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_master_routing_table " "Found entity 1: backend_master_routing_table" {  } { { "../hdl/master/backend/injection/backend_master_routing_table.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_routing_table.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_master_packetizer_datapath-rtl " "Found design unit 1: backend_master_packetizer_datapath-rtl" {  } { { "../hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657824 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_master_packetizer_datapath " "Found entity 1: backend_master_packetizer_datapath" {  } { { "../hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/backend/injection/backend_master_packetizer_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/injection/backend_master_packetizer_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_master_packetizer_control-rtl " "Found design unit 1: backend_master_packetizer_control-rtl" {  } { { "../hdl/master/backend/injection/backend_master_packetizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_control.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657825 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_master_packetizer_control " "Found entity 1: backend_master_packetizer_control" {  } { { "../hdl/master/backend/injection/backend_master_packetizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/backend/injection/backend_master_injection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/injection/backend_master_injection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_master_injection-rtl " "Found design unit 1: backend_master_injection-rtl" {  } { { "../hdl/master/backend/injection/backend_master_injection.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657826 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_master_injection " "Found entity 1: backend_master_injection" {  } { { "../hdl/master/backend/injection/backend_master_injection.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/backend/backend_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/backend/backend_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backend_master-rtl " "Found design unit 1: backend_master-rtl" {  } { { "../hdl/master/backend/backend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/backend_master.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657827 ""} { "Info" "ISGN_ENTITY_NAME" "1 backend_master " "Found entity 1: backend_master" {  } { { "../hdl/master/backend/backend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/backend/backend_master.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/master/tcc_top_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/master/tcc_top_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_top_master-rtl " "Found design unit 1: tcc_top_master-rtl" {  } { { "../hdl/master/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657828 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_top_master " "Found entity 1: tcc_top_master" {  } { { "../hdl/master/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/xina.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/xina.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xina_pkg " "Found design unit 1: xina_pkg" {  } { { "../hdl/dependencies/xina/rtl/xina.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xina-rtl " "Found design unit 2: xina-rtl" {  } { { "../hdl/dependencies/xina/rtl/xina.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657829 ""} { "Info" "ISGN_ENTITY_NAME" "1 xina " "Found entity 1: xina" {  } { { "../hdl/dependencies/xina/rtl/xina.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-rtl " "Found design unit 1: switch-rtl" {  } { { "../hdl/dependencies/xina/rtl/switch.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/switch.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657830 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "../hdl/dependencies/xina/rtl/switch.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/switch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/routing_xy.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/routing_xy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routing_xy-moore " "Found design unit 1: routing_xy-moore" {  } { { "../hdl/dependencies/xina/rtl/routing_xy.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657831 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 routing_xy-mealy " "Found design unit 2: routing_xy-mealy" {  } { { "../hdl/dependencies/xina/rtl/routing_xy.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657831 ""} { "Info" "ISGN_ENTITY_NAME" "1 routing_xy " "Found entity 1: routing_xy" {  } { { "../hdl/dependencies/xina/rtl/routing_xy.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/routing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/routing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routing-rtl " "Found design unit 1: routing-rtl" {  } { { "../hdl/dependencies/xina/rtl/routing.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657832 ""} { "Info" "ISGN_ENTITY_NAME" "1 routing " "Found entity 1: routing" {  } { { "../hdl/dependencies/xina/rtl/routing.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/router.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/router.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router-rtl " "Found design unit 1: router-rtl" {  } { { "../hdl/dependencies/xina/rtl/router.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/router.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657833 ""} { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "../hdl/dependencies/xina/rtl/router.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/router.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out_hs.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out_hs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_out_hs-moore " "Found design unit 1: flow_out_hs-moore" {  } { { "../hdl/dependencies/xina/rtl/flow_out_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657834 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 flow_out_hs-mealy " "Found design unit 2: flow_out_hs-mealy" {  } { { "../hdl/dependencies/xina/rtl/flow_out_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657834 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_out_hs " "Found entity 1: flow_out_hs" {  } { { "../hdl/dependencies/xina/rtl/flow_out_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_out-rtl " "Found design unit 1: flow_out-rtl" {  } { { "../hdl/dependencies/xina/rtl/flow_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657835 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_out " "Found entity 1: flow_out" {  } { { "../hdl/dependencies/xina/rtl/flow_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in_hs.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in_hs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_in_hs-moore " "Found design unit 1: flow_in_hs-moore" {  } { { "../hdl/dependencies/xina/rtl/flow_in_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657836 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 flow_in_hs-mealy " "Found design unit 2: flow_in_hs-mealy" {  } { { "../hdl/dependencies/xina/rtl/flow_in_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657836 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_in_hs " "Found entity 1: flow_in_hs" {  } { { "../hdl/dependencies/xina/rtl/flow_in_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_in-rtl " "Found design unit 1: flow_in-rtl" {  } { { "../hdl/dependencies/xina/rtl/flow_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657836 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_in " "Found entity 1: flow_in" {  } { { "../hdl/dependencies/xina/rtl/flow_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/crossbar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/crossbar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crossbar-rtl " "Found design unit 1: crossbar-rtl" {  } { { "../hdl/dependencies/xina/rtl/crossbar.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/crossbar.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657837 ""} { "Info" "ISGN_ENTITY_NAME" "1 crossbar " "Found entity 1: crossbar" {  } { { "../hdl/dependencies/xina/rtl/crossbar.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/crossbar.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/channel_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/channel_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_out-rtl " "Found design unit 1: channel_out-rtl" {  } { { "../hdl/dependencies/xina/rtl/channel_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_out.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657838 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_out " "Found entity 1: channel_out" {  } { { "../hdl/dependencies/xina/rtl/channel_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_out.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/channel_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/channel_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_in-rtl " "Found design unit 1: channel_in-rtl" {  } { { "../hdl/dependencies/xina/rtl/channel_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_in.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657839 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_in " "Found entity 1: channel_in" {  } { { "../hdl/dependencies/xina/rtl/channel_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_in.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/buffering_fifo.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/buffering_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffering_fifo-ring " "Found design unit 1: buffering_fifo-ring" {  } { { "../hdl/dependencies/xina/rtl/buffering_fifo.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657840 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 buffering_fifo-shift " "Found design unit 2: buffering_fifo-shift" {  } { { "../hdl/dependencies/xina/rtl/buffering_fifo.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657840 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffering_fifo " "Found entity 1: buffering_fifo" {  } { { "../hdl/dependencies/xina/rtl/buffering_fifo.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/buffering.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/buffering.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffering-rtl " "Found design unit 1: buffering-rtl" {  } { { "../hdl/dependencies/xina/rtl/buffering.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657841 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffering " "Found entity 1: buffering" {  } { { "../hdl/dependencies/xina/rtl/buffering.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration_rr.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration_rr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbitration_rr-moore " "Found design unit 1: arbitration_rr-moore" {  } { { "../hdl/dependencies/xina/rtl/arbitration_rr.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657842 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 arbitration_rr-mealy " "Found design unit 2: arbitration_rr-mealy" {  } { { "../hdl/dependencies/xina/rtl/arbitration_rr.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657842 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbitration_rr " "Found entity 1: arbitration_rr" {  } { { "../hdl/dependencies/xina/rtl/arbitration_rr.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbitration-rtl " "Found design unit 1: arbitration-rtl" {  } { { "../hdl/dependencies/xina/rtl/arbitration.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657843 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbitration " "Found entity 1: arbitration" {  } { { "../hdl/dependencies/xina/rtl/arbitration.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/common/send_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/common/send_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 send_control-rtl " "Found design unit 1: send_control-rtl" {  } { { "../hdl/common/send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/common/send_control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657844 ""} { "Info" "ISGN_ENTITY_NAME" "1 send_control " "Found entity 1: send_control" {  } { { "../hdl/common/send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/common/send_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/common/receive_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/common/receive_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receive_control-rtl " "Found design unit 1: receive_control-rtl" {  } { { "../hdl/common/receive_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/common/receive_control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657844 ""} { "Info" "ISGN_ENTITY_NAME" "1 receive_control " "Found entity 1: receive_control" {  } { { "../hdl/common/receive_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/common/receive_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/basic/mux6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/basic/mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux6-rtl " "Found design unit 1: mux6-rtl" {  } { { "../hdl/basic/mux6.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/basic/mux6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657845 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "../hdl/basic/mux6.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/basic/mux6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/basic/mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/basic/mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-rtl " "Found design unit 1: mux5-rtl" {  } { { "../hdl/basic/mux5.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/basic/mux5.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657846 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "../hdl/basic/mux5.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/basic/mux5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697166657846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tcc_top_master " "Elaborating entity \"tcc_top_master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697166657891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frontend_master frontend_master:u_FRONTEND " "Elaborating entity \"frontend_master\" for hierarchy \"frontend_master:u_FRONTEND\"" {  } { { "../hdl/master/tcc_top_master.vhd" "u_FRONTEND" { Text "E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166657912 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_LENGTH\[0\] frontend_master.vhd(105) " "Inferred latch for \"o_LENGTH\[0\]\" at frontend_master.vhd(105)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_LENGTH\[1\] frontend_master.vhd(105) " "Inferred latch for \"o_LENGTH\[1\]\" at frontend_master.vhd(105)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_LENGTH\[2\] frontend_master.vhd(105) " "Inferred latch for \"o_LENGTH\[2\]\" at frontend_master.vhd(105)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_LENGTH\[3\] frontend_master.vhd(105) " "Inferred latch for \"o_LENGTH\[3\]\" at frontend_master.vhd(105)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_LENGTH\[4\] frontend_master.vhd(105) " "Inferred latch for \"o_LENGTH\[4\]\" at frontend_master.vhd(105)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_LENGTH\[5\] frontend_master.vhd(105) " "Inferred latch for \"o_LENGTH\[5\]\" at frontend_master.vhd(105)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_LENGTH\[6\] frontend_master.vhd(105) " "Inferred latch for \"o_LENGTH\[6\]\" at frontend_master.vhd(105)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_LENGTH\[7\] frontend_master.vhd(105) " "Inferred latch for \"o_LENGTH\[7\]\" at frontend_master.vhd(105)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BURST\[0\] frontend_master.vhd(104) " "Inferred latch for \"o_BURST\[0\]\" at frontend_master.vhd(104)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BURST\[1\] frontend_master.vhd(104) " "Inferred latch for \"o_BURST\[1\]\" at frontend_master.vhd(104)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[0\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[0\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[1\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[1\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[2\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[2\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[3\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[3\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[4\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[4\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[5\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[5\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[6\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[6\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[7\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[7\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[8\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[8\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[9\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[9\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[10\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[10\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[11\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[11\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[12\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[12\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[13\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[13\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[14\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[14\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657915 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[15\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[15\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[16\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[16\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[17\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[17\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[18\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[18\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[19\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[19\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[20\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[20\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[21\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[21\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[22\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[22\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[23\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[23\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[24\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[24\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[25\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[25\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[26\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[26\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[27\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[27\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[28\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[28\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[29\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[29\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[30\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[30\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[31\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[31\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[32\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[32\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[33\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[33\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[34\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[34\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[35\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[35\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[36\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[36\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[37\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[37\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[38\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[38\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[39\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[39\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[40\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[40\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[41\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[41\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[42\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[42\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[43\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[43\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[44\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[44\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[45\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[45\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[46\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[46\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[47\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[47\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[48\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[48\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[49\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[49\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[50\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[50\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[51\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[51\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[52\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[52\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[53\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[53\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[54\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[54\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[55\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[55\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[56\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[56\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[57\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[57\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[58\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[58\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[59\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[59\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[60\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[60\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657916 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[61\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[61\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657917 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[62\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[62\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657917 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ADDR\[63\] frontend_master.vhd(103) " "Inferred latch for \"o_ADDR\[63\]\" at frontend_master.vhd(103)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657917 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_OPC_SEND frontend_master.vhd(93) " "Inferred latch for \"w_OPC_SEND\" at frontend_master.vhd(93)" {  } { { "../hdl/master/frontend/frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/frontend/frontend_master.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166657917 "|tcc_top_master|frontend_master:u_FRONTEND"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backend_master backend_master:u_BACKEND " "Elaborating entity \"backend_master\" for hierarchy \"backend_master:u_BACKEND\"" {  } { { "../hdl/master/tcc_top_master.vhd" "u_BACKEND" { Text "E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166657917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backend_master_injection backend_master:u_BACKEND\|backend_master_injection:u_INJECTION " "Elaborating entity \"backend_master_injection\" for hierarchy \"backend_master:u_BACKEND\|backend_master_injection:u_INJECTION\"" {  } { { "../hdl/master/backend/backend_master.vhd" "u_INJECTION" { Text "E:/repos/InterfaceTCC/hdl/master/backend/backend_master.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166657920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backend_master_routing_table backend_master:u_BACKEND\|backend_master_injection:u_INJECTION\|backend_master_routing_table:u_ROUTING_TABLE " "Elaborating entity \"backend_master_routing_table\" for hierarchy \"backend_master:u_BACKEND\|backend_master_injection:u_INJECTION\|backend_master_routing_table:u_ROUTING_TABLE\"" {  } { { "../hdl/master/backend/injection/backend_master_injection.vhd" "u_ROUTING_TABLE" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166657923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backend_master_packetizer_control backend_master:u_BACKEND\|backend_master_injection:u_INJECTION\|backend_master_packetizer_control:u_PACKETIZER_CONTROL " "Elaborating entity \"backend_master_packetizer_control\" for hierarchy \"backend_master:u_BACKEND\|backend_master_injection:u_INJECTION\|backend_master_packetizer_control:u_PACKETIZER_CONTROL\"" {  } { { "../hdl/master/backend/injection/backend_master_injection.vhd" "u_PACKETIZER_CONTROL" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166657929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backend_master_packetizer_datapath backend_master:u_BACKEND\|backend_master_injection:u_INJECTION\|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH " "Elaborating entity \"backend_master_packetizer_datapath\" for hierarchy \"backend_master:u_BACKEND\|backend_master_injection:u_INJECTION\|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH\"" {  } { { "../hdl/master/backend/injection/backend_master_injection.vhd" "u_PACKETIZER_DATAPATH" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166657933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 backend_master:u_BACKEND\|backend_master_injection:u_INJECTION\|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH\|mux6:u_MUX6 " "Elaborating entity \"mux6\" for hierarchy \"backend_master:u_BACKEND\|backend_master_injection:u_INJECTION\|backend_master_packetizer_datapath:u_PACKETIZER_DATAPATH\|mux6:u_MUX6\"" {  } { { "../hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" "u_MUX6" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166657935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffering backend_master:u_BACKEND\|backend_master_injection:u_INJECTION\|buffering:u_BUFFER_FIFO " "Elaborating entity \"buffering\" for hierarchy \"backend_master:u_BACKEND\|backend_master_injection:u_INJECTION\|buffering:u_BUFFER_FIFO\"" {  } { { "../hdl/master/backend/injection/backend_master_injection.vhd" "u_BUFFER_FIFO" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166657938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "buffering_fifo backend_master:u_BACKEND\|backend_master_injection:u_INJECTION\|buffering:u_BUFFER_FIFO\|buffering_fifo:\\fifo:shift A:shift " "Elaborating entity \"buffering_fifo\" using architecture \"A:shift\" for hierarchy \"backend_master:u_BACKEND\|backend_master_injection:u_INJECTION\|buffering:u_BUFFER_FIFO\|buffering_fifo:\\fifo:shift\"" {  } { { "../hdl/dependencies/xina/rtl/buffering.vhd" "\\fifo:shift" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166657939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send_control backend_master:u_BACKEND\|backend_master_injection:u_INJECTION\|send_control:u_SEND_CONTROL " "Elaborating entity \"send_control\" for hierarchy \"backend_master:u_BACKEND\|backend_master_injection:u_INJECTION\|send_control:u_SEND_CONTROL\"" {  } { { "../hdl/master/backend/injection/backend_master_injection.vhd" "u_SEND_CONTROL" { Text "E:/repos/InterfaceTCC/hdl/master/backend/injection/backend_master_injection.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166657941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backend_master_reception backend_master:u_BACKEND\|backend_master_reception:u_RECEPTION " "Elaborating entity \"backend_master_reception\" for hierarchy \"backend_master:u_BACKEND\|backend_master_reception:u_RECEPTION\"" {  } { { "../hdl/master/backend/backend_master.vhd" "u_RECEPTION" { Text "E:/repos/InterfaceTCC/hdl/master/backend/backend_master.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166657945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backend_master_depacketizer_control backend_master:u_BACKEND\|backend_master_reception:u_RECEPTION\|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL " "Elaborating entity \"backend_master_depacketizer_control\" for hierarchy \"backend_master:u_BACKEND\|backend_master_reception:u_RECEPTION\|backend_master_depacketizer_control:u_DEPACKETIZER_CONTROL\"" {  } { { "../hdl/master/backend/reception/backend_master_reception.vhd" "u_DEPACKETIZER_CONTROL" { Text "E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_reception.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166657947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive_control backend_master:u_BACKEND\|backend_master_reception:u_RECEPTION\|receive_control:u_RECEIVE_CONTROL " "Elaborating entity \"receive_control\" for hierarchy \"backend_master:u_BACKEND\|backend_master_reception:u_RECEPTION\|receive_control:u_RECEIVE_CONTROL\"" {  } { { "../hdl/master/backend/reception/backend_master_reception.vhd" "u_RECEIVE_CONTROL" { Text "E:/repos/InterfaceTCC/hdl/master/backend/reception/backend_master_reception.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166657951 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697166658732 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697166658969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697166659098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697166659098 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWSIZE\[0\] " "No output dependent on input pin \"AWSIZE\[0\]\"" {  } { { "../hdl/master/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697166659154 "|tcc_top_master|AWSIZE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWSIZE\[1\] " "No output dependent on input pin \"AWSIZE\[1\]\"" {  } { { "../hdl/master/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697166659154 "|tcc_top_master|AWSIZE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWSIZE\[2\] " "No output dependent on input pin \"AWSIZE\[2\]\"" {  } { { "../hdl/master/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697166659154 "|tcc_top_master|AWSIZE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARSIZE\[0\] " "No output dependent on input pin \"ARSIZE\[0\]\"" {  } { { "../hdl/master/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697166659154 "|tcc_top_master|ARSIZE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARSIZE\[1\] " "No output dependent on input pin \"ARSIZE\[1\]\"" {  } { { "../hdl/master/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697166659154 "|tcc_top_master|ARSIZE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARSIZE\[2\] " "No output dependent on input pin \"ARSIZE\[2\]\"" {  } { { "../hdl/master/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697166659154 "|tcc_top_master|ARSIZE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[32\] " "No output dependent on input pin \"l_out_data_o\[32\]\"" {  } { { "../hdl/master/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/master/tcc_top_master.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697166659154 "|tcc_top_master|l_out_data_o[32]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697166659154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "824 " "Implemented 824 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "239 " "Implemented 239 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697166659156 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697166659156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "496 " "Implemented 496 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697166659156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697166659156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697166659171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 00:10:59 2023 " "Processing ended: Fri Oct 13 00:10:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697166659171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697166659171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697166659171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697166659171 ""}
