# NEC Decode Gate Array #

The Decode Gate Array (DGA) is described in a PDF spanning 19 pages

![Photo of Decooder Gate Array](DGA-Photo.png)

# DGA Circuits #

The decoder diagrams are all in one file: ND_DGA

## Status of Logisim drawings from DGA Schematics PDF ##


* DGA_POW + DGA needs to be finished drawing.
* Helper circuits needs to be validated
* All circuits needs to be tested


| Page name          | PDF page number(s) |  Status | Comment |
|--------------------|--------------------|---------|---------|
| DECODE_DGA         | 1-7 (8 pages)      | none |
| DECODE_DGA_POW     | 8-10 (3 pages)     |  Sheet 1+2 drawn. Missing Sheet 3 |
| DECODE_DGA_PFIFD   | 11 (1 page)        |  OK |
| DECODE_DGA_PFIFC   | 12 (8 pages)       |  OK |
| DECODE_DGA_PFIFC_DELAY | 13 (1 page)    |  OK | 
| DECODE_DGA_IDBS    | 14-15 (2 pages)    |  OK |
| DECODE_DGA_COMM    | 16-19 (4 pages)    |  OK | 
| **Helper Circuits**|                    | 
| F091               |  | | 
| F571               |  | | 
| F595               |  | | 
| F924               |  | | 
| F714               |  | | 

