module halfadder_tb;
  wire carry, sum;
  reg a, b;
  
  halfadder dut(.a(a), .b(b), .carry(carry), .sum(sum));
  
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0, halfadder_tb);
    $monitor("Time: %0t | a: %b | b: %b | sum: %b | carry: %b", $time, a, b, sum, carry);
    
    a = 0; b = 0; #10;
    a = 0; b = 1; #10;
    a = 1; b = 0; #10;
    a = 1; b = 1; #10;
    
    $finish;
  end
endmodule