

================================================================
== Vivado HLS Report for 'cpp_ap_fixed'
================================================================
* Date:           Sat Feb 24 22:05:22 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj_cpp_ap_fixed
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.76|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      27|
|Register         |        -|      -|      23|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|      23|      27|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cpp_ap_fixed_mul_bkb_U1  |cpp_ap_fixed_mul_bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   4|   0|    4|          0|
    |p_Val2_s_reg_83  |  19|   0|   19|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  23|   0|   23|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | cpp_ap_fixed | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | cpp_ap_fixed | return value |
|ap_start   |  in |    1| ap_ctrl_hs | cpp_ap_fixed | return value |
|ap_done    | out |    1| ap_ctrl_hs | cpp_ap_fixed | return value |
|ap_idle    | out |    1| ap_ctrl_hs | cpp_ap_fixed | return value |
|ap_ready   | out |    1| ap_ctrl_hs | cpp_ap_fixed | return value |
|ap_return  | out |   36| ap_ctrl_hs | cpp_ap_fixed | return value |
|d_in1_V    |  in |   10|   ap_none  |    d_in1_V   |    scalar    |
|d_in2_V    |  in |    6|   ap_none  |    d_in2_V   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

 <State 1> : 3.76ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%d_in2_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %d_in2_V)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%d_in1_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %d_in1_V)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %d_in1_V_read, i3 0)" [cpp_ap_fixed.cpp:97]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%OP1_V_cast = zext i13 %tmp_1 to i19" [cpp_ap_fixed.cpp:98]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i6 %d_in2_V_read to i19" [cpp_ap_fixed.cpp:98]
ST_1 : Operation 10 [3/3] (3.76ns)   --->   "%p_Val2_s = mul i19 %OP2_V_cast, %OP1_V_cast" [cpp_ap_fixed.cpp:98]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 2> : 3.76ns
ST_2 : Operation 11 [2/3] (3.76ns)   --->   "%p_Val2_s = mul i19 %OP2_V_cast, %OP1_V_cast" [cpp_ap_fixed.cpp:98]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 3> : 0.00ns
ST_3 : Operation 12 [1/3] (0.00ns)   --->   "%p_Val2_s = mul i19 %OP2_V_cast, %OP1_V_cast" [cpp_ap_fixed.cpp:98]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 4> : 0.00ns
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i36 0), !map !33"
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %d_in1_V), !map !39"
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6 %d_in2_V), !map !43"
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @cpp_ap_fixed_str) nounwind"
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_2 = call i17 @_ssdm_op_PartSelect.i17.i19.i32.i32(i19 %p_Val2_s, i32 2, i32 18)" [cpp_ap_fixed.cpp:98]
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%agg_result_V = sext i17 %tmp_2 to i36" [cpp_ap_fixed.cpp:98]
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "ret i36 %agg_result_V" [cpp_ap_fixed.cpp:98]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_in1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_in2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_in2_V_read (read          ) [ 00000]
d_in1_V_read (read          ) [ 00000]
tmp_1        (bitconcatenate) [ 00000]
OP1_V_cast   (zext          ) [ 00110]
OP2_V_cast   (sext          ) [ 00110]
p_Val2_s     (mul           ) [ 00001]
StgValue_13  (specbitsmap   ) [ 00000]
StgValue_14  (specbitsmap   ) [ 00000]
StgValue_15  (specbitsmap   ) [ 00000]
StgValue_16  (spectopmodule ) [ 00000]
tmp_2        (partselect    ) [ 00000]
agg_result_V (sext          ) [ 00000]
StgValue_19  (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_in1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_in1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_in2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_in2_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cpp_ap_fixed_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="d_in2_V_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="6" slack="0"/>
<pin id="28" dir="0" index="1" bw="6" slack="0"/>
<pin id="29" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_in2_V_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="d_in1_V_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="10" slack="0"/>
<pin id="34" dir="0" index="1" bw="10" slack="0"/>
<pin id="35" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_in1_V_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_1_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="13" slack="0"/>
<pin id="40" dir="0" index="1" bw="10" slack="0"/>
<pin id="41" dir="0" index="2" bw="1" slack="0"/>
<pin id="42" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="OP1_V_cast_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="13" slack="0"/>
<pin id="48" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_cast/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="OP2_V_cast_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="6" slack="0"/>
<pin id="52" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="17" slack="0"/>
<pin id="56" dir="0" index="1" bw="19" slack="1"/>
<pin id="57" dir="0" index="2" bw="3" slack="0"/>
<pin id="58" dir="0" index="3" bw="6" slack="0"/>
<pin id="59" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="agg_result_V_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="17" slack="0"/>
<pin id="65" dir="1" index="1" bw="36" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="agg_result_V/4 "/>
</bind>
</comp>

<comp id="67" class="1007" name="grp_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="13" slack="0"/>
<pin id="70" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="73" class="1005" name="OP1_V_cast_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="19" slack="1"/>
<pin id="75" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="78" class="1005" name="OP2_V_cast_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="19" slack="1"/>
<pin id="80" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_cast "/>
</bind>
</comp>

<comp id="83" class="1005" name="p_Val2_s_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="19" slack="1"/>
<pin id="85" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="32" pin="2"/><net_sink comp="38" pin=1"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="49"><net_src comp="38" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="26" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="22" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="66"><net_src comp="54" pin="4"/><net_sink comp="63" pin=0"/></net>

<net id="71"><net_src comp="50" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="46" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="76"><net_src comp="46" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="81"><net_src comp="50" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="86"><net_src comp="67" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="54" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: cpp_ap_fixed : d_in1_V | {1 }
	Port: cpp_ap_fixed : d_in2_V | {1 }
  - Chain level:
	State 1
		OP1_V_cast : 1
		p_Val2_s : 2
	State 2
	State 3
	State 4
		agg_result_V : 1
		StgValue_19 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|
| Operation|     Functional Unit     |  DSP48E |
|----------|-------------------------|---------|
|    mul   |        grp_fu_67        |    1    |
|----------|-------------------------|---------|
|   read   | d_in2_V_read_read_fu_26 |    0    |
|          | d_in1_V_read_read_fu_32 |    0    |
|----------|-------------------------|---------|
|bitconcatenate|       tmp_1_fu_38       |    0    |
|----------|-------------------------|---------|
|   zext   |     OP1_V_cast_fu_46    |    0    |
|----------|-------------------------|---------|
|   sext   |     OP2_V_cast_fu_50    |    0    |
|          |    agg_result_V_fu_63   |    0    |
|----------|-------------------------|---------|
|partselect|       tmp_2_fu_54       |    0    |
|----------|-------------------------|---------|
|   Total  |                         |    1    |
|----------|-------------------------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|OP1_V_cast_reg_73|   19   |
|OP2_V_cast_reg_78|   19   |
| p_Val2_s_reg_83 |   19   |
+-----------------+--------+
|      Total      |   57   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_67 |  p0  |   2  |   6  |   12   ||    9    |
| grp_fu_67 |  p1  |   2  |  13  |   26   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   38   ||   2.7   ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |   57   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   57   |   18   |
+-----------+--------+--------+--------+--------+
