Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 14:26:02 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/ycbcr_tr/ycbcr_tr_ED97_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 SharedReg_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.876ns (26.995%)  route 2.369ns (73.005%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 6.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.147ns (routing 1.167ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.907ns (routing 1.060ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2480, routed)        2.147     3.098    SharedReg_instance/clk_IBUF_BUFG
    SLICE_X119Y335       FDCE                                         r  SharedReg_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y335       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.177 r  SharedReg_instance/Y_reg[2]/Q
                         net (fo=12, routed)          0.447     3.624    SharedReg_instance/SharedReg_out[2]
    SLICE_X119Y330       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     3.722 r  SharedReg_instance/geqOp_carry_i_15__2/O
                         net (fo=1, routed)           0.009     3.731    Sum7_impl_instance/FPAddSubOp_instance/Y_reg[14][1]
    SLICE_X119Y330       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.917 r  Sum7_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.943    Sum7_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X119Y331       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.958 r  Sum7_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.984    Sum7_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X119Y332       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.036 r  Sum7_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.418     4.454    SharedReg_instance/Y_reg[33]_0[0]
    SLICE_X117Y331       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104     4.558 f  SharedReg_instance/shiftedFracY_d1[49]_i_10__0/O
                         net (fo=2, routed)           0.127     4.685    SharedReg_instance/shiftedFracY_d1[49]_i_10__0_n_0
    SLICE_X117Y332       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.831 f  SharedReg_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.137     4.968    SharedReg_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X117Y331       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     5.003 r  SharedReg_instance/shiftedFracY_d1[32]_i_2__2/O
                         net (fo=47, routed)          0.837     5.840    Delay2No6_instance/Y_reg[25]_0
    SLICE_X122Y325       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     5.964 r  Delay2No6_instance/shiftedFracY_d1[31]_i_3__2/O
                         net (fo=2, routed)           0.270     6.234    Delay2No6_instance/level4__0[11]
    SLICE_X118Y326       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     6.271 r  Delay2No6_instance/shiftedFracY_d1[31]_i_1__2/O
                         net (fo=1, routed)           0.072     6.343    Sum7_impl_instance/FPAddSubOp_instance/D[20]
    SLICE_X118Y326       FDRE                                         r  Sum7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2480, routed)        1.907     6.567    Sum7_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X118Y326       FDRE                                         r  Sum7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/C
                         clock pessimism              0.445     7.012    
                         clock uncertainty           -0.035     6.976    
    SLICE_X118Y326       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.001    Sum7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]
  -------------------------------------------------------------------
                         required time                          7.001    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  0.659    




