<!doctype html>
<html>
<head>
<title>INIT2 (DDRC) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddrc.html")>DDRC Module</a> &gt; INIT2 (DDRC) Register</p><h1>INIT2 (DDRC) Register</h1>
<h2>INIT2 (DDRC) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>INIT2</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class="noborder hex" id="registerOffset">0x00000000D8</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
<span class="hex">0x00FD0700D8</span> (DDRC)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2rr noborder">rw<span class="tooltiptext2rr">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class="noborder hex">0x00000D05</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>SDRAM Initialization Register 2</td></tr>
</table>
<p>This register is static. Static registers can only be written when the controller is in reset.</p>
<h2>INIT2 (DDRC) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">15:8</td><td class="tooltip3rr grayback">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center grayback">0xD</td><td class=grayback>reserved.</td></tr>
<tr valign=top><td>min_stable_clock_x1</td><td class="center"> 3:0</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x5</td><td>Time to wait after the first CKE high, tINIT2.<br/>Unit: 1 clock cycle.<br/>LPDDR3 typically requires 5 x tCK delay.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>