--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml top_tdc.twx top_tdc.ncd -o top_tdc.twr top_tdc.pcf

Design file:              top_tdc.ncd
Physical constraint file: top_tdc.pcf
Device,package,speed:     xc6slx150t,fgg900,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc1_clk_125m" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc1_clk_125m" TO 
TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.099ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X44Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_gray_3 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_gray_3 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y132.DMUX   Tshcko                0.455   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<4>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_gray_3
    SLICE_X44Y57.BX      net (fanout=1)        5.724   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<3>
    SLICE_X44Y57.CLK     Tds                  -0.080   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<1>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      6.099ns (0.375ns logic, 5.724ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X44Y57.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_gray_2 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y132.DQ     Tcko                  0.391   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_gray_2
    SLICE_X44Y57.CX      net (fanout=1)        5.554   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<2>
    SLICE_X44Y57.CLK     Tds                  -0.045   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<1>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      5.900ns (0.346ns logic, 5.554ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X84Y109.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.675ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_bnry_4 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y132.DQ     Tcko                  0.408   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<4>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_bnry_4
    SLICE_X84Y109.BX     net (fanout=2)        2.347   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<4>
    SLICE_X84Y109.CLK    Tds                  -0.080   cmp_tdc1_clks_crossing/sfifo/r_idx_shift_a_3<1>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (0.328ns logic, 2.347ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc1_clk_125m" TO TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_4 (SLICE_X52Y118.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/r_idx_bnry_4 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.018ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/r_idx_bnry_4 to cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y131.BQ     Tcko                  0.200   cmp_tdc1_clks_crossing/mfifo/r_idx_bnry<4>
                                                       cmp_tdc1_clks_crossing/mfifo/r_idx_bnry_4
    SLICE_X52Y118.DI     net (fanout=3)        0.785   cmp_tdc1_clks_crossing/mfifo/r_idx_bnry<4>
    SLICE_X52Y118.CLK    Tdh         (-Th)    -0.033   cmp_tdc1_clks_crossing/mfifo/r_idx_shift_w_3<4>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_4
    -------------------------------------------------  ---------------------------
    Total                                      1.018ns (0.233ns logic, 0.785ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_3 (SLICE_X52Y118.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/r_idx_gray_3 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.059ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/r_idx_gray_3 to cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y131.BMUX   Tshcko                0.238   cmp_tdc1_clks_crossing/mfifo/r_idx_bnry<4>
                                                       cmp_tdc1_clks_crossing/mfifo/r_idx_gray_3
    SLICE_X52Y118.AX     net (fanout=2)        0.891   cmp_tdc1_clks_crossing/mfifo/r_idx_gray<3>
    SLICE_X52Y118.CLK    Tdh         (-Th)     0.070   cmp_tdc1_clks_crossing/mfifo/r_idx_shift_w_3<4>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_3
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.168ns logic, 0.891ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2 (SLICE_X52Y118.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/r_idx_gray_2 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.174ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/r_idx_gray_2 to cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y131.BQ     Tcko                  0.198   cmp_tdc1_clks_crossing/mfifo/r_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/mfifo/r_idx_gray_2
    SLICE_X52Y118.BX     net (fanout=2)        1.056   cmp_tdc1_clks_crossing/mfifo/r_idx_gray<2>
    SLICE_X52Y118.CLK    Tdh         (-Th)     0.080   cmp_tdc1_clks_crossing/mfifo/r_idx_shift_w_3<4>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (0.118ns logic, 1.056ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc1_clk_125m" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.458ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X56Y126.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_0 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.458ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_0 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y118.DMUX   Tshcko                0.488   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_0
    SLICE_X56Y126.AX     net (fanout=2)        2.030   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<0>
    SLICE_X56Y126.CLK    Tds                  -0.060   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      2.458ns (0.428ns logic, 2.030ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X56Y126.BI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_3 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_3 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y118.BMUX   Tshcko                0.488   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_3
    SLICE_X56Y126.BI     net (fanout=2)        1.336   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<3>
    SLICE_X56Y126.CLK    Tds                   0.030   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      1.854ns (0.518ns logic, 1.336ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X56Y126.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.848ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y118.BQ     Tcko                  0.447   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4
    SLICE_X56Y126.AI     net (fanout=3)        1.363   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<4>
    SLICE_X56Y126.CLK    Tds                   0.038   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      1.848ns (0.485ns logic, 1.363ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "tdc1_clk_125m" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X56Y126.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.679ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.679ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_2 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y126.DQ     Tcko                  0.198   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_2
    SLICE_X56Y126.CI     net (fanout=2)        0.431   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<2>
    SLICE_X56Y126.CLK    Tdh         (-Th)    -0.050   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.679ns (0.248ns logic, 0.431ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X56Y126.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.752ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_1 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y126.CQ     Tcko                  0.198   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_1
    SLICE_X56Y126.DI     net (fanout=2)        0.521   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<1>
    SLICE_X56Y126.CLK    Tdh         (-Th)    -0.033   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.231ns logic, 0.521ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X56Y126.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y118.BQ     Tcko                  0.234   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4
    SLICE_X56Y126.AI     net (fanout=3)        0.815   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<4>
    SLICE_X56Y126.CLK    Tdh         (-Th)    -0.030   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.264ns logic, 0.815ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock4 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "clk_20m_vcxo_i" 200 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.800ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (SLICE_X61Y139.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    192.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      7.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_sys to cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y96.CQ      Tcko                  0.391   rst_n_sys
                                                       rst_n_sys
    SLICE_X76Y76.B4      net (fanout=89)       2.226   rst_n_sys
    SLICE_X76Y76.BMUX    Tilo                  0.261   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X61Y139.SR     net (fanout=1)        4.598   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X61Y139.CLK    Trck                  0.324   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      7.800ns (0.976ns logic, 6.824ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    192.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      7.521ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 to cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y89.AQ      Tcko                  0.408   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<6>
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0
    SLICE_X76Y76.B2      net (fanout=2)        1.930   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<0>
    SLICE_X76Y76.BMUX    Tilo                  0.261   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X61Y139.SR     net (fanout=1)        4.598   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X61Y139.CLK    Trck                  0.324   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      7.521ns (0.993ns logic, 6.528ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (SLICE_X61Y139.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    192.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          200.000ns
  Data Path Delay:      7.780ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_sys to cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y96.CQ      Tcko                  0.391   rst_n_sys
                                                       rst_n_sys
    SLICE_X76Y76.B4      net (fanout=89)       2.226   rst_n_sys
    SLICE_X76Y76.BMUX    Tilo                  0.261   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X61Y139.SR     net (fanout=1)        4.598   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X61Y139.CLK    Trck                  0.304   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      7.780ns (0.956ns logic, 6.824ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    192.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          200.000ns
  Data Path Delay:      7.501ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 to cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y89.AQ      Tcko                  0.408   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<6>
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0
    SLICE_X76Y76.B2      net (fanout=2)        1.930   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<0>
    SLICE_X76Y76.BMUX    Tilo                  0.261   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X61Y139.SR     net (fanout=1)        4.598   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X61Y139.CLK    Trck                  0.304   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      7.501ns (0.973ns logic, 6.528ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (SLICE_X76Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    196.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_sys to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y96.CQ      Tcko                  0.391   rst_n_sys
                                                       rst_n_sys
    SLICE_X76Y76.B4      net (fanout=89)       2.226   rst_n_sys
    SLICE_X76Y76.B       Tilo                  0.203   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X76Y76.SR      net (fanout=1)        0.302   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X76Y76.CLK     Trck                  0.245   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (0.839ns logic, 2.528ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    198.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.904ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y76.DMUX    Tshcko                0.461   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1
    SLICE_X76Y76.B5      net (fanout=2)        0.693   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<1>
    SLICE_X76Y76.B       Tilo                  0.203   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X76Y76.SR      net (fanout=1)        0.302   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X76Y76.CLK     Trck                  0.245   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (0.909ns logic, 0.995ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock4 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "clk_20m_vcxo_i" 200 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_0 (SLICE_X76Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.009ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 to cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y76.DMUX    Tshcko                0.244   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1
    SLICE_X76Y76.B5      net (fanout=2)        0.347   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<1>
    SLICE_X76Y76.B       Tilo                  0.156   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X76Y76.SR      net (fanout=1)        0.157   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X76Y76.CLK     Tremck      (-Th)    -0.105   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      1.009ns (0.505ns logic, 0.504ns route)
                                                       (50.0% logic, 50.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.968ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_n_sys to cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y96.CQ      Tcko                  0.198   rst_n_sys
                                                       rst_n_sys
    SLICE_X76Y76.B4      net (fanout=89)       1.352   rst_n_sys
    SLICE_X76Y76.B       Tilo                  0.156   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X76Y76.SR      net (fanout=1)        0.157   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X76Y76.CLK     Tremck      (-Th)    -0.105   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      1.968ns (0.459ns logic, 1.509ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (SLICE_X76Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y76.DMUX    Tshcko                0.244   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1
    SLICE_X76Y76.B5      net (fanout=2)        0.347   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<1>
    SLICE_X76Y76.B       Tilo                  0.156   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X76Y76.SR      net (fanout=1)        0.157   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X76Y76.CLK     Tremck      (-Th)    -0.153   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.553ns logic, 0.504ns route)
                                                       (52.3% logic, 47.7% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (SLICE_X76Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.016ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_n_sys to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y96.CQ      Tcko                  0.198   rst_n_sys
                                                       rst_n_sys
    SLICE_X76Y76.B4      net (fanout=89)       1.352   rst_n_sys
    SLICE_X76Y76.B       Tilo                  0.156   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X76Y76.SR      net (fanout=1)        0.157   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X76Y76.CLK     Tremck      (-Th)    -0.153   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      2.016ns (0.507ns logic, 1.509ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (SLICE_X61Y139.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.481ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 to cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y89.AQ      Tcko                  0.200   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<6>
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0
    SLICE_X76Y76.B2      net (fanout=2)        1.172   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<0>
    SLICE_X76Y76.BMUX    Tilo                  0.191   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X61Y139.SR     net (fanout=1)        2.736   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X61Y139.CLK    Tremck      (-Th)    -0.182   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      4.481ns (0.573ns logic, 3.908ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (SLICE_X61Y139.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.659ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_n_sys to cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y96.CQ      Tcko                  0.198   rst_n_sys
                                                       rst_n_sys
    SLICE_X76Y76.B4      net (fanout=89)       1.352   rst_n_sys
    SLICE_X76Y76.BMUX    Tilo                  0.191   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X61Y139.SR     net (fanout=1)        2.736   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X61Y139.CLK    Tremck      (-Th)    -0.182   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      4.659ns (0.571ns logic, 4.088ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1303 paths analyzed, 495 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.055ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/pll_sdi_o (OLOGIC_X11Y175.D1), 213 paths
--------------------------------------------------------------------------------
Slack (setup path):     40.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_rsts_mgment/dac_bit_index_0 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.740ns (Levels of Logic = 4)
  Clock Path Skew:      0.720ns (1.358 - 0.638)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_rsts_mgment/dac_bit_index_0 to cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y148.AQ     Tcko                  0.391   cmp_tdc1_clks_rsts_mgment/dac_bit_index<3>
                                                       cmp_tdc1_clks_rsts_mgment/dac_bit_index_0
    SLICE_X81Y145.A5     net (fanout=11)       0.854   cmp_tdc1_clks_rsts_mgment/dac_bit_index<0>
    SLICE_X81Y145.A      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/send_dac_word_p_synch<2>
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_11
    SLICE_X80Y148.C3     net (fanout=1)        0.656   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_11
    SLICE_X80Y148.C      Tilo                  0.204   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_9
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X57Y155.C1     net (fanout=1)        2.080   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X57Y155.C      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X57Y155.D5     net (fanout=1)        0.209   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X57Y155.D      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X11Y175.D1    net (fanout=1)        3.766   cmp_tdc1_clks_rsts_mgment/bit_being_sent
    OLOGIC_X11Y175.CLK0  Todck                 0.803   cmp_tdc1_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.740ns (2.175ns logic, 7.565ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_rsts_mgment/dac_bit_index_1 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.666ns (Levels of Logic = 4)
  Clock Path Skew:      0.720ns (1.358 - 0.638)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_rsts_mgment/dac_bit_index_1 to cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y148.AMUX   Tshcko                0.461   cmp_tdc1_clks_rsts_mgment/dac_bit_index<3>
                                                       cmp_tdc1_clks_rsts_mgment/dac_bit_index_1
    SLICE_X81Y145.A3     net (fanout=11)       0.710   cmp_tdc1_clks_rsts_mgment/dac_bit_index<1>
    SLICE_X81Y145.A      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/send_dac_word_p_synch<2>
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_11
    SLICE_X80Y148.C3     net (fanout=1)        0.656   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_11
    SLICE_X80Y148.C      Tilo                  0.204   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_9
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X57Y155.C1     net (fanout=1)        2.080   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X57Y155.C      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X57Y155.D5     net (fanout=1)        0.209   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X57Y155.D      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X11Y175.D1    net (fanout=1)        3.766   cmp_tdc1_clks_rsts_mgment/bit_being_sent
    OLOGIC_X11Y175.CLK0  Todck                 0.803   cmp_tdc1_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.666ns (2.245ns logic, 7.421ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_rsts_mgment/pll_byte_index_4 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.473ns (Levels of Logic = 4)
  Clock Path Skew:      0.548ns (1.358 - 0.810)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_rsts_mgment/pll_byte_index_4 to cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y151.BQ     Tcko                  0.447   cmp_tdc1_clks_rsts_mgment/pll_byte_index<6>
                                                       cmp_tdc1_clks_rsts_mgment/pll_byte_index_4
    SLICE_X61Y154.A2     net (fanout=24)       1.331   cmp_tdc1_clks_rsts_mgment/pll_byte_index<4>
    SLICE_X61Y154.A      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/dac_bit_index<4>
                                                       cmp_tdc1_clks_rsts_mgment_Mram__n051561
    SLICE_X61Y154.C2     net (fanout=1)        0.427   cmp_tdc1_clks_rsts_mgment/_n0515<11>
    SLICE_X61Y154.CMUX   Tilo                  0.313   cmp_tdc1_clks_rsts_mgment/dac_bit_index<4>
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_pll_word_being_sent<6>11
    SLICE_X56Y155.C1     net (fanout=1)        0.886   cmp_tdc1_clks_rsts_mgment/pll_word_being_sent<6>
    SLICE_X56Y155.CMUX   Tilo                  0.361   cmp_tdc1_clks_rsts_mgment/pll_word_being_sent<4>
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_pll_bit_being_sent_6
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X57Y155.D2     net (fanout=1)        0.621   cmp_tdc1_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X57Y155.D      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X11Y175.D1    net (fanout=1)        3.766   cmp_tdc1_clks_rsts_mgment/bit_being_sent
    OLOGIC_X11Y175.CLK0  Todck                 0.803   cmp_tdc1_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.473ns (2.442ns logic, 7.031ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/pll_status_synch_0 (ILOGIC_X34Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     41.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/pll_status_synch_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.935ns (Levels of Logic = 0)
  Clock Path Skew:      0.471ns (1.185 - 0.714)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc2_clks_rsts_mgment/pll_status_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y76.BQ      Tcko                  0.447   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    ILOGIC_X34Y2.SR      net (fanout=22)       7.754   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
    ILOGIC_X34Y2.CLK0    Tisrck                0.734   tdc2_pll_status_i_IBUF
                                                       cmp_tdc2_clks_rsts_mgment/pll_status_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      8.935ns (1.181ns logic, 7.754ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/pll_dac_sync_n_o (OLOGIC_X29Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     42.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/pll_dac_sync_n_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.458ns (1.172 - 0.714)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc2_clks_rsts_mgment/pll_dac_sync_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y76.BQ      Tcko                  0.447   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    OLOGIC_X29Y2.SR      net (fanout=22)       7.213   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
    OLOGIC_X29Y2.CLK0    Tosrck                0.695   cmp_tdc2_clks_rsts_mgment/pll_dac_sync_n_o
                                                       cmp_tdc2_clks_rsts_mgment/pll_dac_sync_n_o
    -------------------------------------------------  ---------------------------
    Total                                      8.355ns (1.142ns logic, 7.213ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst (SLICE_X61Y140.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc1_clks_rsts_mgment/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y139.CQ     Tcko                  0.198   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    SLICE_X61Y140.SR     net (fanout=22)       0.134   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
    SLICE_X61Y140.CLK    Tcksr       (-Th)    -0.049   cmp_tdc1_clks_rsts_mgment/rst
                                                       cmp_tdc1_clks_rsts_mgment/rst
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.247ns logic, 0.134ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1 (SLICE_X110Y18.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1 to cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y18.CQ     Tcko                  0.200   cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1
                                                       cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1
    SLICE_X110Y18.CX     net (fanout=20)       0.128   cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1
    SLICE_X110Y18.CLK    Tckdi       (-Th)    -0.106   cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1
                                                       cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1-In3
                                                       cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.306ns logic, 0.128ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/sclk (SLICE_X48Y170.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_rsts_mgment/sclk (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/sclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_rsts_mgment/sclk to cmp_tdc1_clks_rsts_mgment/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y170.AQ     Tcko                  0.234   cmp_tdc1_clks_rsts_mgment/sclk
                                                       cmp_tdc1_clks_rsts_mgment/sclk
    SLICE_X48Y170.A6     net (fanout=10)       0.021   cmp_tdc1_clks_rsts_mgment/sclk
    SLICE_X48Y170.CLK    Tah         (-Th)    -0.197   cmp_tdc1_clks_rsts_mgment/sclk
                                                       cmp_tdc1_clks_rsts_mgment/sclk_INV_31_o1_INV_0
                                                       cmp_tdc1_clks_rsts_mgment/sclk
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.431ns logic, 0.021ns route)
                                                       (95.4% logic, 4.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_20m_vcxo_buf_BUFG/I0
  Logical resource: clk_20m_vcxo_buf_BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cmp_tdc1_clks_rsts_mgment/pll_cs_n_o/CLK0
  Logical resource: cmp_tdc1_clks_rsts_mgment/pll_cs_n_o/CK0
  Location pin: OLOGIC_X12Y175.CLK0
  Clock network: clk_20m_vcxo_buf_BUFG
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cmp_tdc1_clks_rsts_mgment/pll_dac_sync_n_o/CLK0
  Logical resource: cmp_tdc1_clks_rsts_mgment/pll_dac_sync_n_o/CK0
  Location pin: OLOGIC_X13Y174.CLK0
  Clock network: clk_20m_vcxo_buf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc1_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc1_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y80.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y80.CLKB
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y82.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 542428 paths analyzed, 8665 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.755ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_25 (SLICE_X103Y156.C6), 470 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6 (FF)
  Destination:          cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.709ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.241 - 0.252)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6 to cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y150.CQ    Tcko                  0.391   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6
    SLICE_X119Y152.B5    net (fanout=10)       0.934   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0<6>
    SLICE_X119Y152.B     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_0_1
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0533<7>11
    SLICE_X119Y149.A5    net (fanout=14)       0.617   cmp_tdc1/tdc_core/reg_control_block/_n0533<7>1
    SLICE_X119Y149.A     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/acam_config_1<15>
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0533<7>1
    SLICE_X117Y149.C6    net (fanout=34)       0.753   cmp_tdc1/tdc_core/reg_control_block/_n0533
    SLICE_X117Y149.C     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/acam_config_6<27>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out11111121
    SLICE_X110Y150.A5    net (fanout=10)       0.658   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1111112
    SLICE_X110Y150.A     Tilo                  0.205   cmp_tdc1/tdc_core/reg_control_block/acam_config_0<27>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19817
    SLICE_X109Y154.C6    net (fanout=1)        0.627   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19816
    SLICE_X109Y154.C     Tilo                  0.259   N2065
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19818_SW0
    SLICE_X109Y154.B6    net (fanout=1)        0.285   N2065
    SLICE_X109Y154.B     Tilo                  0.259   N2065
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19818
    SLICE_X103Y156.D4    net (fanout=1)        1.245   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19817
    SLICE_X103Y156.D     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19819
    SLICE_X103Y156.C6    net (fanout=1)        0.118   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19818
    SLICE_X103Y156.CLK   Tas                   0.322   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19820
                                                       cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_25
    -------------------------------------------------  ---------------------------
    Total                                      7.709ns (2.472ns logic, 5.237ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_4 (FF)
  Destination:          cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.710ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.241 - 0.249)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_4 to cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y151.AQ    Tcko                  0.408   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_2_2
                                                       cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_4
    SLICE_X122Y152.B4    net (fanout=48)       1.787   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0<4>
    SLICE_X122Y152.B     Tilo                  0.205   cmp_tdc1/tdc_core/reg_control_block/_n0643
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0612<7>1
    SLICE_X121Y154.A6    net (fanout=32)       0.600   cmp_tdc1/tdc_core/reg_control_block/_n0612
    SLICE_X121Y154.A     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/_n0620
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1101331
    SLICE_X115Y155.D3    net (fanout=30)       1.012   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out110133
    SLICE_X115Y155.D     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19811
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19812
    SLICE_X109Y154.B1    net (fanout=1)        0.977   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19811
    SLICE_X109Y154.B     Tilo                  0.259   N2065
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19818
    SLICE_X103Y156.D4    net (fanout=1)        1.245   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19817
    SLICE_X103Y156.D     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19819
    SLICE_X103Y156.C6    net (fanout=1)        0.118   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19818
    SLICE_X103Y156.CLK   Tas                   0.322   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19820
                                                       cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_25
    -------------------------------------------------  ---------------------------
    Total                                      7.710ns (1.971ns logic, 5.739ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6 (FF)
  Destination:          cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.633ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.241 - 0.252)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6 to cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y150.CQ    Tcko                  0.391   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6
    SLICE_X119Y152.B5    net (fanout=10)       0.934   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0<6>
    SLICE_X119Y152.B     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_0_1
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0533<7>11
    SLICE_X121Y154.D6    net (fanout=14)       0.616   cmp_tdc1/tdc_core/reg_control_block/_n0533<7>1
    SLICE_X121Y154.D     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/_n0620
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0620<7>1
    SLICE_X120Y152.B5    net (fanout=34)       0.580   cmp_tdc1/tdc_core/reg_control_block/_n0620
    SLICE_X120Y152.BMUX  Tilo                  0.261   cmp_tdc1/tdc_core/reg_control_block/acam_config_6<23>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1101321
    SLICE_X115Y155.D6    net (fanout=30)       0.894   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out110132
    SLICE_X115Y155.D     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19811
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19812
    SLICE_X109Y154.B1    net (fanout=1)        0.977   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19811
    SLICE_X109Y154.B     Tilo                  0.259   N2065
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19818
    SLICE_X103Y156.D4    net (fanout=1)        1.245   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19817
    SLICE_X103Y156.D     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19819
    SLICE_X103Y156.C6    net (fanout=1)        0.118   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19818
    SLICE_X103Y156.CLK   Tas                   0.322   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out19820
                                                       cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_25
    -------------------------------------------------  ---------------------------
    Total                                      7.633ns (2.269ns logic, 5.364ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_8 (SLICE_X104Y156.B5), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_4_2 (FF)
  Destination:          cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.699ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_4_2 to cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y149.BQ    Tcko                  0.447   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_4_2
                                                       cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_4_2
    SLICE_X105Y155.A6    net (fanout=5)        1.195   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_4_2
    SLICE_X105Y155.A     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out11031
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0699<7>11
    SLICE_X105Y155.B5    net (fanout=67)       0.409   cmp_tdc1/tdc_core/reg_control_block/_n0699<7>1
    SLICE_X105Y155.BMUX  Tilo                  0.313   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out11031
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0749<7>1
    SLICE_X96Y150.B5     net (fanout=56)       1.381   cmp_tdc1/tdc_core/reg_control_block/_n0749
    SLICE_X96Y150.B      Tilo                  0.205   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out11033
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out110331
    SLICE_X103Y157.D4    net (fanout=24)       1.129   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out11033
    SLICE_X103Y157.D     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out3412
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out3413
    SLICE_X103Y157.C1    net (fanout=2)        0.806   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out3412
    SLICE_X103Y157.C     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out3412
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out34119_SW0
    SLICE_X104Y156.B5    net (fanout=1)        0.748   N1547
    SLICE_X104Y156.CLK   Tas                   0.289   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<8>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out34120
                                                       cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_8
    -------------------------------------------------  ---------------------------
    Total                                      7.699ns (2.031ns logic, 5.668ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.619ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.243 - 0.250)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y152.BQ    Tcko                  0.447   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0<5>
                                                       cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X105Y155.A5    net (fanout=10)       1.115   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X105Y155.A     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out11031
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0699<7>11
    SLICE_X105Y155.B5    net (fanout=67)       0.409   cmp_tdc1/tdc_core/reg_control_block/_n0699<7>1
    SLICE_X105Y155.BMUX  Tilo                  0.313   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out11031
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0749<7>1
    SLICE_X96Y150.B5     net (fanout=56)       1.381   cmp_tdc1/tdc_core/reg_control_block/_n0749
    SLICE_X96Y150.B      Tilo                  0.205   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out11033
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out110331
    SLICE_X103Y157.D4    net (fanout=24)       1.129   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out11033
    SLICE_X103Y157.D     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out3412
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out3413
    SLICE_X103Y157.C1    net (fanout=2)        0.806   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out3412
    SLICE_X103Y157.C     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out3412
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out34119_SW0
    SLICE_X104Y156.B5    net (fanout=1)        0.748   N1547
    SLICE_X104Y156.CLK   Tas                   0.289   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<8>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out34120
                                                       cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_8
    -------------------------------------------------  ---------------------------
    Total                                      7.619ns (2.031ns logic, 5.588ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6 (FF)
  Destination:          cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.598ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6 to cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y150.CQ    Tcko                  0.391   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6
    SLICE_X105Y155.A1    net (fanout=10)       1.150   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0<6>
    SLICE_X105Y155.A     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out11031
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0699<7>11
    SLICE_X105Y155.B5    net (fanout=67)       0.409   cmp_tdc1/tdc_core/reg_control_block/_n0699<7>1
    SLICE_X105Y155.BMUX  Tilo                  0.313   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out11031
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0749<7>1
    SLICE_X96Y150.B5     net (fanout=56)       1.381   cmp_tdc1/tdc_core/reg_control_block/_n0749
    SLICE_X96Y150.B      Tilo                  0.205   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out11033
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out110331
    SLICE_X103Y157.D4    net (fanout=24)       1.129   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out11033
    SLICE_X103Y157.D     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out3412
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out3413
    SLICE_X103Y157.C1    net (fanout=2)        0.806   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out3412
    SLICE_X103Y157.C     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out3412
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out34119_SW0
    SLICE_X104Y156.B5    net (fanout=1)        0.748   N1547
    SLICE_X104Y156.CLK   Tas                   0.289   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<8>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out34120
                                                       cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_8
    -------------------------------------------------  ---------------------------
    Total                                      7.598ns (1.975ns logic, 5.623ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_20 (SLICE_X103Y159.A5), 608 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6 (FF)
  Destination:          cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.699ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.244 - 0.252)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6 to cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y150.CQ    Tcko                  0.391   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6
    SLICE_X119Y152.B5    net (fanout=10)       0.934   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0<6>
    SLICE_X119Y152.B     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_0_1
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0533<7>11
    SLICE_X120Y147.B6    net (fanout=14)       0.861   cmp_tdc1/tdc_core/reg_control_block/_n0533<7>1
    SLICE_X120Y147.B     Tilo                  0.203   cmp_tdc1/tdc_core/reg_control_block/_n0582
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0582<7>1
    SLICE_X122Y149.A6    net (fanout=34)       0.567   cmp_tdc1/tdc_core/reg_control_block/_n0582
    SLICE_X122Y149.A     Tilo                  0.205   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1113
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1101241
    SLICE_X115Y151.A5    net (fanout=32)       0.915   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out110124
    SLICE_X115Y151.A     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/acam_config_5<27>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14314
    SLICE_X115Y156.B5    net (fanout=1)        1.188   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14313
    SLICE_X115Y156.B     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1439
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14318
    SLICE_X103Y159.B6    net (fanout=1)        0.890   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14317
    SLICE_X103Y159.B     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<21>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14319
    SLICE_X103Y159.A5    net (fanout=1)        0.187   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14318
    SLICE_X103Y159.CLK   Tas                   0.322   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<21>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14320
                                                       cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_20
    -------------------------------------------------  ---------------------------
    Total                                      7.699ns (2.157ns logic, 5.542ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6 (FF)
  Destination:          cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.603ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.244 - 0.252)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6 to cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y150.CQ    Tcko                  0.391   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6
    SLICE_X119Y152.B5    net (fanout=10)       0.934   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0<6>
    SLICE_X119Y152.B     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_0_1
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0533<7>11
    SLICE_X125Y157.A5    net (fanout=14)       1.469   cmp_tdc1/tdc_core/reg_control_block/_n0533<7>1
    SLICE_X125Y157.A     Tilo                  0.259   cmp_tdc1/tdc_core/data_engine_block/acam_config_rdbk_5<3>
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0650<7>1
    SLICE_X121Y158.A6    net (fanout=30)       0.815   cmp_tdc1/tdc_core/reg_control_block/_n0650
    SLICE_X121Y158.A     Tilo                  0.259   cmp_tdc1/tdc_core/data_engine_block/acam_config_rdbk_3<7>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1439
    SLICE_X115Y156.C6    net (fanout=1)        0.756   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1438
    SLICE_X115Y156.C     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1439
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14310
    SLICE_X115Y156.B6    net (fanout=1)        0.285   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1439
    SLICE_X115Y156.B     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1439
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14318
    SLICE_X103Y159.B6    net (fanout=1)        0.890   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14317
    SLICE_X103Y159.B     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<21>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14319
    SLICE_X103Y159.A5    net (fanout=1)        0.187   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14318
    SLICE_X103Y159.CLK   Tas                   0.322   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<21>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14320
                                                       cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_20
    -------------------------------------------------  ---------------------------
    Total                                      7.603ns (2.267ns logic, 5.336ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6 (FF)
  Destination:          cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.561ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.244 - 0.252)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6 to cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y150.CQ    Tcko                  0.391   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_6
    SLICE_X119Y152.B5    net (fanout=10)       0.934   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0<6>
    SLICE_X119Y152.B     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_0_1
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0533<7>11
    SLICE_X120Y147.B6    net (fanout=14)       0.861   cmp_tdc1/tdc_core/reg_control_block/_n0533<7>1
    SLICE_X120Y147.B     Tilo                  0.203   cmp_tdc1/tdc_core/reg_control_block/_n0582
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0582<7>1
    SLICE_X120Y149.A6    net (fanout=34)       0.371   cmp_tdc1/tdc_core/reg_control_block/_n0582
    SLICE_X120Y149.A     Tilo                  0.203   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out9913
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1101221
    SLICE_X115Y151.A4    net (fanout=32)       0.975   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out110122
    SLICE_X115Y151.A     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/acam_config_5<27>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14314
    SLICE_X115Y156.B5    net (fanout=1)        1.188   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14313
    SLICE_X115Y156.B     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1439
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14318
    SLICE_X103Y159.B6    net (fanout=1)        0.890   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14317
    SLICE_X103Y159.B     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<21>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14319
    SLICE_X103Y159.A5    net (fanout=1)        0.187   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14318
    SLICE_X103Y159.CLK   Tas                   0.322   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<21>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out14320
                                                       cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_20
    -------------------------------------------------  ---------------------------
    Total                                      7.561ns (2.155ns logic, 5.406ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y80.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/wr_index_2 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         tdc1_clk_125m rising at 8.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/tdc_core/data_formatting_block/wr_index_2 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y162.CQ     Tcko                  0.200   cmp_tdc1/tdc_core/data_formatting_block/wr_index<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/wr_index_2
    RAMB16_X3Y80.ADDRA7  net (fanout=7)        0.181   cmp_tdc1/tdc_core/data_formatting_block/wr_index<2>
    RAMB16_X3Y80.CLKA    Trckc_ADDRA (-Th)     0.066   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (0.134ns logic, 0.181ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y80.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/wr_index_3 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         tdc1_clk_125m rising at 8.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/tdc_core/data_formatting_block/wr_index_3 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y162.DQ     Tcko                  0.200   cmp_tdc1/tdc_core/data_formatting_block/wr_index<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/wr_index_3
    RAMB16_X3Y80.ADDRA8  net (fanout=7)        0.184   cmp_tdc1/tdc_core/data_formatting_block/wr_index<3>
    RAMB16_X3Y80.CLKA    Trckc_ADDRA (-Th)     0.066   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.134ns logic, 0.184ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y80.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/wr_index_0 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         tdc1_clk_125m rising at 8.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/tdc_core/data_formatting_block/wr_index_0 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y162.AQ     Tcko                  0.200   cmp_tdc1/tdc_core/data_formatting_block/wr_index<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/wr_index_0
    RAMB16_X3Y80.ADDRA5  net (fanout=8)        0.261   cmp_tdc1/tdc_core/data_formatting_block/wr_index<0>
    RAMB16_X3Y80.CLKA    Trckc_ADDRA (-Th)     0.066   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.134ns logic, 0.261ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y80.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y80.CLKB
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y82.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP 
"tdc2_125m_clk_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP "tdc2_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y10.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X4Y10.CLKB
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y12.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc2_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 542446 paths analyzed, 8659 endpoints analyzed, 8 failing endpoints
 8 timing errors detected. (8 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.169ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (SLICE_X25Y16.C6), 608 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/data_engine_block/acam_start01_o_13 (FF)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.563ns (Levels of Logic = 4)
  Clock Path Skew:      -0.571ns (0.882 - 1.453)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/data_engine_block/acam_start01_o_13 to cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y2.Q4       Tickq                 0.992   N697
                                                       cmp_tdc2/tdc_core/data_engine_block/acam_start01_o_13
    SLICE_X53Y7.A5       net (fanout=1)        3.105   cmp_tdc2/tdc_core/data_engine_block/acam_start01_o<13>
    SLICE_X53Y7.A        Tilo                  0.259   cmp_tdc2/tdc_core/data_engine_block/acam_ififo1_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out555
    SLICE_X53Y7.B6       net (fanout=1)        0.118   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out554
    SLICE_X53Y7.B        Tilo                  0.259   cmp_tdc2/tdc_core/data_engine_block/acam_ififo1_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out556
    SLICE_X25Y16.D6      net (fanout=1)        2.131   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out555
    SLICE_X25Y16.D       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5519
    SLICE_X25Y16.C6      net (fanout=1)        0.118   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5518
    SLICE_X25Y16.CLK     Tas                   0.322   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5520
                                                       cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    -------------------------------------------------  ---------------------------
    Total                                      7.563ns (2.091ns logic, 5.472ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_1 (FF)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.577ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.247 - 0.258)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_1 to cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y16.BQ      Tcko                  0.391   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_1
    SLICE_X42Y16.C3      net (fanout=175)      1.993   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<1>
    SLICE_X42Y16.C       Tilo                  0.205   cmp_tdc2/tdc_core/reg_control_block/acam_config_2<23>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out110241
    SLICE_X53Y7.B4       net (fanout=30)       1.899   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out11024
    SLICE_X53Y7.B        Tilo                  0.259   cmp_tdc2/tdc_core/data_engine_block/acam_ififo1_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out556
    SLICE_X25Y16.D6      net (fanout=1)        2.131   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out555
    SLICE_X25Y16.D       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5519
    SLICE_X25Y16.C6      net (fanout=1)        0.118   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5518
    SLICE_X25Y16.CLK     Tas                   0.322   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5520
                                                       cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    -------------------------------------------------  ---------------------------
    Total                                      7.577ns (1.436ns logic, 6.141ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.527ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.247 - 0.258)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y16.BQ      Tcko                  0.408   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<5>
                                                       cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X41Y16.A4      net (fanout=10)       0.744   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X41Y16.A       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/acam_config_4<7>
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0699<7>11
    SLICE_X42Y16.D6      net (fanout=67)       0.326   cmp_tdc2/tdc_core/reg_control_block/_n0699<7>1
    SLICE_X42Y16.D       Tilo                  0.205   cmp_tdc2/tdc_core/reg_control_block/acam_config_2<23>
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0699<7>2
    SLICE_X53Y7.A4       net (fanout=31)       2.119   cmp_tdc2/tdc_core/reg_control_block/_n0699
    SLICE_X53Y7.A        Tilo                  0.259   cmp_tdc2/tdc_core/data_engine_block/acam_ififo1_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out555
    SLICE_X53Y7.B6       net (fanout=1)        0.118   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out554
    SLICE_X53Y7.B        Tilo                  0.259   cmp_tdc2/tdc_core/data_engine_block/acam_ififo1_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out556
    SLICE_X25Y16.D6      net (fanout=1)        2.131   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out555
    SLICE_X25Y16.D       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5519
    SLICE_X25Y16.C6      net (fanout=1)        0.118   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5518
    SLICE_X25Y16.CLK     Tas                   0.322   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5520
                                                       cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    -------------------------------------------------  ---------------------------
    Total                                      7.527ns (1.971ns logic, 5.556ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o (OLOGIC_X34Y3.D1), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.273ns (Levels of Logic = 1)
  Clock Path Skew:      0.201ns (1.170 - 0.969)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.AQ      Tcko                  0.447   cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1
    SLICE_X98Y6.D4       net (fanout=662)      5.095   cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X98Y6.D        Tilo                  0.205   cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o_rstpot
                                                       cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o_rstpot
    OLOGIC_X34Y3.D1      net (fanout=1)        1.723   cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o_rstpot
    OLOGIC_X34Y3.CLK0    Todck                 0.803   cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o
                                                       cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o
    -------------------------------------------------  ---------------------------
    Total                                      8.273ns (1.455ns logic, 6.818ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/acam_timing_block/window_active_counter/counter_29 (FF)
  Destination:          cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.185ns (Levels of Logic = 2)
  Clock Path Skew:      0.392ns (0.654 - 0.262)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/acam_timing_block/window_active_counter/counter_29 to cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y15.BQ     Tcko                  0.408   cmp_tdc2/tdc_core/acam_timing_block/window_active_counter/counter<31>
                                                       cmp_tdc2/tdc_core/acam_timing_block/window_active_counter/counter_29
    SLICE_X106Y10.B2     net (fanout=4)        1.241   cmp_tdc2/tdc_core/acam_timing_block/window_active_counter/counter<29>
    SLICE_X106Y10.CMUX   Topbc                 0.508   cmp_tdc2/tdc_core/acam_timing_block/counter_value[31]_GND_187_o_LessThan_7_o
                                                       cmp_tdc2/tdc_core/acam_timing_block/Mcompar_counter_value[31]_GND_187_o_LessThan_7_o_lut<5>
                                                       cmp_tdc2/tdc_core/acam_timing_block/Mcompar_counter_value[31]_GND_187_o_LessThan_7_o_cy<6>
    SLICE_X98Y6.D3       net (fanout=1)        1.297   cmp_tdc2/tdc_core/acam_timing_block/counter_value[31]_GND_187_o_LessThan_7_o
    SLICE_X98Y6.D        Tilo                  0.205   cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o_rstpot
                                                       cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o_rstpot
    OLOGIC_X34Y3.D1      net (fanout=1)        1.723   cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o_rstpot
    OLOGIC_X34Y3.CLK0    Todck                 0.803   cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o
                                                       cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o
    -------------------------------------------------  ---------------------------
    Total                                      6.185ns (1.924ns logic, 4.261ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/acam_timing_block/window_active_counter/counter_15 (FF)
  Destination:          cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.140ns (Levels of Logic = 3)
  Clock Path Skew:      0.398ns (0.654 - 0.256)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/acam_timing_block/window_active_counter/counter_15 to cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y11.DQ     Tcko                  0.408   cmp_tdc2/tdc_core/acam_timing_block/window_active_counter/counter<15>
                                                       cmp_tdc2/tdc_core/acam_timing_block/window_active_counter/counter_15
    SLICE_X106Y9.D2      net (fanout=4)        1.162   cmp_tdc2/tdc_core/acam_timing_block/window_active_counter/counter<15>
    SLICE_X106Y9.COUT    Topcyd                0.260   cmp_tdc2/tdc_core/acam_timing_block/Mcompar_counter_value[31]_GND_187_o_LessThan_7_o_cy<3>
                                                       cmp_tdc2/tdc_core/acam_timing_block/Mcompar_counter_value[31]_GND_187_o_LessThan_7_o_lut<3>
                                                       cmp_tdc2/tdc_core/acam_timing_block/Mcompar_counter_value[31]_GND_187_o_LessThan_7_o_cy<3>
    SLICE_X106Y10.CIN    net (fanout=1)        0.003   cmp_tdc2/tdc_core/acam_timing_block/Mcompar_counter_value[31]_GND_187_o_LessThan_7_o_cy<3>
    SLICE_X106Y10.CMUX   Tcinc                 0.279   cmp_tdc2/tdc_core/acam_timing_block/counter_value[31]_GND_187_o_LessThan_7_o
                                                       cmp_tdc2/tdc_core/acam_timing_block/Mcompar_counter_value[31]_GND_187_o_LessThan_7_o_cy<6>
    SLICE_X98Y6.D3       net (fanout=1)        1.297   cmp_tdc2/tdc_core/acam_timing_block/counter_value[31]_GND_187_o_LessThan_7_o
    SLICE_X98Y6.D        Tilo                  0.205   cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o_rstpot
                                                       cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o_rstpot
    OLOGIC_X34Y3.D1      net (fanout=1)        1.723   cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o_rstpot
    OLOGIC_X34Y3.CLK0    Todck                 0.803   cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o
                                                       cmp_tdc2/tdc_core/acam_timing_block/start_from_fpga_o
    -------------------------------------------------  ---------------------------
    Total                                      6.140ns (1.955ns logic, 4.185ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/data_engine_block/acam_start01_o_4 (ILOGIC_X17Y3.CE0), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/data_engine_block/config_adr_c_7 (FF)
  Destination:          cmp_tdc2/tdc_core/data_engine_block/acam_start01_o_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.441ns (Levels of Logic = 4)
  Clock Path Skew:      0.402ns (0.658 - 0.256)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/data_engine_block/config_adr_c_7 to cmp_tdc2/tdc_core/data_engine_block/acam_start01_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y2.DQ       Tcko                  0.391   cmp_tdc2/tdc_core/data_engine_block/config_adr_c<7>
                                                       cmp_tdc2/tdc_core/data_engine_block/config_adr_c_7
    SLICE_X66Y2.A3       net (fanout=2)        0.305   cmp_tdc2/tdc_core/data_engine_block/config_adr_c<7>
    SLICE_X66Y2.AMUX     Tilo                  0.251   cmp_tdc2/tdc_core/data_engine_block/config_adr_c<0>
                                                       cmp_tdc2/tdc_core/data_engine_block/_n0295<7>_SW0
    SLICE_X59Y2.C6       net (fanout=1)        0.642   N404
    SLICE_X59Y2.C        Tilo                  0.259   cmp_tdc2/tdc_core/data_engine_block/engine_st_FSM_FFd4
                                                       cmp_tdc2/tdc_core/data_engine_block/_n0295<7>
    SLICE_X50Y8.A5       net (fanout=30)       0.876   cmp_tdc2/tdc_core/data_engine_block/_n0295
    SLICE_X50Y8.A        Tilo                  0.205   cmp_tdc2/tdc_core/data_engine_block/acam_ififo2_o<15>
                                                       cmp_tdc2/tdc_core/data_engine_block/_n0311_inv11
    SLICE_X29Y16.B3      net (fanout=7)        1.822   cmp_tdc2/tdc_core/data_engine_block/_n0311_inv1
    SLICE_X29Y16.BMUX    Tilo                  0.313   cmp_tdc2/tdc_core/reg_control_block/acam_config_0<11>
                                                       cmp_tdc2/tdc_core/data_engine_block/_n0359_inv1
    ILOGIC_X17Y3.CE0     net (fanout=29)       2.826   cmp_tdc2/tdc_core/data_engine_block/_n0359_inv
    ILOGIC_X17Y3.CLK0    Tice0ck               0.551   N706
                                                       cmp_tdc2/tdc_core/data_engine_block/acam_start01_o_4
    -------------------------------------------------  ---------------------------
    Total                                      8.441ns (1.970ns logic, 6.471ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/data_engine_block/config_adr_c_6 (FF)
  Destination:          cmp_tdc2/tdc_core/data_engine_block/acam_start01_o_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.318ns (Levels of Logic = 4)
  Clock Path Skew:      0.402ns (0.658 - 0.256)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/data_engine_block/config_adr_c_6 to cmp_tdc2/tdc_core/data_engine_block/acam_start01_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y2.BQ       Tcko                  0.391   cmp_tdc2/tdc_core/data_engine_block/config_adr_c<7>
                                                       cmp_tdc2/tdc_core/data_engine_block/config_adr_c_6
    SLICE_X66Y2.A5       net (fanout=3)        0.182   cmp_tdc2/tdc_core/data_engine_block/config_adr_c<6>
    SLICE_X66Y2.AMUX     Tilo                  0.251   cmp_tdc2/tdc_core/data_engine_block/config_adr_c<0>
                                                       cmp_tdc2/tdc_core/data_engine_block/_n0295<7>_SW0
    SLICE_X59Y2.C6       net (fanout=1)        0.642   N404
    SLICE_X59Y2.C        Tilo                  0.259   cmp_tdc2/tdc_core/data_engine_block/engine_st_FSM_FFd4
                                                       cmp_tdc2/tdc_core/data_engine_block/_n0295<7>
    SLICE_X50Y8.A5       net (fanout=30)       0.876   cmp_tdc2/tdc_core/data_engine_block/_n0295
    SLICE_X50Y8.A        Tilo                  0.205   cmp_tdc2/tdc_core/data_engine_block/acam_ififo2_o<15>
                                                       cmp_tdc2/tdc_core/data_engine_block/_n0311_inv11
    SLICE_X29Y16.B3      net (fanout=7)        1.822   cmp_tdc2/tdc_core/data_engine_block/_n0311_inv1
    SLICE_X29Y16.BMUX    Tilo                  0.313   cmp_tdc2/tdc_core/reg_control_block/acam_config_0<11>
                                                       cmp_tdc2/tdc_core/data_engine_block/_n0359_inv1
    ILOGIC_X17Y3.CE0     net (fanout=29)       2.826   cmp_tdc2/tdc_core/data_engine_block/_n0359_inv
    ILOGIC_X17Y3.CLK0    Tice0ck               0.551   N706
                                                       cmp_tdc2/tdc_core/data_engine_block/acam_start01_o_4
    -------------------------------------------------  ---------------------------
    Total                                      8.318ns (1.970ns logic, 6.348ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/data_engine_block/config_adr_c_4 (FF)
  Destination:          cmp_tdc2/tdc_core/data_engine_block/acam_start01_o_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.211ns (Levels of Logic = 3)
  Clock Path Skew:      0.402ns (0.658 - 0.256)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/data_engine_block/config_adr_c_4 to cmp_tdc2/tdc_core/data_engine_block/acam_start01_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y2.CQ       Tcko                  0.391   cmp_tdc2/tdc_core/data_engine_block/config_adr_c<4>
                                                       cmp_tdc2/tdc_core/data_engine_block/config_adr_c_4
    SLICE_X59Y2.C1       net (fanout=5)        0.968   cmp_tdc2/tdc_core/data_engine_block/config_adr_c<4>
    SLICE_X59Y2.C        Tilo                  0.259   cmp_tdc2/tdc_core/data_engine_block/engine_st_FSM_FFd4
                                                       cmp_tdc2/tdc_core/data_engine_block/_n0295<7>
    SLICE_X50Y8.A5       net (fanout=30)       0.876   cmp_tdc2/tdc_core/data_engine_block/_n0295
    SLICE_X50Y8.A        Tilo                  0.205   cmp_tdc2/tdc_core/data_engine_block/acam_ififo2_o<15>
                                                       cmp_tdc2/tdc_core/data_engine_block/_n0311_inv11
    SLICE_X29Y16.B3      net (fanout=7)        1.822   cmp_tdc2/tdc_core/data_engine_block/_n0311_inv1
    SLICE_X29Y16.BMUX    Tilo                  0.313   cmp_tdc2/tdc_core/reg_control_block/acam_config_0<11>
                                                       cmp_tdc2/tdc_core/data_engine_block/_n0359_inv1
    ILOGIC_X17Y3.CE0     net (fanout=29)       2.826   cmp_tdc2/tdc_core/data_engine_block/_n0359_inv
    ILOGIC_X17Y3.CLK0    Tice0ck               0.551   N706
                                                       cmp_tdc2/tdc_core/data_engine_block/acam_start01_o_4
    -------------------------------------------------  ---------------------------
    Total                                      8.211ns (1.719ns logic, 6.492ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_0 (SLICE_X98Y15.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_1 (FF)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_clk_125m rising at 8.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_1 to cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y15.BQ      Tcko                  0.200   cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_1
    SLICE_X98Y15.B5      net (fanout=2)        0.076   cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter<1>
    SLICE_X98Y15.CLK     Tah         (-Th)    -0.121   cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_0_glue_set
                                                       cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_6_4 (SLICE_X33Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_6_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.073 - 0.071)
  Source Clock:         tdc2_clk_125m rising at 8.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_6_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.AQ      Tcko                  0.234   cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1
    SLICE_X33Y11.SR      net (fanout=662)      0.303   cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X33Y11.CLK     Tcksr       (-Th)     0.131   cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_6<7>
                                                       cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_6_4
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.103ns logic, 0.303ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/r_idx_gray_3 (SLICE_X46Y35.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/r_idx_bnry_4 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/r_idx_gray_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_clk_125m rising at 8.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/r_idx_bnry_4 to cmp_tdc2_clks_crossing/mfifo/r_idx_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y35.BQ      Tcko                  0.200   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<4>
                                                       cmp_tdc2_clks_crossing/mfifo/r_idx_bnry_4
    SLICE_X46Y35.B5      net (fanout=3)        0.084   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<4>
    SLICE_X46Y35.CLK     Tah         (-Th)    -0.121   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<4>
                                                       cmp_tdc2_clks_crossing/mfifo/Mxor_n0064_4_xo<0>1
                                                       cmp_tdc2_clks_crossing/mfifo/r_idx_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.321ns logic, 0.084ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y10.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X4Y10.CLKB
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y12.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    9.055|         |         |         |
tdc1_125m_clk_n_i|    6.099|         |         |         |
tdc1_125m_clk_p_i|    6.099|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    2.458|         |         |         |
tdc1_125m_clk_n_i|    7.755|         |         |         |
tdc1_125m_clk_p_i|    7.755|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    2.458|         |         |         |
tdc1_125m_clk_n_i|    7.755|         |         |         |
tdc1_125m_clk_p_i|    7.755|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    8.169|         |         |         |
tdc2_125m_clk_p_i|    8.169|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    8.169|         |         |         |
tdc2_125m_clk_p_i|    8.169|         |         |         |
-----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 8  Score: 640  (Setup/Max: 640, Hold: 0)

Constraints cover 1086201 paths, 0 nets, and 24176 connections

Design statistics:
   Minimum period:   9.055ns{1}   (Maximum frequency: 110.436MHz)
   Maximum path delay from/to any node:   7.800ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 07 12:29:26 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 350 MB



