I 000051 55 949           1730424774404 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1730424774405 2024.10.31 21:32:54)
	(_source(\../src/forwardingmuxA.vhd\))
	(_parameters tan)
	(_code 78792879262e2e6f7e2d69232b7e7c7e717e2d7e7f)
	(_ent
		(_time 1730424774402)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 949           1730424774435 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730424774436 2024.10.31 21:32:54)
	(_source(\../src/forwardingmuxB.vhd\))
	(_parameters tan)
	(_code 9899c897c6cece8f9ecd89c3cb9e9c9e919ecd9e9f)
	(_ent
		(_time 1730424774433)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1730424774462 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1730424774463 2024.10.31 21:32:54)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code b7b7e1e3b3e5e7a1b6e7a3ede2b1b2b0b5b0b7b1b4)
	(_ent
		(_time 1730424774460)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1730424774485 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1730424774486 2024.10.31 21:32:54)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code d6d68085d281d4c0d3d1c48c86d082d380d0d5d080)
	(_ent
		(_time 1730424774483)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 3973          1730424774510 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1730424774511 2024.10.31 21:32:54)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code e6e6b2b5e5b1b5f0e3e3ffbce4e0e3e1e4e0e3e0e1)
	(_ent
		(_time 1730424774508)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 961           1730424774538 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730424774539 2024.10.31 21:32:54)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 050a0503035107135005105e5c0205030600530351)
	(_ent
		(_time 1730424774536)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1730424774565 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1730424774566 2024.10.31 21:32:54)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 242b2420237379327126607e742220222022212326)
	(_ent
		(_time 1730424774563)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 2650          1730424774588 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1730424774589 2024.10.31 21:32:54)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 343a3d313663692234362d6e63323d3230323d3232)
	(_ent
		(_time 1730424774586)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1730424774608 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1730424774609 2024.10.31 21:32:54)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 434d4a4115151454461151181745404447454a4515)
	(_ent
		(_time 1730424774606)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1730424774624 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730424774625 2024.10.31 21:32:54)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 535d5a50040453455603460957555a550755075554)
	(_ent
		(_time 1730424774622)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1563          1730424774653 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730424774654 2024.10.31 21:32:54)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 727c7a7371247764717d602827772475777427747b)
	(_ent
		(_time 1730424774651)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 4934          1730424774676 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 57))
	(_version vf5)
	(_time 1730424774677 2024.10.31 21:32:54)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 929c9b9d94c5c38592c28bc8c79497959a949b9496)
	(_ent
		(_time 1730424774674)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata1in 0 0 12(_ent(_in))))
		(_port(_int readdata2in 0 0 13(_ent(_in))))
		(_port(_int immediatein 0 0 14(_ent(_in))))
		(_port(_int immediateout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 0 0 17(_ent(_out))))
		(_port(_int readdata2out 0 0 18(_ent(_out))))
		(_port(_int MemtoRegin -1 0 21(_ent(_in))))
		(_port(_int RegWritein -1 0 22(_ent(_in))))
		(_port(_int MemReadin -1 0 25(_ent(_in))))
		(_port(_int MemWritein -1 0 26(_ent(_in))))
		(_port(_int Branchin -1 0 27(_ent(_in))))
		(_port(_int ALUSrcin -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 1 0 31(_ent(_in))))
		(_port(_int MemtoRegout -1 0 35(_ent(_out))))
		(_port(_int RegWriteout -1 0 36(_ent(_out))))
		(_port(_int MemReadout -1 0 39(_ent(_out))))
		(_port(_int MemWriteout -1 0 40(_ent(_out))))
		(_port(_int Branchout -1 0 41(_ent(_out))))
		(_port(_int ALUSrc -1 0 44(_ent(_out))))
		(_port(_int ALUOp 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 2 0 47(_ent(_in))))
		(_port(_int rs2in 2 0 48(_ent(_in))))
		(_port(_int rdin 2 0 49(_ent(_in))))
		(_port(_int rs1out 2 0 50(_ent(_out))))
		(_port(_int rs2out 2 0 51(_ent(_out))))
		(_port(_int rdout 2 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 4 0 59(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 60(_arch(_uni))))
		(_sig(_int immediate_reg 4 0 61(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 64(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 65(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 68(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 69(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 70(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 5 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 6 0 76(_arch(_uni))))
		(_sig(_int rs2_reg 6 0 77(_arch(_uni))))
		(_sig(_int rd_reg 6 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_trgt(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(14)(22)(23)(24))(_dssslsensitivity 2))))
			(line__131(_arch 1 0 131(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(6))(_sens(29)))))
			(line__132(_arch 2 0 132(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(30)))))
			(line__133(_arch 3 0 133(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(5))(_sens(31)))))
			(line__136(_arch 4 0 136(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__137(_arch 5 0 137(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
			(line__138(_arch 6 0 138(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(17))(_sens(34)))))
			(line__139(_arch 7 0 139(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(18))(_sens(35)))))
			(line__140(_arch 8 0 140(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(19))(_sens(36)))))
			(line__142(_arch 9 0 142(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(20))(_sens(37)))))
			(line__143(_arch 10 0 143(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(21))(_sens(38)))))
			(line__145(_arch 11 0 145(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(25))(_sens(39)))))
			(line__146(_arch 12 0 146(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(26))(_sens(40)))))
			(line__147(_arch 13 0 147(_assignment(_alias((rdout)(rd_reg)))(_trgt(27))(_sens(41)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 14 -1)
)
I 000051 55 3331          1730424774704 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 35))
	(_version vf5)
	(_time 1730424774705 2024.10.31 21:32:54)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code b1bfb2e5e6e6b0a6b2e4a3ebb6b7e2b6b4b7e4b7b8)
	(_ent
		(_time 1730424774702)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1_data 0 0 9(_ent(_in))))
		(_port(_int rs2_data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 11(_ent(_in))))
		(_port(_int exmem_regdata 0 0 12(_ent(_in))))
		(_port(_int memwb_rd 1 0 13(_ent(_in))))
		(_port(_int memwb_regdata 0 0 14(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_port(_int MemRead -1 0 22(_ent(_out))))
		(_port(_int MemWrite -1 0 23(_ent(_out))))
		(_port(_int Branch -1 0 24(_ent(_out))))
		(_port(_int ALUSrc -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 28(_ent(_out))))
		(_port(_int if_flush -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 36(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 38(_arch(_uni))))
		(_sig(_int rs2_final 4 0 39(_arch(_uni))))
		(_sig(_int branch_taken -1 0 40(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 43(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 43(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_Branch -1 0 43(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 44(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(16))(_sens(0(d_19_15))))))
			(line__48(_arch 1 0 48(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(17))(_sens(0(d_24_20))))))
			(line__51(_arch 2 0 51(_assignment(_trgt(18))(_sens(2)(4)(5)(6)(7)(16)))))
			(line__56(_arch 3 0 56(_assignment(_trgt(19))(_sens(3)(4)(5)(6)(7)(17)))))
			(line__60(_arch 4 0 60(_prcs(_simple)(_trgt(15)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(0)(18)(19))(_read(20)))))
			(line__116(_arch 5 0 116(_assignment(_trgt(8))(_sens(1)(21)))))
			(line__117(_arch 6 0 117(_assignment(_trgt(9))(_sens(1)(22)))))
			(line__118(_arch 7 0 118(_assignment(_trgt(10))(_sens(1)(23)))))
			(line__119(_arch 8 0 119(_assignment(_trgt(11))(_sens(1)(24)))))
			(line__120(_arch 9 0 120(_assignment(_trgt(12))(_sens(1)(25)))))
			(line__121(_arch 10 0 121(_assignment(_trgt(13))(_sens(1)(26)))))
			(line__122(_arch 11 0 122(_assignment(_trgt(14))(_sens(1)(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
	)
	(_model . Behavioral 12 -1)
)
I 000051 55 1141          1730424774733 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1730424774734 2024.10.31 21:32:54)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code c0cec695969696d7c4c2d19b93c6c4c6c9c695c6c7)
	(_ent
		(_time 1730424774731)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1730424774755 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730424774756 2024.10.31 21:32:54)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code e0eee1b3b3b6b1f7e2e1f2bab2e6b4e7e5e7e8e6e2)
	(_ent
		(_time 1730424774753)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1730424774769 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730424774770 2024.10.31 21:32:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code efe1eebceab9bef9e8bdacb4bbe9eee9bce8eae9ee)
	(_ent
		(_time 1730424774767)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3703          1730424774795 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 45))
	(_version vf5)
	(_time 1730424774796 2024.10.31 21:32:54)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code fff1faaea1a8ffe9fdffbba5abf8f7f9abf9faf9ab)
	(_ent
		(_time 1730424774793)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 10(_ent(_in))))
		(_port(_int readdata2in 0 0 11(_ent(_in))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 0 0 14(_ent(_out))))
		(_port(_int readdata2out 0 0 15(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int MemtoRegout -1 0 30(_ent(_out))))
		(_port(_int RegWriteout -1 0 31(_ent(_out))))
		(_port(_int MemRead -1 0 34(_ent(_out))))
		(_port(_int MemWrite -1 0 35(_ent(_out))))
		(_port(_int Branch -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 40(_ent(_in))))
		(_port(_int rdout 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 2 0 46(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 3 0 48(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 49(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 53(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 54(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 57(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 58(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 4 0 62(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(18))(_dssslsensitivity 2))))
			(line__103(_arch 1 0 103(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__104(_arch 2 0 104(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__105(_arch 3 0 105(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__109(_arch 4 0 109(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(13))(_sens(24)))))
			(line__110(_arch 5 0 110(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(14))(_sens(25)))))
			(line__113(_arch 6 0 113(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(15))(_sens(26)))))
			(line__114(_arch 7 0 114(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(27)))))
			(line__115(_arch 8 0 115(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(17))(_sens(28)))))
			(line__118(_arch 9 0 118(_assignment(_alias((rdout)(rd_reg)))(_trgt(19))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1127          1730424774819 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1730424774820 2024.10.31 21:32:54)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 1e101e1918484f081e4e58441a191a191c1848184d)
	(_ent
		(_time 1730424774817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33751554)
		(33751810)
		(50463234)
		(50463490)
		(50529026)
		(33686274)
		(50463491)
		(33686018)
		(50529027)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 14844         1730424774837 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1730424774838 2024.10.31 21:32:54)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 2e20262a2e787e382b2b2b7b6b747e287d2b78282d2878)
	(_ent
		(_time 1730424774747)
	)
	(_inst pc_mux_inst 0 285(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 296(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 305(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 321(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 331(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_idex))
		)
	)
	(_inst imm_gen_inst 0 359(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 372(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 383(_ent . regfile)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_registers))
			((readregister2)(ifid_rs2_to_registers))
			((writeregisteraddress)(memwb_regselect_to_registers))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_inst HAZARD_UNIT_INST 0 426(_ent . hazard_unit)
		(_port
			((idexmemread)(idex_memread_to_hazardunit))
			((idexrd)(idex_rd_to_hazardunit))
			((instruction)(idex_instruction_to_hazardunit))
			((cntrlsigmux)(hazardunit_controlsigmux_to_controlunit))
			((pcwriteenable)(hazardunit_pcwrite_to_pc))
			((ifidwriteenable)(hazardunit_write_to_ifid))
		)
	)
	(_inst IDEX_INST 0 438(_ent . idex)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((readdata1in)(registers_reg1out_to_idex))
			((readdata2in)(registers_reg2out_to_idex))
			((immediatein)(immediategen_immediate_to_idex))
			((immediateout)(idex_immediate_to_alusrcmuxb))
			((readdata1out)(idex_rs1_to_forwardingmuxa))
			((readdata2out)(idex_rs2_to_forwardingmuxb))
			((MemtoRegin)(controlunit_memtoreg_to_idex))
			((RegWritein)(controlunit_regwrite_to_idex))
			((MemReadin)(controlunit_memread_to_idex))
			((MemWritein)(controlunit_memwrite_to_idex))
			((Branchin)(controlunit_earlybranch_to_pcmux))
			((ALUSrcin)(controlunit_alusource_to_idex))
			((ALUOpin)(contolunit_aluop_to_idex))
			((MemtoRegout)(idex_memtoreg_to_exmem))
			((RegWriteout)(idex_regwrite_to_exmem))
			((MemReadout)(idex_memread_to_exmem))
			((MemWriteout)(idex_memwrite_to_exmem))
			((Branchout)(idex_branch_to_exmem))
			((ALUSrc)(idex_alusrcb_to_alusrcmuxb))
			((ALUOp)(idex_aluop_to_alucontrol))
			((rs1in)(ifid_rs1_to_register))
			((rs2in)(ifid_rs2_to_register))
			((rdin)(ifid_rd_to_idex))
			((rs1out)(idex_rs1_to_forwardingunit))
			((rs2out)(idex_rs2_to_forwardingunit))
			((rdout)(idex_rd_to_frowardingunit))
		)
	)
	(_inst ALU_CONTROL_INST 0 491(_ent . alucontrol)
		(_port
			((instructionfucntfeilds)(idex_instruction_to_alucontrol))
			((aluop)(idex_aluop_to_alucontrol))
			((aluoperation)(alucontrol_aluop_to_alu))
		)
	)
	(_inst ALU_INST 0 502(_ent . ALU)
		(_port
			((input_0)(forwardingmuxa_rs1_to_alu))
			((input_1)(alusrcmuxB_rs2_to_alu))
			((operation)(alucontrol_aluop_to_alu))
			((ALU_output)(alu_result_to_exmem))
			((zero_flag)(alu_zeroresult_to_exmem))
		)
	)
	(_inst FORWARDING_MUX_A_INST 0 515(_ent . forwardingMuxA)
		(_port
			((rs1)(idex_rs1_to_forwardingmuxa))
			((forwardedrs1exmem)(exmem_rs_to_forwardingmuxa))
			((forwardedrs1memwb)(memwb_rs_to_forwardingmuxa))
			((forwardAmuxcntrl)(forwardingunit_Amuxcntrl_to_forrwardingmuxA))
			((MuxOutput)(forwardingmuxA_rs1_to_ALU))
		)
	)
	(_inst FORWARDING_MUX_B_INST 0 527(_ent . forwardingMuxB)
		(_port
			((rs2)(idex_rs2_to_forwardingmuxb))
			((forwardedrs2exmem)(exmem_rs_to_forwardingmuxb))
			((forwardedrs2memwb)(memwb_rs_to_forwardingmuxb))
			((forwardBmuxcntrl)(forwardingunit_Bmuxcntrl_to_forrwardingmuxB))
			((MuxOutput)(forwardingmuxB_rs2_to_alusrcmuxB))
		)
	)
	(_inst ALU_SRC_MUX_B_INST 0 540(_ent . ALUSrcMuxB)
		(_port
			((ReadRegister2)(forwardingmuxb_rs2_to_alusrcmuxb))
			((ReadImmediate)(idex_immediate_to_alusrcmuxb))
			((ALUSrcBControl)(idex_alusrcb_to_alusrcmuxb))
			((MuxOutput)(alusrcmuxB_rs2_to_alu))
		)
	)
	(_inst EXMEM_INST 0 552(_ent . exmem)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((aluzeroin)(alu_zeroresult_to_exmem))
			((aluresultin)(alu_result_to_exmem))
			((readdata2in)(alusrcmuxb_source2_to_exmem))
			((aluzeroout)(ALU_ZERO_FROM_EXMEM))
			((aluresultout)(ALU_RESULT_FROM_EXMEM))
			((readdata2out)(READ_DATA_2_FROM_EXMEM))
			((MemtoRegin)(MEMTOREG_TO_EXMEM))
			((RegWritein)(REGWRITE_TO_EXMEM))
			((MemReadin)(MEMREAD_TO_EXMEM))
			((MemWritein)(MEMWRITE_TO_EXMEM))
			((Branchin)(BRANCH_TO_EXMEM))
			((MemtoRegout)(MEMTOREG_FROM_EXMEM))
			((RegWriteout)(REGWRITE_FROM_EXMEM))
			((MemRead)(MEMREAD_FROM_EXMEM))
			((MemWrite)(MEMWRITE_FROM_EXMEM))
			((Branch)(BRANCH_FROM_EXMEM))
			((rdin)(RD_TO_EXMEM))
			((rdout)(RD_FROM_EXMEM))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 2 0 66(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 2 0 67(_arch(_uni))))
		(_sig(_int ifid_rd_to_idex 2 0 68(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 1 0 69(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 0 0 70(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 79(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 83(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 0 0 84(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 89(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 92(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 2 0 93(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 2 0 94(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 2 0 95(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 96(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 97(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 98(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 102(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmux_to_controlunit -1 0 103(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 104(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 105(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 106(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 107(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 108(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 109(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 110(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 112(_array -1((_dto i 1 i 0)))))
		(_sig(_int contolunit_aluop_to_idex 3 0 112(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 113(_arch(_uni))))
		(_sig(_int idex_memread_to_hazardunit -1 0 119(_arch(_uni))))
		(_sig(_int idex_rd_to_hazardunit 2 0 120(_arch(_uni))))
		(_sig(_int idex_instruction_to_hazardunit 1 0 121(_arch(_uni))))
		(_sig(_int hazardunit_controlsigmux_to_controlunit -1 0 122(_arch(_uni))))
		(_sig(_int hazardunit_write_to_ifid -1 0 124(_arch(_uni))))
		(_sig(_int READDATA1_TO_IDEX 1 0 131(_arch(_uni))))
		(_sig(_int READDATA2_TO_IDEX 1 0 132(_arch(_uni))))
		(_sig(_int IMMEDIATE_TO_IDEX 1 0 133(_arch(_uni))))
		(_sig(_int MAKETHISSIGNALIMMEDIATE_FROM_IDEX 1 0 134(_arch(_uni))))
		(_sig(_int READDATA1_FROM_IDEX 1 0 136(_arch(_uni))))
		(_sig(_int READDATA2_FROM_IDEX 1 0 137(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_IDEX -1 0 140(_arch(_uni))))
		(_sig(_int REGWRITE_TO_IDEX -1 0 141(_arch(_uni))))
		(_sig(_int idex_memtoreg_to_exmem -1 0 142(_arch(_uni))))
		(_sig(_int idex_regwrite_to_exmem -1 0 143(_arch(_uni))))
		(_sig(_int MEMREAD_TO_IDEX -1 0 146(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_IDEX -1 0 147(_arch(_uni))))
		(_sig(_int BRANCH_TO_IDEX -1 0 148(_arch(_uni))))
		(_sig(_int idex_memread_to_exmem -1 0 149(_arch(_uni))))
		(_sig(_int idex_memwrite_to_exmem -1 0 150(_arch(_uni))))
		(_sig(_int idex_branch_to_exmem -1 0 151(_arch(_uni))))
		(_sig(_int ALUSRC_TO_IDEX -1 0 154(_arch(_uni))))
		(_sig(_int ALUOP_TO_IDEX 3 0 155(_arch(_uni))))
		(_sig(_int idex_alusrcb_to_alusrcmuxb -1 0 156(_arch(_uni))))
		(_sig(_int ALUOP_FROM_IDEX 3 0 157(_arch(_uni))))
		(_sig(_int RS1_TO_IDEX 2 0 160(_arch(_uni))))
		(_sig(_int RS2_TO_IDEX 2 0 161(_arch(_uni))))
		(_sig(_int RD_TO_IDEX 2 0 162(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingunit 2 0 163(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingunit 2 0 164(_arch(_uni))))
		(_sig(_int idex_rd_to_frowardingunit 2 0 165(_arch(_uni))))
		(_sig(_int idex_instruction_to_alucontrol 1 0 175(_arch(_uni))))
		(_sig(_int idex_aluop_to_alucontrol 3 0 176(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 177(_array -1((_dto i 3 i 0)))))
		(_sig(_int alucontrol_aluop_to_alu 4 0 177(_arch(_uni))))
		(_sig(_int idex_rs1_to_forwardingmuxa 1 0 195(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxa 1 0 196(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxa 1 0 197(_arch(_uni))))
		(_sig(_int forwardingunit_Amuxcntrl_to_forrwardingmuxA 3 0 198(_arch(_uni))))
		(_sig(_int forwardingmuxA_rs1_to_ALU 1 0 199(_arch(_uni))))
		(_sig(_int idex_rs2_to_forwardingmuxb 1 0 204(_arch(_uni))))
		(_sig(_int exmem_rs_to_forwardingmuxb 1 0 205(_arch(_uni))))
		(_sig(_int memwb_rs_to_forwardingmuxb 1 0 206(_arch(_uni))))
		(_sig(_int forwardingunit_Bmuxcntrl_to_forrwardingmuxB 3 0 207(_arch(_uni))))
		(_sig(_int forwardingmuxb_rs2_to_alusrcmuxb 1 0 214(_arch(_uni))))
		(_sig(_int idex_immediate_to_alusrcmuxb 1 0 215(_arch(_uni))))
		(_sig(_int ALU_SRC_B_CONTROL -1 0 216(_arch(_uni))))
		(_sig(_int alusrcmuxB_rs2_to_alu 1 0 217(_arch(_uni))))
		(_sig(_int PC_PLUS_IMM_TO_EXMEM 0 0 225(_arch(_uni))))
		(_sig(_int alu_zeroresult_to_exmem -1 0 226(_arch(_uni))))
		(_sig(_int alu_result_to_exmem 1 0 227(_arch(_uni))))
		(_sig(_int alusrcmuxb_source2_to_exmem 1 0 228(_arch(_uni))))
		(_sig(_int BRANCH_JUMP_ADDR_FROM_EXMEM 0 0 229(_arch(_uni))))
		(_sig(_int ALU_ZERO_FROM_EXMEM -1 0 230(_arch(_uni))))
		(_sig(_int ALU_RESULT_FROM_EXMEM 1 0 231(_arch(_uni))))
		(_sig(_int READ_DATA_2_FROM_EXMEM 1 0 232(_arch(_uni))))
		(_sig(_int MEMTOREG_TO_EXMEM -1 0 235(_arch(_uni))))
		(_sig(_int REGWRITE_TO_EXMEM -1 0 236(_arch(_uni))))
		(_sig(_int MEMTOREG_FROM_EXMEM -1 0 237(_arch(_uni))))
		(_sig(_int REGWRITE_FROM_EXMEM -1 0 238(_arch(_uni))))
		(_sig(_int MEMREAD_TO_EXMEM -1 0 241(_arch(_uni))))
		(_sig(_int MEMWRITE_TO_EXMEM -1 0 242(_arch(_uni))))
		(_sig(_int BRANCH_TO_EXMEM -1 0 243(_arch(_uni))))
		(_sig(_int MEMREAD_FROM_EXMEM -1 0 244(_arch(_uni))))
		(_sig(_int MEMWRITE_FROM_EXMEM -1 0 245(_arch(_uni))))
		(_sig(_int BRANCH_FROM_EXMEM -1 0 246(_arch(_uni))))
		(_sig(_int RD_TO_EXMEM 2 0 249(_arch(_uni))))
		(_sig(_int RD_FROM_EXMEM 2 0 250(_arch(_uni))))
		(_prcs
			(line__315(_arch 0 0 315(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__316(_arch 1 0 316(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
			(line__350(_arch 2 0 350(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(22))(_sens(19)))))
			(line__357(_arch 3 0 357(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(20))(_sens(18)))))
			(line__370(_arch 4 0 370(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(22))(_sens(19)))))
			(line__398(_arch 5 0 398(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(33))(_sens(29)))))
			(line__399(_arch 6 0 399(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(34))(_sens(30)))))
			(line__548(_arch 7 0 548(_assignment(_alias((alusrcmuxb_source2_to_exmem)(alusrcmuxB_rs2_to_alu)))(_trgt(93))(_sens(89)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 8 -1)
)
I 000051 55 3331          1730424796025 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 35))
	(_version vf5)
	(_time 1730424796026 2024.10.31 21:33:16)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code f1a3f1a1a6a6f0e6f2a4e3abf6f7a2f6f4f7a4f7f8)
	(_ent
		(_time 1730424774701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1_data 0 0 9(_ent(_in))))
		(_port(_int rs2_data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 11(_ent(_in))))
		(_port(_int exmem_regdata 0 0 12(_ent(_in))))
		(_port(_int memwb_rd 1 0 13(_ent(_in))))
		(_port(_int memwb_regdata 0 0 14(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_port(_int MemRead -1 0 22(_ent(_out))))
		(_port(_int MemWrite -1 0 23(_ent(_out))))
		(_port(_int Branch -1 0 24(_ent(_out))))
		(_port(_int ALUSrc -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 28(_ent(_out))))
		(_port(_int if_flush -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 36(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 38(_arch(_uni))))
		(_sig(_int rs2_final 4 0 39(_arch(_uni))))
		(_sig(_int branch_taken -1 0 40(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 43(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 43(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_Branch -1 0 43(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 44(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(16))(_sens(0(d_19_15))))))
			(line__48(_arch 1 0 48(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(17))(_sens(0(d_24_20))))))
			(line__51(_arch 2 0 51(_assignment(_trgt(18))(_sens(16)(2)(4)(5)(6)(7)))))
			(line__56(_arch 3 0 56(_assignment(_trgt(19))(_sens(17)(3)(4)(5)(6)(7)))))
			(line__60(_arch 4 0 60(_prcs(_simple)(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(15))(_sens(18)(19)(0))(_read(20)))))
			(line__116(_arch 5 0 116(_assignment(_trgt(8))(_sens(21)(1)))))
			(line__117(_arch 6 0 117(_assignment(_trgt(9))(_sens(22)(1)))))
			(line__118(_arch 7 0 118(_assignment(_trgt(10))(_sens(23)(1)))))
			(line__119(_arch 8 0 119(_assignment(_trgt(11))(_sens(24)(1)))))
			(line__120(_arch 9 0 120(_assignment(_trgt(12))(_sens(25)(1)))))
			(line__121(_arch 10 0 121(_assignment(_trgt(13))(_sens(26)(1)))))
			(line__122(_arch 11 0 122(_assignment(_trgt(14))(_sens(27)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
	)
	(_model . Behavioral 12 -1)
)
I 000051 55 1141          1730424796054 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1730424796055 2024.10.31 21:33:16)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 11431316464747061513004a421715171817441716)
	(_ent
		(_time 1730424774730)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1730424796076 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1730424796077 2024.10.31 21:33:16)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 20732424237270362170347a752625272227202623)
	(_ent
		(_time 1730424774459)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1730424796092 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1730424796093 2024.10.31 21:33:16)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 30633434326732263537226a603664356636333666)
	(_ent
		(_time 1730424774482)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 3973          1730424796114 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1730424796115 2024.10.31 21:33:16)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 4f1c494d1c181c594a4a56154d494a484d494a4948)
	(_ent
		(_time 1730424774507)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 961           1730424796136 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730424796137 2024.10.31 21:33:16)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 5f0c5b5c0a0b5d490a5f4a0406585f595c5a09590b)
	(_ent
		(_time 1730424774535)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1730424796150 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1730424796151 2024.10.31 21:33:16)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 6e3d6a6e383933783b6c2a343e686a686a686b696c)
	(_ent
		(_time 1730424774562)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 949           1730424796164 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730424796165 2024.10.31 21:33:16)
	(_source(\../src/forwardingmuxB.vhd\))
	(_parameters tan)
	(_code 7e2c7c7f7d282869782b6f252d787a7877782b7879)
	(_ent
		(_time 1730424774432)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1730424796179 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1730424796180 2024.10.31 21:33:16)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 8edc8380ddd9d3988e8c97d4d98887888a88878888)
	(_ent
		(_time 1730424774585)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1730424796200 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1730424796201 2024.10.31 21:33:16)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9dcf90929ccbca8a98cf8fc6c99b9e9a999b949bcb)
	(_ent
		(_time 1730424774605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1730424796218 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730424796219 2024.10.31 21:33:16)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code bceeb1e8bbebbcaab9eca9e6b8bab5bae8bae8babb)
	(_ent
		(_time 1730424774621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1563          1730424796252 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730424796253 2024.10.31 21:33:16)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code dc8ed08e8e8ad9cadfd3ce8689d98adbd9da89dad5)
	(_ent
		(_time 1730424774650)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 4934          1730424796283 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 57))
	(_version vf5)
	(_time 1730424796284 2024.10.31 21:33:16)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code fba9f6abadacaaecfbabe2a1aefdfefcf3fdf2fdff)
	(_ent
		(_time 1730424774673)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata1in 0 0 12(_ent(_in))))
		(_port(_int readdata2in 0 0 13(_ent(_in))))
		(_port(_int immediatein 0 0 14(_ent(_in))))
		(_port(_int immediateout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 0 0 17(_ent(_out))))
		(_port(_int readdata2out 0 0 18(_ent(_out))))
		(_port(_int MemtoRegin -1 0 21(_ent(_in))))
		(_port(_int RegWritein -1 0 22(_ent(_in))))
		(_port(_int MemReadin -1 0 25(_ent(_in))))
		(_port(_int MemWritein -1 0 26(_ent(_in))))
		(_port(_int Branchin -1 0 27(_ent(_in))))
		(_port(_int ALUSrcin -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 1 0 31(_ent(_in))))
		(_port(_int MemtoRegout -1 0 35(_ent(_out))))
		(_port(_int RegWriteout -1 0 36(_ent(_out))))
		(_port(_int MemReadout -1 0 39(_ent(_out))))
		(_port(_int MemWriteout -1 0 40(_ent(_out))))
		(_port(_int Branchout -1 0 41(_ent(_out))))
		(_port(_int ALUSrc -1 0 44(_ent(_out))))
		(_port(_int ALUOp 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 2 0 47(_ent(_in))))
		(_port(_int rs2in 2 0 48(_ent(_in))))
		(_port(_int rdin 2 0 49(_ent(_in))))
		(_port(_int rs1out 2 0 50(_ent(_out))))
		(_port(_int rs2out 2 0 51(_ent(_out))))
		(_port(_int rdout 2 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 4 0 59(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 60(_arch(_uni))))
		(_sig(_int immediate_reg 4 0 61(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 64(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 65(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 68(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 69(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 70(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 5 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 6 0 76(_arch(_uni))))
		(_sig(_int rs2_reg 6 0 77(_arch(_uni))))
		(_sig(_int rd_reg 6 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_trgt(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(14)(22)(23)(24))(_dssslsensitivity 2))))
			(line__131(_arch 1 0 131(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(6))(_sens(29)))))
			(line__132(_arch 2 0 132(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(30)))))
			(line__133(_arch 3 0 133(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(5))(_sens(31)))))
			(line__136(_arch 4 0 136(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__137(_arch 5 0 137(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
			(line__138(_arch 6 0 138(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(17))(_sens(34)))))
			(line__139(_arch 7 0 139(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(18))(_sens(35)))))
			(line__140(_arch 8 0 140(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(19))(_sens(36)))))
			(line__142(_arch 9 0 142(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(20))(_sens(37)))))
			(line__143(_arch 10 0 143(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(21))(_sens(38)))))
			(line__145(_arch 11 0 145(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(25))(_sens(39)))))
			(line__146(_arch 12 0 146(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(26))(_sens(40)))))
			(line__147(_arch 13 0 147(_assignment(_alias((rdout)(rd_reg)))(_trgt(27))(_sens(41)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 14 -1)
)
I 000051 55 949           1730424796321 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1730424796322 2024.10.31 21:33:16)
	(_source(\../src/forwardingmuxA.vhd\))
	(_parameters tan)
	(_code 1a48191d1d4c4c0d1c4f0b41491c1e1c131c4f1c1d)
	(_ent
		(_time 1730424774401)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3703          1730424796357 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 45))
	(_version vf5)
	(_time 1730424796358 2024.10.31 21:33:16)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 396b393d386e392f3b397d636d3e313f6d3f3c3f6d)
	(_ent
		(_time 1730424774792)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 10(_ent(_in))))
		(_port(_int readdata2in 0 0 11(_ent(_in))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 0 0 14(_ent(_out))))
		(_port(_int readdata2out 0 0 15(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int MemtoRegout -1 0 30(_ent(_out))))
		(_port(_int RegWriteout -1 0 31(_ent(_out))))
		(_port(_int MemRead -1 0 34(_ent(_out))))
		(_port(_int MemWrite -1 0 35(_ent(_out))))
		(_port(_int Branch -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 40(_ent(_in))))
		(_port(_int rdout 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 2 0 46(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 3 0 48(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 49(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 53(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 54(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 57(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 58(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 4 0 62(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(18))(_dssslsensitivity 2))))
			(line__103(_arch 1 0 103(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__104(_arch 2 0 104(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__105(_arch 3 0 105(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__109(_arch 4 0 109(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(13))(_sens(24)))))
			(line__110(_arch 5 0 110(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(14))(_sens(25)))))
			(line__113(_arch 6 0 113(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(15))(_sens(26)))))
			(line__114(_arch 7 0 114(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(27)))))
			(line__115(_arch 8 0 115(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(17))(_sens(28)))))
			(line__118(_arch 9 0 118(_assignment(_alias((rdout)(rd_reg)))(_trgt(19))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1127          1730424796390 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1730424796391 2024.10.31 21:33:16)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 683a6c68333e397e68382e326c6f6c6f6a6e3e6e3b)
	(_ent
		(_time 1730424774816)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33751554)
		(33751810)
		(50463234)
		(50463490)
		(50529026)
		(33686274)
		(50463491)
		(33686018)
		(50529027)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1730424796421 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730424796422 2024.10.31 21:33:16)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 782a7c79232e296f7a796a222a7e2c7f7d7f707e7a)
	(_ent
		(_time 1730424774752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1730424796457 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730424796458 2024.10.31 21:33:16)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a7f5a3f0f3f1f6b1a0f5e4fcf3a1a6a1f4a0a2a1a6)
	(_ent
		(_time 1730424774766)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3331          1730425000385 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 35))
	(_version vf5)
	(_time 1730425000386 2024.10.31 21:36:40)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 3969383c666e382e3a6c2b633e3f6a3e3c3f6c3f30)
	(_ent
		(_time 1730424774701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1_data 0 0 9(_ent(_in))))
		(_port(_int rs2_data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 11(_ent(_in))))
		(_port(_int exmem_regdata 0 0 12(_ent(_in))))
		(_port(_int memwb_rd 1 0 13(_ent(_in))))
		(_port(_int memwb_regdata 0 0 14(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_port(_int MemRead -1 0 22(_ent(_out))))
		(_port(_int MemWrite -1 0 23(_ent(_out))))
		(_port(_int Branch -1 0 24(_ent(_out))))
		(_port(_int ALUSrc -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 28(_ent(_out))))
		(_port(_int if_flush -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 36(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 38(_arch(_uni))))
		(_sig(_int rs2_final 4 0 39(_arch(_uni))))
		(_sig(_int branch_taken -1 0 40(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 43(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 43(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_Branch -1 0 43(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 44(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(16))(_sens(0(d_19_15))))))
			(line__48(_arch 1 0 48(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(17))(_sens(0(d_24_20))))))
			(line__51(_arch 2 0 51(_assignment(_trgt(18))(_sens(16)(2)(4)(5)(6)(7)))))
			(line__56(_arch 3 0 56(_assignment(_trgt(19))(_sens(17)(3)(4)(5)(6)(7)))))
			(line__60(_arch 4 0 60(_prcs(_simple)(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(15))(_sens(18)(19)(0))(_read(20)))))
			(line__116(_arch 5 0 116(_assignment(_trgt(8))(_sens(21)(1)))))
			(line__117(_arch 6 0 117(_assignment(_trgt(9))(_sens(22)(1)))))
			(line__118(_arch 7 0 118(_assignment(_trgt(10))(_sens(23)(1)))))
			(line__119(_arch 8 0 119(_assignment(_trgt(11))(_sens(24)(1)))))
			(line__120(_arch 9 0 120(_assignment(_trgt(12))(_sens(25)(1)))))
			(line__121(_arch 10 0 121(_assignment(_trgt(13))(_sens(26)(1)))))
			(line__122(_arch 11 0 122(_assignment(_trgt(14))(_sens(27)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
	)
	(_model . Behavioral 12 -1)
)
I 000051 55 1141          1730425000423 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1730425000424 2024.10.31 21:36:40)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 68386c68363e3e7f6c6a79333b6e6c6e616e3d6e6f)
	(_ent
		(_time 1730424774730)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1730425000448 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1730425000449 2024.10.31 21:36:40)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 77267576732527617627632d227172707570777174)
	(_ent
		(_time 1730424774459)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1730425000470 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1730425000471 2024.10.31 21:36:40)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 96c7949892c19480939184ccc690c293c0909590c0)
	(_ent
		(_time 1730424774482)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 3973          1730425000492 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1730425000493 2024.10.31 21:36:40)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code a6f7a6f1a5f1f5b0a3a3bffca4a0a3a1a4a0a3a0a1)
	(_ent
		(_time 1730424774507)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 961           1730425000516 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425000517 2024.10.31 21:36:40)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code c594c790c391c7d390c5d09e9cc2c5c3c6c093c391)
	(_ent
		(_time 1730424774535)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1730425000536 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1730425000537 2024.10.31 21:36:40)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code d584d787d38288c380d7918f85d3d1d3d1d3d0d2d7)
	(_ent
		(_time 1730424774562)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 949           1730425000566 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425000567 2024.10.31 21:36:40)
	(_source(\../src/forwardingmuxB.vhd\))
	(_parameters tan)
	(_code f4a4f0a4a6a2a2e3f2a1e5afa7f2f0f2fdf2a1f2f3)
	(_ent
		(_time 1730424774432)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1730425000587 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1730425000588 2024.10.31 21:36:40)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 04540e020653591204061d5e53020d0200020d0202)
	(_ent
		(_time 1730424774585)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1730425000610 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1730425000611 2024.10.31 21:36:40)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 2373292775757434267131787725202427252a2575)
	(_ent
		(_time 1730424774605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1730425000639 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425000640 2024.10.31 21:36:40)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 42124840141542544712571846444b441644164445)
	(_ent
		(_time 1730424774621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1563          1730425000674 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425000675 2024.10.31 21:36:40)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 6232696261346774616d703837673465676437646b)
	(_ent
		(_time 1730424774650)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 4934          1730425000690 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 57))
	(_version vf5)
	(_time 1730425000691 2024.10.31 21:36:40)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 71217b70742620667121682b247774767977787775)
	(_ent
		(_time 1730424774673)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata1in 0 0 12(_ent(_in))))
		(_port(_int readdata2in 0 0 13(_ent(_in))))
		(_port(_int immediatein 0 0 14(_ent(_in))))
		(_port(_int immediateout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 0 0 17(_ent(_out))))
		(_port(_int readdata2out 0 0 18(_ent(_out))))
		(_port(_int MemtoRegin -1 0 21(_ent(_in))))
		(_port(_int RegWritein -1 0 22(_ent(_in))))
		(_port(_int MemReadin -1 0 25(_ent(_in))))
		(_port(_int MemWritein -1 0 26(_ent(_in))))
		(_port(_int Branchin -1 0 27(_ent(_in))))
		(_port(_int ALUSrcin -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 1 0 31(_ent(_in))))
		(_port(_int MemtoRegout -1 0 35(_ent(_out))))
		(_port(_int RegWriteout -1 0 36(_ent(_out))))
		(_port(_int MemReadout -1 0 39(_ent(_out))))
		(_port(_int MemWriteout -1 0 40(_ent(_out))))
		(_port(_int Branchout -1 0 41(_ent(_out))))
		(_port(_int ALUSrc -1 0 44(_ent(_out))))
		(_port(_int ALUOp 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 2 0 47(_ent(_in))))
		(_port(_int rs2in 2 0 48(_ent(_in))))
		(_port(_int rdin 2 0 49(_ent(_in))))
		(_port(_int rs1out 2 0 50(_ent(_out))))
		(_port(_int rs2out 2 0 51(_ent(_out))))
		(_port(_int rdout 2 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 4 0 59(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 60(_arch(_uni))))
		(_sig(_int immediate_reg 4 0 61(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 64(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 65(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 68(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 69(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 70(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 5 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 6 0 76(_arch(_uni))))
		(_sig(_int rs2_reg 6 0 77(_arch(_uni))))
		(_sig(_int rd_reg 6 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_trgt(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(14)(22)(23)(24))(_dssslsensitivity 2))))
			(line__131(_arch 1 0 131(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(6))(_sens(29)))))
			(line__132(_arch 2 0 132(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(30)))))
			(line__133(_arch 3 0 133(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(5))(_sens(31)))))
			(line__136(_arch 4 0 136(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__137(_arch 5 0 137(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
			(line__138(_arch 6 0 138(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(17))(_sens(34)))))
			(line__139(_arch 7 0 139(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(18))(_sens(35)))))
			(line__140(_arch 8 0 140(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(19))(_sens(36)))))
			(line__142(_arch 9 0 142(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(20))(_sens(37)))))
			(line__143(_arch 10 0 143(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(21))(_sens(38)))))
			(line__145(_arch 11 0 145(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(25))(_sens(39)))))
			(line__146(_arch 12 0 146(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(26))(_sens(40)))))
			(line__147(_arch 13 0 147(_assignment(_alias((rdout)(rd_reg)))(_trgt(27))(_sens(41)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 14 -1)
)
I 000051 55 949           1730425000712 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1730425000713 2024.10.31 21:36:40)
	(_source(\../src/forwardingmuxA.vhd\))
	(_parameters tan)
	(_code 81d1848fd6d7d79687d490dad28785878887d48786)
	(_ent
		(_time 1730424774401)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3703          1730425000736 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 45))
	(_version vf5)
	(_time 1730425000737 2024.10.31 21:36:40)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code a0f0a6f6a8f7a0b6a2a0e4faf4a7a8a6f4a6a5a6f4)
	(_ent
		(_time 1730424774792)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 10(_ent(_in))))
		(_port(_int readdata2in 0 0 11(_ent(_in))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 0 0 14(_ent(_out))))
		(_port(_int readdata2out 0 0 15(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int MemtoRegout -1 0 30(_ent(_out))))
		(_port(_int RegWriteout -1 0 31(_ent(_out))))
		(_port(_int MemRead -1 0 34(_ent(_out))))
		(_port(_int MemWrite -1 0 35(_ent(_out))))
		(_port(_int Branch -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 40(_ent(_in))))
		(_port(_int rdout 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 2 0 46(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 3 0 48(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 49(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 53(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 54(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 57(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 58(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 4 0 62(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(18))(_dssslsensitivity 2))))
			(line__103(_arch 1 0 103(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__104(_arch 2 0 104(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__105(_arch 3 0 105(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__109(_arch 4 0 109(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(13))(_sens(24)))))
			(line__110(_arch 5 0 110(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(14))(_sens(25)))))
			(line__113(_arch 6 0 113(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(15))(_sens(26)))))
			(line__114(_arch 7 0 114(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(27)))))
			(line__115(_arch 8 0 115(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(17))(_sens(28)))))
			(line__118(_arch 9 0 118(_assignment(_alias((rdout)(rd_reg)))(_trgt(19))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1127          1730425000762 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1730425000763 2024.10.31 21:36:40)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code b0e0b2e4e3e6e1a6b0e0f6eab4b7b4b7b2b6e6b6e3)
	(_ent
		(_time 1730424774816)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33751554)
		(33751810)
		(50463234)
		(50463490)
		(50529026)
		(33686274)
		(50463491)
		(33686018)
		(50529027)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1730425000784 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425000785 2024.10.31 21:36:40)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code cf9fcd9aca999ed8cdcedd959dc99bc8cac8c7c9cd)
	(_ent
		(_time 1730424774752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1730425000799 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425000800 2024.10.31 21:36:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code df8fdd8dda898ec9d88d9c848bd9ded98cd8dad9de)
	(_ent
		(_time 1730424774766)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3331          1730425162048 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 35))
	(_version vf5)
	(_time 1730425162049 2024.10.31 21:39:22)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code c1c1cb949696c0d6c294d39bc6c792c6c4c794c7c8)
	(_ent
		(_time 1730424774701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1_data 0 0 9(_ent(_in))))
		(_port(_int rs2_data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 11(_ent(_in))))
		(_port(_int exmem_regdata 0 0 12(_ent(_in))))
		(_port(_int memwb_rd 1 0 13(_ent(_in))))
		(_port(_int memwb_regdata 0 0 14(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_port(_int MemRead -1 0 22(_ent(_out))))
		(_port(_int MemWrite -1 0 23(_ent(_out))))
		(_port(_int Branch -1 0 24(_ent(_out))))
		(_port(_int ALUSrc -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 28(_ent(_out))))
		(_port(_int if_flush -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 36(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 38(_arch(_uni))))
		(_sig(_int rs2_final 4 0 39(_arch(_uni))))
		(_sig(_int branch_taken -1 0 40(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 43(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 43(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_Branch -1 0 43(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 44(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(16))(_sens(0(d_19_15))))))
			(line__48(_arch 1 0 48(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(17))(_sens(0(d_24_20))))))
			(line__51(_arch 2 0 51(_assignment(_trgt(18))(_sens(2)(4)(5)(6)(7)(16)))))
			(line__56(_arch 3 0 56(_assignment(_trgt(19))(_sens(3)(4)(5)(6)(7)(17)))))
			(line__60(_arch 4 0 60(_prcs(_simple)(_trgt(15)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(0)(18)(19))(_read(20)))))
			(line__116(_arch 5 0 116(_assignment(_trgt(8))(_sens(1)(21)))))
			(line__117(_arch 6 0 117(_assignment(_trgt(9))(_sens(1)(22)))))
			(line__118(_arch 7 0 118(_assignment(_trgt(10))(_sens(1)(23)))))
			(line__119(_arch 8 0 119(_assignment(_trgt(11))(_sens(1)(24)))))
			(line__120(_arch 9 0 120(_assignment(_trgt(12))(_sens(1)(25)))))
			(line__121(_arch 10 0 121(_assignment(_trgt(13))(_sens(1)(26)))))
			(line__122(_arch 11 0 122(_assignment(_trgt(14))(_sens(1)(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
	)
	(_model . Behavioral 12 -1)
)
I 000051 55 1141          1730425162077 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1730425162078 2024.10.31 21:39:22)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code d0d0df82868686c7d4d2c18b83d6d4d6d9d685d6d7)
	(_ent
		(_time 1730424774730)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1730425162096 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1730425162097 2024.10.31 21:39:22)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code efeee6bcbabdbff9eebffbb5bae9eae8ede8efe9ec)
	(_ent
		(_time 1730424774459)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1730425162117 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1730425162118 2024.10.31 21:39:22)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code fffef6aeaba8fde9faf8eda5aff9abfaa9f9fcf9a9)
	(_ent
		(_time 1730424774482)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 3973          1730425162137 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1730425162138 2024.10.31 21:39:22)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 0f0e5c095c585c190a0a16550d090a080d090a0908)
	(_ent
		(_time 1730424774507)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 961           1730425162157 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425162158 2024.10.31 21:39:22)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 2e2f7f2a787a2c387b2e3b7577292e282d2b78287a)
	(_ent
		(_time 1730424774535)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1730425162184 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1730425162185 2024.10.31 21:39:22)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 3e3f6f3b686963286b3c7a646e383a383a383b393c)
	(_ent
		(_time 1730424774562)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 949           1730425162208 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425162209 2024.10.31 21:39:22)
	(_source(\../src/forwardingmuxB.vhd\))
	(_parameters tan)
	(_code 5d5d0a5e5f0b0b4a5b084c060e5b595b545b085b5a)
	(_ent
		(_time 1730424774432)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1730425162232 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1730425162233 2024.10.31 21:39:22)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 6c6c346c393b317a6c6e75363b6a656a686a656a6a)
	(_ent
		(_time 1730424774585)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1730425162247 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1730425162248 2024.10.31 21:39:22)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 7c7c247d7a2a2b6b792e6e27287a7f7b787a757a2a)
	(_ent
		(_time 1730424774605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1730425162278 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425162279 2024.10.31 21:39:22)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 9b9bc3949dcc9b8d9ecb8ec19f9d929dcf9dcf9d9c)
	(_ent
		(_time 1730424774621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1563          1730425162322 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425162323 2024.10.31 21:39:22)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code caca939f9a9ccfdcc9c5d8909fcf9ccdcfcc9fccc3)
	(_ent
		(_time 1730424774650)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 4934          1730425162350 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 57))
	(_version vf5)
	(_time 1730425162351 2024.10.31 21:39:22)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code e9e9b1bae4beb8fee9b9f0b3bcefeceee1efe0efed)
	(_ent
		(_time 1730424774673)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata1in 0 0 12(_ent(_in))))
		(_port(_int readdata2in 0 0 13(_ent(_in))))
		(_port(_int immediatein 0 0 14(_ent(_in))))
		(_port(_int immediateout 0 0 15(_ent(_out))))
		(_port(_int readdata1out 0 0 17(_ent(_out))))
		(_port(_int readdata2out 0 0 18(_ent(_out))))
		(_port(_int MemtoRegin -1 0 21(_ent(_in))))
		(_port(_int RegWritein -1 0 22(_ent(_in))))
		(_port(_int MemReadin -1 0 25(_ent(_in))))
		(_port(_int MemWritein -1 0 26(_ent(_in))))
		(_port(_int Branchin -1 0 27(_ent(_in))))
		(_port(_int ALUSrcin -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 1 0 31(_ent(_in))))
		(_port(_int MemtoRegout -1 0 35(_ent(_out))))
		(_port(_int RegWriteout -1 0 36(_ent(_out))))
		(_port(_int MemReadout -1 0 39(_ent(_out))))
		(_port(_int MemWriteout -1 0 40(_ent(_out))))
		(_port(_int Branchout -1 0 41(_ent(_out))))
		(_port(_int ALUSrc -1 0 44(_ent(_out))))
		(_port(_int ALUOp 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 2 0 47(_ent(_in))))
		(_port(_int rs2in 2 0 48(_ent(_in))))
		(_port(_int rdin 2 0 49(_ent(_in))))
		(_port(_int rs1out 2 0 50(_ent(_out))))
		(_port(_int rs2out 2 0 51(_ent(_out))))
		(_port(_int rdout 2 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 4 0 59(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 60(_arch(_uni))))
		(_sig(_int immediate_reg 4 0 61(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 64(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 65(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 68(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 69(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 70(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 5 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 6 0 76(_arch(_uni))))
		(_sig(_int rs2_reg 6 0 77(_arch(_uni))))
		(_sig(_int rd_reg 6 0 78(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_trgt(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(13)(14)(22)(23)(24))(_dssslsensitivity 2))))
			(line__131(_arch 1 0 131(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(6))(_sens(29)))))
			(line__132(_arch 2 0 132(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(30)))))
			(line__133(_arch 3 0 133(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(5))(_sens(31)))))
			(line__136(_arch 4 0 136(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__137(_arch 5 0 137(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
			(line__138(_arch 6 0 138(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(17))(_sens(34)))))
			(line__139(_arch 7 0 139(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(18))(_sens(35)))))
			(line__140(_arch 8 0 140(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(19))(_sens(36)))))
			(line__142(_arch 9 0 142(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(20))(_sens(37)))))
			(line__143(_arch 10 0 143(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(21))(_sens(38)))))
			(line__145(_arch 11 0 145(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(25))(_sens(39)))))
			(line__146(_arch 12 0 146(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(26))(_sens(40)))))
			(line__147(_arch 13 0 147(_assignment(_alias((rdout)(rd_reg)))(_trgt(27))(_sens(41)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 14 -1)
)
I 000051 55 949           1730425162389 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1730425162390 2024.10.31 21:39:22)
	(_source(\../src/forwardingmuxA.vhd\))
	(_parameters tan)
	(_code 09095d0f565f5f1e0f5c18525a0f0d0f000f5c0f0e)
	(_ent
		(_time 1730424774401)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3703          1730425162413 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 45))
	(_version vf5)
	(_time 1730425162414 2024.10.31 21:39:22)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 28287f2d287f283e2a286c727c2f202e7c2e2d2e7c)
	(_ent
		(_time 1730424774792)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 10(_ent(_in))))
		(_port(_int readdata2in 0 0 11(_ent(_in))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 0 0 14(_ent(_out))))
		(_port(_int readdata2out 0 0 15(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int MemtoRegout -1 0 30(_ent(_out))))
		(_port(_int RegWriteout -1 0 31(_ent(_out))))
		(_port(_int MemRead -1 0 34(_ent(_out))))
		(_port(_int MemWrite -1 0 35(_ent(_out))))
		(_port(_int Branch -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 40(_ent(_in))))
		(_port(_int rdout 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 2 0 46(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 3 0 48(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 49(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 53(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 54(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 57(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 58(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 4 0 62(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(18))(_dssslsensitivity 2))))
			(line__103(_arch 1 0 103(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__104(_arch 2 0 104(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__105(_arch 3 0 105(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__109(_arch 4 0 109(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(13))(_sens(24)))))
			(line__110(_arch 5 0 110(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(14))(_sens(25)))))
			(line__113(_arch 6 0 113(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(15))(_sens(26)))))
			(line__114(_arch 7 0 114(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(27)))))
			(line__115(_arch 8 0 115(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(17))(_sens(28)))))
			(line__118(_arch 9 0 118(_assignment(_alias((rdout)(rd_reg)))(_trgt(19))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1127          1730425162456 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1730425162457 2024.10.31 21:39:22)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 57570454030106415707110d535053505551015104)
	(_ent
		(_time 1730424774816)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33751554)
		(33751810)
		(50463234)
		(50463490)
		(50529026)
		(33686274)
		(50463491)
		(33686018)
		(50529027)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1730425162475 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425162476 2024.10.31 21:39:22)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 66663566333037716467743c3460326163616e6064)
	(_ent
		(_time 1730424774752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1730425162496 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425162497 2024.10.31 21:39:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 76762577232027607124352d227077702571737077)
	(_ent
		(_time 1730424774766)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3331          1730425838427 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 35))
	(_version vf5)
	(_time 1730425838428 2024.10.31 21:50:38)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code d88c898a868fd9cfdb8dca82dfde8bdfddde8dded1)
	(_ent
		(_time 1730424774701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1_data 0 0 9(_ent(_in))))
		(_port(_int rs2_data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 11(_ent(_in))))
		(_port(_int exmem_regdata 0 0 12(_ent(_in))))
		(_port(_int memwb_rd 1 0 13(_ent(_in))))
		(_port(_int memwb_regdata 0 0 14(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_port(_int MemRead -1 0 22(_ent(_out))))
		(_port(_int MemWrite -1 0 23(_ent(_out))))
		(_port(_int Branch -1 0 24(_ent(_out))))
		(_port(_int ALUSrc -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 28(_ent(_out))))
		(_port(_int if_flush -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 36(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 38(_arch(_uni))))
		(_sig(_int rs2_final 4 0 39(_arch(_uni))))
		(_sig(_int branch_taken -1 0 40(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 43(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 43(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_Branch -1 0 43(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 44(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(16))(_sens(0(d_19_15))))))
			(line__48(_arch 1 0 48(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(17))(_sens(0(d_24_20))))))
			(line__51(_arch 2 0 51(_assignment(_trgt(18))(_sens(2)(4)(5)(6)(7)(16)))))
			(line__56(_arch 3 0 56(_assignment(_trgt(19))(_sens(3)(4)(5)(6)(7)(17)))))
			(line__60(_arch 4 0 60(_prcs(_simple)(_trgt(15)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(0)(18)(19))(_read(20)))))
			(line__116(_arch 5 0 116(_assignment(_trgt(8))(_sens(1)(21)))))
			(line__117(_arch 6 0 117(_assignment(_trgt(9))(_sens(1)(22)))))
			(line__118(_arch 7 0 118(_assignment(_trgt(10))(_sens(1)(23)))))
			(line__119(_arch 8 0 119(_assignment(_trgt(11))(_sens(1)(24)))))
			(line__120(_arch 9 0 120(_assignment(_trgt(12))(_sens(1)(25)))))
			(line__121(_arch 10 0 121(_assignment(_trgt(13))(_sens(1)(26)))))
			(line__122(_arch 11 0 122(_assignment(_trgt(14))(_sens(1)(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
	)
	(_model . Behavioral 12 -1)
)
I 000051 55 1141          1730425838457 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1730425838458 2024.10.31 21:50:38)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code f7a3a3a7a6a1a1e0f3f5e6aca4f1f3f1fef1a2f1f0)
	(_ent
		(_time 1730424774730)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1730425838472 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1730425838473 2024.10.31 21:50:38)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 06535500035456100756125c530003010401060005)
	(_ent
		(_time 1730424774459)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1730425838486 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1730425838487 2024.10.31 21:50:38)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 16434510124114001311044c461042134010151040)
	(_ent
		(_time 1730424774482)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 3973          1730425838499 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1730425838500 2024.10.31 21:50:38)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 164347111541450013130f4c141013111410131011)
	(_ent
		(_time 1730424774507)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 961           1730425838513 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425838514 2024.10.31 21:50:38)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 26737522237224307326337d7f2126202523702072)
	(_ent
		(_time 1730424774535)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1730425838525 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1730425838526 2024.10.31 21:50:38)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 35606630336268236037716f653331333133303237)
	(_ent
		(_time 1730424774562)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 949           1730425838538 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425838539 2024.10.31 21:50:38)
	(_source(\../src/forwardingmuxB.vhd\))
	(_parameters tan)
	(_code 45111047161313524310541e164341434c43104342)
	(_ent
		(_time 1730424774432)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1730425838552 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1730425838553 2024.10.31 21:50:38)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 55010f565602084355574c0f02535c5351535c5353)
	(_ent
		(_time 1730424774585)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1730425838565 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1730425838566 2024.10.31 21:50:38)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 64303e64353233736136763f3062676360626d6232)
	(_ent
		(_time 1730424774605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1730425838578 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425838579 2024.10.31 21:50:38)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 64303e64343364726134713e60626d623062306263)
	(_ent
		(_time 1730424774621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1563          1730425838600 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425838601 2024.10.31 21:50:38)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 83d7d88d81d58695808c91d9d686d5848685d6858a)
	(_ent
		(_time 1730424774650)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 949           1730425838615 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1730425838616 2024.10.31 21:50:38)
	(_source(\../src/forwardingmuxA.vhd\))
	(_parameters tan)
	(_code 93c7c69cc6c5c58495c682c8c09597959a95c69594)
	(_ent
		(_time 1730424774401)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3703          1730425838628 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 45))
	(_version vf5)
	(_time 1730425838629 2024.10.31 21:50:38)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code a3f7f5f5a8f4a3b5a1a3e7f9f7a4aba5f7a5a6a5f7)
	(_ent
		(_time 1730424774792)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 10(_ent(_in))))
		(_port(_int readdata2in 0 0 11(_ent(_in))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 0 0 14(_ent(_out))))
		(_port(_int readdata2out 0 0 15(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int MemtoRegout -1 0 30(_ent(_out))))
		(_port(_int RegWriteout -1 0 31(_ent(_out))))
		(_port(_int MemRead -1 0 34(_ent(_out))))
		(_port(_int MemWrite -1 0 35(_ent(_out))))
		(_port(_int Branch -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 40(_ent(_in))))
		(_port(_int rdout 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 2 0 46(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 3 0 48(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 49(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 53(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 54(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 57(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 58(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 4 0 62(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(18))(_dssslsensitivity 2))))
			(line__103(_arch 1 0 103(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__104(_arch 2 0 104(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__105(_arch 3 0 105(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__109(_arch 4 0 109(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(13))(_sens(24)))))
			(line__110(_arch 5 0 110(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(14))(_sens(25)))))
			(line__113(_arch 6 0 113(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(15))(_sens(26)))))
			(line__114(_arch 7 0 114(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(27)))))
			(line__115(_arch 8 0 115(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(17))(_sens(28)))))
			(line__118(_arch 9 0 118(_assignment(_alias((rdout)(rd_reg)))(_trgt(19))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1127          1730425838649 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1730425838650 2024.10.31 21:50:38)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code b2e6e0e6e3e4e3a4b2e2f4e8b6b5b6b5b0b4e4b4e1)
	(_ent
		(_time 1730424774816)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33751554)
		(33751810)
		(50463234)
		(50463490)
		(50529026)
		(33686274)
		(50463491)
		(33686018)
		(50529027)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1730425838669 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425838670 2024.10.31 21:50:38)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code c2969097939493d5c0c3d09890c496c5c7c5cac4c0)
	(_ent
		(_time 1730424774752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1730425838690 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425838691 2024.10.31 21:50:38)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e1b5b3b2b3b7b0f7e6b3a2bab5e7e0e7b2e6e4e7e0)
	(_ent
		(_time 1730424774766)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3331          1730425847614 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 35))
	(_version vf5)
	(_time 1730425847615 2024.10.31 21:50:47)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code bbe9eeefbfecbaacb8eea9e1bcbde8bcbebdeebdb2)
	(_ent
		(_time 1730424774701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1_data 0 0 9(_ent(_in))))
		(_port(_int rs2_data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 11(_ent(_in))))
		(_port(_int exmem_regdata 0 0 12(_ent(_in))))
		(_port(_int memwb_rd 1 0 13(_ent(_in))))
		(_port(_int memwb_regdata 0 0 14(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_port(_int MemRead -1 0 22(_ent(_out))))
		(_port(_int MemWrite -1 0 23(_ent(_out))))
		(_port(_int Branch -1 0 24(_ent(_out))))
		(_port(_int ALUSrc -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 28(_ent(_out))))
		(_port(_int if_flush -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 36(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 38(_arch(_uni))))
		(_sig(_int rs2_final 4 0 39(_arch(_uni))))
		(_sig(_int branch_taken -1 0 40(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 43(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 43(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_Branch -1 0 43(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 44(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(16))(_sens(0(d_19_15))))))
			(line__48(_arch 1 0 48(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(17))(_sens(0(d_24_20))))))
			(line__51(_arch 2 0 51(_assignment(_trgt(18))(_sens(2)(4)(5)(6)(7)(16)))))
			(line__56(_arch 3 0 56(_assignment(_trgt(19))(_sens(3)(4)(5)(6)(7)(17)))))
			(line__60(_arch 4 0 60(_prcs(_simple)(_trgt(15)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(0)(18)(19))(_read(20)))))
			(line__116(_arch 5 0 116(_assignment(_trgt(8))(_sens(1)(21)))))
			(line__117(_arch 6 0 117(_assignment(_trgt(9))(_sens(1)(22)))))
			(line__118(_arch 7 0 118(_assignment(_trgt(10))(_sens(1)(23)))))
			(line__119(_arch 8 0 119(_assignment(_trgt(11))(_sens(1)(24)))))
			(line__120(_arch 9 0 120(_assignment(_trgt(12))(_sens(1)(25)))))
			(line__121(_arch 10 0 121(_assignment(_trgt(13))(_sens(1)(26)))))
			(line__122(_arch 11 0 122(_assignment(_trgt(14))(_sens(1)(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
	)
	(_model . Behavioral 12 -1)
)
I 000051 55 1141          1730425847653 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1730425847654 2024.10.31 21:50:47)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code da888a88dd8c8ccdded8cb8189dcdedcd3dc8fdcdd)
	(_ent
		(_time 1730424774730)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1730425847675 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1730425847676 2024.10.31 21:50:47)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code faa9acaaa8a8aaecfbaaeea0affcfffdf8fdfafcf9)
	(_ent
		(_time 1730424774459)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1730425847695 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1730425847696 2024.10.31 21:50:47)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 095b090e025e0b1f0c0e1b53590f5d0c5f0f0a0f5f)
	(_ent
		(_time 1730424774482)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 3973          1730425847715 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1730425847716 2024.10.31 21:50:47)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 194b1b1e154e4a0f1c1c00431b1f1c1e1b1f1c1f1e)
	(_ent
		(_time 1730424774507)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 961           1730425847736 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425847737 2024.10.31 21:50:47)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 386a383d336c3a2e6d382d63613f383e3b3d6e3e6c)
	(_ent
		(_time 1730424774535)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1730425847754 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1730425847755 2024.10.31 21:50:47)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 481a484a431f155e1d4a0c12184e4c4e4c4e4d4f4a)
	(_ent
		(_time 1730424774562)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 949           1730425847772 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425847773 2024.10.31 21:50:47)
	(_source(\../src/forwardingmuxB.vhd\))
	(_parameters tan)
	(_code 57045154060101405102460c045153515e51025150)
	(_ent
		(_time 1730424774432)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1730425847786 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1730425847787 2024.10.31 21:50:47)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 67346e6766303a7167657e3d30616e6163616e6161)
	(_ent
		(_time 1730424774585)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1730425847800 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1730425847801 2024.10.31 21:50:47)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 77247e76252120607225652c2371747073717e7121)
	(_ent
		(_time 1730424774605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1730425847813 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425847814 2024.10.31 21:50:47)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 77247e76242077617227622d73717e712371237170)
	(_ent
		(_time 1730424774621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1563          1730425847836 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425847837 2024.10.31 21:50:47)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 96c59e9991c09380959984ccc393c0919390c3909f)
	(_ent
		(_time 1730424774650)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 949           1730425847851 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1730425847852 2024.10.31 21:50:47)
	(_source(\../src/forwardingmuxA.vhd\))
	(_parameters tan)
	(_code a5f6a3f2f6f3f3b2a3f0b4fef6a3a1a3aca3f0a3a2)
	(_ent
		(_time 1730424774401)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3703          1730425847864 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 45))
	(_version vf5)
	(_time 1730425847865 2024.10.31 21:50:47)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code b5e6b0e0b8e2b5a3b7b5f1efe1b2bdb3e1b3b0b3e1)
	(_ent
		(_time 1730424774792)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 10(_ent(_in))))
		(_port(_int readdata2in 0 0 11(_ent(_in))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 0 0 14(_ent(_out))))
		(_port(_int readdata2out 0 0 15(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int MemtoRegout -1 0 30(_ent(_out))))
		(_port(_int RegWriteout -1 0 31(_ent(_out))))
		(_port(_int MemRead -1 0 34(_ent(_out))))
		(_port(_int MemWrite -1 0 35(_ent(_out))))
		(_port(_int Branch -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 40(_ent(_in))))
		(_port(_int rdout 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 2 0 46(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 3 0 48(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 49(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 53(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 54(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 57(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 58(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 4 0 62(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(18))(_dssslsensitivity 2))))
			(line__103(_arch 1 0 103(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__104(_arch 2 0 104(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__105(_arch 3 0 105(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__109(_arch 4 0 109(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(13))(_sens(24)))))
			(line__110(_arch 5 0 110(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(14))(_sens(25)))))
			(line__113(_arch 6 0 113(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(15))(_sens(26)))))
			(line__114(_arch 7 0 114(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(27)))))
			(line__115(_arch 8 0 115(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(17))(_sens(28)))))
			(line__118(_arch 9 0 118(_assignment(_alias((rdout)(rd_reg)))(_trgt(19))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1127          1730425847883 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1730425847884 2024.10.31 21:50:47)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code c596c490939394d3c595839fc1c2c1c2c7c393c396)
	(_ent
		(_time 1730424774816)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33751554)
		(33751810)
		(50463234)
		(50463490)
		(50529026)
		(33686274)
		(50463491)
		(33686018)
		(50529027)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1730425847903 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425847904 2024.10.31 21:50:47)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code d487d586838285c3d6d5c68e86d280d3d1d3dcd2d6)
	(_ent
		(_time 1730424774752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1730425847917 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425847918 2024.10.31 21:50:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e4b7e5b7b3b2b5f2e3b6a7bfb0e2e5e2b7e3e1e2e5)
	(_ent
		(_time 1730424774766)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3331          1730425853844 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 35))
	(_version vf5)
	(_time 1730425853845 2024.10.31 21:50:53)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 15451e12464214021640074f12134612101340131c)
	(_ent
		(_time 1730424774701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1_data 0 0 9(_ent(_in))))
		(_port(_int rs2_data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 11(_ent(_in))))
		(_port(_int exmem_regdata 0 0 12(_ent(_in))))
		(_port(_int memwb_rd 1 0 13(_ent(_in))))
		(_port(_int memwb_regdata 0 0 14(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_port(_int MemRead -1 0 22(_ent(_out))))
		(_port(_int MemWrite -1 0 23(_ent(_out))))
		(_port(_int Branch -1 0 24(_ent(_out))))
		(_port(_int ALUSrc -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 28(_ent(_out))))
		(_port(_int if_flush -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 36(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 38(_arch(_uni))))
		(_sig(_int rs2_final 4 0 39(_arch(_uni))))
		(_sig(_int branch_taken -1 0 40(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 43(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 43(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_Branch -1 0 43(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 44(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(16))(_sens(0(d_19_15))))))
			(line__48(_arch 1 0 48(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(17))(_sens(0(d_24_20))))))
			(line__51(_arch 2 0 51(_assignment(_trgt(18))(_sens(16)(2)(4)(5)(6)(7)))))
			(line__56(_arch 3 0 56(_assignment(_trgt(19))(_sens(17)(3)(4)(5)(6)(7)))))
			(line__60(_arch 4 0 60(_prcs(_simple)(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(15))(_sens(18)(19)(0))(_read(20)))))
			(line__116(_arch 5 0 116(_assignment(_trgt(8))(_sens(21)(1)))))
			(line__117(_arch 6 0 117(_assignment(_trgt(9))(_sens(22)(1)))))
			(line__118(_arch 7 0 118(_assignment(_trgt(10))(_sens(23)(1)))))
			(line__119(_arch 8 0 119(_assignment(_trgt(11))(_sens(24)(1)))))
			(line__120(_arch 9 0 120(_assignment(_trgt(12))(_sens(25)(1)))))
			(line__121(_arch 10 0 121(_assignment(_trgt(13))(_sens(26)(1)))))
			(line__122(_arch 11 0 122(_assignment(_trgt(14))(_sens(27)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
	)
	(_model . Behavioral 12 -1)
)
I 000051 55 1141          1730425853885 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1730425853886 2024.10.31 21:50:53)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 35653b30666363223137246e663331333c33603332)
	(_ent
		(_time 1730424774730)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1730425853908 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1730425853909 2024.10.31 21:50:53)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 54055c57530604425504400e015251535653545257)
	(_ent
		(_time 1730424774459)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1730425853927 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1730425853928 2024.10.31 21:50:53)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 64356c65623366726163763e346230613262676232)
	(_ent
		(_time 1730424774482)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 3973          1730425853947 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1730425853948 2024.10.31 21:50:53)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 732279727524206576766a29717576747175767574)
	(_ent
		(_time 1730424774507)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 961           1730425853968 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425853969 2024.10.31 21:50:53)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 83d28b8d83d78195d68396d8da8483858086d585d7)
	(_ent
		(_time 1730424774535)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1730425853994 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1730425853995 2024.10.31 21:50:53)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code a2f3aaf5a3f5ffb4f7a0e6f8f2a4a6a4a6a4a7a5a0)
	(_ent
		(_time 1730424774562)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 949           1730425854013 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425854014 2024.10.31 21:50:54)
	(_source(\../src/forwardingmuxB.vhd\))
	(_parameters tan)
	(_code b2e2bce6e6e4e4a5b4e7a3e9e1b4b6b4bbb4e7b4b5)
	(_ent
		(_time 1730424774432)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1730425854032 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1730425854033 2024.10.31 21:50:54)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code d181d083d6868cc7d1d3c88b86d7d8d7d5d7d8d7d7)
	(_ent
		(_time 1730424774585)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1730425854050 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1730425854051 2024.10.31 21:50:54)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code e1b1e0b2b5b7b6f6e4b3f3bab5e7e2e6e5e7e8e7b7)
	(_ent
		(_time 1730424774605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1730425854066 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425854067 2024.10.31 21:50:54)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code f0a0f1a0a4a7f0e6f5a0e5aaf4f6f9f6a4f6a4f6f7)
	(_ent
		(_time 1730424774621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1563          1730425854088 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425854089 2024.10.31 21:50:54)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 0050010601560516030f125a550556070506550609)
	(_ent
		(_time 1730424774650)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 5281          1730425854103 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 59))
	(_version vf5)
	(_time 1730425854104 2024.10.31 21:50:54)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 0f5f0f095d585e180e0c16555a090a08070906090b)
	(_ent
		(_time 1730425838610)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 0 0 12(_ent(_in))))
		(_port(_int instructionout 0 0 13(_ent(_out))))
		(_port(_int readdata1in 0 0 14(_ent(_in))))
		(_port(_int readdata2in 0 0 15(_ent(_in))))
		(_port(_int immediatein 0 0 16(_ent(_in))))
		(_port(_int immediateout 0 0 17(_ent(_out))))
		(_port(_int readdata1out 0 0 19(_ent(_out))))
		(_port(_int readdata2out 0 0 20(_ent(_out))))
		(_port(_int MemtoRegin -1 0 23(_ent(_in))))
		(_port(_int RegWritein -1 0 24(_ent(_in))))
		(_port(_int MemReadin -1 0 27(_ent(_in))))
		(_port(_int MemWritein -1 0 28(_ent(_in))))
		(_port(_int Branchin -1 0 29(_ent(_in))))
		(_port(_int ALUSrcin -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 1 0 33(_ent(_in))))
		(_port(_int MemtoRegout -1 0 37(_ent(_out))))
		(_port(_int RegWriteout -1 0 38(_ent(_out))))
		(_port(_int MemReadout -1 0 41(_ent(_out))))
		(_port(_int MemWriteout -1 0 42(_ent(_out))))
		(_port(_int Branchout -1 0 43(_ent(_out))))
		(_port(_int ALUSrc -1 0 46(_ent(_out))))
		(_port(_int ALUOp 1 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 2 0 49(_ent(_in))))
		(_port(_int rs2in 2 0 50(_ent(_in))))
		(_port(_int rdin 2 0 51(_ent(_in))))
		(_port(_int rs1out 2 0 52(_ent(_out))))
		(_port(_int rs2out 2 0 53(_ent(_out))))
		(_port(_int rdout 2 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 3 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 4 0 61(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 62(_arch(_uni))))
		(_sig(_int immediate_reg 4 0 63(_arch(_uni))))
		(_sig(_int instruction_reg 4 0 64(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 67(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 68(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 71(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 72(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 73(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 5 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 6 0 79(_arch(_uni))))
		(_sig(_int rs2_reg 6 0 80(_arch(_uni))))
		(_sig(_int rd_reg 6 0 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44))(_sens(0)(1)(2)(4)(5)(6)(10)(11)(12)(13)(14)(15)(16)(24)(25)(26))(_dssslsensitivity 2))))
			(line__136(_arch 1 0 136(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(8))(_sens(31)))))
			(line__137(_arch 2 0 137(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(32)))))
			(line__138(_arch 3 0 138(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(7))(_sens(33)))))
			(line__139(_arch 4 0 139(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(3))(_sens(34)))))
			(line__142(_arch 5 0 142(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(17))(_sens(35)))))
			(line__143(_arch 6 0 143(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(18))(_sens(36)))))
			(line__144(_arch 7 0 144(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__145(_arch 8 0 145(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__146(_arch 9 0 146(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__148(_arch 10 0 148(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__149(_arch 11 0 149(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(23))(_sens(41)))))
			(line__151(_arch 12 0 151(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(27))(_sens(42)))))
			(line__152(_arch 13 0 152(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(28))(_sens(43)))))
			(line__153(_arch 14 0 153(_assignment(_alias((rdout)(rd_reg)))(_trgt(29))(_sens(44)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 15 -1)
)
I 000051 55 949           1730425854132 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1730425854133 2024.10.31 21:50:54)
	(_source(\../src/forwardingmuxA.vhd\))
	(_parameters tan)
	(_code 2f7f202b2f797938297a3e747c292b2926297a2928)
	(_ent
		(_time 1730424774401)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3703          1730425854145 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 45))
	(_version vf5)
	(_time 1730425854146 2024.10.31 21:50:54)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 3e6e323a63693e283c3e7a646a3936386a383b386a)
	(_ent
		(_time 1730424774792)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 10(_ent(_in))))
		(_port(_int readdata2in 0 0 11(_ent(_in))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 0 0 14(_ent(_out))))
		(_port(_int readdata2out 0 0 15(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int MemtoRegout -1 0 30(_ent(_out))))
		(_port(_int RegWriteout -1 0 31(_ent(_out))))
		(_port(_int MemRead -1 0 34(_ent(_out))))
		(_port(_int MemWrite -1 0 35(_ent(_out))))
		(_port(_int Branch -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 40(_ent(_in))))
		(_port(_int rdout 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 2 0 46(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 3 0 48(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 49(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 53(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 54(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 57(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 58(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 4 0 62(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(18))(_dssslsensitivity 2))))
			(line__103(_arch 1 0 103(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__104(_arch 2 0 104(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__105(_arch 3 0 105(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__109(_arch 4 0 109(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(13))(_sens(24)))))
			(line__110(_arch 5 0 110(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(14))(_sens(25)))))
			(line__113(_arch 6 0 113(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(15))(_sens(26)))))
			(line__114(_arch 7 0 114(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(27)))))
			(line__115(_arch 8 0 115(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(17))(_sens(28)))))
			(line__118(_arch 9 0 118(_assignment(_alias((rdout)(rd_reg)))(_trgt(19))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1127          1730425854167 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1730425854168 2024.10.31 21:50:54)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 4e1e464c48181f584e1e08144a494a494c4818481d)
	(_ent
		(_time 1730424774816)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33751554)
		(33751810)
		(50463234)
		(50463490)
		(50529026)
		(33686274)
		(50463491)
		(33686018)
		(50529027)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1730425854181 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425854182 2024.10.31 21:50:54)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 5e0e565d58080f495c5f4c040c580a595b5956585c)
	(_ent
		(_time 1730424774752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1730425854195 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425854196 2024.10.31 21:50:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6d3d656d6a3b3c7b6a3f2e36396b6c6b3e6a686b6c)
	(_ent
		(_time 1730424774766)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3331          1730425872917 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 35))
	(_version vf5)
	(_time 1730425872918 2024.10.31 21:51:12)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 8c8e8d8289db8d9b8fd99ed68b8adf8b898ad98a85)
	(_ent
		(_time 1730424774701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1_data 0 0 9(_ent(_in))))
		(_port(_int rs2_data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 11(_ent(_in))))
		(_port(_int exmem_regdata 0 0 12(_ent(_in))))
		(_port(_int memwb_rd 1 0 13(_ent(_in))))
		(_port(_int memwb_regdata 0 0 14(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_port(_int MemRead -1 0 22(_ent(_out))))
		(_port(_int MemWrite -1 0 23(_ent(_out))))
		(_port(_int Branch -1 0 24(_ent(_out))))
		(_port(_int ALUSrc -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 28(_ent(_out))))
		(_port(_int if_flush -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 36(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 38(_arch(_uni))))
		(_sig(_int rs2_final 4 0 39(_arch(_uni))))
		(_sig(_int branch_taken -1 0 40(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 43(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 43(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_Branch -1 0 43(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 44(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(16))(_sens(0(d_19_15))))))
			(line__48(_arch 1 0 48(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(17))(_sens(0(d_24_20))))))
			(line__51(_arch 2 0 51(_assignment(_trgt(18))(_sens(16)(2)(4)(5)(6)(7)))))
			(line__56(_arch 3 0 56(_assignment(_trgt(19))(_sens(17)(3)(4)(5)(6)(7)))))
			(line__60(_arch 4 0 60(_prcs(_simple)(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(15))(_sens(18)(19)(0))(_read(20)))))
			(line__116(_arch 5 0 116(_assignment(_trgt(8))(_sens(21)(1)))))
			(line__117(_arch 6 0 117(_assignment(_trgt(9))(_sens(22)(1)))))
			(line__118(_arch 7 0 118(_assignment(_trgt(10))(_sens(23)(1)))))
			(line__119(_arch 8 0 119(_assignment(_trgt(11))(_sens(24)(1)))))
			(line__120(_arch 9 0 120(_assignment(_trgt(12))(_sens(25)(1)))))
			(line__121(_arch 10 0 121(_assignment(_trgt(13))(_sens(26)(1)))))
			(line__122(_arch 11 0 122(_assignment(_trgt(14))(_sens(27)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
	)
	(_model . Behavioral 12 -1)
)
I 000051 55 1141          1730425872941 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1730425872942 2024.10.31 21:51:12)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code aba9affcaffdfdbcafa9baf0f8adafada2adfeadac)
	(_ent
		(_time 1730424774730)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1730425872959 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1730425872960 2024.10.31 21:51:12)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code bbb8b9efeae9ebadbaebafe1eebdbebcb9bcbbbdb8)
	(_ent
		(_time 1730424774459)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1730425872973 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1730425872974 2024.10.31 21:51:12)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code cac9c89e999dc8dccfcdd8909acc9ecf9cccc9cc9c)
	(_ent
		(_time 1730424774482)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 3973          1730425872986 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1730425872987 2024.10.31 21:51:12)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code dad9da888e8d89ccdfdfc380d8dcdfddd8dcdfdcdd)
	(_ent
		(_time 1730424774507)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 961           1730425873006 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425873007 2024.10.31 21:51:13)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code eae9e8b9b8bee8fcbfeaffb1b3edeaece9efbcecbe)
	(_ent
		(_time 1730424774535)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1730425873026 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1730425873027 2024.10.31 21:51:13)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code f9fafba9f3aea4efacfbbda3a9fffdfffdfffcfefb)
	(_ent
		(_time 1730424774562)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 949           1730425873060 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425873061 2024.10.31 21:51:13)
	(_source(\../src/forwardingmuxB.vhd\))
	(_parameters tan)
	(_code 191b1c1e464f4f0e1f4c08424a1f1d1f101f4c1f1e)
	(_ent
		(_time 1730424774432)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1730425873078 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1730425873079 2024.10.31 21:51:13)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 282a222c267f753e282a31727f2e212e2c2e212e2e)
	(_ent
		(_time 1730424774585)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1730425873100 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1730425873101 2024.10.31 21:51:13)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 47454d45151110504215551c1341444043414e4111)
	(_ent
		(_time 1730424774605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1730425873124 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425873125 2024.10.31 21:51:13)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 57555d54040057415207420d53515e510351035150)
	(_ent
		(_time 1730424774621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1563          1730425873157 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425873158 2024.10.31 21:51:13)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 86848d8881d08390858994dcd383d0818380d3808f)
	(_ent
		(_time 1730424774650)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 5281          1730425873179 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 59))
	(_version vf5)
	(_time 1730425873180 2024.10.31 21:51:13)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 96949c9994c1c78197958fccc39093919e909f9092)
	(_ent
		(_time 1730425838610)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 0 0 12(_ent(_in))))
		(_port(_int instructionout 0 0 13(_ent(_out))))
		(_port(_int readdata1in 0 0 14(_ent(_in))))
		(_port(_int readdata2in 0 0 15(_ent(_in))))
		(_port(_int immediatein 0 0 16(_ent(_in))))
		(_port(_int immediateout 0 0 17(_ent(_out))))
		(_port(_int readdata1out 0 0 19(_ent(_out))))
		(_port(_int readdata2out 0 0 20(_ent(_out))))
		(_port(_int MemtoRegin -1 0 23(_ent(_in))))
		(_port(_int RegWritein -1 0 24(_ent(_in))))
		(_port(_int MemReadin -1 0 27(_ent(_in))))
		(_port(_int MemWritein -1 0 28(_ent(_in))))
		(_port(_int Branchin -1 0 29(_ent(_in))))
		(_port(_int ALUSrcin -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 1 0 33(_ent(_in))))
		(_port(_int MemtoRegout -1 0 37(_ent(_out))))
		(_port(_int RegWriteout -1 0 38(_ent(_out))))
		(_port(_int MemReadout -1 0 41(_ent(_out))))
		(_port(_int MemWriteout -1 0 42(_ent(_out))))
		(_port(_int Branchout -1 0 43(_ent(_out))))
		(_port(_int ALUSrc -1 0 46(_ent(_out))))
		(_port(_int ALUOp 1 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 2 0 49(_ent(_in))))
		(_port(_int rs2in 2 0 50(_ent(_in))))
		(_port(_int rdin 2 0 51(_ent(_in))))
		(_port(_int rs1out 2 0 52(_ent(_out))))
		(_port(_int rs2out 2 0 53(_ent(_out))))
		(_port(_int rdout 2 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 3 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 4 0 61(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 62(_arch(_uni))))
		(_sig(_int immediate_reg 4 0 63(_arch(_uni))))
		(_sig(_int instruction_reg 4 0 64(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 67(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 68(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 71(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 72(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 73(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 5 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 6 0 79(_arch(_uni))))
		(_sig(_int rs2_reg 6 0 80(_arch(_uni))))
		(_sig(_int rd_reg 6 0 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44))(_sens(0)(1)(2)(4)(5)(6)(10)(11)(12)(13)(14)(15)(16)(24)(25)(26))(_dssslsensitivity 2))))
			(line__136(_arch 1 0 136(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(8))(_sens(31)))))
			(line__137(_arch 2 0 137(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(32)))))
			(line__138(_arch 3 0 138(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(7))(_sens(33)))))
			(line__139(_arch 4 0 139(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(3))(_sens(34)))))
			(line__142(_arch 5 0 142(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(17))(_sens(35)))))
			(line__143(_arch 6 0 143(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(18))(_sens(36)))))
			(line__144(_arch 7 0 144(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__145(_arch 8 0 145(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__146(_arch 9 0 146(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__148(_arch 10 0 148(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__149(_arch 11 0 149(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(23))(_sens(41)))))
			(line__151(_arch 12 0 151(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(27))(_sens(42)))))
			(line__152(_arch 13 0 152(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(28))(_sens(43)))))
			(line__153(_arch 14 0 153(_assignment(_alias((rdout)(rd_reg)))(_trgt(29))(_sens(44)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 15 -1)
)
I 000051 55 949           1730425873218 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1730425873219 2024.10.31 21:51:13)
	(_source(\../src/forwardingmuxA.vhd\))
	(_parameters tan)
	(_code b5b7b0e1e6e3e3a2b3e0a4eee6b3b1b3bcb3e0b3b2)
	(_ent
		(_time 1730424774401)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3703          1730425873240 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 45))
	(_version vf5)
	(_time 1730425873241 2024.10.31 21:51:13)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code d4d6d287d883d4c2d6d4908e80d3dcd280d2d1d280)
	(_ent
		(_time 1730424774792)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 10(_ent(_in))))
		(_port(_int readdata2in 0 0 11(_ent(_in))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 0 0 14(_ent(_out))))
		(_port(_int readdata2out 0 0 15(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int MemtoRegout -1 0 30(_ent(_out))))
		(_port(_int RegWriteout -1 0 31(_ent(_out))))
		(_port(_int MemRead -1 0 34(_ent(_out))))
		(_port(_int MemWrite -1 0 35(_ent(_out))))
		(_port(_int Branch -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 40(_ent(_in))))
		(_port(_int rdout 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 2 0 46(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 3 0 48(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 49(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 53(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 54(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 57(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 58(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 4 0 62(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(18))(_dssslsensitivity 2))))
			(line__103(_arch 1 0 103(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__104(_arch 2 0 104(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__105(_arch 3 0 105(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__109(_arch 4 0 109(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(13))(_sens(24)))))
			(line__110(_arch 5 0 110(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(14))(_sens(25)))))
			(line__113(_arch 6 0 113(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(15))(_sens(26)))))
			(line__114(_arch 7 0 114(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(27)))))
			(line__115(_arch 8 0 115(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(17))(_sens(28)))))
			(line__118(_arch 9 0 118(_assignment(_alias((rdout)(rd_reg)))(_trgt(19))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1127          1730425873264 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1730425873265 2024.10.31 21:51:13)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code e4e6e6b7b3b2b5f2e4b4a2bee0e3e0e3e6e2b2e2b7)
	(_ent
		(_time 1730424774816)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33751554)
		(33751810)
		(50463234)
		(50463490)
		(50529026)
		(33686274)
		(50463491)
		(33686018)
		(50529027)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1730425873277 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425873278 2024.10.31 21:51:13)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code f3f1f1a3a3a5a2e4f1f2e1a9a1f5a7f4f6f4fbf5f1)
	(_ent
		(_time 1730424774752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1730425873289 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425873290 2024.10.31 21:51:13)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 030106055355521504514058570502055004060502)
	(_ent
		(_time 1730424774766)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3331          1730425885346 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 35))
	(_version vf5)
	(_time 1730425885347 2024.10.31 21:51:25)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 21202125767620362274337b262772262427742728)
	(_ent
		(_time 1730424774701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1_data 0 0 9(_ent(_in))))
		(_port(_int rs2_data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 11(_ent(_in))))
		(_port(_int exmem_regdata 0 0 12(_ent(_in))))
		(_port(_int memwb_rd 1 0 13(_ent(_in))))
		(_port(_int memwb_regdata 0 0 14(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_port(_int MemRead -1 0 22(_ent(_out))))
		(_port(_int MemWrite -1 0 23(_ent(_out))))
		(_port(_int Branch -1 0 24(_ent(_out))))
		(_port(_int ALUSrc -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 28(_ent(_out))))
		(_port(_int if_flush -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 36(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 38(_arch(_uni))))
		(_sig(_int rs2_final 4 0 39(_arch(_uni))))
		(_sig(_int branch_taken -1 0 40(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 43(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 43(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_Branch -1 0 43(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 44(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(16))(_sens(0(d_19_15))))))
			(line__48(_arch 1 0 48(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(17))(_sens(0(d_24_20))))))
			(line__51(_arch 2 0 51(_assignment(_trgt(18))(_sens(16)(2)(4)(5)(6)(7)))))
			(line__56(_arch 3 0 56(_assignment(_trgt(19))(_sens(17)(3)(4)(5)(6)(7)))))
			(line__60(_arch 4 0 60(_prcs(_simple)(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(15))(_sens(18)(19)(0))(_read(20)))))
			(line__116(_arch 5 0 116(_assignment(_trgt(8))(_sens(21)(1)))))
			(line__117(_arch 6 0 117(_assignment(_trgt(9))(_sens(22)(1)))))
			(line__118(_arch 7 0 118(_assignment(_trgt(10))(_sens(23)(1)))))
			(line__119(_arch 8 0 119(_assignment(_trgt(11))(_sens(24)(1)))))
			(line__120(_arch 9 0 120(_assignment(_trgt(12))(_sens(25)(1)))))
			(line__121(_arch 10 0 121(_assignment(_trgt(13))(_sens(26)(1)))))
			(line__122(_arch 11 0 122(_assignment(_trgt(14))(_sens(27)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
	)
	(_model . Behavioral 12 -1)
)
I 000051 55 1141          1730425885371 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1730425885372 2024.10.31 21:51:25)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code 31303434666767263533206a623735373837643736)
	(_ent
		(_time 1730424774730)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1730425885386 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1730425885387 2024.10.31 21:51:25)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 41414243431311574011551b144744464346414742)
	(_ent
		(_time 1730424774459)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1730425885400 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1730425885401 2024.10.31 21:51:25)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 50505352520752465557420a005604550656535606)
	(_ent
		(_time 1730424774482)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 3973          1730425885415 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1730425885416 2024.10.31 21:51:25)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 60606160653733766565793a626665676266656667)
	(_ent
		(_time 1730424774507)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 961           1730425885429 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425885430 2024.10.31 21:51:25)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 70707371732472662570652b297770767375267624)
	(_ent
		(_time 1730424774535)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 1092          1730425885441 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1730425885442 2024.10.31 21:51:25)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 7f7f7c7e2a2822692a7d3b252f797b797b797a787d)
	(_ent
		(_time 1730424774562)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 949           1730425885454 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425885455 2024.10.31 21:51:25)
	(_source(\../src/forwardingmuxB.vhd\))
	(_parameters tan)
	(_code 8f8e8a818fd9d99889da9ed4dc898b898689da8988)
	(_ent
		(_time 1730424774432)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1730425885468 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1730425885469 2024.10.31 21:51:25)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 8f8e8581dfd8d2998f8d96d5d88986898b89868989)
	(_ent
		(_time 1730424774585)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1730425885482 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1730425885483 2024.10.31 21:51:25)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9e9f94919ec8c9899bcc8cc5ca989d999a989798c8)
	(_ent
		(_time 1730424774605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1730425885494 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425885495 2024.10.31 21:51:25)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code aeafa4f9aff9aeb8abfebbf4aaa8a7a8faa8faa8a9)
	(_ent
		(_time 1730424774621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1563          1730425885516 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425885517 2024.10.31 21:51:25)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code bebfb5eaeae8bba8bdb1ace4ebbbe8b9bbb8ebb8b7)
	(_ent
		(_time 1730424774650)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 5281          1730425885529 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 59))
	(_version vf5)
	(_time 1730425885530 2024.10.31 21:51:25)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code cdccc7989d9a9cdaccced49798cbc8cac5cbc4cbc9)
	(_ent
		(_time 1730425838610)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 0 0 12(_ent(_in))))
		(_port(_int instructionout 0 0 13(_ent(_out))))
		(_port(_int readdata1in 0 0 14(_ent(_in))))
		(_port(_int readdata2in 0 0 15(_ent(_in))))
		(_port(_int immediatein 0 0 16(_ent(_in))))
		(_port(_int immediateout 0 0 17(_ent(_out))))
		(_port(_int readdata1out 0 0 19(_ent(_out))))
		(_port(_int readdata2out 0 0 20(_ent(_out))))
		(_port(_int MemtoRegin -1 0 23(_ent(_in))))
		(_port(_int RegWritein -1 0 24(_ent(_in))))
		(_port(_int MemReadin -1 0 27(_ent(_in))))
		(_port(_int MemWritein -1 0 28(_ent(_in))))
		(_port(_int Branchin -1 0 29(_ent(_in))))
		(_port(_int ALUSrcin -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 1 0 33(_ent(_in))))
		(_port(_int MemtoRegout -1 0 37(_ent(_out))))
		(_port(_int RegWriteout -1 0 38(_ent(_out))))
		(_port(_int MemReadout -1 0 41(_ent(_out))))
		(_port(_int MemWriteout -1 0 42(_ent(_out))))
		(_port(_int Branchout -1 0 43(_ent(_out))))
		(_port(_int ALUSrc -1 0 46(_ent(_out))))
		(_port(_int ALUOp 1 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 2 0 49(_ent(_in))))
		(_port(_int rs2in 2 0 50(_ent(_in))))
		(_port(_int rdin 2 0 51(_ent(_in))))
		(_port(_int rs1out 2 0 52(_ent(_out))))
		(_port(_int rs2out 2 0 53(_ent(_out))))
		(_port(_int rdout 2 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 3 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 4 0 61(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 62(_arch(_uni))))
		(_sig(_int immediate_reg 4 0 63(_arch(_uni))))
		(_sig(_int instruction_reg 4 0 64(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 67(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 68(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 71(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 72(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 73(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 5 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 6 0 79(_arch(_uni))))
		(_sig(_int rs2_reg 6 0 80(_arch(_uni))))
		(_sig(_int rd_reg 6 0 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44))(_sens(0)(1)(2)(4)(5)(6)(10)(11)(12)(13)(14)(15)(16)(24)(25)(26))(_dssslsensitivity 2))))
			(line__136(_arch 1 0 136(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(8))(_sens(31)))))
			(line__137(_arch 2 0 137(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(32)))))
			(line__138(_arch 3 0 138(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(7))(_sens(33)))))
			(line__139(_arch 4 0 139(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(3))(_sens(34)))))
			(line__142(_arch 5 0 142(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(17))(_sens(35)))))
			(line__143(_arch 6 0 143(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(18))(_sens(36)))))
			(line__144(_arch 7 0 144(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__145(_arch 8 0 145(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__146(_arch 9 0 146(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__148(_arch 10 0 148(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__149(_arch 11 0 149(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(23))(_sens(41)))))
			(line__151(_arch 12 0 151(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(27))(_sens(42)))))
			(line__152(_arch 13 0 152(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(28))(_sens(43)))))
			(line__153(_arch 14 0 153(_assignment(_alias((rdout)(rd_reg)))(_trgt(29))(_sens(44)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 15 -1)
)
I 000051 55 949           1730425885549 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1730425885550 2024.10.31 21:51:25)
	(_source(\../src/forwardingmuxA.vhd\))
	(_parameters tan)
	(_code edece8beefbbbbfaebb8fcb6beebe9ebe4ebb8ebea)
	(_ent
		(_time 1730424774401)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3703          1730425885563 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 45))
	(_version vf5)
	(_time 1730425885564 2024.10.31 21:51:25)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code edecebbfb1baedfbefeda9b7b9eae5ebb9ebe8ebb9)
	(_ent
		(_time 1730424774792)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 10(_ent(_in))))
		(_port(_int readdata2in 0 0 11(_ent(_in))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 0 0 14(_ent(_out))))
		(_port(_int readdata2out 0 0 15(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int MemtoRegout -1 0 30(_ent(_out))))
		(_port(_int RegWriteout -1 0 31(_ent(_out))))
		(_port(_int MemRead -1 0 34(_ent(_out))))
		(_port(_int MemWrite -1 0 35(_ent(_out))))
		(_port(_int Branch -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 40(_ent(_in))))
		(_port(_int rdout 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 2 0 46(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 3 0 48(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 49(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 53(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 54(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 57(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 58(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 4 0 62(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(18))(_dssslsensitivity 2))))
			(line__103(_arch 1 0 103(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__104(_arch 2 0 104(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__105(_arch 3 0 105(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__109(_arch 4 0 109(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(13))(_sens(24)))))
			(line__110(_arch 5 0 110(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(14))(_sens(25)))))
			(line__113(_arch 6 0 113(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(15))(_sens(26)))))
			(line__114(_arch 7 0 114(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(27)))))
			(line__115(_arch 8 0 115(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(17))(_sens(28)))))
			(line__118(_arch 9 0 118(_assignment(_alias((rdout)(rd_reg)))(_trgt(19))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1127          1730425885582 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1730425885583 2024.10.31 21:51:25)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 0c0d090a0c5a5d1a0c5c4a56080b080b0e0a5a0a5f)
	(_ent
		(_time 1730424774816)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33751554)
		(33751810)
		(50463234)
		(50463490)
		(50529026)
		(33686274)
		(50463491)
		(33686018)
		(50529027)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 767           1730425885595 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425885596 2024.10.31 21:51:25)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code 1b1a1e1c1a4d4a0c191a0941491d4f1c1e1c131d19)
	(_ent
		(_time 1730424774752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1730425885609 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425885610 2024.10.31 21:51:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2b2a2e2f2a7d7a3d2c7968707f2d2a2d782c2e2d2a)
	(_ent
		(_time 1730424774766)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 3331          1730425941029 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 35))
	(_version vf5)
	(_time 1730425941030 2024.10.31 21:52:21)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 999bc996c6ce988e9acc8bc39e9fca9e9c9fcc9f90)
	(_ent
		(_time 1730424774701)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1_data 0 0 9(_ent(_in))))
		(_port(_int rs2_data 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int exmem_rd 1 0 11(_ent(_in))))
		(_port(_int exmem_regdata 0 0 12(_ent(_in))))
		(_port(_int memwb_rd 1 0 13(_ent(_in))))
		(_port(_int memwb_regdata 0 0 14(_ent(_in))))
		(_port(_int MemtoReg -1 0 18(_ent(_out))))
		(_port(_int RegWrite -1 0 19(_ent(_out))))
		(_port(_int MemRead -1 0 22(_ent(_out))))
		(_port(_int MemWrite -1 0 23(_ent(_out))))
		(_port(_int Branch -1 0 24(_ent(_out))))
		(_port(_int ALUSrc -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 28(_ent(_out))))
		(_port(_int if_flush -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 3 0 36(_arch(_uni))))
		(_sig(_int rs2_addr 3 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_final 4 0 38(_arch(_uni))))
		(_sig(_int rs2_final 4 0 39(_arch(_uni))))
		(_sig(_int branch_taken -1 0 40(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 43(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 43(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 43(_arch(_uni))))
		(_sig(_int int_Branch -1 0 43(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 5 0 44(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((rs1_addr)(instruction(d_19_15))))(_trgt(16))(_sens(0(d_19_15))))))
			(line__48(_arch 1 0 48(_assignment(_alias((rs2_addr)(instruction(d_24_20))))(_trgt(17))(_sens(0(d_24_20))))))
			(line__51(_arch 2 0 51(_assignment(_trgt(18))(_sens(16)(2)(4)(5)(6)(7)))))
			(line__56(_arch 3 0 56(_assignment(_trgt(19))(_sens(17)(3)(4)(5)(6)(7)))))
			(line__60(_arch 4 0 60(_prcs(_simple)(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(15))(_sens(18)(19)(0))(_read(20)))))
			(line__116(_arch 5 0 116(_assignment(_trgt(8))(_sens(21)(1)))))
			(line__117(_arch 6 0 117(_assignment(_trgt(9))(_sens(22)(1)))))
			(line__118(_arch 7 0 118(_assignment(_trgt(10))(_sens(23)(1)))))
			(line__119(_arch 8 0 119(_assignment(_trgt(11))(_sens(24)(1)))))
			(line__120(_arch 9 0 120(_assignment(_trgt(12))(_sens(25)(1)))))
			(line__121(_arch 10 0 121(_assignment(_trgt(13))(_sens(26)(1)))))
			(line__122(_arch 11 0 122(_assignment(_trgt(14))(_sens(27)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
	)
	(_model . Behavioral 12 -1)
)
V 000051 55 1141          1730425941052 Behavioral
(_unit VHDL(forwardingunit 0 5(behavioral 0 23))
	(_version vf5)
	(_time 1730425941053 2024.10.31 21:52:21)
	(_source(\../src/forwarding_unit.vhd\))
	(_parameters tan)
	(_code b9bbecede6efefaebdbba8e2eabfbdbfb0bfecbfbe)
	(_ent
		(_time 1730424774730)
	)
	(_object
		(_port(_int exmemregwritecntrl -1 0 8(_ent(_in))))
		(_port(_int memwbregwritecntrl -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int exmemrd 0 0 12(_ent(_in))))
		(_port(_int memwbrd 0 0 13(_ent(_in))))
		(_port(_int idexrs1 0 0 14(_ent(_in))))
		(_port(_int idexrs2 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 18(_ent(_out))))
		(_port(_int forwardBmuxcntrl 1 0 19(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
		(515)
		(770)
	)
	(_model . Behavioral 1 -1)
)
V 000044 55 780           1730425941067 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1730425941068 2024.10.31 21:52:21)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code c8cb9b9dc39a98dec998dc929dcecdcfcacfc8cecb)
	(_ent
		(_time 1730424774459)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
V 000044 55 1165          1730425941082 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1730425941083 2024.10.31 21:52:21)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code d8db8b8bd28fdacedddfca8288de8cdd8ededbde8e)
	(_ent
		(_time 1730424774482)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
V 000051 55 3973          1730425941098 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1730425941099 2024.10.31 21:52:21)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code e7e4b6b4e5b0b4f1e2e2febde5e1e2e0e5e1e2e1e0)
	(_ent
		(_time 1730424774507)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 961           1730425941113 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425941114 2024.10.31 21:52:21)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code f7f4a4a7f3a3f5e1a2f7e2acaef0f7f1f4f2a1f1a3)
	(_ent
		(_time 1730424774535)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
V 000049 55 1092          1730425941125 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1730425941126 2024.10.31 21:52:21)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code f7f4a4a7f3a0aae1a2f5b3ada7f1f3f1f3f1f2f0f5)
	(_ent
		(_time 1730424774562)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
V 000051 55 949           1730425941137 Behavioral
(_unit VHDL(forwardingmuxb 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425941138 2024.10.31 21:52:21)
	(_source(\../src/forwardingmuxB.vhd\))
	(_parameters tan)
	(_code 07055501565151100152165c540103010e01520100)
	(_ent
		(_time 1730424774432)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs2 0 0 6(_ent(_in))))
		(_port(_int forwardedrs2exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs2memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardBmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 2650          1730425941150 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1730425941151 2024.10.31 21:52:21)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 16144b1116414b0016140f4c41101f1012101f1010)
	(_ent
		(_time 1730424774585)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
V 000051 55 1468          1730425941171 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1730425941172 2024.10.31 21:52:21)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 26247b22757071312374347d7220252122202f2070)
	(_ent
		(_time 1730424774605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 1224          1730425941185 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425941186 2024.10.31 21:52:21)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 36346b33646136203366236c32303f306230623031)
	(_ent
		(_time 1730424774621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1563          1730425941207 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1730425941208 2024.10.31 21:52:21)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 5557095651035043565a470f00500352505300535c)
	(_ent
		(_time 1730424774650)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
V 000051 55 5281          1730425941219 Behavioral
(_unit VHDL(idex 0 7(behavioral 0 59))
	(_version vf5)
	(_time 1730425941220 2024.10.31 21:52:21)
	(_source(\../src/idex.vhd\))
	(_parameters tan)
	(_code 555708565402044254564c0f005350525d535c5351)
	(_ent
		(_time 1730425838610)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionin 0 0 12(_ent(_in))))
		(_port(_int instructionout 0 0 13(_ent(_out))))
		(_port(_int readdata1in 0 0 14(_ent(_in))))
		(_port(_int readdata2in 0 0 15(_ent(_in))))
		(_port(_int immediatein 0 0 16(_ent(_in))))
		(_port(_int immediateout 0 0 17(_ent(_out))))
		(_port(_int readdata1out 0 0 19(_ent(_out))))
		(_port(_int readdata2out 0 0 20(_ent(_out))))
		(_port(_int MemtoRegin -1 0 23(_ent(_in))))
		(_port(_int RegWritein -1 0 24(_ent(_in))))
		(_port(_int MemReadin -1 0 27(_ent(_in))))
		(_port(_int MemWritein -1 0 28(_ent(_in))))
		(_port(_int Branchin -1 0 29(_ent(_in))))
		(_port(_int ALUSrcin -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOpin 1 0 33(_ent(_in))))
		(_port(_int MemtoRegout -1 0 37(_ent(_out))))
		(_port(_int RegWriteout -1 0 38(_ent(_out))))
		(_port(_int MemReadout -1 0 41(_ent(_out))))
		(_port(_int MemWriteout -1 0 42(_ent(_out))))
		(_port(_int Branchout -1 0 43(_ent(_out))))
		(_port(_int ALUSrc -1 0 46(_ent(_out))))
		(_port(_int ALUOp 1 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1in 2 0 49(_ent(_in))))
		(_port(_int rs2in 2 0 50(_ent(_in))))
		(_port(_int rdin 2 0 51(_ent(_in))))
		(_port(_int rs1out 2 0 52(_ent(_out))))
		(_port(_int rs2out 2 0 53(_ent(_out))))
		(_port(_int rdout 2 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcin_reg 3 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int readdata1_reg 4 0 61(_arch(_uni))))
		(_sig(_int readdata2_reg 4 0 62(_arch(_uni))))
		(_sig(_int immediate_reg 4 0 63(_arch(_uni))))
		(_sig(_int instruction_reg 4 0 64(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 67(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 68(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 71(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 72(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 73(_arch(_uni))))
		(_sig(_int ALUSrc_reg -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp_reg 5 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_reg 6 0 79(_arch(_uni))))
		(_sig(_int rs2_reg 6 0 80(_arch(_uni))))
		(_sig(_int rd_reg 6 0 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44))(_sens(0)(1)(2)(4)(5)(6)(10)(11)(12)(13)(14)(15)(16)(24)(25)(26))(_dssslsensitivity 2))))
			(line__136(_arch 1 0 136(_assignment(_alias((readdata1out)(readdata1_reg)))(_trgt(8))(_sens(31)))))
			(line__137(_arch 2 0 137(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(9))(_sens(32)))))
			(line__138(_arch 3 0 138(_assignment(_alias((immediateout)(immediate_reg)))(_trgt(7))(_sens(33)))))
			(line__139(_arch 4 0 139(_assignment(_alias((instructionout)(instruction_reg)))(_trgt(3))(_sens(34)))))
			(line__142(_arch 5 0 142(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(17))(_sens(35)))))
			(line__143(_arch 6 0 143(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(18))(_sens(36)))))
			(line__144(_arch 7 0 144(_assignment(_alias((MemReadout)(MemRead_reg)))(_simpleassign BUF)(_trgt(19))(_sens(37)))))
			(line__145(_arch 8 0 145(_assignment(_alias((MemWriteout)(MemWrite_reg)))(_simpleassign BUF)(_trgt(20))(_sens(38)))))
			(line__146(_arch 9 0 146(_assignment(_alias((Branchout)(Branch_reg)))(_simpleassign BUF)(_trgt(21))(_sens(39)))))
			(line__148(_arch 10 0 148(_assignment(_alias((ALUSrc)(ALUSrc_reg)))(_simpleassign BUF)(_trgt(22))(_sens(40)))))
			(line__149(_arch 11 0 149(_assignment(_alias((ALUOp)(ALUOp_reg)))(_trgt(23))(_sens(41)))))
			(line__151(_arch 12 0 151(_assignment(_alias((rs1out)(rs1_reg)))(_trgt(27))(_sens(42)))))
			(line__152(_arch 13 0 152(_assignment(_alias((rs2out)(rs2_reg)))(_trgt(28))(_sens(43)))))
			(line__153(_arch 14 0 153(_assignment(_alias((rdout)(rd_reg)))(_trgt(29))(_sens(44)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 15 -1)
)
V 000051 55 949           1730425941239 Behavioral
(_unit VHDL(forwardingmuxa 0 4(behavioral 0 14))
	(_version vf5)
	(_time 1730425941240 2024.10.31 21:52:21)
	(_source(\../src/forwardingmuxA.vhd\))
	(_parameters tan)
	(_code 74762675262222637221652f277270727d72217273)
	(_ent
		(_time 1730424774401)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1 0 0 6(_ent(_in))))
		(_port(_int forwardedrs1exmem 0 0 7(_ent(_in))))
		(_port(_int forwardedrs1memwb 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int forwardAmuxcntrl 1 0 9(_ent(_in))))
		(_port(_int MuxOutput 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 3703          1730425941252 Behavioral
(_unit VHDL(exmem 0 4(behavioral 0 45))
	(_version vf5)
	(_time 1730425941253 2024.10.31 21:52:21)
	(_source(\../src/exmem.vhd\))
	(_parameters tan)
	(_code 8486d58b88d384928684c0ded0838c82d0828182d0)
	(_ent
		(_time 1730424774792)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 7(_ent(_in)(_event))))
		(_port(_int aluzeroin -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int aluresultin 0 0 10(_ent(_in))))
		(_port(_int readdata2in 0 0 11(_ent(_in))))
		(_port(_int aluzeroout -1 0 13(_ent(_out))))
		(_port(_int aluresultout 0 0 14(_ent(_out))))
		(_port(_int readdata2out 0 0 15(_ent(_out))))
		(_port(_int MemtoRegin -1 0 20(_ent(_in))))
		(_port(_int RegWritein -1 0 21(_ent(_in))))
		(_port(_int MemReadin -1 0 24(_ent(_in))))
		(_port(_int MemWritein -1 0 25(_ent(_in))))
		(_port(_int Branchin -1 0 26(_ent(_in))))
		(_port(_int MemtoRegout -1 0 30(_ent(_out))))
		(_port(_int RegWriteout -1 0 31(_ent(_out))))
		(_port(_int MemRead -1 0 34(_ent(_out))))
		(_port(_int MemWrite -1 0 35(_ent(_out))))
		(_port(_int Branch -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int rdin 1 0 40(_ent(_in))))
		(_port(_int rdout 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_sig(_int branchjumpaddr_reg 2 0 46(_arch(_uni))))
		(_sig(_int aluzero_reg -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int aluresult_reg 3 0 48(_arch(_uni))))
		(_sig(_int readdata2_reg 3 0 49(_arch(_uni))))
		(_sig(_int MemtoReg_reg -1 0 53(_arch(_uni))))
		(_sig(_int RegWrite_reg -1 0 54(_arch(_uni))))
		(_sig(_int MemRead_reg -1 0 57(_arch(_uni))))
		(_sig(_int MemWrite_reg -1 0 58(_arch(_uni))))
		(_sig(_int Branch_reg -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd_reg 4 0 62(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs(_trgt(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sens(0)(1)(2)(3)(4)(8)(9)(10)(11)(12)(18))(_dssslsensitivity 2))))
			(line__103(_arch 1 0 103(_assignment(_alias((aluzeroout)(aluzero_reg)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__104(_arch 2 0 104(_assignment(_alias((aluresultout)(aluresult_reg)))(_trgt(6))(_sens(22)))))
			(line__105(_arch 3 0 105(_assignment(_alias((readdata2out)(readdata2_reg)))(_trgt(7))(_sens(23)))))
			(line__109(_arch 4 0 109(_assignment(_alias((MemtoRegout)(MemtoReg_reg)))(_simpleassign BUF)(_trgt(13))(_sens(24)))))
			(line__110(_arch 5 0 110(_assignment(_alias((RegWriteout)(RegWrite_reg)))(_simpleassign BUF)(_trgt(14))(_sens(25)))))
			(line__113(_arch 6 0 113(_assignment(_alias((MemRead)(MemRead_reg)))(_simpleassign BUF)(_trgt(15))(_sens(26)))))
			(line__114(_arch 7 0 114(_assignment(_alias((MemWrite)(MemWrite_reg)))(_simpleassign BUF)(_trgt(16))(_sens(27)))))
			(line__115(_arch 8 0 115(_assignment(_alias((Branch)(Branch_reg)))(_simpleassign BUF)(_trgt(17))(_sens(28)))))
			(line__118(_arch 9 0 118(_assignment(_alias((rdout)(rd_reg)))(_trgt(19))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
V 000051 55 1127          1730425941271 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1730425941272 2024.10.31 21:52:21)
	(_source(\../src/alucontrol.vhd\))
	(_parameters tan)
	(_code 9391c69cc3c5c28593c3d5c9979497949195c595c0)
	(_ent
		(_time 1730424774816)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int instructionfucntfeilds 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int aluoperation 2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33751554)
		(33751810)
		(50463234)
		(50463490)
		(50529026)
		(33686274)
		(50463491)
		(33686018)
		(50529027)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 767           1730425941284 Behavioral
(_unit VHDL(alusrcmuxb 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1730425941285 2024.10.31 21:52:21)
	(_source(\../src/alusrcmuxb.vhd\))
	(_parameters tan)
	(_code a3a1f6f4f3f5f2b4a1a2b1f9f1a5f7a4a6a4aba5a1)
	(_ent
		(_time 1730424774752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int ReadRegister2 0 0 6(_ent(_in))))
		(_port(_int ReadImmediate 0 0 7(_ent(_in))))
		(_port(_int ALUSrcBControl -1 0 8(_ent(_in))))
		(_port(_int MuxOutput 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 1512          1730425941301 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1730425941302 2024.10.31 21:52:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b3b1e6e7e3e5e2a5b4e1f0e8e7b5b2b5e0b4b6b5b2)
	(_ent
		(_time 1730424774766)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_0 0 0 7(_ent(_in))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int operation 1 0 8(_ent(_in))))
		(_port(_int ALU_output 0 0 9(_ent(_out))))
		(_port(_int zero_flag -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_temp 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
