// Seed: 2944954786
module module_0 (
    input tri1 id_0
);
  assign id_2 = 1;
  wire id_3 = $display(id_0, 1, 1, 1);
  tri  id_4 = 1;
  assign id_4 = id_4;
  tri0 id_5, id_6, id_7;
  tri0 id_8, id_9, id_10 = 1;
  assign id_8 = 1'h0;
  wire id_11, id_12;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    output supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    input wor id_5,
    input supply0 id_6
);
  wire id_8;
  module_0(
      id_6
  );
  wor  id_9 = 1;
  reg  id_10;
  wire id_11;
  always begin
    id_1 <= id_10;
    begin
      if (1) id_10 = id_4 || id_5;
    end
  end
endmodule
