<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="p7-new.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tb.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tb.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tb.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="tb.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tb.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tb_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1576029838" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1576029838">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577188015" xil_pn:in_ck="-6676967827145685604" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1577188014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="CTL.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="EXME.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="FORWARD.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="HILO.v"/>
      <outfile xil_pn:name="IDEX.v"/>
      <outfile xil_pn:name="IFID.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="MEWB.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="PCregF.v"/>
      <outfile xil_pn:name="STALL.v"/>
      <outfile xil_pn:name="Timer.v"/>
      <outfile xil_pn:name="interpreter.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1576844342" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7128511773193751507" xil_pn:start_ts="1576844342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576844342" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1424677592243038667" xil_pn:start_ts="1576844342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576398806" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3878014893243098642" xil_pn:start_ts="1576398806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577188015" xil_pn:in_ck="-6676967827145685604" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1577188015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="CTL.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="EXME.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="FORWARD.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="HILO.v"/>
      <outfile xil_pn:name="IDEX.v"/>
      <outfile xil_pn:name="IFID.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="MEWB.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="PCregF.v"/>
      <outfile xil_pn:name="STALL.v"/>
      <outfile xil_pn:name="Timer.v"/>
      <outfile xil_pn:name="interpreter.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1577193263" xil_pn:in_ck="-6676967827145685604" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7823148730177380887" xil_pn:start_ts="1577193257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_beh.prj"/>
      <outfile xil_pn:name="tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1577193264" xil_pn:in_ck="5107405069666313645" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="189975879903447660" xil_pn:start_ts="1577193263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1576052639" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1576052639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576052639" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7340218123626752117" xil_pn:start_ts="1576052639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1576052639" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3878014893243098642" xil_pn:start_ts="1576052639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1576052639" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1576052639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576052639" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7128511773193751507" xil_pn:start_ts="1576052639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1576052639" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1576052639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1576052639" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8585583581249706268" xil_pn:start_ts="1576052639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1576236054" xil_pn:in_ck="-6676967827145685604" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1558230890908658767" xil_pn:start_ts="1576235977">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="tb.lso"/>
      <outfile xil_pn:name="tb.prj"/>
      <outfile xil_pn:name="tb.syr"/>
      <outfile xil_pn:name="tb.xst"/>
      <outfile xil_pn:name="tb_stx_beh.prj"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
