// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module SADBlockMatching (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        left_rows_V_dout,
        left_rows_V_empty_n,
        left_rows_V_read,
        left_cols_V_dout,
        left_cols_V_empty_n,
        left_cols_V_read,
        left_data_stream_V_dout,
        left_data_stream_V_empty_n,
        left_data_stream_V_read,
        right_data_stream_V_dout,
        right_data_stream_V_empty_n,
        right_data_stream_V_read,
        disp_data_stream_V_din,
        disp_data_stream_V_full_n,
        disp_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp0_stage0 = 5'd8;
parameter    ap_ST_fsm_state43 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [9:0] left_rows_V_dout;
input   left_rows_V_empty_n;
output   left_rows_V_read;
input  [10:0] left_cols_V_dout;
input   left_cols_V_empty_n;
output   left_cols_V_read;
input  [7:0] left_data_stream_V_dout;
input   left_data_stream_V_empty_n;
output   left_data_stream_V_read;
input  [7:0] right_data_stream_V_dout;
input   right_data_stream_V_empty_n;
output   right_data_stream_V_read;
output  [15:0] disp_data_stream_V_din;
input   disp_data_stream_V_full_n;
output   disp_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg left_rows_V_read;
reg left_cols_V_read;
reg left_data_stream_V_read;
reg right_data_stream_V_read;
reg disp_data_stream_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    left_rows_V_blk_n;
reg    left_cols_V_blk_n;
reg    left_data_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond5_i_reg_9471;
reg   [0:0] tmp_16_i_reg_9435;
reg   [0:0] tmp_10_i_reg_9334;
reg   [0:0] or_cond1_i_reg_9741;
reg    right_data_stream_V_blk_n;
reg    disp_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter38;
reg   [0:0] or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter37_or_cond2_i_reg_9762;
reg   [0:0] tmp_113_i_reg_9467;
reg   [10:0] col_assign_reg_1822;
reg   [7:0] r_tmp_0_1_reg_1833;
reg   [31:0] gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter11_gmind2_i_reg_2131;
wire    ap_block_state4_pp0_stage0_iter0;
reg    ap_predicate_op531_read_state5;
reg    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state8_pp0_stage0_iter4;
wire    ap_block_state9_pp0_stage0_iter5;
wire    ap_block_state10_pp0_stage0_iter6;
wire    ap_block_state11_pp0_stage0_iter7;
wire    ap_block_state12_pp0_stage0_iter8;
wire    ap_block_state13_pp0_stage0_iter9;
wire    ap_block_state14_pp0_stage0_iter10;
wire    ap_block_state15_pp0_stage0_iter11;
wire    ap_block_state16_pp0_stage0_iter12;
wire    ap_block_state17_pp0_stage0_iter13;
wire    ap_block_state18_pp0_stage0_iter14;
wire    ap_block_state19_pp0_stage0_iter15;
wire    ap_block_state20_pp0_stage0_iter16;
wire    ap_block_state21_pp0_stage0_iter17;
wire    ap_block_state22_pp0_stage0_iter18;
wire    ap_block_state23_pp0_stage0_iter19;
wire    ap_block_state24_pp0_stage0_iter20;
wire    ap_block_state25_pp0_stage0_iter21;
wire    ap_block_state26_pp0_stage0_iter22;
wire    ap_block_state27_pp0_stage0_iter23;
wire    ap_block_state28_pp0_stage0_iter24;
wire    ap_block_state29_pp0_stage0_iter25;
wire    ap_block_state30_pp0_stage0_iter26;
wire    ap_block_state31_pp0_stage0_iter27;
wire    ap_block_state32_pp0_stage0_iter28;
wire    ap_block_state33_pp0_stage0_iter29;
wire    ap_block_state34_pp0_stage0_iter30;
wire    ap_block_state35_pp0_stage0_iter31;
wire    ap_block_state36_pp0_stage0_iter32;
wire    ap_block_state37_pp0_stage0_iter33;
wire    ap_block_state38_pp0_stage0_iter34;
wire    ap_block_state39_pp0_stage0_iter35;
wire    ap_block_state40_pp0_stage0_iter36;
wire    ap_block_state41_pp0_stage0_iter37;
reg    ap_predicate_op1703_write_state42;
reg    ap_block_state42_pp0_stage0_iter38;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] ap_reg_pp0_iter12_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter13_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter14_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter15_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter16_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter17_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter18_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter19_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter20_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter21_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter22_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter23_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter24_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter25_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter26_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter27_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter28_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter29_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter30_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter31_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter32_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter33_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter34_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter35_gmind2_i_reg_2131;
reg   [31:0] ap_reg_pp0_iter36_gmind2_i_reg_2131;
wire   [7:0] r_buff_val_0_q0;
reg   [7:0] reg_2173;
wire   [7:0] r_buff_val_1_q0;
reg   [7:0] reg_2179;
wire   [7:0] r_buff_val_2_q0;
reg   [7:0] reg_2185;
wire   [7:0] r_buff_val_3_q0;
reg   [7:0] reg_2191;
wire   [7:0] r_buff_val_4_q0;
reg   [7:0] reg_2197;
wire   [7:0] r_buff_val_5_q0;
reg   [7:0] reg_2203;
wire   [7:0] r_buff_val_6_q0;
reg   [7:0] reg_2209;
wire   [7:0] r_buff_val_7_q0;
reg   [7:0] reg_2215;
wire   [7:0] r_buff_val_8_q0;
reg   [7:0] reg_2221;
wire   [7:0] r_buff_val_9_q0;
reg   [7:0] reg_2227;
wire   [7:0] r_buff_val_10_q0;
reg   [7:0] reg_2233;
wire   [7:0] r_buff_val_11_q0;
reg   [7:0] reg_2239;
wire   [10:0] tmp_i_fu_2253_p2;
reg   [10:0] tmp_i_reg_9296;
reg    ap_block_state1;
wire   [9:0] tmp_3_i_fu_2259_p2;
reg   [9:0] tmp_3_i_reg_9301;
wire   [9:0] tmp_6_i_fu_2265_p2;
reg   [9:0] tmp_6_i_reg_9306;
wire   [10:0] tmp_7_i_fu_2271_p2;
reg   [10:0] tmp_7_i_reg_9311;
wire   [11:0] tmp_8_i_fu_2277_p2;
reg   [11:0] tmp_8_i_reg_9316;
wire   [10:0] tmp_9_i_fu_2283_p2;
reg   [10:0] tmp_9_i_reg_9321;
wire   [9:0] row_fu_2303_p2;
reg   [9:0] row_reg_9329;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_10_i_fu_2309_p2;
wire   [0:0] exitcond4_i_fu_2298_p2;
wire   [0:0] tmp_11_i_fu_2315_p2;
reg   [0:0] tmp_11_i_reg_9340;
wire   [0:0] tmp_13_i_fu_2327_p2;
reg   [0:0] tmp_13_i_reg_9345;
wire   [0:0] notlhs_i_fu_2333_p2;
reg   [0:0] notlhs_i_reg_9350;
wire   [0:0] tmp_48_1_i_fu_2338_p2;
reg   [0:0] tmp_48_1_i_reg_9355;
wire   [0:0] icmp_fu_2354_p2;
reg   [0:0] icmp_reg_9361;
wire   [0:0] tmp_48_3_i_fu_2360_p2;
reg   [0:0] tmp_48_3_i_reg_9367;
wire   [0:0] icmp3_fu_2376_p2;
reg   [0:0] icmp3_reg_9373;
wire   [0:0] tmp_48_5_i_fu_2382_p2;
reg   [0:0] tmp_48_5_i_reg_9379;
wire   [0:0] tmp_48_7_i_fu_2388_p2;
reg   [0:0] tmp_48_7_i_reg_9385;
wire   [0:0] icmp6_fu_2404_p2;
reg   [0:0] icmp6_reg_9391;
wire   [0:0] tmp_48_9_i_fu_2410_p2;
reg   [0:0] tmp_48_9_i_reg_9397;
wire   [0:0] tmp_48_i_fu_2416_p2;
reg   [0:0] tmp_48_i_reg_9403;
wire   [0:0] tmp_48_6_i_fu_2422_p2;
reg   [0:0] tmp_48_6_i_reg_9409;
wire   [0:0] tmp_48_10_i_fu_2428_p2;
reg   [0:0] tmp_48_10_i_reg_9415;
wire   [0:0] rev_fu_2439_p2;
reg   [0:0] rev_reg_9421;
wire   [0:0] exitcond_fu_2445_p2;
wire    ap_CS_fsm_state3;
wire   [3:0] sweep_fu_2451_p2;
reg   [3:0] sweep_reg_9430;
wire   [0:0] tmp_16_i_fu_2457_p2;
wire   [0:0] tmp_17_i_fu_2463_p2;
reg   [0:0] tmp_17_i_reg_9439;
wire   [2:0] tmp_5_fu_2469_p1;
reg   [2:0] tmp_5_reg_9452;
wire   [11:0] offset_cast_i_fu_2483_p1;
reg   [11:0] offset_cast_i_reg_9457;
wire  signed [31:0] tmp_18_cast_i_fu_2493_p1;
reg  signed [31:0] tmp_18_cast_i_reg_9462;
wire   [0:0] tmp_113_i_fu_2497_p2;
wire   [0:0] exitcond5_i_fu_2507_p2;
reg   [0:0] ap_reg_pp0_iter1_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter2_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter3_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter4_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter5_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter6_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter7_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter8_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter9_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter10_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter11_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter12_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter13_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter14_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter15_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter16_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter17_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter18_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter19_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter20_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter21_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter22_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter23_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter24_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter25_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter26_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter27_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter28_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter29_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter30_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter31_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter32_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter33_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter34_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter35_exitcond5_i_reg_9471;
reg   [0:0] ap_reg_pp0_iter36_exitcond5_i_reg_9471;
wire   [10:0] col_fu_2512_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_20_i_fu_2518_p2;
reg   [0:0] tmp_20_i_reg_9480;
reg   [0:0] ap_reg_pp0_iter1_tmp_20_i_reg_9480;
reg   [0:0] ap_reg_pp0_iter2_tmp_20_i_reg_9480;
reg   [0:0] ap_reg_pp0_iter3_tmp_20_i_reg_9480;
wire   [63:0] tmp_21_i_fu_2524_p1;
reg   [63:0] tmp_21_i_reg_9513;
reg   [63:0] ap_reg_pp0_iter1_tmp_21_i_reg_9513;
reg   [63:0] ap_reg_pp0_iter2_tmp_21_i_reg_9513;
reg   [63:0] ap_reg_pp0_iter3_tmp_21_i_reg_9513;
reg   [63:0] ap_reg_pp0_iter4_tmp_21_i_reg_9513;
reg   [63:0] ap_reg_pp0_iter5_tmp_21_i_reg_9513;
reg   [10:0] l_buff_val_0_addr_reg_9526;
reg   [10:0] ap_reg_pp0_iter1_l_buff_val_0_addr_reg_9526;
reg   [10:0] l_buff_val_1_addr_reg_9532;
reg   [10:0] l_buff_val_2_addr_reg_9538;
reg   [10:0] l_buff_val_3_addr_reg_9544;
reg   [10:0] l_buff_val_4_addr_reg_9550;
reg   [10:0] l_buff_val_5_addr_reg_9556;
reg   [10:0] l_buff_val_6_addr_reg_9562;
reg   [10:0] l_buff_val_7_addr_reg_9568;
reg   [10:0] l_buff_val_8_addr_reg_9574;
reg   [10:0] l_buff_val_9_addr_reg_9580;
reg   [10:0] l_buff_val_10_addr_reg_9586;
reg   [10:0] l_buff_val_11_addr_reg_9592;
reg   [10:0] l_buff_val_12_addr_reg_9598;
reg   [10:0] r_buff_val_11_addr_reg_9669;
reg   [10:0] r_buff_val_10_addr_reg_9675;
reg   [10:0] r_buff_val_9_addr_reg_9681;
reg   [10:0] r_buff_val_8_addr_reg_9687;
reg   [10:0] r_buff_val_7_addr_reg_9693;
reg   [10:0] r_buff_val_6_addr_reg_9699;
reg   [10:0] r_buff_val_5_addr_reg_9705;
reg   [10:0] r_buff_val_4_addr_reg_9711;
reg   [10:0] r_buff_val_3_addr_reg_9717;
reg   [10:0] r_buff_val_2_addr_reg_9723;
reg   [10:0] r_buff_val_1_addr_reg_9729;
reg   [10:0] r_buff_val_0_addr_reg_9735;
wire   [0:0] or_cond1_i_fu_2611_p2;
wire   [0:0] tmp_29_i_fu_2617_p2;
reg   [0:0] tmp_29_i_reg_9745;
reg   [0:0] ap_reg_pp0_iter1_tmp_29_i_reg_9745;
reg   [0:0] ap_reg_pp0_iter2_tmp_29_i_reg_9745;
wire   [0:0] or_cond2_i_fu_2629_p2;
reg   [0:0] ap_reg_pp0_iter1_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter2_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter3_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter4_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter5_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter6_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter7_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter8_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter9_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter10_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter11_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter12_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter13_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter14_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter15_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter16_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter17_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter18_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter19_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter20_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter21_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter22_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter23_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter24_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter25_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter26_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter27_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter28_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter29_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter30_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter31_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter32_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter33_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter34_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter35_or_cond2_i_reg_9762;
reg   [0:0] ap_reg_pp0_iter36_or_cond2_i_reg_9762;
wire   [0:0] notlhs348_i_fu_2640_p2;
reg   [0:0] notlhs348_i_reg_9766;
reg   [0:0] ap_reg_pp0_iter1_notlhs348_i_reg_9766;
reg   [0:0] ap_reg_pp0_iter2_notlhs348_i_reg_9766;
reg   [0:0] ap_reg_pp0_iter3_notlhs348_i_reg_9766;
reg   [0:0] ap_reg_pp0_iter4_notlhs348_i_reg_9766;
reg   [0:0] ap_reg_pp0_iter5_notlhs348_i_reg_9766;
reg   [0:0] ap_reg_pp0_iter6_notlhs348_i_reg_9766;
reg   [0:0] ap_reg_pp0_iter7_notlhs348_i_reg_9766;
reg   [0:0] ap_reg_pp0_iter8_notlhs348_i_reg_9766;
reg   [0:0] ap_reg_pp0_iter9_notlhs348_i_reg_9766;
wire   [0:0] slt1_fu_2646_p2;
reg   [0:0] slt1_reg_9771;
reg   [0:0] ap_reg_pp0_iter1_slt1_reg_9771;
reg   [0:0] ap_reg_pp0_iter2_slt1_reg_9771;
reg   [0:0] ap_reg_pp0_iter3_slt1_reg_9771;
reg   [0:0] ap_reg_pp0_iter4_slt1_reg_9771;
reg   [0:0] ap_reg_pp0_iter5_slt1_reg_9771;
reg   [0:0] ap_reg_pp0_iter6_slt1_reg_9771;
reg   [0:0] ap_reg_pp0_iter7_slt1_reg_9771;
reg   [0:0] ap_reg_pp0_iter8_slt1_reg_9771;
wire   [7:0] l_buff_val_0_q0;
reg   [7:0] l_tmp_1_1_reg_9776;
wire   [7:0] l_buff_val_1_q0;
reg   [7:0] l_tmp_2_1_reg_9782;
wire   [7:0] l_buff_val_2_q0;
reg   [7:0] l_tmp_3_1_reg_9788;
wire   [7:0] l_buff_val_3_q0;
reg   [7:0] l_tmp_4_1_reg_9794;
wire   [7:0] l_buff_val_4_q0;
reg   [7:0] l_tmp_5_1_reg_9800;
wire   [7:0] l_buff_val_5_q0;
reg   [7:0] l_tmp_6_1_reg_9806;
wire   [7:0] l_buff_val_6_q0;
reg   [7:0] l_tmp_7_1_reg_9812;
wire   [7:0] l_buff_val_7_q0;
reg   [7:0] l_tmp_8_1_reg_9818;
wire   [7:0] l_buff_val_8_q0;
reg   [7:0] l_tmp_9_1_reg_9824;
wire   [7:0] l_buff_val_9_q0;
reg   [7:0] l_tmp_10_1_reg_9830;
wire   [7:0] l_buff_val_10_q0;
reg   [7:0] l_tmp_11_1_reg_9836;
wire   [7:0] l_buff_val_11_q0;
reg   [7:0] l_tmp_12_1_reg_9842;
wire   [7:0] l_buff_val_12_q0;
wire   [7:0] r_buff_val_12_q0;
wire   [8:0] tmp_31_i_fu_2790_p2;
reg   [8:0] tmp_31_i_reg_9863;
wire   [7:0] tmp_65_1_i_fu_2834_p3;
reg   [7:0] tmp_65_1_i_reg_9868;
wire   [7:0] tmp_84_1_i_fu_2883_p3;
reg   [7:0] tmp_84_1_i_reg_9873;
wire   [7:0] tmp_65_2_i_fu_2929_p3;
reg   [7:0] tmp_65_2_i_reg_9878;
wire   [7:0] tmp_84_2_i_fu_2978_p3;
reg   [7:0] tmp_84_2_i_reg_9883;
wire   [7:0] tmp_65_3_i_fu_3024_p3;
reg   [7:0] tmp_65_3_i_reg_9888;
reg   [7:0] ap_reg_pp0_iter3_tmp_65_3_i_reg_9888;
wire   [7:0] tmp_84_3_i_fu_3073_p3;
reg   [7:0] tmp_84_3_i_reg_9893;
reg   [7:0] ap_reg_pp0_iter3_tmp_84_3_i_reg_9893;
wire   [7:0] tmp_65_4_i_fu_3119_p3;
reg   [7:0] tmp_65_4_i_reg_9898;
reg   [7:0] ap_reg_pp0_iter3_tmp_65_4_i_reg_9898;
wire   [7:0] tmp_84_4_i_fu_3168_p3;
reg   [7:0] tmp_84_4_i_reg_9903;
reg   [7:0] ap_reg_pp0_iter3_tmp_84_4_i_reg_9903;
wire   [7:0] tmp_65_5_i_fu_3214_p3;
reg   [7:0] tmp_65_5_i_reg_9908;
reg   [7:0] ap_reg_pp0_iter3_tmp_65_5_i_reg_9908;
reg   [7:0] ap_reg_pp0_iter4_tmp_65_5_i_reg_9908;
wire   [7:0] tmp_84_5_i_fu_3263_p3;
reg   [7:0] tmp_84_5_i_reg_9913;
reg   [7:0] ap_reg_pp0_iter3_tmp_84_5_i_reg_9913;
reg   [7:0] ap_reg_pp0_iter4_tmp_84_5_i_reg_9913;
wire   [7:0] tmp_65_6_i_fu_3309_p3;
reg   [7:0] tmp_65_6_i_reg_9918;
reg   [7:0] ap_reg_pp0_iter3_tmp_65_6_i_reg_9918;
reg   [7:0] ap_reg_pp0_iter4_tmp_65_6_i_reg_9918;
wire   [7:0] tmp_84_6_i_fu_3358_p3;
reg   [7:0] tmp_84_6_i_reg_9923;
reg   [7:0] ap_reg_pp0_iter3_tmp_84_6_i_reg_9923;
reg   [7:0] ap_reg_pp0_iter4_tmp_84_6_i_reg_9923;
wire   [7:0] tmp_65_7_i_fu_3404_p3;
reg   [7:0] tmp_65_7_i_reg_9928;
reg   [7:0] ap_reg_pp0_iter3_tmp_65_7_i_reg_9928;
reg   [7:0] ap_reg_pp0_iter4_tmp_65_7_i_reg_9928;
reg   [7:0] ap_reg_pp0_iter5_tmp_65_7_i_reg_9928;
wire   [7:0] tmp_84_7_i_fu_3453_p3;
reg   [7:0] tmp_84_7_i_reg_9933;
reg   [7:0] ap_reg_pp0_iter3_tmp_84_7_i_reg_9933;
reg   [7:0] ap_reg_pp0_iter4_tmp_84_7_i_reg_9933;
reg   [7:0] ap_reg_pp0_iter5_tmp_84_7_i_reg_9933;
wire   [9:0] b_sum_0_3_i_fu_3641_p2;
reg   [9:0] b_sum_0_3_i_reg_9938;
wire   [7:0] r_0_i_i1_0_4_i_fu_3675_p3;
reg   [7:0] r_0_i_i1_0_4_i_reg_9943;
wire   [9:0] tmp5_fu_3813_p2;
reg   [9:0] tmp5_reg_9948;
wire   [9:0] b_sum_1_3_i_fu_3999_p2;
reg   [9:0] b_sum_1_3_i_reg_9953;
wire   [7:0] r_0_i_i1_1_4_i_fu_4033_p3;
reg   [7:0] r_0_i_i1_1_4_i_reg_9958;
wire   [9:0] tmp13_fu_4171_p2;
reg   [9:0] tmp13_reg_9963;
wire   [10:0] tmp_3_2_i_fu_5092_p2;
reg   [10:0] tmp_3_2_i_reg_9968;
wire   [7:0] tmp_65_8_i_fu_5136_p3;
reg   [7:0] tmp_65_8_i_reg_9973;
reg   [7:0] ap_reg_pp0_iter4_tmp_65_8_i_reg_9973;
reg   [7:0] ap_reg_pp0_iter5_tmp_65_8_i_reg_9973;
wire   [7:0] tmp_84_8_i_fu_5185_p3;
reg   [7:0] tmp_84_8_i_reg_9978;
reg   [7:0] ap_reg_pp0_iter4_tmp_84_8_i_reg_9978;
reg   [7:0] ap_reg_pp0_iter5_tmp_84_8_i_reg_9978;
wire   [7:0] tmp_65_9_i_fu_5231_p3;
reg   [7:0] tmp_65_9_i_reg_9983;
reg   [7:0] ap_reg_pp0_iter4_tmp_65_9_i_reg_9983;
reg   [7:0] ap_reg_pp0_iter5_tmp_65_9_i_reg_9983;
reg   [7:0] ap_reg_pp0_iter6_tmp_65_9_i_reg_9983;
wire   [7:0] tmp_84_9_i_fu_5280_p3;
reg   [7:0] tmp_84_9_i_reg_9988;
reg   [7:0] ap_reg_pp0_iter4_tmp_84_9_i_reg_9988;
reg   [7:0] ap_reg_pp0_iter5_tmp_84_9_i_reg_9988;
reg   [7:0] ap_reg_pp0_iter6_tmp_84_9_i_reg_9988;
wire   [7:0] tmp_65_i_fu_5326_p3;
reg   [7:0] tmp_65_i_reg_9993;
reg   [7:0] ap_reg_pp0_iter4_tmp_65_i_reg_9993;
reg   [7:0] ap_reg_pp0_iter5_tmp_65_i_reg_9993;
reg   [7:0] ap_reg_pp0_iter6_tmp_65_i_reg_9993;
wire   [7:0] tmp_84_i_79_fu_5375_p3;
reg   [7:0] tmp_84_i_79_reg_9998;
reg   [7:0] ap_reg_pp0_iter4_tmp_84_i_79_reg_9998;
reg   [7:0] ap_reg_pp0_iter5_tmp_84_i_79_reg_9998;
reg   [7:0] ap_reg_pp0_iter6_tmp_84_i_79_reg_9998;
wire   [7:0] tmp_65_10_i_fu_5421_p3;
reg   [7:0] tmp_65_10_i_reg_10003;
reg   [7:0] ap_reg_pp0_iter4_tmp_65_10_i_reg_10003;
reg   [7:0] ap_reg_pp0_iter5_tmp_65_10_i_reg_10003;
reg   [7:0] ap_reg_pp0_iter6_tmp_65_10_i_reg_10003;
reg   [7:0] ap_reg_pp0_iter7_tmp_65_10_i_reg_10003;
wire   [7:0] tmp_84_10_i_fu_5470_p3;
reg   [7:0] tmp_84_10_i_reg_10008;
reg   [7:0] ap_reg_pp0_iter4_tmp_84_10_i_reg_10008;
reg   [7:0] ap_reg_pp0_iter5_tmp_84_10_i_reg_10008;
reg   [7:0] ap_reg_pp0_iter6_tmp_84_10_i_reg_10008;
reg   [7:0] ap_reg_pp0_iter7_tmp_84_10_i_reg_10008;
wire   [7:0] tmp_65_11_i_fu_5516_p3;
reg   [7:0] tmp_65_11_i_reg_10013;
reg   [7:0] ap_reg_pp0_iter4_tmp_65_11_i_reg_10013;
reg   [7:0] ap_reg_pp0_iter5_tmp_65_11_i_reg_10013;
reg   [7:0] ap_reg_pp0_iter6_tmp_65_11_i_reg_10013;
reg   [7:0] ap_reg_pp0_iter7_tmp_65_11_i_reg_10013;
wire   [7:0] tmp_84_11_i_fu_5565_p3;
reg   [7:0] tmp_84_11_i_reg_10018;
reg   [7:0] ap_reg_pp0_iter4_tmp_84_11_i_reg_10018;
reg   [7:0] ap_reg_pp0_iter5_tmp_84_11_i_reg_10018;
reg   [7:0] ap_reg_pp0_iter6_tmp_84_11_i_reg_10018;
reg   [7:0] ap_reg_pp0_iter7_tmp_84_11_i_reg_10018;
wire   [11:0] sad_cols_0_0_fu_5834_p2;
reg   [11:0] sad_cols_0_0_reg_10023;
wire   [11:0] b_sum_1_11_i_fu_6101_p2;
reg   [11:0] b_sum_1_11_i_reg_10028;
wire   [11:0] tmp_3_4_i_fu_6950_p2;
reg   [11:0] tmp_3_4_i_reg_10033;
wire   [31:0] sad_0_fu_6965_p2;
reg   [31:0] sad_0_reg_10038;
reg   [31:0] ap_reg_pp0_iter5_sad_0_reg_10038;
reg   [31:0] ap_reg_pp0_iter6_sad_0_reg_10038;
reg   [31:0] ap_reg_pp0_iter7_sad_0_reg_10038;
wire   [31:0] sad_1_fu_6987_p2;
reg   [31:0] sad_1_reg_10051;
reg   [31:0] ap_reg_pp0_iter5_sad_1_reg_10051;
reg   [31:0] ap_reg_pp0_iter6_sad_1_reg_10051;
reg   [31:0] ap_reg_pp0_iter7_sad_1_reg_10051;
reg   [10:0] minsad_addr_reg_10063;
reg   [10:0] ap_reg_pp0_iter5_minsad_addr_reg_10063;
reg   [10:0] ap_reg_pp0_iter6_minsad_addr_reg_10063;
reg   [10:0] ap_reg_pp0_iter7_minsad_addr_reg_10063;
reg   [10:0] ap_reg_pp0_iter8_minsad_addr_reg_10063;
wire   [11:0] tmp_3_6_i_fu_7162_p2;
reg   [11:0] tmp_3_6_i_reg_10069;
wire   [31:0] gskip_val_3_fu_7168_p3;
reg   [31:0] gskip_val_3_reg_10074;
reg   [31:0] ap_reg_pp0_iter6_gskip_val_3_reg_10074;
reg   [31:0] ap_reg_pp0_iter7_gskip_val_3_reg_10074;
reg   [31:0] ap_reg_pp0_iter8_gskip_val_3_reg_10074;
wire   [0:0] tmp_37_i_fu_7175_p2;
reg   [0:0] tmp_37_i_reg_10082;
reg   [0:0] ap_reg_pp0_iter6_tmp_37_i_reg_10082;
reg   [0:0] ap_reg_pp0_iter7_tmp_37_i_reg_10082;
wire   [31:0] v1_fu_7179_p3;
reg   [31:0] v1_reg_10089;
reg   [31:0] ap_reg_pp0_iter6_v1_reg_10089;
reg   [31:0] ap_reg_pp0_iter7_v1_reg_10089;
reg   [31:0] ap_reg_pp0_iter8_v1_reg_10089;
wire   [0:0] tmp_38_i_fu_7185_p2;
reg   [0:0] tmp_38_i_reg_10095;
reg   [0:0] ap_reg_pp0_iter6_tmp_38_i_reg_10095;
reg   [0:0] ap_reg_pp0_iter7_tmp_38_i_reg_10095;
reg   [0:0] ap_reg_pp0_iter8_tmp_38_i_reg_10095;
wire   [31:0] tmp_41_i_fu_7197_p2;
reg   [31:0] tmp_41_i_reg_10099;
reg   [0:0] tmp_102_reg_10104;
reg   [0:0] ap_reg_pp0_iter6_tmp_102_reg_10104;
wire   [31:0] tmp_39_i_fu_7217_p2;
reg   [31:0] tmp_39_i_reg_10110;
reg   [0:0] tmp_98_reg_10115;
reg   [0:0] ap_reg_pp0_iter6_tmp_98_reg_10115;
wire   [12:0] tmp_3_8_i_fu_7264_p2;
reg   [12:0] tmp_3_8_i_reg_10121;
reg   [10:0] mind_addr_reg_10126;
reg   [10:0] ap_reg_pp0_iter7_mind_addr_reg_10126;
reg   [10:0] ap_reg_pp0_iter8_mind_addr_reg_10126;
reg   [10:0] ap_reg_pp0_iter9_mind_addr_reg_10126;
reg   [10:0] skip_addr_reg_10132;
reg   [10:0] ap_reg_pp0_iter7_skip_addr_reg_10132;
reg   [10:0] ap_reg_pp0_iter8_skip_addr_reg_10132;
reg   [10:0] ap_reg_pp0_iter9_skip_addr_reg_10132;
reg   [10:0] skip_val_addr_reg_10138;
reg   [10:0] ap_reg_pp0_iter7_skip_val_addr_reg_10138;
reg   [10:0] ap_reg_pp0_iter8_skip_val_addr_reg_10138;
reg   [10:0] ap_reg_pp0_iter9_skip_val_addr_reg_10138;
reg   [10:0] edge_neighbor_addr_reg_10144;
reg   [10:0] edge_addr_reg_10150;
reg   [10:0] ap_reg_pp0_iter7_edge_addr_reg_10150;
reg   [10:0] minsad_p_addr_reg_10156;
reg   [10:0] ap_reg_pp0_iter7_minsad_p_addr_reg_10156;
reg   [10:0] ap_reg_pp0_iter8_minsad_p_addr_reg_10156;
reg   [10:0] minsad_n_addr_reg_10162;
reg   [10:0] ap_reg_pp0_iter7_minsad_n_addr_reg_10162;
reg   [10:0] ap_reg_pp0_iter8_minsad_n_addr_reg_10162;
wire   [64:0] mul_fu_7273_p2;
reg   [64:0] mul_reg_10168;
reg   [25:0] tmp_104_reg_10173;
wire   [64:0] mul2_fu_7292_p2;
reg   [64:0] mul2_reg_10178;
reg   [25:0] tmp_100_reg_10183;
wire   [12:0] tmp_3_i_81_fu_7337_p2;
reg   [12:0] tmp_3_i_81_reg_10188;
wire   [31:0] gmind_fu_7343_p3;
reg   [31:0] gmind_reg_10193;
reg   [31:0] ap_reg_pp0_iter8_gmind_reg_10193;
wire   [31:0] gskip_val_fu_7350_p3;
reg   [31:0] gskip_val_reg_10198;
wire   [31:0] gskip_val_4_fu_7357_p3;
reg   [31:0] gskip_val_4_reg_10209;
wire   [0:0] tmp_36_i_fu_7364_p2;
reg   [0:0] tmp_36_i_reg_10215;
wire   [31:0] thresh_1_fu_7411_p2;
reg   [31:0] thresh_1_reg_10221;
wire   [31:0] tmp_45_i_fu_7416_p2;
reg   [31:0] tmp_45_i_reg_10228;
wire   [31:0] thresh_fu_7464_p2;
reg   [31:0] thresh_reg_10235;
wire   [0:0] slt2_fu_7469_p2;
reg   [0:0] slt2_reg_10241;
wire   [12:0] tmp_3_11_i_fu_7503_p2;
reg   [12:0] tmp_3_11_i_reg_10246;
wire   [31:0] gminsad_p_fu_7522_p3;
reg   [31:0] gminsad_p_reg_10251;
wire   [31:0] gminsad_n_fu_7540_p3;
reg   [31:0] gminsad_n_reg_10256;
wire   [31:0] tmp_44_cast_i_fu_7563_p1;
reg   [31:0] tmp_44_cast_i_reg_10261;
wire   [0:0] gskip_3_ph_i_fu_7670_p3;
reg   [0:0] gskip_3_ph_i_reg_10266;
wire   [31:0] gskip_val_3_ph_i_fu_7693_p3;
reg   [31:0] gskip_val_3_ph_i_reg_10271;
wire   [31:0] gedge_2_fu_7700_p3;
reg   [31:0] gedge_2_reg_10276;
wire   [31:0] gminsad_n_1_fu_7706_p3;
reg   [31:0] gminsad_n_1_reg_10281;
wire   [31:0] p_gskip_7_i_fu_7775_p3;
reg   [31:0] p_gskip_7_i_reg_10286;
wire   [31:0] sad_1_i_gskip_val_7_fu_7783_p3;
reg   [31:0] sad_1_i_gskip_val_7_reg_10291;
wire   [0:0] tmp_32_i_fu_7802_p2;
reg   [0:0] tmp_32_i_reg_10296;
wire   [0:0] rev1_fu_7808_p2;
reg   [0:0] rev1_reg_10301;
wire   [31:0] gskip_3_ph_cast_i_fu_7813_p1;
wire   [15:0] p_V_fu_7816_p1;
reg   [15:0] p_V_reg_10311;
wire   [15:0] n_V_fu_7820_p1;
reg   [15:0] n_V_reg_10316;
wire   [15:0] r_V_3_fu_7868_p3;
reg   [15:0] r_V_3_reg_10322;
wire   [15:0] addconv_i_fu_7876_p2;
reg   [15:0] addconv_i_reg_10327;
wire   [0:0] tmp_57_i_fu_7908_p2;
reg   [0:0] tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter11_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter12_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter13_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter14_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter15_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter16_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter17_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter18_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter19_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter20_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter21_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter22_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter23_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter24_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter25_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter26_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter27_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter28_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter29_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter30_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter31_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter32_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter33_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter34_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter35_tmp_57_i_reg_10337;
reg   [0:0] ap_reg_pp0_iter36_tmp_57_i_reg_10337;
wire   [0:0] tmp_63_i_fu_7971_p2;
reg   [0:0] tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter11_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter12_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter13_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter14_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter15_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter16_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter17_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter18_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter19_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter20_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter21_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter22_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter23_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter24_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter25_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter26_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter27_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter28_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter29_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter30_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter31_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter32_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter33_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter34_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter35_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter36_tmp_63_i_reg_10346;
reg   [0:0] ap_reg_pp0_iter37_tmp_63_i_reg_10346;
wire   [32:0] r_V_5_fu_7996_p2;
reg   [32:0] r_V_5_reg_10351;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
wire   [10:0] l_buff_val_0_address0;
reg    l_buff_val_0_ce0;
reg    l_buff_val_0_ce1;
reg    l_buff_val_0_we1;
wire   [10:0] l_buff_val_1_address0;
reg    l_buff_val_1_ce0;
reg    l_buff_val_1_ce1;
reg    l_buff_val_1_we1;
wire   [10:0] l_buff_val_2_address0;
reg    l_buff_val_2_ce0;
reg    l_buff_val_2_ce1;
reg    l_buff_val_2_we1;
wire   [10:0] l_buff_val_3_address0;
reg    l_buff_val_3_ce0;
reg    l_buff_val_3_ce1;
reg    l_buff_val_3_we1;
wire   [10:0] l_buff_val_4_address0;
reg    l_buff_val_4_ce0;
reg    l_buff_val_4_ce1;
reg    l_buff_val_4_we1;
wire   [10:0] l_buff_val_5_address0;
reg    l_buff_val_5_ce0;
reg    l_buff_val_5_ce1;
reg    l_buff_val_5_we1;
wire   [10:0] l_buff_val_6_address0;
reg    l_buff_val_6_ce0;
reg    l_buff_val_6_ce1;
reg    l_buff_val_6_we1;
wire   [10:0] l_buff_val_7_address0;
reg    l_buff_val_7_ce0;
reg    l_buff_val_7_ce1;
reg    l_buff_val_7_we1;
wire   [10:0] l_buff_val_8_address0;
reg    l_buff_val_8_ce0;
reg    l_buff_val_8_ce1;
reg    l_buff_val_8_we1;
wire   [10:0] l_buff_val_9_address0;
reg    l_buff_val_9_ce0;
reg    l_buff_val_9_ce1;
reg    l_buff_val_9_we1;
wire   [10:0] l_buff_val_10_address0;
reg    l_buff_val_10_ce0;
reg    l_buff_val_10_ce1;
reg    l_buff_val_10_we1;
wire   [10:0] l_buff_val_11_address0;
reg    l_buff_val_11_ce0;
reg    l_buff_val_11_ce1;
reg    l_buff_val_11_we1;
wire   [10:0] l_buff_val_12_address0;
reg    l_buff_val_12_ce0;
reg    l_buff_val_12_ce1;
reg    l_buff_val_12_we1;
reg   [10:0] r_buff_val_0_address0;
reg    r_buff_val_0_ce0;
reg    r_buff_val_0_ce1;
reg    r_buff_val_0_we1;
reg   [10:0] r_buff_val_1_address0;
reg    r_buff_val_1_ce0;
reg    r_buff_val_1_ce1;
reg    r_buff_val_1_we1;
reg   [10:0] r_buff_val_2_address0;
reg    r_buff_val_2_ce0;
reg    r_buff_val_2_ce1;
reg    r_buff_val_2_we1;
reg   [10:0] r_buff_val_3_address0;
reg    r_buff_val_3_ce0;
reg    r_buff_val_3_ce1;
reg    r_buff_val_3_we1;
reg   [10:0] r_buff_val_4_address0;
reg    r_buff_val_4_ce0;
reg    r_buff_val_4_ce1;
reg    r_buff_val_4_we1;
reg   [10:0] r_buff_val_5_address0;
reg    r_buff_val_5_ce0;
reg    r_buff_val_5_ce1;
reg    r_buff_val_5_we1;
reg   [10:0] r_buff_val_6_address0;
reg    r_buff_val_6_ce0;
reg    r_buff_val_6_ce1;
reg    r_buff_val_6_we1;
reg   [10:0] r_buff_val_7_address0;
reg    r_buff_val_7_ce0;
reg    r_buff_val_7_ce1;
reg    r_buff_val_7_we1;
reg   [10:0] r_buff_val_8_address0;
reg    r_buff_val_8_ce0;
reg    r_buff_val_8_ce1;
reg    r_buff_val_8_we1;
reg   [10:0] r_buff_val_9_address0;
reg    r_buff_val_9_ce0;
reg    r_buff_val_9_ce1;
reg    r_buff_val_9_we1;
reg   [10:0] r_buff_val_10_address0;
reg    r_buff_val_10_ce0;
reg    r_buff_val_10_ce1;
reg    r_buff_val_10_we1;
reg   [10:0] r_buff_val_11_address0;
reg    r_buff_val_11_ce0;
reg    r_buff_val_11_ce1;
reg    r_buff_val_11_we1;
wire   [10:0] r_buff_val_12_address0;
reg    r_buff_val_12_ce0;
wire   [10:0] r_buff_val_12_address1;
reg    r_buff_val_12_ce1;
reg    r_buff_val_12_we1;
wire   [10:0] minsad_address0;
reg    minsad_ce0;
wire   [31:0] minsad_q0;
reg    minsad_ce1;
reg    minsad_we1;
wire   [10:0] mind_address0;
reg    mind_ce0;
wire   [31:0] mind_q0;
reg    mind_ce1;
reg    mind_we1;
reg    skip_ce0;
wire   [31:0] skip_q0;
reg    skip_ce1;
reg    skip_we1;
wire   [10:0] skip_val_address0;
reg    skip_val_ce0;
wire   [31:0] skip_val_q0;
reg    skip_val_ce1;
reg    skip_val_we1;
wire   [10:0] edge_neighbor_address0;
reg    edge_neighbor_ce0;
wire   [31:0] edge_neighbor_q0;
reg    edge_neighbor_ce1;
reg    edge_neighbor_we1;
reg    edge_ce0;
wire   [31:0] edge_q0;
reg    edge_ce1;
reg    edge_we1;
reg    minsad_p_ce0;
wire   [31:0] minsad_p_q0;
reg    minsad_p_ce1;
reg    minsad_p_we1;
reg    minsad_n_ce0;
wire   [31:0] minsad_n_q0;
reg    minsad_n_ce1;
reg    minsad_n_we1;
reg   [9:0] row_assign_reg_1800;
reg   [3:0] sweep_i_reg_1811;
wire    ap_CS_fsm_state43;
wire   [7:0] ap_phi_precharge_reg_pp0_iter0_r_tmp_0_1_reg_1833;
reg   [7:0] ap_phi_precharge_reg_pp0_iter1_r_tmp_0_1_reg_1833;
reg   [7:0] r_tmp_0_1_phi_fu_1837_p6;
wire   [7:0] ap_phi_precharge_reg_pp0_iter0_l_tmp_0_1_reg_1850;
reg   [7:0] ap_phi_precharge_reg_pp0_iter1_l_tmp_0_1_reg_1850;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_l_tmp_0_1_reg_1850;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_r_window_search_val_17_reg_1865;
reg   [7:0] r_window_search_val_17_phi_fu_1868_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_r_window_search_val_17_reg_1865;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_r_window_search_val_18_reg_1874;
reg   [7:0] r_window_search_val_18_phi_fu_1877_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_r_window_search_val_18_reg_1874;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_r_window_search_val_19_reg_1883;
reg   [7:0] r_window_search_val_19_phi_fu_1886_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_r_window_search_val_19_reg_1883;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_r_window_search_val_20_reg_1892;
reg   [7:0] r_window_search_val_20_phi_fu_1895_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_r_window_search_val_20_reg_1892;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_r_window_search_val_21_reg_1901;
reg   [7:0] r_window_search_val_21_phi_fu_1904_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_r_window_search_val_21_reg_1901;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_r_window_search_val_22_reg_1910;
reg   [7:0] r_window_search_val_22_phi_fu_1913_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_r_window_search_val_22_reg_1910;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_r_window_search_val_23_reg_1919;
reg   [7:0] r_window_search_val_23_phi_fu_1922_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_r_window_search_val_23_reg_1919;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_r_window_search_val_24_reg_1928;
reg   [7:0] r_window_search_val_24_phi_fu_1931_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_r_window_search_val_24_reg_1928;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_l_window_val_7_0_reg_1938;
reg   [7:0] l_window_val_7_0_phi_fu_1941_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_l_window_val_7_0_reg_1938;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_l_window_val_6_0_reg_1947;
reg   [7:0] l_window_val_6_0_phi_fu_1950_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_l_window_val_6_0_reg_1947;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_l_window_val_5_0_reg_1956;
reg   [7:0] l_window_val_5_0_phi_fu_1959_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_l_window_val_5_0_reg_1956;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_l_window_val_4_0_reg_1965;
reg   [7:0] l_window_val_4_0_phi_fu_1968_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_l_window_val_4_0_reg_1965;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_l_window_val_3_0_reg_1974;
reg   [7:0] l_window_val_3_0_phi_fu_1977_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_l_window_val_3_0_reg_1974;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_l_window_val_2_0_reg_1983;
reg   [7:0] l_window_val_2_0_phi_fu_1986_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_l_window_val_2_0_reg_1983;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_l_window_val_1_0_reg_1992;
reg   [7:0] l_window_val_1_0_phi_fu_1995_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_l_window_val_1_0_reg_1992;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_l_window_val_0_0_reg_2001;
reg   [7:0] l_window_val_0_0_phi_fu_2004_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_l_window_val_0_0_reg_2001;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_r_window_search_val_13_reg_2011;
reg   [7:0] ap_phi_precharge_reg_pp0_iter3_r_window_search_val_13_reg_2011;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_r_window_search_val_13_reg_2011;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_r_window_search_val_14_reg_2020;
reg   [7:0] ap_phi_precharge_reg_pp0_iter3_r_window_search_val_14_reg_2020;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_r_window_search_val_14_reg_2020;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_r_window_search_val_15_reg_2029;
reg   [7:0] ap_phi_precharge_reg_pp0_iter3_r_window_search_val_15_reg_2029;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_r_window_search_val_15_reg_2029;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_r_window_search_val_16_reg_2038;
reg   [7:0] ap_phi_precharge_reg_pp0_iter3_r_window_search_val_16_reg_2038;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_r_window_search_val_16_reg_2038;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_l_window_val_12_0_reg_2047;
reg   [7:0] ap_phi_precharge_reg_pp0_iter3_l_window_val_12_0_reg_2047;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_l_window_val_12_0_reg_2047;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_l_window_val_11_0_reg_2056;
reg   [7:0] ap_phi_precharge_reg_pp0_iter3_l_window_val_11_0_reg_2056;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_l_window_val_11_0_reg_2056;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_l_window_val_10_0_reg_2065;
reg   [7:0] ap_phi_precharge_reg_pp0_iter3_l_window_val_10_0_reg_2065;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_l_window_val_10_0_reg_2065;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_l_window_val_9_0_reg_2074;
reg   [7:0] ap_phi_precharge_reg_pp0_iter3_l_window_val_9_0_reg_2074;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_l_window_val_9_0_reg_2074;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_l_window_val_8_0_reg_2083;
reg   [7:0] ap_phi_precharge_reg_pp0_iter3_l_window_val_8_0_reg_2083;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_l_window_val_8_0_reg_2083;
reg   [7:0] ap_phi_precharge_reg_pp0_iter2_r_tmp_12_reg_2092;
reg   [7:0] ap_phi_precharge_reg_pp0_iter3_r_tmp_12_reg_2092;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_r_tmp_12_reg_2092;
wire   [31:0] ap_phi_precharge_reg_pp0_iter9_gminsad2_i_reg_2101;
reg   [31:0] gminsad2_i_phi_fu_2104_p4;
wire   [31:0] ap_phi_precharge_reg_pp0_iter9_val_assign_reg_2111;
reg   [31:0] val_assign_phi_fu_2114_p4;
wire   [31:0] ap_phi_precharge_reg_pp0_iter9_val_assign_1_reg_2121;
reg   [31:0] val_assign_1_phi_fu_2124_p4;
wire   [31:0] ap_phi_precharge_reg_pp0_iter9_gmind2_i_reg_2131;
reg   [31:0] ap_phi_precharge_reg_pp0_iter10_gmind2_i_reg_2131;
wire   [31:0] ap_phi_precharge_reg_pp0_iter9_gskip_9_i_reg_2142;
reg   [31:0] ap_phi_precharge_reg_pp0_iter10_gskip_9_i_reg_2142;
wire   [31:0] ap_phi_precharge_reg_pp0_iter9_gskip_val_9_i_reg_2152;
reg   [31:0] ap_phi_precharge_reg_pp0_iter10_gskip_val_9_i_reg_2152;
wire   [9:0] delta_V_fu_7977_p1;
reg   [9:0] ap_phi_precharge_reg_pp0_iter37_p_2_i_reg_2162;
reg   [9:0] p_2_i_phi_fu_2166_p4;
wire   [9:0] ap_phi_precharge_reg_pp0_iter10_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter11_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter12_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter13_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter14_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter15_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter16_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter17_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter18_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter19_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter20_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter21_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter22_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter23_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter24_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter25_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter26_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter27_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter28_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter29_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter30_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter31_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter32_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter33_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter34_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter35_p_2_i_reg_2162;
reg   [9:0] ap_phi_precharge_reg_pp0_iter36_p_2_i_reg_2162;
wire   [63:0] tmp_25_i_fu_2578_p1;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] text_sum_1_fu_202;
wire   [31:0] text_sum_fu_7796_p2;
reg   [7:0] l_window_val_0_1_fu_206;
reg   [7:0] l_window_val_0_2_fu_210;
reg   [7:0] l_window_val_0_3_fu_214;
reg   [7:0] l_window_val_0_4_fu_218;
reg   [7:0] l_window_val_0_5_fu_222;
reg   [7:0] l_window_val_0_6_fu_226;
reg   [7:0] l_window_val_0_7_fu_230;
reg   [7:0] l_window_val_0_8_fu_234;
reg   [7:0] l_window_val_0_9_fu_238;
reg   [7:0] l_window_val_0_10_fu_242;
reg   [7:0] l_window_val_0_11_fu_246;
reg   [7:0] l_window_val_0_12_fu_250;
reg   [7:0] l_window_val_0_12_1_fu_254;
reg   [7:0] l_window_val_1_1_fu_258;
reg   [7:0] l_window_val_1_2_fu_262;
reg   [7:0] l_window_val_1_3_fu_266;
reg   [7:0] l_window_val_1_4_fu_270;
reg   [7:0] l_window_val_1_5_fu_274;
reg   [7:0] l_window_val_1_6_fu_278;
reg   [7:0] l_window_val_1_7_fu_282;
reg   [7:0] l_window_val_1_8_fu_286;
reg   [7:0] l_window_val_1_9_fu_290;
reg   [7:0] l_window_val_1_10_fu_294;
reg   [7:0] l_window_val_1_11_fu_298;
reg   [7:0] l_window_val_1_12_fu_302;
reg   [7:0] l_window_val_1_12_1_fu_306;
reg   [7:0] l_window_val_2_1_fu_310;
reg   [7:0] l_window_val_2_2_fu_314;
reg   [7:0] l_window_val_2_3_fu_318;
reg   [7:0] l_window_val_2_4_fu_322;
reg   [7:0] l_window_val_2_5_fu_326;
reg   [7:0] l_window_val_2_6_fu_330;
reg   [7:0] l_window_val_2_7_fu_334;
reg   [7:0] l_window_val_2_8_fu_338;
reg   [7:0] l_window_val_2_9_fu_342;
reg   [7:0] l_window_val_2_10_fu_346;
reg   [7:0] l_window_val_2_11_fu_350;
reg   [7:0] l_window_val_2_12_fu_354;
reg   [7:0] l_window_val_2_12_1_fu_358;
reg   [7:0] l_window_val_3_1_fu_362;
reg   [7:0] l_window_val_3_2_fu_366;
reg   [7:0] l_window_val_3_3_fu_370;
reg   [7:0] l_window_val_3_4_fu_374;
reg   [7:0] l_window_val_3_5_fu_378;
reg   [7:0] l_window_val_3_6_fu_382;
reg   [7:0] l_window_val_3_7_fu_386;
reg   [7:0] l_window_val_3_8_fu_390;
reg   [7:0] l_window_val_3_9_fu_394;
reg   [7:0] l_window_val_3_10_fu_398;
reg   [7:0] l_window_val_3_11_fu_402;
reg   [7:0] l_window_val_3_12_fu_406;
reg   [7:0] l_window_val_3_12_1_fu_410;
reg   [7:0] l_window_val_4_1_fu_414;
reg   [7:0] l_window_val_4_2_fu_418;
reg   [7:0] l_window_val_4_3_fu_422;
reg   [7:0] l_window_val_4_4_fu_426;
reg   [7:0] l_window_val_4_5_fu_430;
reg   [7:0] l_window_val_4_6_fu_434;
reg   [7:0] l_window_val_4_7_fu_438;
reg   [7:0] l_window_val_4_8_fu_442;
reg   [7:0] l_window_val_4_9_fu_446;
reg   [7:0] l_window_val_4_10_fu_450;
reg   [7:0] l_window_val_4_11_fu_454;
reg   [7:0] l_window_val_4_12_fu_458;
reg   [7:0] l_window_val_4_12_1_fu_462;
reg   [7:0] l_window_val_5_1_fu_466;
reg   [7:0] l_window_val_5_2_fu_470;
reg   [7:0] l_window_val_5_3_fu_474;
reg   [7:0] l_window_val_5_4_fu_478;
reg   [7:0] l_window_val_5_5_fu_482;
reg   [7:0] l_window_val_5_6_fu_486;
reg   [7:0] l_window_val_5_7_fu_490;
reg   [7:0] l_window_val_5_8_fu_494;
reg   [7:0] l_window_val_5_9_fu_498;
reg   [7:0] l_window_val_5_10_fu_502;
reg   [7:0] l_window_val_5_11_fu_506;
reg   [7:0] l_window_val_5_12_fu_510;
reg   [7:0] l_window_val_5_12_1_fu_514;
reg   [7:0] l_window_val_6_1_fu_518;
reg   [7:0] l_window_val_6_2_fu_522;
reg   [7:0] l_window_val_6_3_fu_526;
reg   [7:0] l_window_val_6_4_fu_530;
reg   [7:0] l_window_val_6_5_fu_534;
reg   [7:0] l_window_val_6_6_fu_538;
reg   [7:0] l_window_val_6_7_fu_542;
reg   [7:0] l_window_val_6_8_fu_546;
reg   [7:0] l_window_val_6_9_fu_550;
reg   [7:0] l_window_val_6_10_fu_554;
reg   [7:0] l_window_val_6_11_fu_558;
reg   [7:0] l_window_val_6_12_fu_562;
reg   [7:0] l_window_val_6_12_1_fu_566;
reg   [7:0] l_window_val_7_1_fu_570;
reg   [7:0] l_window_val_7_2_fu_574;
reg   [7:0] l_window_val_7_3_fu_578;
reg   [7:0] l_window_val_7_4_fu_582;
reg   [7:0] l_window_val_7_5_fu_586;
reg   [7:0] l_window_val_7_6_fu_590;
reg   [7:0] l_window_val_7_7_fu_594;
reg   [7:0] l_window_val_7_8_fu_598;
reg   [7:0] l_window_val_7_9_fu_602;
reg   [7:0] l_window_val_7_10_fu_606;
reg   [7:0] l_window_val_7_11_fu_610;
reg   [7:0] l_window_val_7_12_fu_614;
reg   [7:0] l_window_val_7_12_1_fu_618;
reg   [7:0] l_window_val_8_1_fu_622;
reg   [7:0] l_window_val_8_2_fu_626;
reg   [7:0] l_window_val_8_3_fu_630;
reg   [7:0] l_window_val_8_4_fu_634;
reg   [7:0] l_window_val_8_5_fu_638;
reg   [7:0] l_window_val_8_6_fu_642;
reg   [7:0] l_window_val_8_7_fu_646;
reg   [7:0] l_window_val_8_8_fu_650;
reg   [7:0] l_window_val_8_9_fu_654;
reg   [7:0] l_window_val_8_10_fu_658;
reg   [7:0] l_window_val_8_11_fu_662;
reg   [7:0] l_window_val_8_12_fu_666;
reg   [7:0] l_window_val_8_12_1_fu_670;
reg   [7:0] l_window_val_9_1_fu_674;
reg   [7:0] l_window_val_9_2_fu_678;
reg   [7:0] l_window_val_9_3_fu_682;
reg   [7:0] l_window_val_9_4_fu_686;
reg   [7:0] l_window_val_9_5_fu_690;
reg   [7:0] l_window_val_9_6_fu_694;
reg   [7:0] l_window_val_9_7_fu_698;
reg   [7:0] l_window_val_9_8_fu_702;
reg   [7:0] l_window_val_9_9_fu_706;
reg   [7:0] l_window_val_9_10_fu_710;
reg   [7:0] l_window_val_9_11_fu_714;
reg   [7:0] l_window_val_9_12_fu_718;
reg   [7:0] l_window_val_9_12_1_fu_722;
reg   [7:0] l_window_val_10_1_fu_726;
reg   [7:0] l_window_val_10_2_fu_730;
reg   [7:0] l_window_val_10_3_fu_734;
reg   [7:0] l_window_val_10_4_fu_738;
reg   [7:0] l_window_val_10_5_fu_742;
reg   [7:0] l_window_val_10_6_fu_746;
reg   [7:0] l_window_val_10_7_fu_750;
reg   [7:0] l_window_val_10_8_fu_754;
reg   [7:0] l_window_val_10_9_fu_758;
reg   [7:0] l_window_val_10_10_fu_762;
reg   [7:0] l_window_val_10_11_fu_766;
reg   [7:0] l_window_val_10_12_fu_770;
reg   [7:0] l_window_val_10_12_1_fu_774;
reg   [7:0] l_window_val_11_1_fu_778;
reg   [7:0] l_window_val_11_2_fu_782;
reg   [7:0] l_window_val_11_3_fu_786;
reg   [7:0] l_window_val_11_4_fu_790;
reg   [7:0] l_window_val_11_5_fu_794;
reg   [7:0] l_window_val_11_6_fu_798;
reg   [7:0] l_window_val_11_7_fu_802;
reg   [7:0] l_window_val_11_8_fu_806;
reg   [7:0] l_window_val_11_9_fu_810;
reg   [7:0] l_window_val_11_10_fu_814;
reg   [7:0] l_window_val_11_11_fu_818;
reg   [7:0] l_window_val_11_12_fu_822;
reg   [7:0] l_window_val_11_12_1_fu_826;
reg   [7:0] l_window_val_12_1_fu_830;
reg   [7:0] l_window_val_12_2_fu_834;
reg   [7:0] l_window_val_12_3_fu_838;
reg   [7:0] l_window_val_12_4_fu_842;
reg   [7:0] l_window_val_12_5_fu_846;
reg   [7:0] l_window_val_12_6_fu_850;
reg   [7:0] l_window_val_12_7_fu_854;
reg   [7:0] l_window_val_12_8_fu_858;
reg   [7:0] l_window_val_12_9_fu_862;
reg   [7:0] l_window_val_12_10_fu_866;
reg   [7:0] l_window_val_12_11_fu_870;
reg   [7:0] l_window_val_12_12_fu_874;
reg   [7:0] l_window_val_12_12_1_fu_878;
reg   [7:0] r_window_search_val_s_fu_882;
reg   [7:0] r_window_search_val_1_fu_886;
reg   [7:0] r_window_search_val_2_fu_890;
reg   [7:0] r_window_search_val_3_fu_894;
reg   [7:0] r_window_search_val_4_fu_898;
reg   [7:0] r_window_search_val_5_fu_902;
reg   [7:0] r_window_search_val_6_fu_906;
reg   [7:0] r_window_search_val_7_fu_910;
reg   [7:0] r_window_search_val_8_fu_914;
reg   [7:0] r_window_search_val_9_fu_918;
reg   [7:0] r_window_search_val_10_fu_922;
reg   [7:0] r_window_search_val_11_fu_926;
reg   [7:0] r_window_search_val_12_fu_930;
reg   [31:0] v1_1_fu_934;
reg   [31:0] v2_fu_938;
reg   [31:0] sad_cols_0_0_i_fu_942;
wire   [31:0] sad_cols_0_0_cast_s_fu_6956_p1;
reg   [31:0] sad_cols_0_1_1_fu_946;
wire   [31:0] sad_cols_0_1_fu_6896_p3;
reg   [31:0] sad_cols_0_2_1_fu_950;
wire   [31:0] sad_cols_0_2_fu_6889_p3;
reg   [31:0] sad_cols_0_3_1_fu_954;
wire   [31:0] sad_cols_0_3_fu_6882_p3;
reg   [31:0] sad_cols_0_4_1_fu_958;
wire   [31:0] sad_cols_0_4_fu_6875_p3;
reg   [31:0] sad_cols_0_5_1_fu_962;
wire   [31:0] sad_cols_0_5_fu_6868_p3;
reg   [31:0] sad_cols_0_6_1_fu_966;
wire   [31:0] sad_cols_0_6_fu_6861_p3;
reg   [31:0] sad_cols_0_7_1_fu_970;
wire   [31:0] sad_cols_0_7_fu_6854_p3;
reg   [31:0] sad_cols_0_8_1_fu_974;
wire   [31:0] sad_cols_0_8_fu_6847_p3;
reg   [31:0] sad_cols_0_9_1_fu_978;
wire   [31:0] sad_cols_0_9_fu_6840_p3;
reg   [31:0] sad_cols_0_10_1_fu_982;
wire   [31:0] sad_cols_0_10_fu_6833_p3;
reg   [31:0] sad_cols_0_11_1_fu_986;
wire   [31:0] sad_cols_0_11_fu_6826_p3;
reg   [31:0] sad_cols_0_12_1_fu_990;
wire   [31:0] sad_cols_0_12_fu_6819_p3;
reg   [31:0] sad_cols_1_0_i_fu_994;
wire   [31:0] sad_cols_1_0_cast_s_fu_6977_p1;
reg   [31:0] sad_cols_1_1_1_fu_998;
wire   [31:0] sad_cols_1_1_fu_6805_p3;
reg   [31:0] sad_cols_1_2_1_fu_1002;
wire   [31:0] sad_cols_1_2_fu_6798_p3;
reg   [31:0] sad_cols_1_3_1_fu_1006;
wire   [31:0] sad_cols_1_3_fu_6791_p3;
reg   [31:0] sad_cols_1_4_1_fu_1010;
wire   [31:0] sad_cols_1_4_fu_6784_p3;
reg   [31:0] sad_cols_1_5_1_fu_1014;
wire   [31:0] sad_cols_1_5_fu_6777_p3;
reg   [31:0] sad_cols_1_6_1_fu_1018;
wire   [31:0] sad_cols_1_6_fu_6770_p3;
reg   [31:0] sad_cols_1_7_1_fu_1022;
wire   [31:0] sad_cols_1_7_fu_6763_p3;
reg   [31:0] sad_cols_1_8_1_fu_1026;
wire   [31:0] sad_cols_1_8_fu_6756_p3;
reg   [31:0] sad_cols_1_9_1_fu_1030;
wire   [31:0] sad_cols_1_9_fu_6749_p3;
reg   [31:0] sad_cols_1_10_1_fu_1034;
wire   [31:0] sad_cols_1_10_fu_6742_p3;
reg   [31:0] sad_cols_1_11_1_fu_1038;
wire   [31:0] sad_cols_1_11_fu_6735_p3;
reg   [31:0] sad_cols_1_12_1_fu_1042;
wire   [31:0] sad_cols_1_12_fu_6728_p3;
wire   [11:0] extLd_fu_2249_p1;
wire   [10:0] rows_cast345_i_fu_2245_p1;
wire   [10:0] row_assign_cast_i_fu_2294_p1;
wire   [10:0] tmp_12_i_fu_2321_p2;
wire   [8:0] tmp_fu_2344_p4;
wire   [7:0] tmp_3_fu_2366_p4;
wire   [6:0] tmp_4_fu_2394_p4;
wire   [0:0] slt_fu_2434_p2;
wire   [3:0] offset_fu_2473_p2;
wire   [4:0] offset_cast343_i_fu_2479_p1;
wire   [4:0] tmp_18_i_fu_2487_p2;
wire   [11:0] col_assign_cast342_c_fu_2503_p1;
wire   [11:0] tmp_22_i_fu_2553_p2;
wire   [0:0] tmp_10_fu_2562_p3;
wire   [10:0] tmp_9_fu_2558_p1;
wire   [10:0] tmp_24_i_fu_2570_p3;
wire   [0:0] tmp_26_i_fu_2601_p2;
wire   [0:0] tmp1_fu_2606_p2;
wire   [0:0] notrhs_i_fu_2595_p2;
wire   [0:0] tmp_30_i_fu_2623_p2;
wire   [11:0] tmp_33_i_fu_2634_p2;
wire   [8:0] tmp_50_cast_i_fu_2699_p1;
wire   [8:0] tmp_52_i_fu_2703_p2;
wire   [0:0] tmp_13_fu_2715_p3;
wire   [7:0] tmp_53_i_fu_2709_p2;
wire   [7:0] r_1_i_fu_2723_p2;
wire   [7:0] r_0_i4_i_i_fu_2729_p3;
wire   [8:0] tmp_69_cast_i_fu_2741_p1;
wire   [8:0] tmp_71_i_fu_2745_p2;
wire   [0:0] tmp_14_fu_2757_p3;
wire   [7:0] tmp_72_i_fu_2751_p2;
wire   [7:0] r_3_i_fu_2765_p2;
wire   [7:0] r_0_i_i_i_fu_2771_p3;
wire   [7:0] tmp_84_i_fu_2779_p3;
wire   [8:0] tmp_61_cast_i_fu_2737_p1;
wire   [8:0] tmp_84_cast_i_fu_2786_p1;
wire   [8:0] tmp_50_1_cast_i_fu_2796_p1;
wire   [8:0] tmp_52_1_i_fu_2800_p2;
wire   [0:0] tmp_15_fu_2812_p3;
wire   [7:0] tmp_53_1_i_fu_2806_p2;
wire   [7:0] r_1_1_i_fu_2820_p2;
wire   [7:0] r_0_i4_i_1_i_fu_2826_p3;
wire   [8:0] tmp_69_1_cast_i_fu_2845_p1;
wire   [8:0] tmp_71_1_i_fu_2849_p2;
wire   [0:0] tmp_16_fu_2861_p3;
wire   [7:0] tmp_72_1_i_fu_2855_p2;
wire   [7:0] r_3_1_i_fu_2869_p2;
wire   [0:0] or_cond_i_1_i_fu_2841_p2;
wire   [7:0] r_0_i_i_1_i_fu_2875_p3;
wire   [8:0] tmp_50_2_cast_i_fu_2891_p1;
wire   [8:0] tmp_52_2_i_fu_2895_p2;
wire   [0:0] tmp_17_fu_2907_p3;
wire   [7:0] tmp_53_2_i_fu_2901_p2;
wire   [7:0] r_1_2_i_fu_2915_p2;
wire   [7:0] r_0_i4_i_2_i_fu_2921_p3;
wire   [8:0] tmp_69_2_cast_i_fu_2940_p1;
wire   [8:0] tmp_71_2_i_fu_2944_p2;
wire   [0:0] tmp_18_fu_2956_p3;
wire   [7:0] tmp_72_2_i_fu_2950_p2;
wire   [7:0] r_3_2_i_fu_2964_p2;
wire   [0:0] or_cond_i_2_i_fu_2936_p2;
wire   [7:0] r_0_i_i_2_i_fu_2970_p3;
wire   [8:0] tmp_50_3_cast_i_fu_2986_p1;
wire   [8:0] tmp_52_3_i_fu_2990_p2;
wire   [0:0] tmp_19_fu_3002_p3;
wire   [7:0] tmp_53_3_i_fu_2996_p2;
wire   [7:0] r_1_3_i_fu_3010_p2;
wire   [7:0] r_0_i4_i_3_i_fu_3016_p3;
wire   [8:0] tmp_69_3_cast_i_fu_3035_p1;
wire   [8:0] tmp_71_3_i_fu_3039_p2;
wire   [0:0] tmp_20_fu_3051_p3;
wire   [7:0] tmp_72_3_i_fu_3045_p2;
wire   [7:0] r_3_3_i_fu_3059_p2;
wire   [0:0] or_cond_i_3_i_fu_3031_p2;
wire   [7:0] r_0_i_i_3_i_fu_3065_p3;
wire   [8:0] tmp_50_4_cast_i_fu_3081_p1;
wire   [8:0] tmp_52_4_i_fu_3085_p2;
wire   [0:0] tmp_24_fu_3097_p3;
wire   [7:0] tmp_53_4_i_fu_3091_p2;
wire   [7:0] r_1_4_i_fu_3105_p2;
wire   [7:0] r_0_i4_i_4_i_fu_3111_p3;
wire   [8:0] tmp_69_4_cast_i_fu_3130_p1;
wire   [8:0] tmp_71_4_i_fu_3134_p2;
wire   [0:0] tmp_25_fu_3146_p3;
wire   [7:0] tmp_72_4_i_fu_3140_p2;
wire   [7:0] r_3_4_i_fu_3154_p2;
wire   [0:0] or_cond_i_4_i_fu_3126_p2;
wire   [7:0] r_0_i_i_4_i_fu_3160_p3;
wire   [8:0] tmp_50_5_cast_i_fu_3176_p1;
wire   [8:0] tmp_52_5_i_fu_3180_p2;
wire   [0:0] tmp_26_fu_3192_p3;
wire   [7:0] tmp_53_5_i_fu_3186_p2;
wire   [7:0] r_1_5_i_fu_3200_p2;
wire   [7:0] r_0_i4_i_5_i_fu_3206_p3;
wire   [8:0] tmp_69_5_cast_i_fu_3225_p1;
wire   [8:0] tmp_71_5_i_fu_3229_p2;
wire   [0:0] tmp_30_fu_3241_p3;
wire   [7:0] tmp_72_5_i_fu_3235_p2;
wire   [7:0] r_3_5_i_fu_3249_p2;
wire   [0:0] or_cond_i_5_i_fu_3221_p2;
wire   [7:0] r_0_i_i_5_i_fu_3255_p3;
wire   [8:0] tmp_50_6_cast_i_fu_3271_p1;
wire   [8:0] tmp_52_6_i_fu_3275_p2;
wire   [0:0] tmp_31_fu_3287_p3;
wire   [7:0] tmp_53_6_i_fu_3281_p2;
wire   [7:0] r_1_6_i_fu_3295_p2;
wire   [7:0] r_0_i4_i_6_i_fu_3301_p3;
wire   [8:0] tmp_69_6_cast_i_fu_3320_p1;
wire   [8:0] tmp_71_6_i_fu_3324_p2;
wire   [0:0] tmp_32_fu_3336_p3;
wire   [7:0] tmp_72_6_i_fu_3330_p2;
wire   [7:0] r_3_6_i_fu_3344_p2;
wire   [0:0] or_cond_i_6_i_fu_3316_p2;
wire   [7:0] r_0_i_i_6_i_fu_3350_p3;
wire   [8:0] tmp_50_7_cast_i_fu_3366_p1;
wire   [8:0] tmp_52_7_i_fu_3370_p2;
wire   [0:0] tmp_33_fu_3382_p3;
wire   [7:0] tmp_53_7_i_fu_3376_p2;
wire   [7:0] r_1_7_i_fu_3390_p2;
wire   [7:0] r_0_i4_i_7_i_fu_3396_p3;
wire   [8:0] tmp_69_7_cast_i_fu_3415_p1;
wire   [8:0] tmp_71_7_i_fu_3419_p2;
wire   [0:0] tmp_34_fu_3431_p3;
wire   [7:0] tmp_72_7_i_fu_3425_p2;
wire   [7:0] r_3_7_i_fu_3439_p2;
wire   [0:0] or_cond_i_7_i_fu_3411_p2;
wire   [7:0] r_0_i_i_7_i_fu_3445_p3;
wire   [8:0] tmp_97_0_cast_i_fu_3461_p1;
wire   [8:0] tmp_98_0_i_fu_3465_p2;
wire   [0:0] tmp_45_fu_3477_p3;
wire   [7:0] tmp_99_0_i_fu_3471_p2;
wire   [7:0] tmp_46_fu_3485_p1;
wire   [7:0] r_0_i_i1_0_i_fu_3489_p3;
wire   [8:0] tmp_97_0_1_cast_i_fu_3501_p1;
wire   [8:0] tmp_98_0_1_i_fu_3505_p2;
wire   [0:0] tmp_47_fu_3517_p3;
wire   [7:0] tmp_99_0_1_i_fu_3511_p2;
wire   [7:0] tmp_48_fu_3525_p1;
wire   [7:0] r_0_i_i1_0_1_i_fu_3529_p3;
wire   [8:0] tmp_114_0_1_cast_i_fu_3537_p1;
wire   [8:0] tmp_114_0_cast_i_fu_3497_p1;
wire   [8:0] b_sum_0_1_i_fu_3541_p2;
wire   [8:0] tmp_97_0_2_cast_i_fu_3551_p1;
wire   [8:0] tmp_98_0_2_i_fu_3555_p2;
wire   [0:0] tmp_49_fu_3567_p3;
wire   [7:0] tmp_99_0_2_i_fu_3561_p2;
wire   [7:0] tmp_50_fu_3575_p1;
wire   [7:0] r_0_i_i1_0_2_i_fu_3579_p3;
wire   [8:0] tmp_97_0_3_cast_i_fu_3591_p1;
wire   [8:0] tmp_98_0_3_i_fu_3595_p2;
wire   [0:0] tmp_51_fu_3607_p3;
wire   [7:0] tmp_99_0_3_i_fu_3601_p2;
wire   [7:0] tmp_52_fu_3615_p1;
wire   [7:0] r_0_i_i1_0_3_i_fu_3619_p3;
wire   [8:0] tmp_114_0_2_cast_i_c_fu_3587_p1;
wire   [8:0] tmp_114_0_3_cast_i_c_fu_3627_p1;
wire   [8:0] tmp2_fu_3631_p2;
wire   [9:0] tmp27_cast_fu_3637_p1;
wire   [9:0] b_sum_0_1_cast_i_fu_3547_p1;
wire   [8:0] tmp_97_0_4_cast_i_fu_3647_p1;
wire   [8:0] tmp_98_0_4_i_fu_3651_p2;
wire   [0:0] tmp_53_fu_3663_p3;
wire   [7:0] tmp_99_0_4_i_fu_3657_p2;
wire   [7:0] tmp_54_fu_3671_p1;
wire   [8:0] tmp_97_0_5_cast_i_fu_3683_p1;
wire   [8:0] tmp_98_0_5_i_fu_3687_p2;
wire   [0:0] tmp_55_fu_3699_p3;
wire   [7:0] tmp_99_0_5_i_fu_3693_p2;
wire   [7:0] tmp_56_fu_3707_p1;
wire   [7:0] r_0_i_i1_0_5_i_fu_3711_p3;
wire   [8:0] tmp_97_0_6_cast_i_fu_3723_p1;
wire   [8:0] tmp_98_0_6_i_fu_3727_p2;
wire   [0:0] tmp_57_fu_3739_p3;
wire   [7:0] tmp_99_0_6_i_fu_3733_p2;
wire   [7:0] tmp_58_fu_3747_p1;
wire   [7:0] r_0_i_i1_0_6_i_fu_3751_p3;
wire   [8:0] tmp_97_0_7_cast_i_fu_3763_p1;
wire   [8:0] tmp_98_0_7_i_fu_3767_p2;
wire   [0:0] tmp_59_fu_3779_p3;
wire   [7:0] tmp_99_0_7_i_fu_3773_p2;
wire   [7:0] tmp_60_fu_3787_p1;
wire   [7:0] r_0_i_i1_0_7_i_fu_3791_p3;
wire   [8:0] tmp_114_0_6_cast_i_c_fu_3759_p1;
wire   [8:0] tmp_114_0_7_cast_i_c_fu_3799_p1;
wire   [8:0] tmp4_fu_3803_p2;
wire   [9:0] tmp30_cast_fu_3809_p1;
wire   [9:0] tmp_114_0_5_cast_i_c_fu_3719_p1;
wire   [8:0] tmp_97_1_cast_i_fu_3819_p1;
wire   [8:0] tmp_98_1_i_fu_3823_p2;
wire   [0:0] tmp_71_fu_3835_p3;
wire   [7:0] tmp_99_1_i_fu_3829_p2;
wire   [7:0] tmp_72_fu_3843_p1;
wire   [7:0] r_0_i_i1_1_i_fu_3847_p3;
wire   [8:0] tmp_97_1_1_cast_i_fu_3859_p1;
wire   [8:0] tmp_98_1_1_i_fu_3863_p2;
wire   [0:0] tmp_73_fu_3875_p3;
wire   [7:0] tmp_99_1_1_i_fu_3869_p2;
wire   [7:0] tmp_74_fu_3883_p1;
wire   [7:0] r_0_i_i1_1_1_i_fu_3887_p3;
wire   [8:0] tmp_114_1_1_cast_i_fu_3895_p1;
wire   [8:0] tmp_114_1_cast_i_fu_3855_p1;
wire   [8:0] b_sum_1_1_i_fu_3899_p2;
wire   [8:0] tmp_97_1_2_cast_i_fu_3909_p1;
wire   [8:0] tmp_98_1_2_i_fu_3913_p2;
wire   [0:0] tmp_75_fu_3925_p3;
wire   [7:0] tmp_99_1_2_i_fu_3919_p2;
wire   [7:0] tmp_76_fu_3933_p1;
wire   [7:0] r_0_i_i1_1_2_i_fu_3937_p3;
wire   [8:0] tmp_97_1_3_cast_i_fu_3949_p1;
wire   [8:0] tmp_98_1_3_i_fu_3953_p2;
wire   [0:0] tmp_77_fu_3965_p3;
wire   [7:0] tmp_99_1_3_i_fu_3959_p2;
wire   [7:0] tmp_78_fu_3973_p1;
wire   [7:0] r_0_i_i1_1_3_i_fu_3977_p3;
wire   [8:0] tmp_114_1_2_cast_i_c_fu_3945_p1;
wire   [8:0] tmp_114_1_3_cast_i_c_fu_3985_p1;
wire   [8:0] tmp10_fu_3989_p2;
wire   [9:0] tmp35_cast_fu_3995_p1;
wire   [9:0] b_sum_1_1_cast_i_fu_3905_p1;
wire   [8:0] tmp_97_1_4_cast_i_fu_4005_p1;
wire   [8:0] tmp_98_1_4_i_fu_4009_p2;
wire   [0:0] tmp_79_fu_4021_p3;
wire   [7:0] tmp_99_1_4_i_fu_4015_p2;
wire   [7:0] tmp_80_fu_4029_p1;
wire   [8:0] tmp_97_1_5_cast_i_fu_4041_p1;
wire   [8:0] tmp_98_1_5_i_fu_4045_p2;
wire   [0:0] tmp_81_fu_4057_p3;
wire   [7:0] tmp_99_1_5_i_fu_4051_p2;
wire   [7:0] tmp_82_fu_4065_p1;
wire   [7:0] r_0_i_i1_1_5_i_fu_4069_p3;
wire   [8:0] tmp_97_1_6_cast_i_fu_4081_p1;
wire   [8:0] tmp_98_1_6_i_fu_4085_p2;
wire   [0:0] tmp_83_fu_4097_p3;
wire   [7:0] tmp_99_1_6_i_fu_4091_p2;
wire   [7:0] tmp_84_fu_4105_p1;
wire   [7:0] r_0_i_i1_1_6_i_fu_4109_p3;
wire   [8:0] tmp_97_1_7_cast_i_fu_4121_p1;
wire   [8:0] tmp_98_1_7_i_fu_4125_p2;
wire   [0:0] tmp_85_fu_4137_p3;
wire   [7:0] tmp_99_1_7_i_fu_4131_p2;
wire   [7:0] tmp_86_fu_4145_p1;
wire   [7:0] r_0_i_i1_1_7_i_fu_4149_p3;
wire   [8:0] tmp_114_1_6_cast_i_c_fu_4117_p1;
wire   [8:0] tmp_114_1_7_cast_i_c_fu_4157_p1;
wire   [8:0] tmp12_fu_4161_p2;
wire   [9:0] tmp38_cast_fu_4167_p1;
wire   [9:0] tmp_114_1_5_cast_i_c_fu_4077_p1;
wire  signed [9:0] tmp_31_cast_i_fu_5055_p1;
wire   [9:0] tmp_65_1_cast_i_fu_5058_p1;
wire   [9:0] tmp_85_1_i_fu_5064_p2;
wire   [9:0] tmp_84_1_cast_i_fu_5061_p1;
wire   [9:0] tmp_3_1_i_fu_5070_p2;
wire  signed [10:0] tmp_3_1_cast_i_fu_5076_p1;
wire   [10:0] tmp_65_2_cast_i_fu_5080_p1;
wire   [10:0] tmp_85_2_i_fu_5086_p2;
wire   [10:0] tmp_84_2_cast_i_fu_5083_p1;
wire   [8:0] tmp_50_8_cast_i_fu_5098_p1;
wire   [8:0] tmp_52_8_i_fu_5102_p2;
wire   [0:0] tmp_35_fu_5114_p3;
wire   [7:0] tmp_53_8_i_fu_5108_p2;
wire   [7:0] r_1_8_i_fu_5122_p2;
wire   [7:0] r_0_i4_i_8_i_fu_5128_p3;
wire   [8:0] tmp_69_8_cast_i_fu_5147_p1;
wire   [8:0] tmp_71_8_i_fu_5151_p2;
wire   [0:0] tmp_36_fu_5163_p3;
wire   [7:0] tmp_72_8_i_fu_5157_p2;
wire   [7:0] r_3_8_i_fu_5171_p2;
wire   [0:0] or_cond_i_8_i_fu_5143_p2;
wire   [7:0] r_0_i_i_8_i_fu_5177_p3;
wire   [8:0] tmp_50_9_cast_i_fu_5193_p1;
wire   [8:0] tmp_52_9_i_fu_5197_p2;
wire   [0:0] tmp_37_fu_5209_p3;
wire   [7:0] tmp_53_9_i_fu_5203_p2;
wire   [7:0] r_1_9_i_fu_5217_p2;
wire   [7:0] r_0_i4_i_9_i_fu_5223_p3;
wire   [8:0] tmp_69_9_cast_i_fu_5242_p1;
wire   [8:0] tmp_71_9_i_fu_5246_p2;
wire   [0:0] tmp_38_fu_5258_p3;
wire   [7:0] tmp_72_9_i_fu_5252_p2;
wire   [7:0] r_3_9_i_fu_5266_p2;
wire   [0:0] or_cond_i_9_i_fu_5238_p2;
wire   [7:0] r_0_i_i_9_i_fu_5272_p3;
wire   [8:0] tmp_50_cast_i_69_fu_5288_p1;
wire   [8:0] tmp_52_i_70_fu_5292_p2;
wire   [0:0] tmp_39_fu_5304_p3;
wire   [7:0] tmp_53_i_71_fu_5298_p2;
wire   [7:0] r_1_i_72_fu_5312_p2;
wire   [7:0] r_0_i4_i_i_73_fu_5318_p3;
wire   [8:0] tmp_69_cast_i_74_fu_5337_p1;
wire   [8:0] tmp_71_i_75_fu_5341_p2;
wire   [0:0] tmp_40_fu_5353_p3;
wire   [7:0] tmp_72_i_76_fu_5347_p2;
wire   [7:0] r_3_i_77_fu_5361_p2;
wire   [0:0] or_cond_i_i_fu_5333_p2;
wire   [7:0] r_0_i_i_i_78_fu_5367_p3;
wire   [8:0] tmp_50_10_cast_i_fu_5383_p1;
wire   [8:0] tmp_52_10_i_fu_5387_p2;
wire   [0:0] tmp_41_fu_5399_p3;
wire   [7:0] tmp_53_10_i_fu_5393_p2;
wire   [7:0] r_1_10_i_fu_5407_p2;
wire   [7:0] r_0_i4_i_10_i_fu_5413_p3;
wire   [8:0] tmp_69_10_cast_i_fu_5432_p1;
wire   [8:0] tmp_71_10_i_fu_5436_p2;
wire   [0:0] tmp_42_fu_5448_p3;
wire   [7:0] tmp_72_10_i_fu_5442_p2;
wire   [7:0] r_3_10_i_fu_5456_p2;
wire   [0:0] or_cond_i_10_i_fu_5428_p2;
wire   [7:0] r_0_i_i_10_i_fu_5462_p3;
wire   [8:0] tmp_50_11_cast_i_fu_5478_p1;
wire   [8:0] tmp_52_11_i_fu_5482_p2;
wire   [0:0] tmp_43_fu_5494_p3;
wire   [7:0] tmp_53_11_i_fu_5488_p2;
wire   [7:0] r_1_11_i_fu_5502_p2;
wire   [7:0] r_0_i4_i_11_i_fu_5508_p3;
wire   [8:0] tmp_69_11_cast_i_fu_5527_p1;
wire   [8:0] tmp_71_11_i_fu_5531_p2;
wire   [0:0] tmp_44_fu_5543_p3;
wire   [7:0] tmp_72_11_i_fu_5537_p2;
wire   [7:0] r_3_11_i_fu_5551_p2;
wire   [0:0] or_cond_i_11_i_fu_5523_p2;
wire   [7:0] r_0_i_i_11_i_fu_5557_p3;
wire   [10:0] b_sum_0_3_cast_i_fu_5573_p1;
wire   [10:0] tmp_114_0_4_cast_i_fu_5576_p1;
wire   [10:0] tmp29_cast_fu_5585_p1;
wire   [10:0] tmp3_fu_5579_p2;
wire   [10:0] b_sum_0_7_i_fu_5588_p2;
wire   [8:0] tmp_97_0_8_cast_i_fu_5598_p1;
wire   [8:0] tmp_98_0_8_i_fu_5602_p2;
wire   [0:0] tmp_61_fu_5614_p3;
wire   [7:0] tmp_99_0_8_i_fu_5608_p2;
wire   [7:0] tmp_62_fu_5622_p1;
wire   [7:0] r_0_i_i1_0_8_i_fu_5626_p3;
wire   [8:0] tmp_97_0_9_cast_i_fu_5638_p1;
wire   [8:0] tmp_98_0_9_i_fu_5642_p2;
wire   [0:0] tmp_63_fu_5654_p3;
wire   [7:0] tmp_99_0_9_i_fu_5648_p2;
wire   [7:0] tmp_64_fu_5662_p1;
wire   [7:0] r_0_i_i1_0_9_i_fu_5666_p3;
wire   [8:0] tmp_97_0_cast_i_82_fu_5678_p1;
wire   [8:0] tmp_98_0_i_83_fu_5682_p2;
wire   [0:0] tmp_65_fu_5694_p3;
wire   [7:0] tmp_99_0_i_84_fu_5688_p2;
wire   [7:0] tmp_66_fu_5702_p1;
wire   [7:0] r_0_i_i1_0_i_85_fu_5706_p3;
wire   [8:0] tmp_97_0_10_cast_i_fu_5718_p1;
wire   [8:0] tmp_98_0_10_i_fu_5722_p2;
wire   [0:0] tmp_67_fu_5734_p3;
wire   [7:0] tmp_99_0_10_i_fu_5728_p2;
wire   [7:0] tmp_68_fu_5742_p1;
wire   [7:0] r_0_i_i1_0_10_i_fu_5746_p3;
wire   [8:0] tmp_97_0_11_cast_i_fu_5758_p1;
wire   [8:0] tmp_98_0_11_i_fu_5762_p2;
wire   [0:0] tmp_69_fu_5774_p3;
wire   [7:0] tmp_99_0_11_i_fu_5768_p2;
wire   [7:0] tmp_70_fu_5782_p1;
wire   [7:0] r_0_i_i1_0_11_i_fu_5786_p3;
wire   [8:0] tmp_114_0_8_cast_i_c_fu_5634_p1;
wire   [8:0] tmp_114_0_9_cast_i_c_fu_5674_p1;
wire   [8:0] tmp6_fu_5798_p2;
wire   [11:0] tmp32_cast_fu_5804_p1;
wire   [11:0] b_sum_0_7_cast_i_fu_5594_p1;
wire   [8:0] tmp_114_0_10_cast_i_s_fu_5754_p1;
wire   [8:0] tmp_114_0_11_cast_i_s_fu_5794_p1;
wire   [8:0] tmp8_fu_5814_p2;
wire   [9:0] tmp34_cast_fu_5820_p1;
wire   [9:0] tmp_114_0_cast_i_ca_fu_5714_p1;
wire   [9:0] tmp9_fu_5824_p2;
wire   [11:0] tmp33_cast_fu_5830_p1;
wire   [11:0] tmp7_fu_5808_p2;
wire   [10:0] b_sum_1_3_cast_i_fu_5840_p1;
wire   [10:0] tmp_114_1_4_cast_i_fu_5843_p1;
wire   [10:0] tmp37_cast_fu_5852_p1;
wire   [10:0] tmp11_fu_5846_p2;
wire   [10:0] b_sum_1_7_i_fu_5855_p2;
wire   [8:0] tmp_97_1_8_cast_i_fu_5865_p1;
wire   [8:0] tmp_98_1_8_i_fu_5869_p2;
wire   [0:0] tmp_87_fu_5881_p3;
wire   [7:0] tmp_99_1_8_i_fu_5875_p2;
wire   [7:0] tmp_88_fu_5889_p1;
wire   [7:0] r_0_i_i1_1_8_i_fu_5893_p3;
wire   [8:0] tmp_97_1_9_cast_i_fu_5905_p1;
wire   [8:0] tmp_98_1_9_i_fu_5909_p2;
wire   [0:0] tmp_89_fu_5921_p3;
wire   [7:0] tmp_99_1_9_i_fu_5915_p2;
wire   [7:0] tmp_90_fu_5929_p1;
wire   [7:0] r_0_i_i1_1_9_i_fu_5933_p3;
wire   [8:0] tmp_97_1_cast_i_86_fu_5945_p1;
wire   [8:0] tmp_98_1_i_87_fu_5949_p2;
wire   [0:0] tmp_91_fu_5961_p3;
wire   [7:0] tmp_99_1_i_88_fu_5955_p2;
wire   [7:0] tmp_92_fu_5969_p1;
wire   [7:0] r_0_i_i1_1_i_89_fu_5973_p3;
wire   [8:0] tmp_97_1_10_cast_i_fu_5985_p1;
wire   [8:0] tmp_98_1_10_i_fu_5989_p2;
wire   [0:0] tmp_93_fu_6001_p3;
wire   [7:0] tmp_99_1_10_i_fu_5995_p2;
wire   [7:0] tmp_94_fu_6009_p1;
wire   [7:0] r_0_i_i1_1_10_i_fu_6013_p3;
wire   [8:0] tmp_97_1_11_cast_i_fu_6025_p1;
wire   [8:0] tmp_98_1_11_i_fu_6029_p2;
wire   [0:0] tmp_95_fu_6041_p3;
wire   [7:0] tmp_99_1_11_i_fu_6035_p2;
wire   [7:0] tmp_96_fu_6049_p1;
wire   [7:0] r_0_i_i1_1_11_i_fu_6053_p3;
wire   [8:0] tmp_114_1_8_cast_i_c_fu_5901_p1;
wire   [8:0] tmp_114_1_9_cast_i_c_fu_5941_p1;
wire   [8:0] tmp14_fu_6065_p2;
wire   [11:0] tmp40_cast_fu_6071_p1;
wire   [11:0] b_sum_1_7_cast_i_fu_5861_p1;
wire   [8:0] tmp_114_1_10_cast_i_s_fu_6021_p1;
wire   [8:0] tmp_114_1_11_cast_i_s_fu_6061_p1;
wire   [8:0] tmp16_fu_6081_p2;
wire   [9:0] tmp42_cast_fu_6087_p1;
wire   [9:0] tmp_114_1_cast_i_ca_fu_5981_p1;
wire   [9:0] tmp17_fu_6091_p2;
wire   [11:0] tmp41_cast_fu_6097_p1;
wire   [11:0] tmp15_fu_6075_p2;
wire   [10:0] tmp_65_3_cast_i_fu_6917_p1;
wire   [10:0] tmp_85_3_i_fu_6923_p2;
wire   [10:0] tmp_84_3_cast_i_fu_6920_p1;
wire   [10:0] tmp_3_3_i_fu_6928_p2;
wire  signed [11:0] tmp_3_3_cast_i_fu_6934_p1;
wire   [11:0] tmp_65_4_cast_i_fu_6938_p1;
wire   [11:0] tmp_85_4_i_fu_6944_p2;
wire   [11:0] tmp_84_4_cast_i_fu_6941_p1;
wire   [31:0] p_sad_cols_0_12_2_i_fu_6812_p3;
wire   [31:0] tmp_110_i_fu_6959_p2;
wire   [31:0] p_sad_0_2_i_fu_6910_p3;
wire   [11:0] sad_cols_1_0_fu_6971_p3;
wire   [31:0] p_sad_cols_1_12_2_i_fu_6721_p3;
wire   [31:0] tmp_110_1_i_fu_6981_p2;
wire   [31:0] p_sad_1_2_i_fu_6903_p3;
wire   [11:0] tmp_65_5_cast_i_fu_7133_p1;
wire   [11:0] tmp_85_5_i_fu_7139_p2;
wire   [11:0] tmp_84_5_cast_i_fu_7136_p1;
wire   [11:0] tmp_3_5_i_fu_7144_p2;
wire   [11:0] tmp_65_6_cast_i_fu_7150_p1;
wire   [11:0] tmp_85_6_i_fu_7156_p2;
wire   [11:0] tmp_84_6_cast_i_fu_7153_p1;
wire   [31:0] tmp_101_fu_7191_p2;
wire   [31:0] tmp_97_fu_7211_p2;
wire   [11:0] tmp_65_7_cast_i_fu_7231_p1;
wire   [11:0] tmp_85_7_i_fu_7237_p2;
wire   [11:0] tmp_84_7_cast_i_fu_7234_p1;
wire   [11:0] tmp_3_7_i_fu_7242_p2;
wire  signed [12:0] tmp_3_7_cast_i_fu_7248_p1;
wire   [12:0] tmp_65_8_cast_i_fu_7252_p1;
wire   [12:0] tmp_85_8_i_fu_7258_p2;
wire   [12:0] tmp_84_8_cast_i_fu_7255_p1;
wire  signed [31:0] mul_fu_7273_p1;
wire  signed [31:0] mul2_fu_7292_p1;
wire   [12:0] tmp_65_9_cast_i_fu_7308_p1;
wire   [12:0] tmp_85_9_i_fu_7314_p2;
wire   [12:0] tmp_84_9_cast_i_fu_7311_p1;
wire   [12:0] tmp_3_9_i_fu_7319_p2;
wire   [12:0] tmp_65_cast_i_fu_7325_p1;
wire   [12:0] tmp_85_i_fu_7331_p2;
wire   [12:0] tmp_84_cast_i_80_fu_7328_p1;
wire   [64:0] neg_mul_fu_7369_p2;
wire   [25:0] tmp_103_fu_7374_p4;
wire  signed [31:0] tmp_8_fu_7384_p1;
wire  signed [31:0] tmp_11_fu_7388_p1;
wire   [31:0] tmp_12_fu_7391_p3;
wire   [31:0] neg_ti_fu_7398_p2;
wire   [31:0] tmp_42_i_fu_7404_p3;
wire   [64:0] neg_mul3_fu_7422_p2;
wire   [25:0] tmp_99_fu_7427_p4;
wire  signed [31:0] tmp_s_fu_7437_p1;
wire  signed [31:0] tmp_1_fu_7441_p1;
wire   [31:0] tmp_2_fu_7444_p3;
wire   [31:0] neg_ti8_fu_7451_p2;
wire   [31:0] tmp_40_i_fu_7457_p3;
wire   [12:0] tmp_65_10_cast_i_fu_7474_p1;
wire   [12:0] tmp_85_10_i_fu_7480_p2;
wire   [12:0] tmp_84_10_cast_i_fu_7477_p1;
wire   [12:0] tmp_3_10_i_fu_7485_p2;
wire   [12:0] tmp_65_11_cast_i_fu_7491_p1;
wire   [12:0] tmp_85_11_i_fu_7497_p2;
wire   [12:0] tmp_84_11_cast_i_fu_7494_p1;
wire   [0:0] sel_tmp2_fu_7536_p2;
wire   [31:0] sel_tmp1_fu_7529_p3;
wire   [0:0] lmind_fu_7547_p2;
wire   [3:0] gmind_1_fu_7556_p3;
wire   [0:0] tmp_46_i_fu_7567_p2;
wire   [0:0] slt4_fu_7583_p2;
wire   [0:0] rev4_fu_7587_p2;
wire   [0:0] notlhs1_i_fu_7578_p2;
wire   [0:0] tmp_47_i_fu_7599_p2;
wire   [0:0] tmp_48_i_90_fu_7604_p2;
wire   [0:0] or_cond4_i_fu_7608_p2;
wire   [0:0] tmp_43_i_fu_7552_p2;
wire   [0:0] sel_tmp8_demorgan_fu_7620_p2;
wire   [0:0] sel_tmp9_fu_7632_p2;
wire   [0:0] sel_tmp_fu_7638_p2;
wire   [0:0] sel_tmp8_fu_7626_p2;
wire   [0:0] sel_tmp14_demorgan_fu_7652_p2;
wire   [0:0] or_cond280_not_i_fu_7593_p2;
wire   [0:0] sel_tmp4_fu_7658_p2;
wire   [0:0] sel_tmp5_fu_7664_p2;
wire   [0:0] sel_tmp3_fu_7644_p3;
wire   [31:0] p_gedge_neighbor_i_fu_7614_p3;
wire   [31:0] p_mux2_i_fu_7572_p3;
wire   [31:0] sel_tmp6_fu_7678_p3;
wire   [31:0] sel_tmp7_fu_7685_p3;
wire   [31:0] gedge_fu_7516_p3;
wire   [0:0] rev2_fu_7715_p2;
wire   [0:0] brmerge1_i_fu_7720_p2;
wire   [31:0] gskip_fu_7509_p3;
wire   [0:0] tmp_136_i_fu_7711_p2;
wire   [31:0] gskip_i_s_fu_7725_p3;
wire   [31:0] gskip_val_i_sad_0_i_fu_7733_p3;
wire   [0:0] slt3_fu_7754_p2;
wire   [31:0] gskip_val_7_i_fu_7747_p3;
wire   [0:0] rev3_fu_7758_p2;
wire   [0:0] tmp_137_1_i_fu_7764_p2;
wire   [0:0] or_cond_fu_7769_p2;
wire   [31:0] gskip_7_i_fu_7739_p3;
wire  signed [31:0] tmp_3_11_cast_i_fu_7793_p1;
wire   [14:0] tmp_107_fu_7824_p1;
wire  signed [16:0] lhs_V_fu_7836_p1;
wire  signed [16:0] rhs_V_fu_7840_p1;
wire   [16:0] r_V_fu_7844_p2;
wire   [0:0] tmp_108_fu_7856_p3;
wire   [15:0] r_V_1_fu_7850_p2;
wire   [15:0] r_V_2_fu_7864_p1;
wire   [15:0] tmp_51_i_fu_7828_p3;
wire   [15:0] tmp19_fu_7887_p2;
wire   [15:0] r_V_6_i_fu_7896_p2;
wire  signed [15:0] k_V_fu_7891_p2;
wire   [23:0] grp_fu_7918_p0;
wire   [0:0] tmp21_fu_7928_p2;
wire   [0:0] tmp_112_fu_7924_p1;
wire   [0:0] tmp23_fu_7937_p2;
wire   [0:0] tmp24_fu_7942_p2;
wire   [0:0] tmp22_fu_7932_p2;
wire   [30:0] tmp_7_fu_7953_p4;
wire   [0:0] tmp_6_fu_7947_p2;
wire   [31:0] skip_flag_fu_7963_p3;
wire   [9:0] grp_fu_7918_p2;
wire   [31:0] tmp_111_fu_7982_p2;
wire  signed [32:0] rhs_V_1_fu_7992_p1;
wire   [32:0] tmp_59_i_fu_7988_p1;
wire   [33:0] tmp_60_i_fu_8002_p1;
wire   [33:0] r_V_6_fu_8005_p2;
wire   [15:0] phitmp_i_fu_8011_p4;
reg    grp_fu_7918_ce;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1023;
reg    ap_condition_1706;
reg    ap_condition_1819;
reg    ap_condition_79;
reg    ap_condition_249;
reg    ap_condition_5763;
reg    ap_condition_1822;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
end

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
l_buff_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buff_val_0_address0),
    .ce0(l_buff_val_0_ce0),
    .q0(l_buff_val_0_q0),
    .address1(ap_reg_pp0_iter1_l_buff_val_0_addr_reg_9526),
    .ce1(l_buff_val_0_ce1),
    .we1(l_buff_val_0_we1),
    .d1(ap_phi_precharge_reg_pp0_iter2_l_tmp_0_1_reg_1850)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
l_buff_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buff_val_1_address0),
    .ce0(l_buff_val_1_ce0),
    .q0(l_buff_val_1_q0),
    .address1(l_buff_val_1_addr_reg_9532),
    .ce1(l_buff_val_1_ce1),
    .we1(l_buff_val_1_we1),
    .d1(l_buff_val_0_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
l_buff_val_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buff_val_2_address0),
    .ce0(l_buff_val_2_ce0),
    .q0(l_buff_val_2_q0),
    .address1(l_buff_val_2_addr_reg_9538),
    .ce1(l_buff_val_2_ce1),
    .we1(l_buff_val_2_we1),
    .d1(l_buff_val_1_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
l_buff_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buff_val_3_address0),
    .ce0(l_buff_val_3_ce0),
    .q0(l_buff_val_3_q0),
    .address1(l_buff_val_3_addr_reg_9544),
    .ce1(l_buff_val_3_ce1),
    .we1(l_buff_val_3_we1),
    .d1(l_buff_val_2_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
l_buff_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buff_val_4_address0),
    .ce0(l_buff_val_4_ce0),
    .q0(l_buff_val_4_q0),
    .address1(l_buff_val_4_addr_reg_9550),
    .ce1(l_buff_val_4_ce1),
    .we1(l_buff_val_4_we1),
    .d1(l_buff_val_3_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
l_buff_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buff_val_5_address0),
    .ce0(l_buff_val_5_ce0),
    .q0(l_buff_val_5_q0),
    .address1(l_buff_val_5_addr_reg_9556),
    .ce1(l_buff_val_5_ce1),
    .we1(l_buff_val_5_we1),
    .d1(l_buff_val_4_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
l_buff_val_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buff_val_6_address0),
    .ce0(l_buff_val_6_ce0),
    .q0(l_buff_val_6_q0),
    .address1(l_buff_val_6_addr_reg_9562),
    .ce1(l_buff_val_6_ce1),
    .we1(l_buff_val_6_we1),
    .d1(l_buff_val_5_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
l_buff_val_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buff_val_7_address0),
    .ce0(l_buff_val_7_ce0),
    .q0(l_buff_val_7_q0),
    .address1(l_buff_val_7_addr_reg_9568),
    .ce1(l_buff_val_7_ce1),
    .we1(l_buff_val_7_we1),
    .d1(l_buff_val_6_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
l_buff_val_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buff_val_8_address0),
    .ce0(l_buff_val_8_ce0),
    .q0(l_buff_val_8_q0),
    .address1(l_buff_val_8_addr_reg_9574),
    .ce1(l_buff_val_8_ce1),
    .we1(l_buff_val_8_we1),
    .d1(l_buff_val_7_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
l_buff_val_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buff_val_9_address0),
    .ce0(l_buff_val_9_ce0),
    .q0(l_buff_val_9_q0),
    .address1(l_buff_val_9_addr_reg_9580),
    .ce1(l_buff_val_9_ce1),
    .we1(l_buff_val_9_we1),
    .d1(l_buff_val_8_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
l_buff_val_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buff_val_10_address0),
    .ce0(l_buff_val_10_ce0),
    .q0(l_buff_val_10_q0),
    .address1(l_buff_val_10_addr_reg_9586),
    .ce1(l_buff_val_10_ce1),
    .we1(l_buff_val_10_we1),
    .d1(l_buff_val_9_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
l_buff_val_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buff_val_11_address0),
    .ce0(l_buff_val_11_ce0),
    .q0(l_buff_val_11_q0),
    .address1(l_buff_val_11_addr_reg_9592),
    .ce1(l_buff_val_11_ce1),
    .we1(l_buff_val_11_we1),
    .d1(l_buff_val_10_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
l_buff_val_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buff_val_12_address0),
    .ce0(l_buff_val_12_ce0),
    .q0(l_buff_val_12_q0),
    .address1(l_buff_val_12_addr_reg_9598),
    .ce1(l_buff_val_12_ce1),
    .we1(l_buff_val_12_we1),
    .d1(l_buff_val_11_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
r_buff_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_buff_val_0_address0),
    .ce0(r_buff_val_0_ce0),
    .q0(r_buff_val_0_q0),
    .address1(r_buff_val_0_addr_reg_9735),
    .ce1(r_buff_val_0_ce1),
    .we1(r_buff_val_0_we1),
    .d1(r_tmp_0_1_phi_fu_1837_p6)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
r_buff_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_buff_val_1_address0),
    .ce0(r_buff_val_1_ce0),
    .q0(r_buff_val_1_q0),
    .address1(r_buff_val_1_addr_reg_9729),
    .ce1(r_buff_val_1_ce1),
    .we1(r_buff_val_1_we1),
    .d1(r_buff_val_0_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
r_buff_val_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_buff_val_2_address0),
    .ce0(r_buff_val_2_ce0),
    .q0(r_buff_val_2_q0),
    .address1(r_buff_val_2_addr_reg_9723),
    .ce1(r_buff_val_2_ce1),
    .we1(r_buff_val_2_we1),
    .d1(r_buff_val_1_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
r_buff_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_buff_val_3_address0),
    .ce0(r_buff_val_3_ce0),
    .q0(r_buff_val_3_q0),
    .address1(r_buff_val_3_addr_reg_9717),
    .ce1(r_buff_val_3_ce1),
    .we1(r_buff_val_3_we1),
    .d1(r_buff_val_2_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
r_buff_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_buff_val_4_address0),
    .ce0(r_buff_val_4_ce0),
    .q0(r_buff_val_4_q0),
    .address1(r_buff_val_4_addr_reg_9711),
    .ce1(r_buff_val_4_ce1),
    .we1(r_buff_val_4_we1),
    .d1(r_buff_val_3_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
r_buff_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_buff_val_5_address0),
    .ce0(r_buff_val_5_ce0),
    .q0(r_buff_val_5_q0),
    .address1(r_buff_val_5_addr_reg_9705),
    .ce1(r_buff_val_5_ce1),
    .we1(r_buff_val_5_we1),
    .d1(r_buff_val_4_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
r_buff_val_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_buff_val_6_address0),
    .ce0(r_buff_val_6_ce0),
    .q0(r_buff_val_6_q0),
    .address1(r_buff_val_6_addr_reg_9699),
    .ce1(r_buff_val_6_ce1),
    .we1(r_buff_val_6_we1),
    .d1(r_buff_val_5_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
r_buff_val_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_buff_val_7_address0),
    .ce0(r_buff_val_7_ce0),
    .q0(r_buff_val_7_q0),
    .address1(r_buff_val_7_addr_reg_9693),
    .ce1(r_buff_val_7_ce1),
    .we1(r_buff_val_7_we1),
    .d1(r_buff_val_6_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
r_buff_val_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_buff_val_8_address0),
    .ce0(r_buff_val_8_ce0),
    .q0(r_buff_val_8_q0),
    .address1(r_buff_val_8_addr_reg_9687),
    .ce1(r_buff_val_8_ce1),
    .we1(r_buff_val_8_we1),
    .d1(r_buff_val_7_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
r_buff_val_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_buff_val_9_address0),
    .ce0(r_buff_val_9_ce0),
    .q0(r_buff_val_9_q0),
    .address1(r_buff_val_9_addr_reg_9681),
    .ce1(r_buff_val_9_ce1),
    .we1(r_buff_val_9_we1),
    .d1(r_buff_val_8_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
r_buff_val_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_buff_val_10_address0),
    .ce0(r_buff_val_10_ce0),
    .q0(r_buff_val_10_q0),
    .address1(r_buff_val_10_addr_reg_9675),
    .ce1(r_buff_val_10_ce1),
    .we1(r_buff_val_10_we1),
    .d1(r_buff_val_9_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
r_buff_val_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_buff_val_11_address0),
    .ce0(r_buff_val_11_ce0),
    .q0(r_buff_val_11_q0),
    .address1(r_buff_val_11_addr_reg_9669),
    .ce1(r_buff_val_11_ce1),
    .we1(r_buff_val_11_we1),
    .d1(r_buff_val_10_q0)
);

SADBlockMatching_g8j #(
    .DataWidth( 8 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
r_buff_val_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_buff_val_12_address0),
    .ce0(r_buff_val_12_ce0),
    .q0(r_buff_val_12_q0),
    .address1(r_buff_val_12_address1),
    .ce1(r_buff_val_12_ce1),
    .we1(r_buff_val_12_we1),
    .d1(r_buff_val_11_q0)
);

SADBlockMatching_Gfk #(
    .DataWidth( 32 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
minsad_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(minsad_address0),
    .ce0(minsad_ce0),
    .q0(minsad_q0),
    .address1(ap_reg_pp0_iter8_minsad_addr_reg_10063),
    .ce1(minsad_ce1),
    .we1(minsad_we1),
    .d1(gminsad2_i_phi_fu_2104_p4)
);

SADBlockMatching_Gfk #(
    .DataWidth( 32 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
mind_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mind_address0),
    .ce0(mind_ce0),
    .q0(mind_q0),
    .address1(ap_reg_pp0_iter9_mind_addr_reg_10126),
    .ce1(mind_ce1),
    .we1(mind_we1),
    .d1(ap_phi_precharge_reg_pp0_iter10_gmind2_i_reg_2131)
);

SADBlockMatching_Gfk #(
    .DataWidth( 32 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
skip_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(skip_addr_reg_10132),
    .ce0(skip_ce0),
    .q0(skip_q0),
    .address1(ap_reg_pp0_iter9_skip_addr_reg_10132),
    .ce1(skip_ce1),
    .we1(skip_we1),
    .d1(ap_phi_precharge_reg_pp0_iter10_gskip_9_i_reg_2142)
);

SADBlockMatching_Gfk #(
    .DataWidth( 32 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
skip_val_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(skip_val_address0),
    .ce0(skip_val_ce0),
    .q0(skip_val_q0),
    .address1(ap_reg_pp0_iter9_skip_val_addr_reg_10138),
    .ce1(skip_val_ce1),
    .we1(skip_val_we1),
    .d1(ap_phi_precharge_reg_pp0_iter10_gskip_val_9_i_reg_2152)
);

SADBlockMatching_Gfk #(
    .DataWidth( 32 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
edge_neighbor_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(edge_neighbor_address0),
    .ce0(edge_neighbor_ce0),
    .q0(edge_neighbor_q0),
    .address1(edge_neighbor_addr_reg_10144),
    .ce1(edge_neighbor_ce1),
    .we1(edge_neighbor_we1),
    .d1(ap_reg_pp0_iter6_sad_0_reg_10038)
);

SADBlockMatching_Gfk #(
    .DataWidth( 32 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
edge_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(edge_addr_reg_10150),
    .ce0(edge_ce0),
    .q0(edge_q0),
    .address1(ap_reg_pp0_iter7_edge_addr_reg_10150),
    .ce1(edge_ce1),
    .we1(edge_we1),
    .d1(ap_reg_pp0_iter7_sad_1_reg_10051)
);

SADBlockMatching_Gfk #(
    .DataWidth( 32 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
minsad_p_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(minsad_p_addr_reg_10156),
    .ce0(minsad_p_ce0),
    .q0(minsad_p_q0),
    .address1(ap_reg_pp0_iter8_minsad_p_addr_reg_10156),
    .ce1(minsad_p_ce1),
    .we1(minsad_p_we1),
    .d1(val_assign_phi_fu_2114_p4)
);

SADBlockMatching_Gfk #(
    .DataWidth( 32 ),
    .AddressRange( 1292 ),
    .AddressWidth( 11 ))
minsad_n_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(minsad_n_addr_reg_10162),
    .ce0(minsad_n_ce0),
    .q0(minsad_n_q0),
    .address1(ap_reg_pp0_iter8_minsad_n_addr_reg_10162),
    .ce1(minsad_n_ce1),
    .we1(minsad_n_we1),
    .d1(val_assign_1_phi_fu_2124_p4)
);

stereo_matcher_sdOgC #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 10 ))
stereo_matcher_sdOgC_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7918_p0),
    .din1(k_V_fu_7891_p2),
    .ce(grp_fu_7918_ce),
    .dout(grp_fu_7918_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == exitcond4_i_fu_2298_p2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (1'd0 == exitcond_fu_2445_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state4)) begin
                ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state4 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end else if (((1'b1 == ap_CS_fsm_state3) & (1'd0 == exitcond_fu_2445_p2))) begin
            ap_enable_reg_pp0_iter38 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        if ((ap_condition_1706 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter10_gmind2_i_reg_2131 <= ap_reg_pp0_iter8_gmind_reg_10193;
        end else if ((ap_condition_1023 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter10_gmind2_i_reg_2131 <= tmp_44_cast_i_reg_10261;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter10_gmind2_i_reg_2131 <= ap_phi_precharge_reg_pp0_iter9_gmind2_i_reg_2131;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        if ((ap_condition_1706 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter10_gskip_9_i_reg_2142 <= p_gskip_7_i_reg_10286;
        end else if ((ap_condition_1023 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter10_gskip_9_i_reg_2142 <= gskip_3_ph_cast_i_fu_7813_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter10_gskip_9_i_reg_2142 <= ap_phi_precharge_reg_pp0_iter9_gskip_9_i_reg_2142;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        if ((ap_condition_1706 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter10_gskip_val_9_i_reg_2152 <= sad_1_i_gskip_val_7_reg_10291;
        end else if ((ap_condition_1023 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter10_gskip_val_9_i_reg_2152 <= gskip_val_3_ph_i_reg_10271;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter10_gskip_val_9_i_reg_2152 <= ap_phi_precharge_reg_pp0_iter9_gskip_val_9_i_reg_2152;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        if ((ap_condition_1819 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter11_p_2_i_reg_2162 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter11_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter10_p_2_i_reg_2162;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2) & (1'd1 == tmp_10_i_reg_9334)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == tmp_10_i_reg_9334) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2) & (1'd0 == or_cond1_i_fu_2611_p2)))) begin
        ap_phi_precharge_reg_pp0_iter1_l_tmp_0_1_reg_1850 <= 8'd32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        ap_phi_precharge_reg_pp0_iter1_l_tmp_0_1_reg_1850 <= ap_phi_precharge_reg_pp0_iter0_l_tmp_0_1_reg_1850;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2) & (1'd1 == tmp_10_i_reg_9334)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == tmp_10_i_reg_9334) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2) & (1'd0 == or_cond1_i_fu_2611_p2)))) begin
        ap_phi_precharge_reg_pp0_iter1_r_tmp_0_1_reg_1833 <= 8'd32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        ap_phi_precharge_reg_pp0_iter1_r_tmp_0_1_reg_1833 <= ap_phi_precharge_reg_pp0_iter0_r_tmp_0_1_reg_1833;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if ((ap_condition_79 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_l_tmp_0_1_reg_1850 <= left_data_stream_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_l_tmp_0_1_reg_1850 <= ap_phi_precharge_reg_pp0_iter1_l_tmp_0_1_reg_1850;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_0_0_reg_2001 <= l_buff_val_0_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_0_0_reg_2001 <= ap_phi_precharge_reg_pp0_iter1_l_window_val_0_0_reg_2001;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_10_0_reg_2065 <= l_buff_val_10_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_10_0_reg_2065 <= ap_phi_precharge_reg_pp0_iter1_l_window_val_10_0_reg_2065;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_11_0_reg_2056 <= l_buff_val_11_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_11_0_reg_2056 <= ap_phi_precharge_reg_pp0_iter1_l_window_val_11_0_reg_2056;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_12_0_reg_2047 <= l_buff_val_12_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_12_0_reg_2047 <= ap_phi_precharge_reg_pp0_iter1_l_window_val_12_0_reg_2047;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_1_0_reg_1992 <= l_buff_val_1_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_1_0_reg_1992 <= ap_phi_precharge_reg_pp0_iter1_l_window_val_1_0_reg_1992;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_2_0_reg_1983 <= l_buff_val_2_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_2_0_reg_1983 <= ap_phi_precharge_reg_pp0_iter1_l_window_val_2_0_reg_1983;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_3_0_reg_1974 <= l_buff_val_3_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_3_0_reg_1974 <= ap_phi_precharge_reg_pp0_iter1_l_window_val_3_0_reg_1974;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_4_0_reg_1965 <= l_buff_val_4_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_4_0_reg_1965 <= ap_phi_precharge_reg_pp0_iter1_l_window_val_4_0_reg_1965;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_5_0_reg_1956 <= l_buff_val_5_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_5_0_reg_1956 <= ap_phi_precharge_reg_pp0_iter1_l_window_val_5_0_reg_1956;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_6_0_reg_1947 <= l_buff_val_6_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_6_0_reg_1947 <= ap_phi_precharge_reg_pp0_iter1_l_window_val_6_0_reg_1947;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_7_0_reg_1938 <= l_buff_val_7_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_7_0_reg_1938 <= ap_phi_precharge_reg_pp0_iter1_l_window_val_7_0_reg_1938;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_8_0_reg_2083 <= l_buff_val_8_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_8_0_reg_2083 <= ap_phi_precharge_reg_pp0_iter1_l_window_val_8_0_reg_2083;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_9_0_reg_2074 <= l_buff_val_9_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_l_window_val_9_0_reg_2074 <= ap_phi_precharge_reg_pp0_iter1_l_window_val_9_0_reg_2074;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_r_tmp_12_reg_2092 <= r_buff_val_12_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_r_tmp_12_reg_2092 <= ap_phi_precharge_reg_pp0_iter1_r_tmp_12_reg_2092;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_13_reg_2011 <= r_buff_val_11_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_13_reg_2011 <= ap_phi_precharge_reg_pp0_iter1_r_window_search_val_13_reg_2011;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_14_reg_2020 <= r_buff_val_10_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_14_reg_2020 <= ap_phi_precharge_reg_pp0_iter1_r_window_search_val_14_reg_2020;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_15_reg_2029 <= r_buff_val_9_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_15_reg_2029 <= ap_phi_precharge_reg_pp0_iter1_r_window_search_val_15_reg_2029;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_16_reg_2038 <= r_buff_val_8_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_16_reg_2038 <= ap_phi_precharge_reg_pp0_iter1_r_window_search_val_16_reg_2038;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_17_reg_1865 <= r_buff_val_7_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_17_reg_1865 <= ap_phi_precharge_reg_pp0_iter1_r_window_search_val_17_reg_1865;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_18_reg_1874 <= r_buff_val_6_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_18_reg_1874 <= ap_phi_precharge_reg_pp0_iter1_r_window_search_val_18_reg_1874;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_19_reg_1883 <= r_buff_val_5_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_19_reg_1883 <= ap_phi_precharge_reg_pp0_iter1_r_window_search_val_19_reg_1883;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_20_reg_1892 <= r_buff_val_4_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_20_reg_1892 <= ap_phi_precharge_reg_pp0_iter1_r_window_search_val_20_reg_1892;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_21_reg_1901 <= r_buff_val_3_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_21_reg_1901 <= ap_phi_precharge_reg_pp0_iter1_r_window_search_val_21_reg_1901;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_22_reg_1910 <= r_buff_val_2_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_22_reg_1910 <= ap_phi_precharge_reg_pp0_iter1_r_window_search_val_22_reg_1910;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_23_reg_1919 <= r_buff_val_1_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_23_reg_1919 <= ap_phi_precharge_reg_pp0_iter1_r_window_search_val_23_reg_1919;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if (((exitcond5_i_reg_9471 == 1'd0) & (1'd0 == tmp_16_i_reg_9435))) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_24_reg_1928 <= r_buff_val_0_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_r_window_search_val_24_reg_1928 <= ap_phi_precharge_reg_pp0_iter1_r_window_search_val_24_reg_1928;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471))) begin
            ap_phi_precharge_reg_pp0_iter3_l_window_val_10_0_reg_2065 <= l_tmp_10_1_reg_9830;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_l_window_val_10_0_reg_2065 <= ap_phi_precharge_reg_pp0_iter2_l_window_val_10_0_reg_2065;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471))) begin
            ap_phi_precharge_reg_pp0_iter3_l_window_val_11_0_reg_2056 <= l_tmp_11_1_reg_9836;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_l_window_val_11_0_reg_2056 <= ap_phi_precharge_reg_pp0_iter2_l_window_val_11_0_reg_2056;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471))) begin
            ap_phi_precharge_reg_pp0_iter3_l_window_val_12_0_reg_2047 <= l_tmp_12_1_reg_9842;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_l_window_val_12_0_reg_2047 <= ap_phi_precharge_reg_pp0_iter2_l_window_val_12_0_reg_2047;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471))) begin
            ap_phi_precharge_reg_pp0_iter3_l_window_val_8_0_reg_2083 <= l_tmp_8_1_reg_9818;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_l_window_val_8_0_reg_2083 <= ap_phi_precharge_reg_pp0_iter2_l_window_val_8_0_reg_2083;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471))) begin
            ap_phi_precharge_reg_pp0_iter3_l_window_val_9_0_reg_2074 <= l_tmp_9_1_reg_9824;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_l_window_val_9_0_reg_2074 <= ap_phi_precharge_reg_pp0_iter2_l_window_val_9_0_reg_2074;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471))) begin
            ap_phi_precharge_reg_pp0_iter3_r_tmp_12_reg_2092 <= reg_2239;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_r_tmp_12_reg_2092 <= ap_phi_precharge_reg_pp0_iter2_r_tmp_12_reg_2092;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471))) begin
            ap_phi_precharge_reg_pp0_iter3_r_window_search_val_13_reg_2011 <= reg_2233;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_r_window_search_val_13_reg_2011 <= ap_phi_precharge_reg_pp0_iter2_r_window_search_val_13_reg_2011;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471))) begin
            ap_phi_precharge_reg_pp0_iter3_r_window_search_val_14_reg_2020 <= reg_2227;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_r_window_search_val_14_reg_2020 <= ap_phi_precharge_reg_pp0_iter2_r_window_search_val_14_reg_2020;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471))) begin
            ap_phi_precharge_reg_pp0_iter3_r_window_search_val_15_reg_2029 <= reg_2221;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_r_window_search_val_15_reg_2029 <= ap_phi_precharge_reg_pp0_iter2_r_window_search_val_15_reg_2029;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471))) begin
            ap_phi_precharge_reg_pp0_iter3_r_window_search_val_16_reg_2038 <= reg_2215;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_r_window_search_val_16_reg_2038 <= ap_phi_precharge_reg_pp0_iter2_r_window_search_val_16_reg_2038;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2))) begin
        col_assign_reg_1822 <= col_fu_2512_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'd0 == exitcond_fu_2445_p2))) begin
        col_assign_reg_1822 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_249 == 1'b1)) begin
        if ((ap_condition_79 == 1'b1)) begin
            r_tmp_0_1_reg_1833 <= right_data_stream_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            r_tmp_0_1_reg_1833 <= ap_phi_precharge_reg_pp0_iter1_r_tmp_0_1_reg_1833;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == exitcond_fu_2445_p2))) begin
        row_assign_reg_1800 <= row_reg_9329;
    end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == left_rows_V_empty_n) | (1'b0 == left_cols_V_empty_n)))) begin
        row_assign_reg_1800 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        sweep_i_reg_1811 <= sweep_reg_9430;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == exitcond4_i_fu_2298_p2))) begin
        sweep_i_reg_1811 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter8_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        text_sum_1_fu_202 <= text_sum_fu_7796_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == left_rows_V_empty_n) | (1'b0 == left_cols_V_empty_n)))) begin
        text_sum_1_fu_202 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == tmp_113_i_reg_9467) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter8_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter8_or_cond2_i_reg_9762))) begin
        addconv_i_reg_10327 <= addconv_i_fu_7876_p2;
        n_V_reg_10316 <= n_V_fu_7820_p1;
        p_V_reg_10311 <= p_V_fu_7816_p1;
        r_V_3_reg_10322 <= r_V_3_fu_7868_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        ap_phi_precharge_reg_pp0_iter12_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter11_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter12))) begin
        ap_phi_precharge_reg_pp0_iter13_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter12_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter13))) begin
        ap_phi_precharge_reg_pp0_iter14_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter13_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter14))) begin
        ap_phi_precharge_reg_pp0_iter15_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter14_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        ap_phi_precharge_reg_pp0_iter16_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter15_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter16))) begin
        ap_phi_precharge_reg_pp0_iter17_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter16_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter17))) begin
        ap_phi_precharge_reg_pp0_iter18_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter17_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter18))) begin
        ap_phi_precharge_reg_pp0_iter19_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter18_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter19))) begin
        ap_phi_precharge_reg_pp0_iter20_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter19_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter20))) begin
        ap_phi_precharge_reg_pp0_iter21_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter20_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter21))) begin
        ap_phi_precharge_reg_pp0_iter22_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter21_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter22))) begin
        ap_phi_precharge_reg_pp0_iter23_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter22_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        ap_phi_precharge_reg_pp0_iter24_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter23_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter24))) begin
        ap_phi_precharge_reg_pp0_iter25_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter24_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter25))) begin
        ap_phi_precharge_reg_pp0_iter26_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter25_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter26))) begin
        ap_phi_precharge_reg_pp0_iter27_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter26_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter27))) begin
        ap_phi_precharge_reg_pp0_iter28_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter27_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter28))) begin
        ap_phi_precharge_reg_pp0_iter29_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter28_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter29))) begin
        ap_phi_precharge_reg_pp0_iter30_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter29_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter30))) begin
        ap_phi_precharge_reg_pp0_iter31_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter30_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter31))) begin
        ap_phi_precharge_reg_pp0_iter32_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter31_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter32))) begin
        ap_phi_precharge_reg_pp0_iter33_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter32_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter33))) begin
        ap_phi_precharge_reg_pp0_iter34_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter33_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter34))) begin
        ap_phi_precharge_reg_pp0_iter35_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter34_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter35))) begin
        ap_phi_precharge_reg_pp0_iter36_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter35_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter36))) begin
        ap_phi_precharge_reg_pp0_iter37_p_2_i_reg_2162 <= ap_phi_precharge_reg_pp0_iter36_p_2_i_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_block_pp0_stage0_11001 == 1'b0)) begin
        ap_reg_pp0_iter10_exitcond5_i_reg_9471 <= ap_reg_pp0_iter9_exitcond5_i_reg_9471;
        ap_reg_pp0_iter10_or_cond2_i_reg_9762 <= ap_reg_pp0_iter9_or_cond2_i_reg_9762;
        ap_reg_pp0_iter11_exitcond5_i_reg_9471 <= ap_reg_pp0_iter10_exitcond5_i_reg_9471;
        ap_reg_pp0_iter11_gmind2_i_reg_2131 <= gmind2_i_reg_2131;
        ap_reg_pp0_iter11_or_cond2_i_reg_9762 <= ap_reg_pp0_iter10_or_cond2_i_reg_9762;
        ap_reg_pp0_iter11_tmp_57_i_reg_10337 <= tmp_57_i_reg_10337;
        ap_reg_pp0_iter11_tmp_63_i_reg_10346 <= tmp_63_i_reg_10346;
        ap_reg_pp0_iter12_exitcond5_i_reg_9471 <= ap_reg_pp0_iter11_exitcond5_i_reg_9471;
        ap_reg_pp0_iter12_gmind2_i_reg_2131 <= ap_reg_pp0_iter11_gmind2_i_reg_2131;
        ap_reg_pp0_iter12_or_cond2_i_reg_9762 <= ap_reg_pp0_iter11_or_cond2_i_reg_9762;
        ap_reg_pp0_iter12_tmp_57_i_reg_10337 <= ap_reg_pp0_iter11_tmp_57_i_reg_10337;
        ap_reg_pp0_iter12_tmp_63_i_reg_10346 <= ap_reg_pp0_iter11_tmp_63_i_reg_10346;
        ap_reg_pp0_iter13_exitcond5_i_reg_9471 <= ap_reg_pp0_iter12_exitcond5_i_reg_9471;
        ap_reg_pp0_iter13_gmind2_i_reg_2131 <= ap_reg_pp0_iter12_gmind2_i_reg_2131;
        ap_reg_pp0_iter13_or_cond2_i_reg_9762 <= ap_reg_pp0_iter12_or_cond2_i_reg_9762;
        ap_reg_pp0_iter13_tmp_57_i_reg_10337 <= ap_reg_pp0_iter12_tmp_57_i_reg_10337;
        ap_reg_pp0_iter13_tmp_63_i_reg_10346 <= ap_reg_pp0_iter12_tmp_63_i_reg_10346;
        ap_reg_pp0_iter14_exitcond5_i_reg_9471 <= ap_reg_pp0_iter13_exitcond5_i_reg_9471;
        ap_reg_pp0_iter14_gmind2_i_reg_2131 <= ap_reg_pp0_iter13_gmind2_i_reg_2131;
        ap_reg_pp0_iter14_or_cond2_i_reg_9762 <= ap_reg_pp0_iter13_or_cond2_i_reg_9762;
        ap_reg_pp0_iter14_tmp_57_i_reg_10337 <= ap_reg_pp0_iter13_tmp_57_i_reg_10337;
        ap_reg_pp0_iter14_tmp_63_i_reg_10346 <= ap_reg_pp0_iter13_tmp_63_i_reg_10346;
        ap_reg_pp0_iter15_exitcond5_i_reg_9471 <= ap_reg_pp0_iter14_exitcond5_i_reg_9471;
        ap_reg_pp0_iter15_gmind2_i_reg_2131 <= ap_reg_pp0_iter14_gmind2_i_reg_2131;
        ap_reg_pp0_iter15_or_cond2_i_reg_9762 <= ap_reg_pp0_iter14_or_cond2_i_reg_9762;
        ap_reg_pp0_iter15_tmp_57_i_reg_10337 <= ap_reg_pp0_iter14_tmp_57_i_reg_10337;
        ap_reg_pp0_iter15_tmp_63_i_reg_10346 <= ap_reg_pp0_iter14_tmp_63_i_reg_10346;
        ap_reg_pp0_iter16_exitcond5_i_reg_9471 <= ap_reg_pp0_iter15_exitcond5_i_reg_9471;
        ap_reg_pp0_iter16_gmind2_i_reg_2131 <= ap_reg_pp0_iter15_gmind2_i_reg_2131;
        ap_reg_pp0_iter16_or_cond2_i_reg_9762 <= ap_reg_pp0_iter15_or_cond2_i_reg_9762;
        ap_reg_pp0_iter16_tmp_57_i_reg_10337 <= ap_reg_pp0_iter15_tmp_57_i_reg_10337;
        ap_reg_pp0_iter16_tmp_63_i_reg_10346 <= ap_reg_pp0_iter15_tmp_63_i_reg_10346;
        ap_reg_pp0_iter17_exitcond5_i_reg_9471 <= ap_reg_pp0_iter16_exitcond5_i_reg_9471;
        ap_reg_pp0_iter17_gmind2_i_reg_2131 <= ap_reg_pp0_iter16_gmind2_i_reg_2131;
        ap_reg_pp0_iter17_or_cond2_i_reg_9762 <= ap_reg_pp0_iter16_or_cond2_i_reg_9762;
        ap_reg_pp0_iter17_tmp_57_i_reg_10337 <= ap_reg_pp0_iter16_tmp_57_i_reg_10337;
        ap_reg_pp0_iter17_tmp_63_i_reg_10346 <= ap_reg_pp0_iter16_tmp_63_i_reg_10346;
        ap_reg_pp0_iter18_exitcond5_i_reg_9471 <= ap_reg_pp0_iter17_exitcond5_i_reg_9471;
        ap_reg_pp0_iter18_gmind2_i_reg_2131 <= ap_reg_pp0_iter17_gmind2_i_reg_2131;
        ap_reg_pp0_iter18_or_cond2_i_reg_9762 <= ap_reg_pp0_iter17_or_cond2_i_reg_9762;
        ap_reg_pp0_iter18_tmp_57_i_reg_10337 <= ap_reg_pp0_iter17_tmp_57_i_reg_10337;
        ap_reg_pp0_iter18_tmp_63_i_reg_10346 <= ap_reg_pp0_iter17_tmp_63_i_reg_10346;
        ap_reg_pp0_iter19_exitcond5_i_reg_9471 <= ap_reg_pp0_iter18_exitcond5_i_reg_9471;
        ap_reg_pp0_iter19_gmind2_i_reg_2131 <= ap_reg_pp0_iter18_gmind2_i_reg_2131;
        ap_reg_pp0_iter19_or_cond2_i_reg_9762 <= ap_reg_pp0_iter18_or_cond2_i_reg_9762;
        ap_reg_pp0_iter19_tmp_57_i_reg_10337 <= ap_reg_pp0_iter18_tmp_57_i_reg_10337;
        ap_reg_pp0_iter19_tmp_63_i_reg_10346 <= ap_reg_pp0_iter18_tmp_63_i_reg_10346;
        ap_reg_pp0_iter20_exitcond5_i_reg_9471 <= ap_reg_pp0_iter19_exitcond5_i_reg_9471;
        ap_reg_pp0_iter20_gmind2_i_reg_2131 <= ap_reg_pp0_iter19_gmind2_i_reg_2131;
        ap_reg_pp0_iter20_or_cond2_i_reg_9762 <= ap_reg_pp0_iter19_or_cond2_i_reg_9762;
        ap_reg_pp0_iter20_tmp_57_i_reg_10337 <= ap_reg_pp0_iter19_tmp_57_i_reg_10337;
        ap_reg_pp0_iter20_tmp_63_i_reg_10346 <= ap_reg_pp0_iter19_tmp_63_i_reg_10346;
        ap_reg_pp0_iter21_exitcond5_i_reg_9471 <= ap_reg_pp0_iter20_exitcond5_i_reg_9471;
        ap_reg_pp0_iter21_gmind2_i_reg_2131 <= ap_reg_pp0_iter20_gmind2_i_reg_2131;
        ap_reg_pp0_iter21_or_cond2_i_reg_9762 <= ap_reg_pp0_iter20_or_cond2_i_reg_9762;
        ap_reg_pp0_iter21_tmp_57_i_reg_10337 <= ap_reg_pp0_iter20_tmp_57_i_reg_10337;
        ap_reg_pp0_iter21_tmp_63_i_reg_10346 <= ap_reg_pp0_iter20_tmp_63_i_reg_10346;
        ap_reg_pp0_iter22_exitcond5_i_reg_9471 <= ap_reg_pp0_iter21_exitcond5_i_reg_9471;
        ap_reg_pp0_iter22_gmind2_i_reg_2131 <= ap_reg_pp0_iter21_gmind2_i_reg_2131;
        ap_reg_pp0_iter22_or_cond2_i_reg_9762 <= ap_reg_pp0_iter21_or_cond2_i_reg_9762;
        ap_reg_pp0_iter22_tmp_57_i_reg_10337 <= ap_reg_pp0_iter21_tmp_57_i_reg_10337;
        ap_reg_pp0_iter22_tmp_63_i_reg_10346 <= ap_reg_pp0_iter21_tmp_63_i_reg_10346;
        ap_reg_pp0_iter23_exitcond5_i_reg_9471 <= ap_reg_pp0_iter22_exitcond5_i_reg_9471;
        ap_reg_pp0_iter23_gmind2_i_reg_2131 <= ap_reg_pp0_iter22_gmind2_i_reg_2131;
        ap_reg_pp0_iter23_or_cond2_i_reg_9762 <= ap_reg_pp0_iter22_or_cond2_i_reg_9762;
        ap_reg_pp0_iter23_tmp_57_i_reg_10337 <= ap_reg_pp0_iter22_tmp_57_i_reg_10337;
        ap_reg_pp0_iter23_tmp_63_i_reg_10346 <= ap_reg_pp0_iter22_tmp_63_i_reg_10346;
        ap_reg_pp0_iter24_exitcond5_i_reg_9471 <= ap_reg_pp0_iter23_exitcond5_i_reg_9471;
        ap_reg_pp0_iter24_gmind2_i_reg_2131 <= ap_reg_pp0_iter23_gmind2_i_reg_2131;
        ap_reg_pp0_iter24_or_cond2_i_reg_9762 <= ap_reg_pp0_iter23_or_cond2_i_reg_9762;
        ap_reg_pp0_iter24_tmp_57_i_reg_10337 <= ap_reg_pp0_iter23_tmp_57_i_reg_10337;
        ap_reg_pp0_iter24_tmp_63_i_reg_10346 <= ap_reg_pp0_iter23_tmp_63_i_reg_10346;
        ap_reg_pp0_iter25_exitcond5_i_reg_9471 <= ap_reg_pp0_iter24_exitcond5_i_reg_9471;
        ap_reg_pp0_iter25_gmind2_i_reg_2131 <= ap_reg_pp0_iter24_gmind2_i_reg_2131;
        ap_reg_pp0_iter25_or_cond2_i_reg_9762 <= ap_reg_pp0_iter24_or_cond2_i_reg_9762;
        ap_reg_pp0_iter25_tmp_57_i_reg_10337 <= ap_reg_pp0_iter24_tmp_57_i_reg_10337;
        ap_reg_pp0_iter25_tmp_63_i_reg_10346 <= ap_reg_pp0_iter24_tmp_63_i_reg_10346;
        ap_reg_pp0_iter26_exitcond5_i_reg_9471 <= ap_reg_pp0_iter25_exitcond5_i_reg_9471;
        ap_reg_pp0_iter26_gmind2_i_reg_2131 <= ap_reg_pp0_iter25_gmind2_i_reg_2131;
        ap_reg_pp0_iter26_or_cond2_i_reg_9762 <= ap_reg_pp0_iter25_or_cond2_i_reg_9762;
        ap_reg_pp0_iter26_tmp_57_i_reg_10337 <= ap_reg_pp0_iter25_tmp_57_i_reg_10337;
        ap_reg_pp0_iter26_tmp_63_i_reg_10346 <= ap_reg_pp0_iter25_tmp_63_i_reg_10346;
        ap_reg_pp0_iter27_exitcond5_i_reg_9471 <= ap_reg_pp0_iter26_exitcond5_i_reg_9471;
        ap_reg_pp0_iter27_gmind2_i_reg_2131 <= ap_reg_pp0_iter26_gmind2_i_reg_2131;
        ap_reg_pp0_iter27_or_cond2_i_reg_9762 <= ap_reg_pp0_iter26_or_cond2_i_reg_9762;
        ap_reg_pp0_iter27_tmp_57_i_reg_10337 <= ap_reg_pp0_iter26_tmp_57_i_reg_10337;
        ap_reg_pp0_iter27_tmp_63_i_reg_10346 <= ap_reg_pp0_iter26_tmp_63_i_reg_10346;
        ap_reg_pp0_iter28_exitcond5_i_reg_9471 <= ap_reg_pp0_iter27_exitcond5_i_reg_9471;
        ap_reg_pp0_iter28_gmind2_i_reg_2131 <= ap_reg_pp0_iter27_gmind2_i_reg_2131;
        ap_reg_pp0_iter28_or_cond2_i_reg_9762 <= ap_reg_pp0_iter27_or_cond2_i_reg_9762;
        ap_reg_pp0_iter28_tmp_57_i_reg_10337 <= ap_reg_pp0_iter27_tmp_57_i_reg_10337;
        ap_reg_pp0_iter28_tmp_63_i_reg_10346 <= ap_reg_pp0_iter27_tmp_63_i_reg_10346;
        ap_reg_pp0_iter29_exitcond5_i_reg_9471 <= ap_reg_pp0_iter28_exitcond5_i_reg_9471;
        ap_reg_pp0_iter29_gmind2_i_reg_2131 <= ap_reg_pp0_iter28_gmind2_i_reg_2131;
        ap_reg_pp0_iter29_or_cond2_i_reg_9762 <= ap_reg_pp0_iter28_or_cond2_i_reg_9762;
        ap_reg_pp0_iter29_tmp_57_i_reg_10337 <= ap_reg_pp0_iter28_tmp_57_i_reg_10337;
        ap_reg_pp0_iter29_tmp_63_i_reg_10346 <= ap_reg_pp0_iter28_tmp_63_i_reg_10346;
        ap_reg_pp0_iter2_exitcond5_i_reg_9471 <= ap_reg_pp0_iter1_exitcond5_i_reg_9471;
        ap_reg_pp0_iter2_notlhs348_i_reg_9766 <= ap_reg_pp0_iter1_notlhs348_i_reg_9766;
        ap_reg_pp0_iter2_or_cond2_i_reg_9762 <= ap_reg_pp0_iter1_or_cond2_i_reg_9762;
        ap_reg_pp0_iter2_slt1_reg_9771 <= ap_reg_pp0_iter1_slt1_reg_9771;
        ap_reg_pp0_iter2_tmp_20_i_reg_9480 <= ap_reg_pp0_iter1_tmp_20_i_reg_9480;
        ap_reg_pp0_iter2_tmp_21_i_reg_9513[10 : 0] <= ap_reg_pp0_iter1_tmp_21_i_reg_9513[10 : 0];
        ap_reg_pp0_iter2_tmp_29_i_reg_9745 <= ap_reg_pp0_iter1_tmp_29_i_reg_9745;
        ap_reg_pp0_iter30_exitcond5_i_reg_9471 <= ap_reg_pp0_iter29_exitcond5_i_reg_9471;
        ap_reg_pp0_iter30_gmind2_i_reg_2131 <= ap_reg_pp0_iter29_gmind2_i_reg_2131;
        ap_reg_pp0_iter30_or_cond2_i_reg_9762 <= ap_reg_pp0_iter29_or_cond2_i_reg_9762;
        ap_reg_pp0_iter30_tmp_57_i_reg_10337 <= ap_reg_pp0_iter29_tmp_57_i_reg_10337;
        ap_reg_pp0_iter30_tmp_63_i_reg_10346 <= ap_reg_pp0_iter29_tmp_63_i_reg_10346;
        ap_reg_pp0_iter31_exitcond5_i_reg_9471 <= ap_reg_pp0_iter30_exitcond5_i_reg_9471;
        ap_reg_pp0_iter31_gmind2_i_reg_2131 <= ap_reg_pp0_iter30_gmind2_i_reg_2131;
        ap_reg_pp0_iter31_or_cond2_i_reg_9762 <= ap_reg_pp0_iter30_or_cond2_i_reg_9762;
        ap_reg_pp0_iter31_tmp_57_i_reg_10337 <= ap_reg_pp0_iter30_tmp_57_i_reg_10337;
        ap_reg_pp0_iter31_tmp_63_i_reg_10346 <= ap_reg_pp0_iter30_tmp_63_i_reg_10346;
        ap_reg_pp0_iter32_exitcond5_i_reg_9471 <= ap_reg_pp0_iter31_exitcond5_i_reg_9471;
        ap_reg_pp0_iter32_gmind2_i_reg_2131 <= ap_reg_pp0_iter31_gmind2_i_reg_2131;
        ap_reg_pp0_iter32_or_cond2_i_reg_9762 <= ap_reg_pp0_iter31_or_cond2_i_reg_9762;
        ap_reg_pp0_iter32_tmp_57_i_reg_10337 <= ap_reg_pp0_iter31_tmp_57_i_reg_10337;
        ap_reg_pp0_iter32_tmp_63_i_reg_10346 <= ap_reg_pp0_iter31_tmp_63_i_reg_10346;
        ap_reg_pp0_iter33_exitcond5_i_reg_9471 <= ap_reg_pp0_iter32_exitcond5_i_reg_9471;
        ap_reg_pp0_iter33_gmind2_i_reg_2131 <= ap_reg_pp0_iter32_gmind2_i_reg_2131;
        ap_reg_pp0_iter33_or_cond2_i_reg_9762 <= ap_reg_pp0_iter32_or_cond2_i_reg_9762;
        ap_reg_pp0_iter33_tmp_57_i_reg_10337 <= ap_reg_pp0_iter32_tmp_57_i_reg_10337;
        ap_reg_pp0_iter33_tmp_63_i_reg_10346 <= ap_reg_pp0_iter32_tmp_63_i_reg_10346;
        ap_reg_pp0_iter34_exitcond5_i_reg_9471 <= ap_reg_pp0_iter33_exitcond5_i_reg_9471;
        ap_reg_pp0_iter34_gmind2_i_reg_2131 <= ap_reg_pp0_iter33_gmind2_i_reg_2131;
        ap_reg_pp0_iter34_or_cond2_i_reg_9762 <= ap_reg_pp0_iter33_or_cond2_i_reg_9762;
        ap_reg_pp0_iter34_tmp_57_i_reg_10337 <= ap_reg_pp0_iter33_tmp_57_i_reg_10337;
        ap_reg_pp0_iter34_tmp_63_i_reg_10346 <= ap_reg_pp0_iter33_tmp_63_i_reg_10346;
        ap_reg_pp0_iter35_exitcond5_i_reg_9471 <= ap_reg_pp0_iter34_exitcond5_i_reg_9471;
        ap_reg_pp0_iter35_gmind2_i_reg_2131 <= ap_reg_pp0_iter34_gmind2_i_reg_2131;
        ap_reg_pp0_iter35_or_cond2_i_reg_9762 <= ap_reg_pp0_iter34_or_cond2_i_reg_9762;
        ap_reg_pp0_iter35_tmp_57_i_reg_10337 <= ap_reg_pp0_iter34_tmp_57_i_reg_10337;
        ap_reg_pp0_iter35_tmp_63_i_reg_10346 <= ap_reg_pp0_iter34_tmp_63_i_reg_10346;
        ap_reg_pp0_iter36_exitcond5_i_reg_9471 <= ap_reg_pp0_iter35_exitcond5_i_reg_9471;
        ap_reg_pp0_iter36_gmind2_i_reg_2131 <= ap_reg_pp0_iter35_gmind2_i_reg_2131;
        ap_reg_pp0_iter36_or_cond2_i_reg_9762 <= ap_reg_pp0_iter35_or_cond2_i_reg_9762;
        ap_reg_pp0_iter36_tmp_57_i_reg_10337 <= ap_reg_pp0_iter35_tmp_57_i_reg_10337;
        ap_reg_pp0_iter36_tmp_63_i_reg_10346 <= ap_reg_pp0_iter35_tmp_63_i_reg_10346;
        ap_reg_pp0_iter37_or_cond2_i_reg_9762 <= ap_reg_pp0_iter36_or_cond2_i_reg_9762;
        ap_reg_pp0_iter37_tmp_63_i_reg_10346 <= ap_reg_pp0_iter36_tmp_63_i_reg_10346;
        ap_reg_pp0_iter3_exitcond5_i_reg_9471 <= ap_reg_pp0_iter2_exitcond5_i_reg_9471;
        ap_reg_pp0_iter3_notlhs348_i_reg_9766 <= ap_reg_pp0_iter2_notlhs348_i_reg_9766;
        ap_reg_pp0_iter3_or_cond2_i_reg_9762 <= ap_reg_pp0_iter2_or_cond2_i_reg_9762;
        ap_reg_pp0_iter3_slt1_reg_9771 <= ap_reg_pp0_iter2_slt1_reg_9771;
        ap_reg_pp0_iter3_tmp_20_i_reg_9480 <= ap_reg_pp0_iter2_tmp_20_i_reg_9480;
        ap_reg_pp0_iter3_tmp_21_i_reg_9513[10 : 0] <= ap_reg_pp0_iter2_tmp_21_i_reg_9513[10 : 0];
        ap_reg_pp0_iter3_tmp_65_3_i_reg_9888 <= tmp_65_3_i_reg_9888;
        ap_reg_pp0_iter3_tmp_65_4_i_reg_9898 <= tmp_65_4_i_reg_9898;
        ap_reg_pp0_iter3_tmp_65_5_i_reg_9908 <= tmp_65_5_i_reg_9908;
        ap_reg_pp0_iter3_tmp_65_6_i_reg_9918 <= tmp_65_6_i_reg_9918;
        ap_reg_pp0_iter3_tmp_65_7_i_reg_9928 <= tmp_65_7_i_reg_9928;
        ap_reg_pp0_iter3_tmp_84_3_i_reg_9893 <= tmp_84_3_i_reg_9893;
        ap_reg_pp0_iter3_tmp_84_4_i_reg_9903 <= tmp_84_4_i_reg_9903;
        ap_reg_pp0_iter3_tmp_84_5_i_reg_9913 <= tmp_84_5_i_reg_9913;
        ap_reg_pp0_iter3_tmp_84_6_i_reg_9923 <= tmp_84_6_i_reg_9923;
        ap_reg_pp0_iter3_tmp_84_7_i_reg_9933 <= tmp_84_7_i_reg_9933;
        ap_reg_pp0_iter4_exitcond5_i_reg_9471 <= ap_reg_pp0_iter3_exitcond5_i_reg_9471;
        ap_reg_pp0_iter4_notlhs348_i_reg_9766 <= ap_reg_pp0_iter3_notlhs348_i_reg_9766;
        ap_reg_pp0_iter4_or_cond2_i_reg_9762 <= ap_reg_pp0_iter3_or_cond2_i_reg_9762;
        ap_reg_pp0_iter4_slt1_reg_9771 <= ap_reg_pp0_iter3_slt1_reg_9771;
        ap_reg_pp0_iter4_tmp_21_i_reg_9513[10 : 0] <= ap_reg_pp0_iter3_tmp_21_i_reg_9513[10 : 0];
        ap_reg_pp0_iter4_tmp_65_10_i_reg_10003 <= tmp_65_10_i_reg_10003;
        ap_reg_pp0_iter4_tmp_65_11_i_reg_10013 <= tmp_65_11_i_reg_10013;
        ap_reg_pp0_iter4_tmp_65_5_i_reg_9908 <= ap_reg_pp0_iter3_tmp_65_5_i_reg_9908;
        ap_reg_pp0_iter4_tmp_65_6_i_reg_9918 <= ap_reg_pp0_iter3_tmp_65_6_i_reg_9918;
        ap_reg_pp0_iter4_tmp_65_7_i_reg_9928 <= ap_reg_pp0_iter3_tmp_65_7_i_reg_9928;
        ap_reg_pp0_iter4_tmp_65_8_i_reg_9973 <= tmp_65_8_i_reg_9973;
        ap_reg_pp0_iter4_tmp_65_9_i_reg_9983 <= tmp_65_9_i_reg_9983;
        ap_reg_pp0_iter4_tmp_65_i_reg_9993 <= tmp_65_i_reg_9993;
        ap_reg_pp0_iter4_tmp_84_10_i_reg_10008 <= tmp_84_10_i_reg_10008;
        ap_reg_pp0_iter4_tmp_84_11_i_reg_10018 <= tmp_84_11_i_reg_10018;
        ap_reg_pp0_iter4_tmp_84_5_i_reg_9913 <= ap_reg_pp0_iter3_tmp_84_5_i_reg_9913;
        ap_reg_pp0_iter4_tmp_84_6_i_reg_9923 <= ap_reg_pp0_iter3_tmp_84_6_i_reg_9923;
        ap_reg_pp0_iter4_tmp_84_7_i_reg_9933 <= ap_reg_pp0_iter3_tmp_84_7_i_reg_9933;
        ap_reg_pp0_iter4_tmp_84_8_i_reg_9978 <= tmp_84_8_i_reg_9978;
        ap_reg_pp0_iter4_tmp_84_9_i_reg_9988 <= tmp_84_9_i_reg_9988;
        ap_reg_pp0_iter4_tmp_84_i_79_reg_9998 <= tmp_84_i_79_reg_9998;
        ap_reg_pp0_iter5_exitcond5_i_reg_9471 <= ap_reg_pp0_iter4_exitcond5_i_reg_9471;
        ap_reg_pp0_iter5_minsad_addr_reg_10063 <= minsad_addr_reg_10063;
        ap_reg_pp0_iter5_notlhs348_i_reg_9766 <= ap_reg_pp0_iter4_notlhs348_i_reg_9766;
        ap_reg_pp0_iter5_or_cond2_i_reg_9762 <= ap_reg_pp0_iter4_or_cond2_i_reg_9762;
        ap_reg_pp0_iter5_sad_0_reg_10038 <= sad_0_reg_10038;
        ap_reg_pp0_iter5_sad_1_reg_10051 <= sad_1_reg_10051;
        ap_reg_pp0_iter5_slt1_reg_9771 <= ap_reg_pp0_iter4_slt1_reg_9771;
        ap_reg_pp0_iter5_tmp_21_i_reg_9513[10 : 0] <= ap_reg_pp0_iter4_tmp_21_i_reg_9513[10 : 0];
        ap_reg_pp0_iter5_tmp_65_10_i_reg_10003 <= ap_reg_pp0_iter4_tmp_65_10_i_reg_10003;
        ap_reg_pp0_iter5_tmp_65_11_i_reg_10013 <= ap_reg_pp0_iter4_tmp_65_11_i_reg_10013;
        ap_reg_pp0_iter5_tmp_65_7_i_reg_9928 <= ap_reg_pp0_iter4_tmp_65_7_i_reg_9928;
        ap_reg_pp0_iter5_tmp_65_8_i_reg_9973 <= ap_reg_pp0_iter4_tmp_65_8_i_reg_9973;
        ap_reg_pp0_iter5_tmp_65_9_i_reg_9983 <= ap_reg_pp0_iter4_tmp_65_9_i_reg_9983;
        ap_reg_pp0_iter5_tmp_65_i_reg_9993 <= ap_reg_pp0_iter4_tmp_65_i_reg_9993;
        ap_reg_pp0_iter5_tmp_84_10_i_reg_10008 <= ap_reg_pp0_iter4_tmp_84_10_i_reg_10008;
        ap_reg_pp0_iter5_tmp_84_11_i_reg_10018 <= ap_reg_pp0_iter4_tmp_84_11_i_reg_10018;
        ap_reg_pp0_iter5_tmp_84_7_i_reg_9933 <= ap_reg_pp0_iter4_tmp_84_7_i_reg_9933;
        ap_reg_pp0_iter5_tmp_84_8_i_reg_9978 <= ap_reg_pp0_iter4_tmp_84_8_i_reg_9978;
        ap_reg_pp0_iter5_tmp_84_9_i_reg_9988 <= ap_reg_pp0_iter4_tmp_84_9_i_reg_9988;
        ap_reg_pp0_iter5_tmp_84_i_79_reg_9998 <= ap_reg_pp0_iter4_tmp_84_i_79_reg_9998;
        ap_reg_pp0_iter6_exitcond5_i_reg_9471 <= ap_reg_pp0_iter5_exitcond5_i_reg_9471;
        ap_reg_pp0_iter6_gskip_val_3_reg_10074 <= gskip_val_3_reg_10074;
        ap_reg_pp0_iter6_minsad_addr_reg_10063 <= ap_reg_pp0_iter5_minsad_addr_reg_10063;
        ap_reg_pp0_iter6_notlhs348_i_reg_9766 <= ap_reg_pp0_iter5_notlhs348_i_reg_9766;
        ap_reg_pp0_iter6_or_cond2_i_reg_9762 <= ap_reg_pp0_iter5_or_cond2_i_reg_9762;
        ap_reg_pp0_iter6_sad_0_reg_10038 <= ap_reg_pp0_iter5_sad_0_reg_10038;
        ap_reg_pp0_iter6_sad_1_reg_10051 <= ap_reg_pp0_iter5_sad_1_reg_10051;
        ap_reg_pp0_iter6_slt1_reg_9771 <= ap_reg_pp0_iter5_slt1_reg_9771;
        ap_reg_pp0_iter6_tmp_102_reg_10104 <= tmp_102_reg_10104;
        ap_reg_pp0_iter6_tmp_37_i_reg_10082 <= tmp_37_i_reg_10082;
        ap_reg_pp0_iter6_tmp_38_i_reg_10095 <= tmp_38_i_reg_10095;
        ap_reg_pp0_iter6_tmp_65_10_i_reg_10003 <= ap_reg_pp0_iter5_tmp_65_10_i_reg_10003;
        ap_reg_pp0_iter6_tmp_65_11_i_reg_10013 <= ap_reg_pp0_iter5_tmp_65_11_i_reg_10013;
        ap_reg_pp0_iter6_tmp_65_9_i_reg_9983 <= ap_reg_pp0_iter5_tmp_65_9_i_reg_9983;
        ap_reg_pp0_iter6_tmp_65_i_reg_9993 <= ap_reg_pp0_iter5_tmp_65_i_reg_9993;
        ap_reg_pp0_iter6_tmp_84_10_i_reg_10008 <= ap_reg_pp0_iter5_tmp_84_10_i_reg_10008;
        ap_reg_pp0_iter6_tmp_84_11_i_reg_10018 <= ap_reg_pp0_iter5_tmp_84_11_i_reg_10018;
        ap_reg_pp0_iter6_tmp_84_9_i_reg_9988 <= ap_reg_pp0_iter5_tmp_84_9_i_reg_9988;
        ap_reg_pp0_iter6_tmp_84_i_79_reg_9998 <= ap_reg_pp0_iter5_tmp_84_i_79_reg_9998;
        ap_reg_pp0_iter6_tmp_98_reg_10115 <= tmp_98_reg_10115;
        ap_reg_pp0_iter6_v1_reg_10089 <= v1_reg_10089;
        ap_reg_pp0_iter7_edge_addr_reg_10150 <= edge_addr_reg_10150;
        ap_reg_pp0_iter7_exitcond5_i_reg_9471 <= ap_reg_pp0_iter6_exitcond5_i_reg_9471;
        ap_reg_pp0_iter7_gskip_val_3_reg_10074 <= ap_reg_pp0_iter6_gskip_val_3_reg_10074;
        ap_reg_pp0_iter7_mind_addr_reg_10126 <= mind_addr_reg_10126;
        ap_reg_pp0_iter7_minsad_addr_reg_10063 <= ap_reg_pp0_iter6_minsad_addr_reg_10063;
        ap_reg_pp0_iter7_minsad_n_addr_reg_10162 <= minsad_n_addr_reg_10162;
        ap_reg_pp0_iter7_minsad_p_addr_reg_10156 <= minsad_p_addr_reg_10156;
        ap_reg_pp0_iter7_notlhs348_i_reg_9766 <= ap_reg_pp0_iter6_notlhs348_i_reg_9766;
        ap_reg_pp0_iter7_or_cond2_i_reg_9762 <= ap_reg_pp0_iter6_or_cond2_i_reg_9762;
        ap_reg_pp0_iter7_sad_0_reg_10038 <= ap_reg_pp0_iter6_sad_0_reg_10038;
        ap_reg_pp0_iter7_sad_1_reg_10051 <= ap_reg_pp0_iter6_sad_1_reg_10051;
        ap_reg_pp0_iter7_skip_addr_reg_10132 <= skip_addr_reg_10132;
        ap_reg_pp0_iter7_skip_val_addr_reg_10138 <= skip_val_addr_reg_10138;
        ap_reg_pp0_iter7_slt1_reg_9771 <= ap_reg_pp0_iter6_slt1_reg_9771;
        ap_reg_pp0_iter7_tmp_37_i_reg_10082 <= ap_reg_pp0_iter6_tmp_37_i_reg_10082;
        ap_reg_pp0_iter7_tmp_38_i_reg_10095 <= ap_reg_pp0_iter6_tmp_38_i_reg_10095;
        ap_reg_pp0_iter7_tmp_65_10_i_reg_10003 <= ap_reg_pp0_iter6_tmp_65_10_i_reg_10003;
        ap_reg_pp0_iter7_tmp_65_11_i_reg_10013 <= ap_reg_pp0_iter6_tmp_65_11_i_reg_10013;
        ap_reg_pp0_iter7_tmp_84_10_i_reg_10008 <= ap_reg_pp0_iter6_tmp_84_10_i_reg_10008;
        ap_reg_pp0_iter7_tmp_84_11_i_reg_10018 <= ap_reg_pp0_iter6_tmp_84_11_i_reg_10018;
        ap_reg_pp0_iter7_v1_reg_10089 <= ap_reg_pp0_iter6_v1_reg_10089;
        ap_reg_pp0_iter8_exitcond5_i_reg_9471 <= ap_reg_pp0_iter7_exitcond5_i_reg_9471;
        ap_reg_pp0_iter8_gmind_reg_10193 <= gmind_reg_10193;
        ap_reg_pp0_iter8_gskip_val_3_reg_10074 <= ap_reg_pp0_iter7_gskip_val_3_reg_10074;
        ap_reg_pp0_iter8_mind_addr_reg_10126 <= ap_reg_pp0_iter7_mind_addr_reg_10126;
        ap_reg_pp0_iter8_minsad_addr_reg_10063 <= ap_reg_pp0_iter7_minsad_addr_reg_10063;
        ap_reg_pp0_iter8_minsad_n_addr_reg_10162 <= ap_reg_pp0_iter7_minsad_n_addr_reg_10162;
        ap_reg_pp0_iter8_minsad_p_addr_reg_10156 <= ap_reg_pp0_iter7_minsad_p_addr_reg_10156;
        ap_reg_pp0_iter8_notlhs348_i_reg_9766 <= ap_reg_pp0_iter7_notlhs348_i_reg_9766;
        ap_reg_pp0_iter8_or_cond2_i_reg_9762 <= ap_reg_pp0_iter7_or_cond2_i_reg_9762;
        ap_reg_pp0_iter8_skip_addr_reg_10132 <= ap_reg_pp0_iter7_skip_addr_reg_10132;
        ap_reg_pp0_iter8_skip_val_addr_reg_10138 <= ap_reg_pp0_iter7_skip_val_addr_reg_10138;
        ap_reg_pp0_iter8_slt1_reg_9771 <= ap_reg_pp0_iter7_slt1_reg_9771;
        ap_reg_pp0_iter8_tmp_38_i_reg_10095 <= ap_reg_pp0_iter7_tmp_38_i_reg_10095;
        ap_reg_pp0_iter8_v1_reg_10089 <= ap_reg_pp0_iter7_v1_reg_10089;
        ap_reg_pp0_iter9_exitcond5_i_reg_9471 <= ap_reg_pp0_iter8_exitcond5_i_reg_9471;
        ap_reg_pp0_iter9_mind_addr_reg_10126 <= ap_reg_pp0_iter8_mind_addr_reg_10126;
        ap_reg_pp0_iter9_notlhs348_i_reg_9766 <= ap_reg_pp0_iter8_notlhs348_i_reg_9766;
        ap_reg_pp0_iter9_or_cond2_i_reg_9762 <= ap_reg_pp0_iter8_or_cond2_i_reg_9762;
        ap_reg_pp0_iter9_skip_addr_reg_10132 <= ap_reg_pp0_iter8_skip_addr_reg_10132;
        ap_reg_pp0_iter9_skip_val_addr_reg_10138 <= ap_reg_pp0_iter8_skip_val_addr_reg_10138;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        ap_reg_pp0_iter1_exitcond5_i_reg_9471 <= exitcond5_i_reg_9471;
        ap_reg_pp0_iter1_l_buff_val_0_addr_reg_9526 <= l_buff_val_0_addr_reg_9526;
        ap_reg_pp0_iter1_notlhs348_i_reg_9766 <= notlhs348_i_reg_9766;
        ap_reg_pp0_iter1_or_cond2_i_reg_9762 <= or_cond2_i_reg_9762;
        ap_reg_pp0_iter1_slt1_reg_9771 <= slt1_reg_9771;
        ap_reg_pp0_iter1_tmp_20_i_reg_9480 <= tmp_20_i_reg_9480;
        ap_reg_pp0_iter1_tmp_21_i_reg_9513[10 : 0] <= tmp_21_i_reg_9513[10 : 0];
        ap_reg_pp0_iter1_tmp_29_i_reg_9745 <= tmp_29_i_reg_9745;
        exitcond5_i_reg_9471 <= exitcond5_i_fu_2507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471))) begin
        b_sum_0_3_i_reg_9938 <= b_sum_0_3_i_fu_3641_p2;
        r_0_i_i1_0_4_i_reg_9943 <= r_0_i_i1_0_4_i_fu_3675_p3;
        tmp5_reg_9948 <= tmp5_fu_3813_p2;
        tmp_31_i_reg_9863 <= tmp_31_i_fu_2790_p2;
        tmp_65_1_i_reg_9868 <= tmp_65_1_i_fu_2834_p3;
        tmp_65_2_i_reg_9878 <= tmp_65_2_i_fu_2929_p3;
        tmp_65_3_i_reg_9888 <= tmp_65_3_i_fu_3024_p3;
        tmp_65_4_i_reg_9898 <= tmp_65_4_i_fu_3119_p3;
        tmp_65_5_i_reg_9908 <= tmp_65_5_i_fu_3214_p3;
        tmp_65_6_i_reg_9918 <= tmp_65_6_i_fu_3309_p3;
        tmp_65_7_i_reg_9928 <= tmp_65_7_i_fu_3404_p3;
        tmp_84_1_i_reg_9873 <= tmp_84_1_i_fu_2883_p3;
        tmp_84_2_i_reg_9883 <= tmp_84_2_i_fu_2978_p3;
        tmp_84_3_i_reg_9893 <= tmp_84_3_i_fu_3073_p3;
        tmp_84_4_i_reg_9903 <= tmp_84_4_i_fu_3168_p3;
        tmp_84_5_i_reg_9913 <= tmp_84_5_i_fu_3263_p3;
        tmp_84_6_i_reg_9923 <= tmp_84_6_i_fu_3358_p3;
        tmp_84_7_i_reg_9933 <= tmp_84_7_i_fu_3453_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond5_i_reg_9471) & (1'd0 == ap_reg_pp0_iter2_tmp_20_i_reg_9480))) begin
        b_sum_1_11_i_reg_10028 <= b_sum_1_11_i_fu_6101_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'd0 == ap_reg_pp0_iter1_tmp_20_i_reg_9480))) begin
        b_sum_1_3_i_reg_9953 <= b_sum_1_3_i_fu_3999_p2;
        r_0_i_i1_1_4_i_reg_9958 <= r_0_i_i1_1_4_i_fu_4033_p3;
        tmp13_reg_9963 <= tmp13_fu_4171_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter5_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter5_or_cond2_i_reg_9762))) begin
        edge_addr_reg_10150 <= ap_reg_pp0_iter5_tmp_21_i_reg_9513;
        edge_neighbor_addr_reg_10144 <= ap_reg_pp0_iter5_tmp_21_i_reg_9513;
        mind_addr_reg_10126 <= ap_reg_pp0_iter5_tmp_21_i_reg_9513;
        minsad_n_addr_reg_10162 <= ap_reg_pp0_iter5_tmp_21_i_reg_9513;
        minsad_p_addr_reg_10156 <= ap_reg_pp0_iter5_tmp_21_i_reg_9513;
        skip_addr_reg_10132 <= ap_reg_pp0_iter5_tmp_21_i_reg_9513;
        skip_val_addr_reg_10138 <= ap_reg_pp0_iter5_tmp_21_i_reg_9513;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter7_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter7_or_cond2_i_reg_9762) & (1'd0 == ap_reg_pp0_iter7_tmp_38_i_reg_10095))) begin
        gedge_2_reg_10276 <= gedge_2_fu_7700_p3;
        gminsad_n_1_reg_10281 <= gminsad_n_1_fu_7706_p3;
        gskip_3_ph_i_reg_10266 <= gskip_3_ph_i_fu_7670_p3;
        gskip_val_3_ph_i_reg_10271 <= gskip_val_3_ph_i_fu_7693_p3;
        tmp_44_cast_i_reg_10261[3 : 0] <= tmp_44_cast_i_fu_7563_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        gmind2_i_reg_2131 <= ap_phi_precharge_reg_pp0_iter10_gmind2_i_reg_2131;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter6_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter6_or_cond2_i_reg_9762))) begin
        gmind_reg_10193 <= gmind_fu_7343_p3;
        gskip_val_4_reg_10209 <= gskip_val_4_fu_7357_p3;
        gskip_val_reg_10198 <= gskip_val_fu_7350_p3;
        tmp_36_i_reg_10215 <= tmp_36_i_fu_7364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter7_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter7_or_cond2_i_reg_9762))) begin
        gminsad_n_reg_10256 <= gminsad_n_fu_7540_p3;
        gminsad_p_reg_10251 <= gminsad_p_fu_7522_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter4_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter4_or_cond2_i_reg_9762))) begin
        gskip_val_3_reg_10074 <= gskip_val_3_fu_7168_p3;
        tmp_37_i_reg_10082 <= tmp_37_i_fu_7175_p2;
        tmp_38_i_reg_10095 <= tmp_38_i_fu_7185_p2;
        v1_reg_10089 <= v1_fu_7179_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == exitcond4_i_fu_2298_p2))) begin
        icmp3_reg_9373 <= icmp3_fu_2376_p2;
        icmp6_reg_9391 <= icmp6_fu_2404_p2;
        icmp_reg_9361 <= icmp_fu_2354_p2;
        notlhs_i_reg_9350 <= notlhs_i_fu_2333_p2;
        rev_reg_9421 <= rev_fu_2439_p2;
        tmp_10_i_reg_9334 <= tmp_10_i_fu_2309_p2;
        tmp_11_i_reg_9340 <= tmp_11_i_fu_2315_p2;
        tmp_13_i_reg_9345 <= tmp_13_i_fu_2327_p2;
        tmp_48_10_i_reg_9415 <= tmp_48_10_i_fu_2428_p2;
        tmp_48_1_i_reg_9355 <= tmp_48_1_i_fu_2338_p2;
        tmp_48_3_i_reg_9367 <= tmp_48_3_i_fu_2360_p2;
        tmp_48_5_i_reg_9379 <= tmp_48_5_i_fu_2382_p2;
        tmp_48_6_i_reg_9409 <= tmp_48_6_i_fu_2422_p2;
        tmp_48_7_i_reg_9385 <= tmp_48_7_i_fu_2388_p2;
        tmp_48_9_i_reg_9397 <= tmp_48_9_i_fu_2410_p2;
        tmp_48_i_reg_9403 <= tmp_48_i_fu_2416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond5_i_fu_2507_p2))) begin
        l_buff_val_0_addr_reg_9526 <= tmp_21_i_fu_2524_p1;
        l_buff_val_10_addr_reg_9586 <= tmp_21_i_fu_2524_p1;
        l_buff_val_11_addr_reg_9592 <= tmp_21_i_fu_2524_p1;
        l_buff_val_12_addr_reg_9598 <= tmp_21_i_fu_2524_p1;
        l_buff_val_1_addr_reg_9532 <= tmp_21_i_fu_2524_p1;
        l_buff_val_2_addr_reg_9538 <= tmp_21_i_fu_2524_p1;
        l_buff_val_3_addr_reg_9544 <= tmp_21_i_fu_2524_p1;
        l_buff_val_4_addr_reg_9550 <= tmp_21_i_fu_2524_p1;
        l_buff_val_5_addr_reg_9556 <= tmp_21_i_fu_2524_p1;
        l_buff_val_6_addr_reg_9562 <= tmp_21_i_fu_2524_p1;
        l_buff_val_7_addr_reg_9568 <= tmp_21_i_fu_2524_p1;
        l_buff_val_8_addr_reg_9574 <= tmp_21_i_fu_2524_p1;
        l_buff_val_9_addr_reg_9580 <= tmp_21_i_fu_2524_p1;
        or_cond2_i_reg_9762 <= or_cond2_i_fu_2629_p2;
        tmp_20_i_reg_9480 <= tmp_20_i_fu_2518_p2;
        tmp_21_i_reg_9513[10 : 0] <= tmp_21_i_fu_2524_p1[10 : 0];
        tmp_29_i_reg_9745 <= tmp_29_i_fu_2617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_tmp_10_1_reg_9830 <= l_buff_val_9_q0;
        l_tmp_11_1_reg_9836 <= l_buff_val_10_q0;
        l_tmp_12_1_reg_9842 <= l_buff_val_11_q0;
        l_tmp_1_1_reg_9776 <= l_buff_val_0_q0;
        l_tmp_2_1_reg_9782 <= l_buff_val_1_q0;
        l_tmp_3_1_reg_9788 <= l_buff_val_2_q0;
        l_tmp_4_1_reg_9794 <= l_buff_val_3_q0;
        l_tmp_5_1_reg_9800 <= l_buff_val_4_q0;
        l_tmp_6_1_reg_9806 <= l_buff_val_5_q0;
        l_tmp_7_1_reg_9812 <= l_buff_val_6_q0;
        l_tmp_8_1_reg_9818 <= l_buff_val_7_q0;
        l_tmp_9_1_reg_9824 <= l_buff_val_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        l_window_val_0_10_fu_242 <= l_window_val_0_9_fu_238;
        l_window_val_0_11_fu_246 <= l_window_val_0_10_fu_242;
        l_window_val_0_12_1_fu_254 <= l_window_val_0_12_fu_250;
        l_window_val_0_12_fu_250 <= l_window_val_0_11_fu_246;
        l_window_val_0_1_fu_206 <= l_window_val_0_0_phi_fu_2004_p4;
        l_window_val_0_2_fu_210 <= l_window_val_0_1_fu_206;
        l_window_val_0_3_fu_214 <= l_window_val_0_2_fu_210;
        l_window_val_0_4_fu_218 <= l_window_val_0_3_fu_214;
        l_window_val_0_5_fu_222 <= l_window_val_0_4_fu_218;
        l_window_val_0_6_fu_226 <= l_window_val_0_5_fu_222;
        l_window_val_0_7_fu_230 <= l_window_val_0_6_fu_226;
        l_window_val_0_8_fu_234 <= l_window_val_0_7_fu_230;
        l_window_val_0_9_fu_238 <= l_window_val_0_8_fu_234;
        l_window_val_1_10_fu_294 <= l_window_val_1_9_fu_290;
        l_window_val_1_11_fu_298 <= l_window_val_1_10_fu_294;
        l_window_val_1_12_1_fu_306 <= l_window_val_1_12_fu_302;
        l_window_val_1_12_fu_302 <= l_window_val_1_11_fu_298;
        l_window_val_1_1_fu_258 <= l_window_val_1_0_phi_fu_1995_p4;
        l_window_val_1_2_fu_262 <= l_window_val_1_1_fu_258;
        l_window_val_1_3_fu_266 <= l_window_val_1_2_fu_262;
        l_window_val_1_4_fu_270 <= l_window_val_1_3_fu_266;
        l_window_val_1_5_fu_274 <= l_window_val_1_4_fu_270;
        l_window_val_1_6_fu_278 <= l_window_val_1_5_fu_274;
        l_window_val_1_7_fu_282 <= l_window_val_1_6_fu_278;
        l_window_val_1_8_fu_286 <= l_window_val_1_7_fu_282;
        l_window_val_1_9_fu_290 <= l_window_val_1_8_fu_286;
        l_window_val_2_10_fu_346 <= l_window_val_2_9_fu_342;
        l_window_val_2_11_fu_350 <= l_window_val_2_10_fu_346;
        l_window_val_2_12_1_fu_358 <= l_window_val_2_12_fu_354;
        l_window_val_2_12_fu_354 <= l_window_val_2_11_fu_350;
        l_window_val_2_1_fu_310 <= l_window_val_2_0_phi_fu_1986_p4;
        l_window_val_2_2_fu_314 <= l_window_val_2_1_fu_310;
        l_window_val_2_3_fu_318 <= l_window_val_2_2_fu_314;
        l_window_val_2_4_fu_322 <= l_window_val_2_3_fu_318;
        l_window_val_2_5_fu_326 <= l_window_val_2_4_fu_322;
        l_window_val_2_6_fu_330 <= l_window_val_2_5_fu_326;
        l_window_val_2_7_fu_334 <= l_window_val_2_6_fu_330;
        l_window_val_2_8_fu_338 <= l_window_val_2_7_fu_334;
        l_window_val_2_9_fu_342 <= l_window_val_2_8_fu_338;
        l_window_val_3_10_fu_398 <= l_window_val_3_9_fu_394;
        l_window_val_3_11_fu_402 <= l_window_val_3_10_fu_398;
        l_window_val_3_12_1_fu_410 <= l_window_val_3_12_fu_406;
        l_window_val_3_12_fu_406 <= l_window_val_3_11_fu_402;
        l_window_val_3_1_fu_362 <= l_window_val_3_0_phi_fu_1977_p4;
        l_window_val_3_2_fu_366 <= l_window_val_3_1_fu_362;
        l_window_val_3_3_fu_370 <= l_window_val_3_2_fu_366;
        l_window_val_3_4_fu_374 <= l_window_val_3_3_fu_370;
        l_window_val_3_5_fu_378 <= l_window_val_3_4_fu_374;
        l_window_val_3_6_fu_382 <= l_window_val_3_5_fu_378;
        l_window_val_3_7_fu_386 <= l_window_val_3_6_fu_382;
        l_window_val_3_8_fu_390 <= l_window_val_3_7_fu_386;
        l_window_val_3_9_fu_394 <= l_window_val_3_8_fu_390;
        l_window_val_4_10_fu_450 <= l_window_val_4_9_fu_446;
        l_window_val_4_11_fu_454 <= l_window_val_4_10_fu_450;
        l_window_val_4_12_1_fu_462 <= l_window_val_4_12_fu_458;
        l_window_val_4_12_fu_458 <= l_window_val_4_11_fu_454;
        l_window_val_4_1_fu_414 <= l_window_val_4_0_phi_fu_1968_p4;
        l_window_val_4_2_fu_418 <= l_window_val_4_1_fu_414;
        l_window_val_4_3_fu_422 <= l_window_val_4_2_fu_418;
        l_window_val_4_4_fu_426 <= l_window_val_4_3_fu_422;
        l_window_val_4_5_fu_430 <= l_window_val_4_4_fu_426;
        l_window_val_4_6_fu_434 <= l_window_val_4_5_fu_430;
        l_window_val_4_7_fu_438 <= l_window_val_4_6_fu_434;
        l_window_val_4_8_fu_442 <= l_window_val_4_7_fu_438;
        l_window_val_4_9_fu_446 <= l_window_val_4_8_fu_442;
        l_window_val_5_10_fu_502 <= l_window_val_5_9_fu_498;
        l_window_val_5_11_fu_506 <= l_window_val_5_10_fu_502;
        l_window_val_5_12_1_fu_514 <= l_window_val_5_12_fu_510;
        l_window_val_5_12_fu_510 <= l_window_val_5_11_fu_506;
        l_window_val_5_1_fu_466 <= l_window_val_5_0_phi_fu_1959_p4;
        l_window_val_5_2_fu_470 <= l_window_val_5_1_fu_466;
        l_window_val_5_3_fu_474 <= l_window_val_5_2_fu_470;
        l_window_val_5_4_fu_478 <= l_window_val_5_3_fu_474;
        l_window_val_5_5_fu_482 <= l_window_val_5_4_fu_478;
        l_window_val_5_6_fu_486 <= l_window_val_5_5_fu_482;
        l_window_val_5_7_fu_490 <= l_window_val_5_6_fu_486;
        l_window_val_5_8_fu_494 <= l_window_val_5_7_fu_490;
        l_window_val_5_9_fu_498 <= l_window_val_5_8_fu_494;
        l_window_val_6_10_fu_554 <= l_window_val_6_9_fu_550;
        l_window_val_6_11_fu_558 <= l_window_val_6_10_fu_554;
        l_window_val_6_12_1_fu_566 <= l_window_val_6_12_fu_562;
        l_window_val_6_12_fu_562 <= l_window_val_6_11_fu_558;
        l_window_val_6_1_fu_518 <= l_window_val_6_0_phi_fu_1950_p4;
        l_window_val_6_2_fu_522 <= l_window_val_6_1_fu_518;
        l_window_val_6_3_fu_526 <= l_window_val_6_2_fu_522;
        l_window_val_6_4_fu_530 <= l_window_val_6_3_fu_526;
        l_window_val_6_5_fu_534 <= l_window_val_6_4_fu_530;
        l_window_val_6_6_fu_538 <= l_window_val_6_5_fu_534;
        l_window_val_6_7_fu_542 <= l_window_val_6_6_fu_538;
        l_window_val_6_8_fu_546 <= l_window_val_6_7_fu_542;
        l_window_val_6_9_fu_550 <= l_window_val_6_8_fu_546;
        l_window_val_7_10_fu_606 <= l_window_val_7_9_fu_602;
        l_window_val_7_11_fu_610 <= l_window_val_7_10_fu_606;
        l_window_val_7_12_1_fu_618 <= l_window_val_7_12_fu_614;
        l_window_val_7_12_fu_614 <= l_window_val_7_11_fu_610;
        l_window_val_7_1_fu_570 <= l_window_val_7_0_phi_fu_1941_p4;
        l_window_val_7_2_fu_574 <= l_window_val_7_1_fu_570;
        l_window_val_7_3_fu_578 <= l_window_val_7_2_fu_574;
        l_window_val_7_4_fu_582 <= l_window_val_7_3_fu_578;
        l_window_val_7_5_fu_586 <= l_window_val_7_4_fu_582;
        l_window_val_7_6_fu_590 <= l_window_val_7_5_fu_586;
        l_window_val_7_7_fu_594 <= l_window_val_7_6_fu_590;
        l_window_val_7_8_fu_598 <= l_window_val_7_7_fu_594;
        l_window_val_7_9_fu_602 <= l_window_val_7_8_fu_598;
        r_window_search_val_1_fu_886 <= r_window_search_val_23_phi_fu_1922_p4;
        r_window_search_val_2_fu_890 <= r_window_search_val_22_phi_fu_1913_p4;
        r_window_search_val_3_fu_894 <= r_window_search_val_21_phi_fu_1904_p4;
        r_window_search_val_4_fu_898 <= r_window_search_val_20_phi_fu_1895_p4;
        r_window_search_val_5_fu_902 <= r_window_search_val_19_phi_fu_1886_p4;
        r_window_search_val_6_fu_906 <= r_window_search_val_18_phi_fu_1877_p4;
        r_window_search_val_7_fu_910 <= r_window_search_val_17_phi_fu_1868_p4;
        r_window_search_val_s_fu_882 <= r_window_search_val_24_phi_fu_1931_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        l_window_val_10_10_fu_762 <= l_window_val_10_9_fu_758;
        l_window_val_10_11_fu_766 <= l_window_val_10_10_fu_762;
        l_window_val_10_12_1_fu_774 <= l_window_val_10_12_fu_770;
        l_window_val_10_12_fu_770 <= l_window_val_10_11_fu_766;
        l_window_val_10_1_fu_726 <= ap_phi_precharge_reg_pp0_iter3_l_window_val_10_0_reg_2065;
        l_window_val_10_2_fu_730 <= l_window_val_10_1_fu_726;
        l_window_val_10_3_fu_734 <= l_window_val_10_2_fu_730;
        l_window_val_10_4_fu_738 <= l_window_val_10_3_fu_734;
        l_window_val_10_5_fu_742 <= l_window_val_10_4_fu_738;
        l_window_val_10_6_fu_746 <= l_window_val_10_5_fu_742;
        l_window_val_10_7_fu_750 <= l_window_val_10_6_fu_746;
        l_window_val_10_8_fu_754 <= l_window_val_10_7_fu_750;
        l_window_val_10_9_fu_758 <= l_window_val_10_8_fu_754;
        l_window_val_11_10_fu_814 <= l_window_val_11_9_fu_810;
        l_window_val_11_11_fu_818 <= l_window_val_11_10_fu_814;
        l_window_val_11_12_1_fu_826 <= l_window_val_11_12_fu_822;
        l_window_val_11_12_fu_822 <= l_window_val_11_11_fu_818;
        l_window_val_11_1_fu_778 <= ap_phi_precharge_reg_pp0_iter3_l_window_val_11_0_reg_2056;
        l_window_val_11_2_fu_782 <= l_window_val_11_1_fu_778;
        l_window_val_11_3_fu_786 <= l_window_val_11_2_fu_782;
        l_window_val_11_4_fu_790 <= l_window_val_11_3_fu_786;
        l_window_val_11_5_fu_794 <= l_window_val_11_4_fu_790;
        l_window_val_11_6_fu_798 <= l_window_val_11_5_fu_794;
        l_window_val_11_7_fu_802 <= l_window_val_11_6_fu_798;
        l_window_val_11_8_fu_806 <= l_window_val_11_7_fu_802;
        l_window_val_11_9_fu_810 <= l_window_val_11_8_fu_806;
        l_window_val_12_10_fu_866 <= l_window_val_12_9_fu_862;
        l_window_val_12_11_fu_870 <= l_window_val_12_10_fu_866;
        l_window_val_12_12_1_fu_878 <= l_window_val_12_12_fu_874;
        l_window_val_12_12_fu_874 <= l_window_val_12_11_fu_870;
        l_window_val_12_1_fu_830 <= ap_phi_precharge_reg_pp0_iter3_l_window_val_12_0_reg_2047;
        l_window_val_12_2_fu_834 <= l_window_val_12_1_fu_830;
        l_window_val_12_3_fu_838 <= l_window_val_12_2_fu_834;
        l_window_val_12_4_fu_842 <= l_window_val_12_3_fu_838;
        l_window_val_12_5_fu_846 <= l_window_val_12_4_fu_842;
        l_window_val_12_6_fu_850 <= l_window_val_12_5_fu_846;
        l_window_val_12_7_fu_854 <= l_window_val_12_6_fu_850;
        l_window_val_12_8_fu_858 <= l_window_val_12_7_fu_854;
        l_window_val_12_9_fu_862 <= l_window_val_12_8_fu_858;
        l_window_val_8_10_fu_658 <= l_window_val_8_9_fu_654;
        l_window_val_8_11_fu_662 <= l_window_val_8_10_fu_658;
        l_window_val_8_12_1_fu_670 <= l_window_val_8_12_fu_666;
        l_window_val_8_12_fu_666 <= l_window_val_8_11_fu_662;
        l_window_val_8_1_fu_622 <= ap_phi_precharge_reg_pp0_iter3_l_window_val_8_0_reg_2083;
        l_window_val_8_2_fu_626 <= l_window_val_8_1_fu_622;
        l_window_val_8_3_fu_630 <= l_window_val_8_2_fu_626;
        l_window_val_8_4_fu_634 <= l_window_val_8_3_fu_630;
        l_window_val_8_5_fu_638 <= l_window_val_8_4_fu_634;
        l_window_val_8_6_fu_642 <= l_window_val_8_5_fu_638;
        l_window_val_8_7_fu_646 <= l_window_val_8_6_fu_642;
        l_window_val_8_8_fu_650 <= l_window_val_8_7_fu_646;
        l_window_val_8_9_fu_654 <= l_window_val_8_8_fu_650;
        l_window_val_9_10_fu_710 <= l_window_val_9_9_fu_706;
        l_window_val_9_11_fu_714 <= l_window_val_9_10_fu_710;
        l_window_val_9_12_1_fu_722 <= l_window_val_9_12_fu_718;
        l_window_val_9_12_fu_718 <= l_window_val_9_11_fu_714;
        l_window_val_9_1_fu_674 <= ap_phi_precharge_reg_pp0_iter3_l_window_val_9_0_reg_2074;
        l_window_val_9_2_fu_678 <= l_window_val_9_1_fu_674;
        l_window_val_9_3_fu_682 <= l_window_val_9_2_fu_678;
        l_window_val_9_4_fu_686 <= l_window_val_9_3_fu_682;
        l_window_val_9_5_fu_690 <= l_window_val_9_4_fu_686;
        l_window_val_9_6_fu_694 <= l_window_val_9_5_fu_690;
        l_window_val_9_7_fu_698 <= l_window_val_9_6_fu_694;
        l_window_val_9_8_fu_702 <= l_window_val_9_7_fu_698;
        l_window_val_9_9_fu_706 <= l_window_val_9_8_fu_702;
        r_window_search_val_10_fu_922 <= ap_phi_precharge_reg_pp0_iter3_r_window_search_val_14_reg_2020;
        r_window_search_val_11_fu_926 <= ap_phi_precharge_reg_pp0_iter3_r_window_search_val_13_reg_2011;
        r_window_search_val_12_fu_930 <= ap_phi_precharge_reg_pp0_iter3_r_tmp_12_reg_2092;
        r_window_search_val_8_fu_914 <= ap_phi_precharge_reg_pp0_iter3_r_window_search_val_16_reg_2038;
        r_window_search_val_9_fu_918 <= ap_phi_precharge_reg_pp0_iter3_r_window_search_val_15_reg_2029;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter3_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter3_or_cond2_i_reg_9762))) begin
        minsad_addr_reg_10063 <= ap_reg_pp0_iter3_tmp_21_i_reg_9513;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter5_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter5_or_cond2_i_reg_9762) & (1'd1 == tmp_38_i_reg_10095))) begin
        mul2_reg_10178 <= mul2_fu_7292_p2;
        tmp_100_reg_10183 <= {{mul2_fu_7292_p2[64:39]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter5_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter5_or_cond2_i_reg_9762) & (1'd0 == tmp_38_i_reg_10095))) begin
        mul_reg_10168 <= mul_fu_7273_p2;
        tmp_104_reg_10173 <= {{mul_fu_7273_p2[64:39]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond5_i_fu_2507_p2) & (1'd1 == or_cond2_i_fu_2629_p2))) begin
        notlhs348_i_reg_9766 <= notlhs348_i_fu_2640_p2;
        slt1_reg_9771 <= slt1_fu_2646_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd0 == exitcond_fu_2445_p2))) begin
        offset_cast_i_reg_9457[3 : 1] <= offset_cast_i_fu_2483_p1[3 : 1];
        tmp_113_i_reg_9467 <= tmp_113_i_fu_2497_p2;
        tmp_16_i_reg_9435 <= tmp_16_i_fu_2457_p2;
        tmp_17_i_reg_9439 <= tmp_17_i_fu_2463_p2;
        tmp_18_cast_i_reg_9462[31 : 1] <= tmp_18_cast_i_fu_2493_p1[31 : 1];
        tmp_5_reg_9452 <= tmp_5_fu_2469_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == tmp_10_i_reg_9334) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond5_i_fu_2507_p2))) begin
        or_cond1_i_reg_9741 <= or_cond1_i_fu_2611_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter7_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter7_or_cond2_i_reg_9762) & (1'd1 == ap_reg_pp0_iter7_tmp_38_i_reg_10095))) begin
        p_gskip_7_i_reg_10286 <= p_gskip_7_i_fu_7775_p3;
        sad_1_i_gskip_val_7_reg_10291 <= sad_1_i_gskip_val_7_fu_7783_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == tmp_113_i_reg_9467) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter36_or_cond2_i_reg_9762) & (1'd1 == ap_reg_pp0_iter36_tmp_63_i_reg_10346))) begin
        r_V_5_reg_10351 <= r_V_5_fu_7996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond5_i_fu_2507_p2))) begin
        r_buff_val_0_addr_reg_9735 <= tmp_21_i_fu_2524_p1;
        r_buff_val_10_addr_reg_9675 <= tmp_21_i_fu_2524_p1;
        r_buff_val_11_addr_reg_9669 <= tmp_21_i_fu_2524_p1;
        r_buff_val_1_addr_reg_9729 <= tmp_21_i_fu_2524_p1;
        r_buff_val_2_addr_reg_9723 <= tmp_21_i_fu_2524_p1;
        r_buff_val_3_addr_reg_9717 <= tmp_21_i_fu_2524_p1;
        r_buff_val_4_addr_reg_9711 <= tmp_21_i_fu_2524_p1;
        r_buff_val_5_addr_reg_9705 <= tmp_21_i_fu_2524_p1;
        r_buff_val_6_addr_reg_9699 <= tmp_21_i_fu_2524_p1;
        r_buff_val_7_addr_reg_9693 <= tmp_21_i_fu_2524_p1;
        r_buff_val_8_addr_reg_9687 <= tmp_21_i_fu_2524_p1;
        r_buff_val_9_addr_reg_9681 <= tmp_21_i_fu_2524_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_16_i_reg_9435)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0)))) begin
        reg_2173 <= r_buff_val_0_q0;
        reg_2179 <= r_buff_val_1_q0;
        reg_2185 <= r_buff_val_2_q0;
        reg_2191 <= r_buff_val_3_q0;
        reg_2197 <= r_buff_val_4_q0;
        reg_2203 <= r_buff_val_5_q0;
        reg_2209 <= r_buff_val_6_q0;
        reg_2215 <= r_buff_val_7_q0;
        reg_2221 <= r_buff_val_8_q0;
        reg_2227 <= r_buff_val_9_q0;
        reg_2233 <= r_buff_val_10_q0;
        reg_2239 <= r_buff_val_11_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter8_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter8_or_cond2_i_reg_9762))) begin
        rev1_reg_10301 <= rev1_fu_7808_p2;
        tmp_32_i_reg_10296 <= tmp_32_i_fu_7802_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        row_reg_9329 <= row_fu_2303_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter3_exitcond5_i_reg_9471))) begin
        sad_0_reg_10038 <= sad_0_fu_6965_p2;
        sad_1_reg_10051 <= sad_1_fu_6987_p2;
        tmp_3_4_i_reg_10033 <= tmp_3_4_i_fu_6950_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter3_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        sad_cols_0_0_i_fu_942[11 : 0] <= sad_cols_0_0_cast_s_fu_6956_p1[11 : 0];
        sad_cols_0_10_1_fu_982[11 : 0] <= sad_cols_0_10_fu_6833_p3[11 : 0];
        sad_cols_0_11_1_fu_986[11 : 0] <= sad_cols_0_11_fu_6826_p3[11 : 0];
        sad_cols_0_12_1_fu_990[11 : 0] <= sad_cols_0_12_fu_6819_p3[11 : 0];
        sad_cols_0_1_1_fu_946[11 : 0] <= sad_cols_0_1_fu_6896_p3[11 : 0];
        sad_cols_0_2_1_fu_950[11 : 0] <= sad_cols_0_2_fu_6889_p3[11 : 0];
        sad_cols_0_3_1_fu_954[11 : 0] <= sad_cols_0_3_fu_6882_p3[11 : 0];
        sad_cols_0_4_1_fu_958[11 : 0] <= sad_cols_0_4_fu_6875_p3[11 : 0];
        sad_cols_0_5_1_fu_962[11 : 0] <= sad_cols_0_5_fu_6868_p3[11 : 0];
        sad_cols_0_6_1_fu_966[11 : 0] <= sad_cols_0_6_fu_6861_p3[11 : 0];
        sad_cols_0_7_1_fu_970[11 : 0] <= sad_cols_0_7_fu_6854_p3[11 : 0];
        sad_cols_0_8_1_fu_974[11 : 0] <= sad_cols_0_8_fu_6847_p3[11 : 0];
        sad_cols_0_9_1_fu_978[11 : 0] <= sad_cols_0_9_fu_6840_p3[11 : 0];
        sad_cols_1_0_i_fu_994[11 : 0] <= sad_cols_1_0_cast_s_fu_6977_p1[11 : 0];
        sad_cols_1_10_1_fu_1034[11 : 0] <= sad_cols_1_10_fu_6742_p3[11 : 0];
        sad_cols_1_11_1_fu_1038[11 : 0] <= sad_cols_1_11_fu_6735_p3[11 : 0];
        sad_cols_1_12_1_fu_1042[11 : 0] <= sad_cols_1_12_fu_6728_p3[11 : 0];
        sad_cols_1_1_1_fu_998[11 : 0] <= sad_cols_1_1_fu_6805_p3[11 : 0];
        sad_cols_1_2_1_fu_1002[11 : 0] <= sad_cols_1_2_fu_6798_p3[11 : 0];
        sad_cols_1_3_1_fu_1006[11 : 0] <= sad_cols_1_3_fu_6791_p3[11 : 0];
        sad_cols_1_4_1_fu_1010[11 : 0] <= sad_cols_1_4_fu_6784_p3[11 : 0];
        sad_cols_1_5_1_fu_1014[11 : 0] <= sad_cols_1_5_fu_6777_p3[11 : 0];
        sad_cols_1_6_1_fu_1018[11 : 0] <= sad_cols_1_6_fu_6770_p3[11 : 0];
        sad_cols_1_7_1_fu_1022[11 : 0] <= sad_cols_1_7_fu_6763_p3[11 : 0];
        sad_cols_1_8_1_fu_1026[11 : 0] <= sad_cols_1_8_fu_6756_p3[11 : 0];
        sad_cols_1_9_1_fu_1030[11 : 0] <= sad_cols_1_9_fu_6749_p3[11 : 0];
        v1_1_fu_934 <= sad_0_fu_6965_p2;
        v2_fu_938 <= sad_1_fu_6987_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond5_i_reg_9471))) begin
        sad_cols_0_0_reg_10023 <= sad_cols_0_0_fu_5834_p2;
        tmp_3_2_i_reg_9968 <= tmp_3_2_i_fu_5092_p2;
        tmp_65_10_i_reg_10003 <= tmp_65_10_i_fu_5421_p3;
        tmp_65_11_i_reg_10013 <= tmp_65_11_i_fu_5516_p3;
        tmp_65_8_i_reg_9973 <= tmp_65_8_i_fu_5136_p3;
        tmp_65_9_i_reg_9983 <= tmp_65_9_i_fu_5231_p3;
        tmp_65_i_reg_9993 <= tmp_65_i_fu_5326_p3;
        tmp_84_10_i_reg_10008 <= tmp_84_10_i_fu_5470_p3;
        tmp_84_11_i_reg_10018 <= tmp_84_11_i_fu_5565_p3;
        tmp_84_8_i_reg_9978 <= tmp_84_8_i_fu_5185_p3;
        tmp_84_9_i_reg_9988 <= tmp_84_9_i_fu_5280_p3;
        tmp_84_i_79_reg_9998 <= tmp_84_i_79_fu_5375_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter6_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter6_or_cond2_i_reg_9762) & (1'd1 == ap_reg_pp0_iter6_tmp_38_i_reg_10095))) begin
        slt2_reg_10241 <= slt2_fu_7469_p2;
        thresh_reg_10235 <= thresh_fu_7464_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sweep_reg_9430 <= sweep_fu_2451_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter6_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter6_or_cond2_i_reg_9762) & (1'd0 == ap_reg_pp0_iter6_tmp_38_i_reg_10095))) begin
        thresh_1_reg_10221 <= thresh_1_fu_7411_p2;
        tmp_45_i_reg_10228 <= tmp_45_i_fu_7416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter4_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter4_or_cond2_i_reg_9762) & (1'd0 == tmp_38_i_fu_7185_p2))) begin
        tmp_102_reg_10104 <= tmp_41_i_fu_7197_p2[32'd31];
        tmp_41_i_reg_10099 <= tmp_41_i_fu_7197_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter4_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter4_or_cond2_i_reg_9762) & (1'd1 == tmp_38_i_fu_7185_p2))) begin
        tmp_39_i_reg_10110 <= tmp_39_i_fu_7217_p2;
        tmp_98_reg_10115 <= tmp_39_i_fu_7217_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter7_exitcond5_i_reg_9471))) begin
        tmp_3_11_i_reg_10246 <= tmp_3_11_i_fu_7503_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter4_exitcond5_i_reg_9471))) begin
        tmp_3_6_i_reg_10069 <= tmp_3_6_i_fu_7162_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter5_exitcond5_i_reg_9471))) begin
        tmp_3_8_i_reg_10121 <= tmp_3_8_i_fu_7264_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter6_exitcond5_i_reg_9471))) begin
        tmp_3_i_81_reg_10188 <= tmp_3_i_81_fu_7337_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == left_rows_V_empty_n) | (1'b0 == left_cols_V_empty_n)))) begin
        tmp_3_i_reg_9301 <= tmp_3_i_fu_2259_p2;
        tmp_6_i_reg_9306 <= tmp_6_i_fu_2265_p2;
        tmp_7_i_reg_9311 <= tmp_7_i_fu_2271_p2;
        tmp_8_i_reg_9316 <= tmp_8_i_fu_2277_p2;
        tmp_9_i_reg_9321 <= tmp_9_i_fu_2283_p2;
        tmp_i_reg_9296 <= tmp_i_fu_2253_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == tmp_113_i_reg_9467) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter9_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter9_or_cond2_i_reg_9762))) begin
        tmp_57_i_reg_10337 <= tmp_57_i_fu_7908_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == tmp_113_i_reg_9467) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter9_or_cond2_i_reg_9762))) begin
        tmp_63_i_reg_10346 <= tmp_63_i_fu_7971_p2;
    end
end

always @ (*) begin
    if ((1'd1 == exitcond5_i_fu_2507_p2)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == exitcond4_i_fu_2298_p2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_enable_reg_pp0_iter11) & (1'b0 == ap_enable_reg_pp0_iter12) & (1'b0 == ap_enable_reg_pp0_iter13) & (1'b0 == ap_enable_reg_pp0_iter14) & (1'b0 == ap_enable_reg_pp0_iter15) & (1'b0 == ap_enable_reg_pp0_iter16) & (1'b0 == ap_enable_reg_pp0_iter17) & (1'b0 == ap_enable_reg_pp0_iter18) & (1'b0 == ap_enable_reg_pp0_iter19) & (1'b0 == ap_enable_reg_pp0_iter20) & (1'b0 == ap_enable_reg_pp0_iter21) & (1'b0 == ap_enable_reg_pp0_iter22) & (1'b0 == ap_enable_reg_pp0_iter23) & (1'b0 == ap_enable_reg_pp0_iter24) & (1'b0 == ap_enable_reg_pp0_iter25) & (1'b0 == ap_enable_reg_pp0_iter26) & (1'b0 == ap_enable_reg_pp0_iter27) & (1'b0 == ap_enable_reg_pp0_iter28) & (1'b0 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_enable_reg_pp0_iter30) & (1'b0 == ap_enable_reg_pp0_iter31) & (1'b0 == ap_enable_reg_pp0_iter32) & (1'b0 == ap_enable_reg_pp0_iter33) & (1'b0 == ap_enable_reg_pp0_iter34) & (1'b0 == ap_enable_reg_pp0_iter35) & (1'b0 == ap_enable_reg_pp0_iter36) & (1'b0 == ap_enable_reg_pp0_iter37) & (1'b0 == ap_enable_reg_pp0_iter38))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == exitcond4_i_fu_2298_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter38) & (1'd1 == ap_reg_pp0_iter37_or_cond2_i_reg_9762) & (1'd1 == tmp_113_i_reg_9467))) begin
        disp_data_stream_V_blk_n = disp_data_stream_V_full_n;
    end else begin
        disp_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter38) & (1'b1 == ap_predicate_op1703_write_state42) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        disp_data_stream_V_write = 1'b1;
    end else begin
        disp_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        edge_ce0 = 1'b1;
    end else begin
        edge_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        edge_ce1 = 1'b1;
    end else begin
        edge_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        edge_neighbor_ce0 = 1'b1;
    end else begin
        edge_neighbor_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        edge_neighbor_ce1 = 1'b1;
    end else begin
        edge_neighbor_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter6_or_cond2_i_reg_9762) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        edge_neighbor_we1 = 1'b1;
    end else begin
        edge_neighbor_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter7_or_cond2_i_reg_9762) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        edge_we1 = 1'b1;
    end else begin
        edge_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_5763 == 1'b1)) begin
        if ((1'd1 == ap_reg_pp0_iter8_tmp_38_i_reg_10095)) begin
            gminsad2_i_phi_fu_2104_p4 = ap_reg_pp0_iter8_gskip_val_3_reg_10074;
        end else if ((1'd0 == ap_reg_pp0_iter8_tmp_38_i_reg_10095)) begin
            gminsad2_i_phi_fu_2104_p4 = ap_reg_pp0_iter8_v1_reg_10089;
        end else begin
            gminsad2_i_phi_fu_2104_p4 = ap_phi_precharge_reg_pp0_iter9_gminsad2_i_reg_2101;
        end
    end else begin
        gminsad2_i_phi_fu_2104_p4 = ap_phi_precharge_reg_pp0_iter9_gminsad2_i_reg_2101;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        grp_fu_7918_ce = 1'b1;
    end else begin
        grp_fu_7918_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        l_buff_val_0_ce0 = 1'b1;
    end else begin
        l_buff_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        l_buff_val_0_ce1 = 1'b1;
    end else begin
        l_buff_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        l_buff_val_0_we1 = 1'b1;
    end else begin
        l_buff_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        l_buff_val_10_ce0 = 1'b1;
    end else begin
        l_buff_val_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_10_ce1 = 1'b1;
    end else begin
        l_buff_val_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_10_we1 = 1'b1;
    end else begin
        l_buff_val_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        l_buff_val_11_ce0 = 1'b1;
    end else begin
        l_buff_val_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_11_ce1 = 1'b1;
    end else begin
        l_buff_val_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_11_we1 = 1'b1;
    end else begin
        l_buff_val_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        l_buff_val_12_ce0 = 1'b1;
    end else begin
        l_buff_val_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_12_ce1 = 1'b1;
    end else begin
        l_buff_val_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_12_we1 = 1'b1;
    end else begin
        l_buff_val_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        l_buff_val_1_ce0 = 1'b1;
    end else begin
        l_buff_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_1_ce1 = 1'b1;
    end else begin
        l_buff_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_1_we1 = 1'b1;
    end else begin
        l_buff_val_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        l_buff_val_2_ce0 = 1'b1;
    end else begin
        l_buff_val_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_2_ce1 = 1'b1;
    end else begin
        l_buff_val_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_2_we1 = 1'b1;
    end else begin
        l_buff_val_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        l_buff_val_3_ce0 = 1'b1;
    end else begin
        l_buff_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_3_ce1 = 1'b1;
    end else begin
        l_buff_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_3_we1 = 1'b1;
    end else begin
        l_buff_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        l_buff_val_4_ce0 = 1'b1;
    end else begin
        l_buff_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_4_ce1 = 1'b1;
    end else begin
        l_buff_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_4_we1 = 1'b1;
    end else begin
        l_buff_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        l_buff_val_5_ce0 = 1'b1;
    end else begin
        l_buff_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_5_ce1 = 1'b1;
    end else begin
        l_buff_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_5_we1 = 1'b1;
    end else begin
        l_buff_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        l_buff_val_6_ce0 = 1'b1;
    end else begin
        l_buff_val_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_6_ce1 = 1'b1;
    end else begin
        l_buff_val_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_6_we1 = 1'b1;
    end else begin
        l_buff_val_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        l_buff_val_7_ce0 = 1'b1;
    end else begin
        l_buff_val_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_7_ce1 = 1'b1;
    end else begin
        l_buff_val_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_7_we1 = 1'b1;
    end else begin
        l_buff_val_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        l_buff_val_8_ce0 = 1'b1;
    end else begin
        l_buff_val_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_8_ce1 = 1'b1;
    end else begin
        l_buff_val_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_8_we1 = 1'b1;
    end else begin
        l_buff_val_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        l_buff_val_9_ce0 = 1'b1;
    end else begin
        l_buff_val_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_9_ce1 = 1'b1;
    end else begin
        l_buff_val_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        l_buff_val_9_we1 = 1'b1;
    end else begin
        l_buff_val_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        l_window_val_0_0_phi_fu_2004_p4 = ap_phi_precharge_reg_pp0_iter2_l_tmp_0_1_reg_1850;
    end else begin
        l_window_val_0_0_phi_fu_2004_p4 = ap_phi_precharge_reg_pp0_iter2_l_window_val_0_0_reg_2001;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        l_window_val_1_0_phi_fu_1995_p4 = l_tmp_1_1_reg_9776;
    end else begin
        l_window_val_1_0_phi_fu_1995_p4 = ap_phi_precharge_reg_pp0_iter2_l_window_val_1_0_reg_1992;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        l_window_val_2_0_phi_fu_1986_p4 = l_tmp_2_1_reg_9782;
    end else begin
        l_window_val_2_0_phi_fu_1986_p4 = ap_phi_precharge_reg_pp0_iter2_l_window_val_2_0_reg_1983;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        l_window_val_3_0_phi_fu_1977_p4 = l_tmp_3_1_reg_9788;
    end else begin
        l_window_val_3_0_phi_fu_1977_p4 = ap_phi_precharge_reg_pp0_iter2_l_window_val_3_0_reg_1974;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        l_window_val_4_0_phi_fu_1968_p4 = l_tmp_4_1_reg_9794;
    end else begin
        l_window_val_4_0_phi_fu_1968_p4 = ap_phi_precharge_reg_pp0_iter2_l_window_val_4_0_reg_1965;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        l_window_val_5_0_phi_fu_1959_p4 = l_tmp_5_1_reg_9800;
    end else begin
        l_window_val_5_0_phi_fu_1959_p4 = ap_phi_precharge_reg_pp0_iter2_l_window_val_5_0_reg_1956;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        l_window_val_6_0_phi_fu_1950_p4 = l_tmp_6_1_reg_9806;
    end else begin
        l_window_val_6_0_phi_fu_1950_p4 = ap_phi_precharge_reg_pp0_iter2_l_window_val_6_0_reg_1947;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        l_window_val_7_0_phi_fu_1941_p4 = l_tmp_7_1_reg_9812;
    end else begin
        l_window_val_7_0_phi_fu_1941_p4 = ap_phi_precharge_reg_pp0_iter2_l_window_val_7_0_reg_1938;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
        left_cols_V_blk_n = left_cols_V_empty_n;
    end else begin
        left_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == left_rows_V_empty_n) | (1'b0 == left_cols_V_empty_n)))) begin
        left_cols_V_read = 1'b1;
    end else begin
        left_cols_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == tmp_10_i_reg_9334) & (1'd1 == or_cond1_i_reg_9741))) begin
        left_data_stream_V_blk_n = left_data_stream_V_empty_n;
    end else begin
        left_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op531_read_state5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        left_data_stream_V_read = 1'b1;
    end else begin
        left_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
        left_rows_V_blk_n = left_rows_V_empty_n;
    end else begin
        left_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == left_rows_V_empty_n) | (1'b0 == left_cols_V_empty_n)))) begin
        left_rows_V_read = 1'b1;
    end else begin
        left_rows_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        mind_ce0 = 1'b1;
    end else begin
        mind_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        mind_ce1 = 1'b1;
    end else begin
        mind_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter9_or_cond2_i_reg_9762) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        mind_we1 = 1'b1;
    end else begin
        mind_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        minsad_ce0 = 1'b1;
    end else begin
        minsad_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        minsad_ce1 = 1'b1;
    end else begin
        minsad_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        minsad_n_ce0 = 1'b1;
    end else begin
        minsad_n_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        minsad_n_ce1 = 1'b1;
    end else begin
        minsad_n_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter8_or_cond2_i_reg_9762) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        minsad_n_we1 = 1'b1;
    end else begin
        minsad_n_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        minsad_p_ce0 = 1'b1;
    end else begin
        minsad_p_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        minsad_p_ce1 = 1'b1;
    end else begin
        minsad_p_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter8_or_cond2_i_reg_9762) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        minsad_p_we1 = 1'b1;
    end else begin
        minsad_p_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter8_or_cond2_i_reg_9762) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        minsad_we1 = 1'b1;
    end else begin
        minsad_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_113_i_reg_9467) & (1'd1 == ap_reg_pp0_iter36_or_cond2_i_reg_9762) & (1'b1 == ap_enable_reg_pp0_iter37) & (1'd0 == ap_reg_pp0_iter36_exitcond5_i_reg_9471) & (1'd0 == ap_reg_pp0_iter36_tmp_57_i_reg_10337))) begin
        p_2_i_phi_fu_2166_p4 = delta_V_fu_7977_p1;
    end else begin
        p_2_i_phi_fu_2166_p4 = ap_phi_precharge_reg_pp0_iter37_p_2_i_reg_2162;
    end
end

always @ (*) begin
    if ((ap_condition_1822 == 1'b1)) begin
        if ((tmp_16_i_reg_9435 == 1'd1)) begin
            r_buff_val_0_address0 = tmp_21_i_fu_2524_p1;
        end else if ((1'd0 == tmp_16_i_reg_9435)) begin
            r_buff_val_0_address0 = tmp_25_i_fu_2578_p1;
        end else begin
            r_buff_val_0_address0 = 'bx;
        end
    end else begin
        r_buff_val_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_16_i_reg_9435) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)))) begin
        r_buff_val_0_ce0 = 1'b1;
    end else begin
        r_buff_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_0_ce1 = 1'b1;
    end else begin
        r_buff_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_0_we1 = 1'b1;
    end else begin
        r_buff_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_1822 == 1'b1)) begin
        if ((tmp_16_i_reg_9435 == 1'd1)) begin
            r_buff_val_10_address0 = tmp_21_i_fu_2524_p1;
        end else if ((1'd0 == tmp_16_i_reg_9435)) begin
            r_buff_val_10_address0 = tmp_25_i_fu_2578_p1;
        end else begin
            r_buff_val_10_address0 = 'bx;
        end
    end else begin
        r_buff_val_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_16_i_reg_9435) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)))) begin
        r_buff_val_10_ce0 = 1'b1;
    end else begin
        r_buff_val_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_10_ce1 = 1'b1;
    end else begin
        r_buff_val_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_10_we1 = 1'b1;
    end else begin
        r_buff_val_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_1822 == 1'b1)) begin
        if ((tmp_16_i_reg_9435 == 1'd1)) begin
            r_buff_val_11_address0 = tmp_21_i_fu_2524_p1;
        end else if ((1'd0 == tmp_16_i_reg_9435)) begin
            r_buff_val_11_address0 = tmp_25_i_fu_2578_p1;
        end else begin
            r_buff_val_11_address0 = 'bx;
        end
    end else begin
        r_buff_val_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_16_i_reg_9435) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)))) begin
        r_buff_val_11_ce0 = 1'b1;
    end else begin
        r_buff_val_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_11_ce1 = 1'b1;
    end else begin
        r_buff_val_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_11_we1 = 1'b1;
    end else begin
        r_buff_val_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        r_buff_val_12_ce0 = 1'b1;
    end else begin
        r_buff_val_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_12_ce1 = 1'b1;
    end else begin
        r_buff_val_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_12_we1 = 1'b1;
    end else begin
        r_buff_val_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_1822 == 1'b1)) begin
        if ((tmp_16_i_reg_9435 == 1'd1)) begin
            r_buff_val_1_address0 = tmp_21_i_fu_2524_p1;
        end else if ((1'd0 == tmp_16_i_reg_9435)) begin
            r_buff_val_1_address0 = tmp_25_i_fu_2578_p1;
        end else begin
            r_buff_val_1_address0 = 'bx;
        end
    end else begin
        r_buff_val_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_16_i_reg_9435) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)))) begin
        r_buff_val_1_ce0 = 1'b1;
    end else begin
        r_buff_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_1_ce1 = 1'b1;
    end else begin
        r_buff_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_1_we1 = 1'b1;
    end else begin
        r_buff_val_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_1822 == 1'b1)) begin
        if ((tmp_16_i_reg_9435 == 1'd1)) begin
            r_buff_val_2_address0 = tmp_21_i_fu_2524_p1;
        end else if ((1'd0 == tmp_16_i_reg_9435)) begin
            r_buff_val_2_address0 = tmp_25_i_fu_2578_p1;
        end else begin
            r_buff_val_2_address0 = 'bx;
        end
    end else begin
        r_buff_val_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_16_i_reg_9435) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)))) begin
        r_buff_val_2_ce0 = 1'b1;
    end else begin
        r_buff_val_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_2_ce1 = 1'b1;
    end else begin
        r_buff_val_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_2_we1 = 1'b1;
    end else begin
        r_buff_val_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_1822 == 1'b1)) begin
        if ((tmp_16_i_reg_9435 == 1'd1)) begin
            r_buff_val_3_address0 = tmp_21_i_fu_2524_p1;
        end else if ((1'd0 == tmp_16_i_reg_9435)) begin
            r_buff_val_3_address0 = tmp_25_i_fu_2578_p1;
        end else begin
            r_buff_val_3_address0 = 'bx;
        end
    end else begin
        r_buff_val_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_16_i_reg_9435) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)))) begin
        r_buff_val_3_ce0 = 1'b1;
    end else begin
        r_buff_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_3_ce1 = 1'b1;
    end else begin
        r_buff_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_3_we1 = 1'b1;
    end else begin
        r_buff_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_1822 == 1'b1)) begin
        if ((tmp_16_i_reg_9435 == 1'd1)) begin
            r_buff_val_4_address0 = tmp_21_i_fu_2524_p1;
        end else if ((1'd0 == tmp_16_i_reg_9435)) begin
            r_buff_val_4_address0 = tmp_25_i_fu_2578_p1;
        end else begin
            r_buff_val_4_address0 = 'bx;
        end
    end else begin
        r_buff_val_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_16_i_reg_9435) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)))) begin
        r_buff_val_4_ce0 = 1'b1;
    end else begin
        r_buff_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_4_ce1 = 1'b1;
    end else begin
        r_buff_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_4_we1 = 1'b1;
    end else begin
        r_buff_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_1822 == 1'b1)) begin
        if ((tmp_16_i_reg_9435 == 1'd1)) begin
            r_buff_val_5_address0 = tmp_21_i_fu_2524_p1;
        end else if ((1'd0 == tmp_16_i_reg_9435)) begin
            r_buff_val_5_address0 = tmp_25_i_fu_2578_p1;
        end else begin
            r_buff_val_5_address0 = 'bx;
        end
    end else begin
        r_buff_val_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_16_i_reg_9435) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)))) begin
        r_buff_val_5_ce0 = 1'b1;
    end else begin
        r_buff_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_5_ce1 = 1'b1;
    end else begin
        r_buff_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_5_we1 = 1'b1;
    end else begin
        r_buff_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_1822 == 1'b1)) begin
        if ((tmp_16_i_reg_9435 == 1'd1)) begin
            r_buff_val_6_address0 = tmp_21_i_fu_2524_p1;
        end else if ((1'd0 == tmp_16_i_reg_9435)) begin
            r_buff_val_6_address0 = tmp_25_i_fu_2578_p1;
        end else begin
            r_buff_val_6_address0 = 'bx;
        end
    end else begin
        r_buff_val_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_16_i_reg_9435) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)))) begin
        r_buff_val_6_ce0 = 1'b1;
    end else begin
        r_buff_val_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_6_ce1 = 1'b1;
    end else begin
        r_buff_val_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_6_we1 = 1'b1;
    end else begin
        r_buff_val_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_1822 == 1'b1)) begin
        if ((tmp_16_i_reg_9435 == 1'd1)) begin
            r_buff_val_7_address0 = tmp_21_i_fu_2524_p1;
        end else if ((1'd0 == tmp_16_i_reg_9435)) begin
            r_buff_val_7_address0 = tmp_25_i_fu_2578_p1;
        end else begin
            r_buff_val_7_address0 = 'bx;
        end
    end else begin
        r_buff_val_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_16_i_reg_9435) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)))) begin
        r_buff_val_7_ce0 = 1'b1;
    end else begin
        r_buff_val_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_7_ce1 = 1'b1;
    end else begin
        r_buff_val_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_7_we1 = 1'b1;
    end else begin
        r_buff_val_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_1822 == 1'b1)) begin
        if ((tmp_16_i_reg_9435 == 1'd1)) begin
            r_buff_val_8_address0 = tmp_21_i_fu_2524_p1;
        end else if ((1'd0 == tmp_16_i_reg_9435)) begin
            r_buff_val_8_address0 = tmp_25_i_fu_2578_p1;
        end else begin
            r_buff_val_8_address0 = 'bx;
        end
    end else begin
        r_buff_val_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_16_i_reg_9435) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)))) begin
        r_buff_val_8_ce0 = 1'b1;
    end else begin
        r_buff_val_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_8_ce1 = 1'b1;
    end else begin
        r_buff_val_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_8_we1 = 1'b1;
    end else begin
        r_buff_val_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_1822 == 1'b1)) begin
        if ((tmp_16_i_reg_9435 == 1'd1)) begin
            r_buff_val_9_address0 = tmp_21_i_fu_2524_p1;
        end else if ((1'd0 == tmp_16_i_reg_9435)) begin
            r_buff_val_9_address0 = tmp_25_i_fu_2578_p1;
        end else begin
            r_buff_val_9_address0 = 'bx;
        end
    end else begin
        r_buff_val_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_16_i_reg_9435) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2)))) begin
        r_buff_val_9_ce0 = 1'b1;
    end else begin
        r_buff_val_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_9_ce1 = 1'b1;
    end else begin
        r_buff_val_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        r_buff_val_9_we1 = 1'b1;
    end else begin
        r_buff_val_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == tmp_10_i_reg_9334) & (1'd1 == or_cond1_i_reg_9741))) begin
        r_tmp_0_1_phi_fu_1837_p6 = right_data_stream_V_dout;
    end else begin
        r_tmp_0_1_phi_fu_1837_p6 = ap_phi_precharge_reg_pp0_iter1_r_tmp_0_1_reg_1833;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        r_window_search_val_17_phi_fu_1868_p4 = reg_2209;
    end else begin
        r_window_search_val_17_phi_fu_1868_p4 = ap_phi_precharge_reg_pp0_iter2_r_window_search_val_17_reg_1865;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        r_window_search_val_18_phi_fu_1877_p4 = reg_2203;
    end else begin
        r_window_search_val_18_phi_fu_1877_p4 = ap_phi_precharge_reg_pp0_iter2_r_window_search_val_18_reg_1874;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        r_window_search_val_19_phi_fu_1886_p4 = reg_2197;
    end else begin
        r_window_search_val_19_phi_fu_1886_p4 = ap_phi_precharge_reg_pp0_iter2_r_window_search_val_19_reg_1883;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        r_window_search_val_20_phi_fu_1895_p4 = reg_2191;
    end else begin
        r_window_search_val_20_phi_fu_1895_p4 = ap_phi_precharge_reg_pp0_iter2_r_window_search_val_20_reg_1892;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        r_window_search_val_21_phi_fu_1904_p4 = reg_2185;
    end else begin
        r_window_search_val_21_phi_fu_1904_p4 = ap_phi_precharge_reg_pp0_iter2_r_window_search_val_21_reg_1901;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        r_window_search_val_22_phi_fu_1913_p4 = reg_2179;
    end else begin
        r_window_search_val_22_phi_fu_1913_p4 = ap_phi_precharge_reg_pp0_iter2_r_window_search_val_22_reg_1910;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        r_window_search_val_23_phi_fu_1922_p4 = reg_2173;
    end else begin
        r_window_search_val_23_phi_fu_1922_p4 = ap_phi_precharge_reg_pp0_iter2_r_window_search_val_23_reg_1919;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == ap_reg_pp0_iter1_exitcond5_i_reg_9471) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        r_window_search_val_24_phi_fu_1931_p4 = r_tmp_0_1_reg_1833;
    end else begin
        r_window_search_val_24_phi_fu_1931_p4 = ap_phi_precharge_reg_pp0_iter2_r_window_search_val_24_reg_1928;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == tmp_10_i_reg_9334) & (1'd1 == or_cond1_i_reg_9741))) begin
        right_data_stream_V_blk_n = right_data_stream_V_empty_n;
    end else begin
        right_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op531_read_state5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        right_data_stream_V_read = 1'b1;
    end else begin
        right_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        skip_ce0 = 1'b1;
    end else begin
        skip_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        skip_ce1 = 1'b1;
    end else begin
        skip_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        skip_val_ce0 = 1'b1;
    end else begin
        skip_val_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        skip_val_ce1 = 1'b1;
    end else begin
        skip_val_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter9_or_cond2_i_reg_9762) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        skip_val_we1 = 1'b1;
    end else begin
        skip_val_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter9_or_cond2_i_reg_9762) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        skip_we1 = 1'b1;
    end else begin
        skip_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_5763 == 1'b1)) begin
        if ((1'd1 == ap_reg_pp0_iter8_tmp_38_i_reg_10095)) begin
            val_assign_1_phi_fu_2124_p4 = gminsad_n_reg_10256;
        end else if ((1'd0 == ap_reg_pp0_iter8_tmp_38_i_reg_10095)) begin
            val_assign_1_phi_fu_2124_p4 = gminsad_n_1_reg_10281;
        end else begin
            val_assign_1_phi_fu_2124_p4 = ap_phi_precharge_reg_pp0_iter9_val_assign_1_reg_2121;
        end
    end else begin
        val_assign_1_phi_fu_2124_p4 = ap_phi_precharge_reg_pp0_iter9_val_assign_1_reg_2121;
    end
end

always @ (*) begin
    if ((ap_condition_5763 == 1'b1)) begin
        if ((1'd1 == ap_reg_pp0_iter8_tmp_38_i_reg_10095)) begin
            val_assign_phi_fu_2114_p4 = gminsad_p_reg_10251;
        end else if ((1'd0 == ap_reg_pp0_iter8_tmp_38_i_reg_10095)) begin
            val_assign_phi_fu_2114_p4 = gedge_2_reg_10276;
        end else begin
            val_assign_phi_fu_2114_p4 = ap_phi_precharge_reg_pp0_iter9_val_assign_reg_2111;
        end
    end else begin
        val_assign_phi_fu_2114_p4 = ap_phi_precharge_reg_pp0_iter9_val_assign_reg_2111;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == left_rows_V_empty_n) | (1'b0 == left_cols_V_empty_n)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == exitcond4_i_fu_2298_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == exitcond_fu_2445_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter38) & (ap_block_pp0_stage0_subdone == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_subdone == 1'b0) & (1'd1 == exitcond5_i_fu_2507_p2) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp0_iter38) & (ap_block_pp0_stage0_subdone == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_subdone == 1'b0) & (1'd1 == exitcond5_i_fu_2507_p2) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign addconv_i_fu_7876_p2 = (p_V_fu_7816_p1 - tmp_51_i_fu_7828_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((1'b1 == ap_enable_reg_pp0_iter1) & (((1'b0 == left_data_stream_V_empty_n) & (1'b1 == ap_predicate_op531_read_state5)) | ((1'b1 == ap_predicate_op531_read_state5) & (1'b0 == right_data_stream_V_empty_n)))) | ((1'b1 == ap_enable_reg_pp0_iter38) & (1'b0 == disp_data_stream_V_full_n) & (1'b1 == ap_predicate_op1703_write_state42)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == ap_enable_reg_pp0_iter1) & (((1'b0 == left_data_stream_V_empty_n) & (1'b1 == ap_predicate_op531_read_state5)) | ((1'b1 == ap_predicate_op531_read_state5) & (1'b0 == right_data_stream_V_empty_n)))) | ((1'b1 == ap_enable_reg_pp0_iter38) & (1'b0 == disp_data_stream_V_full_n) & (1'b1 == ap_predicate_op1703_write_state42)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == ap_enable_reg_pp0_iter1) & (((1'b0 == left_data_stream_V_empty_n) & (1'b1 == ap_predicate_op531_read_state5)) | ((1'b1 == ap_predicate_op531_read_state5) & (1'b0 == right_data_stream_V_empty_n)))) | ((1'b1 == ap_enable_reg_pp0_iter38) & (1'b0 == disp_data_stream_V_full_n) & (1'b1 == ap_predicate_op1703_write_state42)));
end

always @ (*) begin
    ap_block_state1 = ((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == left_rows_V_empty_n) | (1'b0 == left_cols_V_empty_n));
end

assign ap_block_state10_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state42_pp0_stage0_iter38 = ((1'b0 == disp_data_stream_V_full_n) & (1'b1 == ap_predicate_op1703_write_state42));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = (((1'b0 == left_data_stream_V_empty_n) & (1'b1 == ap_predicate_op531_read_state5)) | ((1'b1 == ap_predicate_op531_read_state5) & (1'b0 == right_data_stream_V_empty_n)));
end

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1023 = ((1'd0 == ap_reg_pp0_iter8_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter8_or_cond2_i_reg_9762) & (1'd0 == ap_reg_pp0_iter8_tmp_38_i_reg_10095));
end

always @ (*) begin
    ap_condition_1706 = ((1'd0 == ap_reg_pp0_iter8_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter8_or_cond2_i_reg_9762) & (1'd1 == ap_reg_pp0_iter8_tmp_38_i_reg_10095));
end

always @ (*) begin
    ap_condition_1819 = ((1'd1 == tmp_113_i_reg_9467) & (1'd0 == ap_reg_pp0_iter9_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter9_or_cond2_i_reg_9762) & (1'd1 == tmp_57_i_fu_7908_p2));
end

always @ (*) begin
    ap_condition_1822 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond5_i_fu_2507_p2));
end

always @ (*) begin
    ap_condition_249 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0));
end

always @ (*) begin
    ap_condition_5763 = ((ap_block_pp0_stage0 == 1'b0) & (1'd0 == ap_reg_pp0_iter8_exitcond5_i_reg_9471) & (1'd1 == ap_reg_pp0_iter8_or_cond2_i_reg_9762) & (1'b1 == ap_enable_reg_pp0_iter9));
end

always @ (*) begin
    ap_condition_79 = ((exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == tmp_10_i_reg_9334) & (1'd1 == or_cond1_i_reg_9741));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_precharge_reg_pp0_iter0_l_tmp_0_1_reg_1850 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_r_tmp_0_1_reg_1833 = 'bx;

assign ap_phi_precharge_reg_pp0_iter10_p_2_i_reg_2162 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_l_window_val_0_0_reg_2001 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_l_window_val_10_0_reg_2065 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_l_window_val_11_0_reg_2056 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_l_window_val_12_0_reg_2047 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_l_window_val_1_0_reg_1992 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_l_window_val_2_0_reg_1983 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_l_window_val_3_0_reg_1974 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_l_window_val_4_0_reg_1965 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_l_window_val_5_0_reg_1956 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_l_window_val_6_0_reg_1947 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_l_window_val_7_0_reg_1938 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_l_window_val_8_0_reg_2083 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_l_window_val_9_0_reg_2074 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_r_tmp_12_reg_2092 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_r_window_search_val_13_reg_2011 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_r_window_search_val_14_reg_2020 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_r_window_search_val_15_reg_2029 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_r_window_search_val_16_reg_2038 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_r_window_search_val_17_reg_1865 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_r_window_search_val_18_reg_1874 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_r_window_search_val_19_reg_1883 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_r_window_search_val_20_reg_1892 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_r_window_search_val_21_reg_1901 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_r_window_search_val_22_reg_1910 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_r_window_search_val_23_reg_1919 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_r_window_search_val_24_reg_1928 = 'bx;

assign ap_phi_precharge_reg_pp0_iter9_gmind2_i_reg_2131 = 'bx;

assign ap_phi_precharge_reg_pp0_iter9_gminsad2_i_reg_2101 = 'bx;

assign ap_phi_precharge_reg_pp0_iter9_gskip_9_i_reg_2142 = 'bx;

assign ap_phi_precharge_reg_pp0_iter9_gskip_val_9_i_reg_2152 = 'bx;

assign ap_phi_precharge_reg_pp0_iter9_val_assign_1_reg_2121 = 'bx;

assign ap_phi_precharge_reg_pp0_iter9_val_assign_reg_2111 = 'bx;

always @ (*) begin
    ap_predicate_op1703_write_state42 = ((1'd1 == ap_reg_pp0_iter37_or_cond2_i_reg_9762) & (1'd1 == tmp_113_i_reg_9467));
end

always @ (*) begin
    ap_predicate_op531_read_state5 = ((exitcond5_i_reg_9471 == 1'd0) & (tmp_16_i_reg_9435 == 1'd1) & (1'd0 == tmp_10_i_reg_9334) & (1'd1 == or_cond1_i_reg_9741));
end

assign b_sum_0_1_cast_i_fu_3547_p1 = b_sum_0_1_i_fu_3541_p2;

assign b_sum_0_1_i_fu_3541_p2 = (tmp_114_0_1_cast_i_fu_3537_p1 + tmp_114_0_cast_i_fu_3497_p1);

assign b_sum_0_3_cast_i_fu_5573_p1 = b_sum_0_3_i_reg_9938;

assign b_sum_0_3_i_fu_3641_p2 = (tmp27_cast_fu_3637_p1 + b_sum_0_1_cast_i_fu_3547_p1);

assign b_sum_0_7_cast_i_fu_5594_p1 = b_sum_0_7_i_fu_5588_p2;

assign b_sum_0_7_i_fu_5588_p2 = (tmp29_cast_fu_5585_p1 + tmp3_fu_5579_p2);

assign b_sum_1_11_i_fu_6101_p2 = (tmp41_cast_fu_6097_p1 + tmp15_fu_6075_p2);

assign b_sum_1_1_cast_i_fu_3905_p1 = b_sum_1_1_i_fu_3899_p2;

assign b_sum_1_1_i_fu_3899_p2 = (tmp_114_1_1_cast_i_fu_3895_p1 + tmp_114_1_cast_i_fu_3855_p1);

assign b_sum_1_3_cast_i_fu_5840_p1 = b_sum_1_3_i_reg_9953;

assign b_sum_1_3_i_fu_3999_p2 = (tmp35_cast_fu_3995_p1 + b_sum_1_1_cast_i_fu_3905_p1);

assign b_sum_1_7_cast_i_fu_5861_p1 = b_sum_1_7_i_fu_5855_p2;

assign b_sum_1_7_i_fu_5855_p2 = (tmp37_cast_fu_5852_p1 + tmp11_fu_5846_p2);

assign brmerge1_i_fu_7720_p2 = (rev2_fu_7715_p2 | tmp_36_i_reg_10215);

assign col_assign_cast342_c_fu_2503_p1 = col_assign_reg_1822;

assign col_fu_2512_p2 = (col_assign_reg_1822 + 11'd1);

assign delta_V_fu_7977_p1 = grp_fu_7918_p2[9:0];

assign disp_data_stream_V_din = ((ap_reg_pp0_iter37_tmp_63_i_reg_10346[0:0] === 1'b1) ? phitmp_i_fu_8011_p4 : 16'd65520);

assign edge_neighbor_address0 = ap_reg_pp0_iter5_tmp_21_i_reg_9513;

assign exitcond4_i_fu_2298_p2 = ((row_assign_reg_1800 == tmp_3_i_reg_9301) ? 1'b1 : 1'b0);

assign exitcond5_i_fu_2507_p2 = ((col_assign_reg_1822 == tmp_i_reg_9296) ? 1'b1 : 1'b0);

assign exitcond_fu_2445_p2 = ((sweep_i_reg_1811 == 4'd8) ? 1'b1 : 1'b0);

assign extLd_fu_2249_p1 = left_cols_V_dout;

assign gedge_2_fu_7700_p3 = ((ap_reg_pp0_iter7_tmp_37_i_reg_10082[0:0] === 1'b1) ? gedge_fu_7516_p3 : ap_reg_pp0_iter7_sad_0_reg_10038);

assign gedge_fu_7516_p3 = ((tmp_17_i_reg_9439[0:0] === 1'b1) ? edge_q0 : ap_reg_pp0_iter7_sad_1_reg_10051);

assign gmind_1_fu_7556_p3 = {{tmp_5_reg_9452}, {lmind_fu_7547_p2}};

assign gmind_fu_7343_p3 = ((tmp_17_i_reg_9439[0:0] === 1'b1) ? mind_q0 : 32'd0);

assign gminsad_n_1_fu_7706_p3 = ((ap_reg_pp0_iter7_tmp_37_i_reg_10082[0:0] === 1'b1) ? ap_reg_pp0_iter7_sad_1_reg_10051 : ap_reg_pp0_iter7_sad_0_reg_10038);

assign gminsad_n_fu_7540_p3 = ((sel_tmp2_fu_7536_p2[0:0] === 1'b1) ? ap_reg_pp0_iter7_sad_0_reg_10038 : sel_tmp1_fu_7529_p3);

assign gminsad_p_fu_7522_p3 = ((tmp_17_i_reg_9439[0:0] === 1'b1) ? minsad_p_q0 : 32'd2147483647);

assign grp_fu_7918_p0 = {{r_V_6_i_fu_7896_p2}, {8'd0}};

assign gskip_3_ph_cast_i_fu_7813_p1 = gskip_3_ph_i_reg_10266;

assign gskip_3_ph_i_fu_7670_p3 = ((sel_tmp5_fu_7664_p2[0:0] === 1'b1) ? or_cond280_not_i_fu_7593_p2 : sel_tmp3_fu_7644_p3);

assign gskip_7_i_fu_7739_p3 = ((tmp_136_i_fu_7711_p2[0:0] === 1'b1) ? gskip_fu_7509_p3 : gskip_i_s_fu_7725_p3);

assign gskip_fu_7509_p3 = ((tmp_17_i_reg_9439[0:0] === 1'b1) ? skip_q0 : 32'd0);

assign gskip_i_s_fu_7725_p3 = ((brmerge1_i_fu_7720_p2[0:0] === 1'b1) ? gskip_fu_7509_p3 : 32'd1);

assign gskip_val_3_fu_7168_p3 = ((tmp_17_i_reg_9439[0:0] === 1'b1) ? minsad_q0 : 32'd2147483647);

assign gskip_val_3_ph_i_fu_7693_p3 = ((sel_tmp5_fu_7664_p2[0:0] === 1'b1) ? gskip_val_reg_10198 : sel_tmp7_fu_7685_p3);

assign gskip_val_4_fu_7357_p3 = ((tmp_17_i_reg_9439[0:0] === 1'b1) ? edge_neighbor_q0 : 32'd2147483647);

assign gskip_val_7_i_fu_7747_p3 = ((tmp_136_i_fu_7711_p2[0:0] === 1'b1) ? gskip_val_reg_10198 : gskip_val_i_sad_0_i_fu_7733_p3);

assign gskip_val_fu_7350_p3 = ((tmp_17_i_reg_9439[0:0] === 1'b1) ? skip_val_q0 : 32'd2147483647);

assign gskip_val_i_sad_0_i_fu_7733_p3 = ((brmerge1_i_fu_7720_p2[0:0] === 1'b1) ? gskip_val_reg_10198 : ap_reg_pp0_iter7_sad_0_reg_10038);

assign icmp3_fu_2376_p2 = ((tmp_3_fu_2366_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp6_fu_2404_p2 = ((tmp_4_fu_2394_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_2354_p2 = ((tmp_fu_2344_p4 == 9'd0) ? 1'b1 : 1'b0);

assign k_V_fu_7891_p2 = (tmp19_fu_7887_p2 + n_V_reg_10316);

assign l_buff_val_0_address0 = tmp_21_i_fu_2524_p1;

assign l_buff_val_10_address0 = tmp_21_i_fu_2524_p1;

assign l_buff_val_11_address0 = tmp_21_i_fu_2524_p1;

assign l_buff_val_12_address0 = tmp_21_i_fu_2524_p1;

assign l_buff_val_1_address0 = tmp_21_i_fu_2524_p1;

assign l_buff_val_2_address0 = tmp_21_i_fu_2524_p1;

assign l_buff_val_3_address0 = tmp_21_i_fu_2524_p1;

assign l_buff_val_4_address0 = tmp_21_i_fu_2524_p1;

assign l_buff_val_5_address0 = tmp_21_i_fu_2524_p1;

assign l_buff_val_6_address0 = tmp_21_i_fu_2524_p1;

assign l_buff_val_7_address0 = tmp_21_i_fu_2524_p1;

assign l_buff_val_8_address0 = tmp_21_i_fu_2524_p1;

assign l_buff_val_9_address0 = tmp_21_i_fu_2524_p1;

assign lhs_V_fu_7836_p1 = $signed(p_V_fu_7816_p1);

assign lmind_fu_7547_p2 = (ap_reg_pp0_iter7_tmp_37_i_reg_10082 ^ 1'd1);

assign mind_address0 = ap_reg_pp0_iter5_tmp_21_i_reg_9513;

assign minsad_address0 = ap_reg_pp0_iter3_tmp_21_i_reg_9513;

assign mul2_fu_7292_p1 = tmp_39_i_reg_10110;

assign mul2_fu_7292_p2 = ($signed({{1'b0}, {65'd5497558139}}) * $signed(mul2_fu_7292_p1));

assign mul_fu_7273_p1 = tmp_41_i_reg_10099;

assign mul_fu_7273_p2 = ($signed({{1'b0}, {65'd5497558139}}) * $signed(mul_fu_7273_p1));

assign n_V_fu_7820_p1 = val_assign_1_phi_fu_2124_p4[15:0];

assign neg_mul3_fu_7422_p2 = (65'd0 - mul2_reg_10178);

assign neg_mul_fu_7369_p2 = (65'd0 - mul_reg_10168);

assign neg_ti8_fu_7451_p2 = (32'd0 - tmp_2_fu_7444_p3);

assign neg_ti_fu_7398_p2 = (32'd0 - tmp_12_fu_7391_p3);

assign notlhs1_i_fu_7578_p2 = ((tmp_44_cast_i_fu_7563_p1 == tmp_45_i_reg_10228) ? 1'b1 : 1'b0);

assign notlhs348_i_fu_2640_p2 = (($signed(tmp_33_i_fu_2634_p2) < $signed(12'd21)) ? 1'b1 : 1'b0);

assign notlhs_i_fu_2333_p2 = ((row_assign_reg_1800 < tmp_6_i_reg_9306) ? 1'b1 : 1'b0);

assign notrhs_i_fu_2595_p2 = ((col_assign_reg_1822 > 11'd5) ? 1'b1 : 1'b0);

assign offset_cast343_i_fu_2479_p1 = offset_fu_2473_p2;

assign offset_cast_i_fu_2483_p1 = offset_fu_2473_p2;

assign offset_fu_2473_p2 = sweep_i_reg_1811 << 4'd1;

assign or_cond1_i_fu_2611_p2 = (tmp1_fu_2606_p2 & notrhs_i_fu_2595_p2);

assign or_cond280_not_i_fu_7593_p2 = (rev4_fu_7587_p2 & notlhs1_i_fu_7578_p2);

assign or_cond2_i_fu_2629_p2 = (tmp_11_i_reg_9340 & tmp_30_i_fu_2623_p2);

assign or_cond4_i_fu_7608_p2 = (tmp_47_i_fu_7599_p2 | tmp_48_i_90_fu_7604_p2);

assign or_cond_fu_7769_p2 = (rev3_fu_7758_p2 & tmp_137_1_i_fu_7764_p2);

assign or_cond_i_10_i_fu_5428_p2 = (ap_reg_pp0_iter2_tmp_29_i_reg_9745 | tmp_48_6_i_reg_9409);

assign or_cond_i_11_i_fu_5523_p2 = (ap_reg_pp0_iter2_tmp_29_i_reg_9745 | tmp_48_10_i_reg_9415);

assign or_cond_i_1_i_fu_2841_p2 = (ap_reg_pp0_iter1_tmp_29_i_reg_9745 | tmp_48_1_i_reg_9355);

assign or_cond_i_2_i_fu_2936_p2 = (ap_reg_pp0_iter1_tmp_29_i_reg_9745 | icmp_reg_9361);

assign or_cond_i_3_i_fu_3031_p2 = (ap_reg_pp0_iter1_tmp_29_i_reg_9745 | tmp_48_3_i_reg_9367);

assign or_cond_i_4_i_fu_3126_p2 = (ap_reg_pp0_iter1_tmp_29_i_reg_9745 | icmp3_reg_9373);

assign or_cond_i_5_i_fu_3221_p2 = (ap_reg_pp0_iter1_tmp_29_i_reg_9745 | tmp_48_5_i_reg_9379);

assign or_cond_i_6_i_fu_3316_p2 = (ap_reg_pp0_iter1_tmp_29_i_reg_9745 | tmp_10_i_reg_9334);

assign or_cond_i_7_i_fu_3411_p2 = (ap_reg_pp0_iter1_tmp_29_i_reg_9745 | tmp_48_7_i_reg_9385);

assign or_cond_i_8_i_fu_5143_p2 = (ap_reg_pp0_iter2_tmp_29_i_reg_9745 | icmp6_reg_9391);

assign or_cond_i_9_i_fu_5238_p2 = (ap_reg_pp0_iter2_tmp_29_i_reg_9745 | tmp_48_9_i_reg_9397);

assign or_cond_i_i_fu_5333_p2 = (ap_reg_pp0_iter2_tmp_29_i_reg_9745 | tmp_48_i_reg_9403);

assign p_V_fu_7816_p1 = val_assign_phi_fu_2114_p4[15:0];

assign p_gedge_neighbor_i_fu_7614_p3 = ((or_cond4_i_fu_7608_p2[0:0] === 1'b1) ? gskip_val_reg_10198 : gskip_val_4_reg_10209);

assign p_gskip_7_i_fu_7775_p3 = ((or_cond_fu_7769_p2[0:0] === 1'b1) ? 32'd1 : gskip_7_i_fu_7739_p3);

assign p_mux2_i_fu_7572_p3 = ((tmp_46_i_fu_7567_p2[0:0] === 1'b1) ? ap_reg_pp0_iter7_gskip_val_3_reg_10074 : gskip_val_reg_10198);

assign p_sad_0_2_i_fu_6910_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : v1_1_fu_934);

assign p_sad_1_2_i_fu_6903_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : v2_fu_938);

assign p_sad_cols_0_12_2_i_fu_6812_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_0_12_1_fu_990);

assign p_sad_cols_1_12_2_i_fu_6721_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_1_12_1_fu_1042);

assign phitmp_i_fu_8011_p4 = {{r_V_6_fu_8005_p2[19:4]}};

assign r_0_i4_i_10_i_fu_5413_p3 = ((tmp_41_fu_5399_p3[0:0] === 1'b1) ? tmp_53_10_i_fu_5393_p2 : r_1_10_i_fu_5407_p2);

assign r_0_i4_i_11_i_fu_5508_p3 = ((tmp_43_fu_5494_p3[0:0] === 1'b1) ? tmp_53_11_i_fu_5488_p2 : r_1_11_i_fu_5502_p2);

assign r_0_i4_i_1_i_fu_2826_p3 = ((tmp_15_fu_2812_p3[0:0] === 1'b1) ? tmp_53_1_i_fu_2806_p2 : r_1_1_i_fu_2820_p2);

assign r_0_i4_i_2_i_fu_2921_p3 = ((tmp_17_fu_2907_p3[0:0] === 1'b1) ? tmp_53_2_i_fu_2901_p2 : r_1_2_i_fu_2915_p2);

assign r_0_i4_i_3_i_fu_3016_p3 = ((tmp_19_fu_3002_p3[0:0] === 1'b1) ? tmp_53_3_i_fu_2996_p2 : r_1_3_i_fu_3010_p2);

assign r_0_i4_i_4_i_fu_3111_p3 = ((tmp_24_fu_3097_p3[0:0] === 1'b1) ? tmp_53_4_i_fu_3091_p2 : r_1_4_i_fu_3105_p2);

assign r_0_i4_i_5_i_fu_3206_p3 = ((tmp_26_fu_3192_p3[0:0] === 1'b1) ? tmp_53_5_i_fu_3186_p2 : r_1_5_i_fu_3200_p2);

assign r_0_i4_i_6_i_fu_3301_p3 = ((tmp_31_fu_3287_p3[0:0] === 1'b1) ? tmp_53_6_i_fu_3281_p2 : r_1_6_i_fu_3295_p2);

assign r_0_i4_i_7_i_fu_3396_p3 = ((tmp_33_fu_3382_p3[0:0] === 1'b1) ? tmp_53_7_i_fu_3376_p2 : r_1_7_i_fu_3390_p2);

assign r_0_i4_i_8_i_fu_5128_p3 = ((tmp_35_fu_5114_p3[0:0] === 1'b1) ? tmp_53_8_i_fu_5108_p2 : r_1_8_i_fu_5122_p2);

assign r_0_i4_i_9_i_fu_5223_p3 = ((tmp_37_fu_5209_p3[0:0] === 1'b1) ? tmp_53_9_i_fu_5203_p2 : r_1_9_i_fu_5217_p2);

assign r_0_i4_i_i_73_fu_5318_p3 = ((tmp_39_fu_5304_p3[0:0] === 1'b1) ? tmp_53_i_71_fu_5298_p2 : r_1_i_72_fu_5312_p2);

assign r_0_i4_i_i_fu_2729_p3 = ((tmp_13_fu_2715_p3[0:0] === 1'b1) ? tmp_53_i_fu_2709_p2 : r_1_i_fu_2723_p2);

assign r_0_i_i1_0_10_i_fu_5746_p3 = ((tmp_67_fu_5734_p3[0:0] === 1'b1) ? tmp_99_0_10_i_fu_5728_p2 : tmp_68_fu_5742_p1);

assign r_0_i_i1_0_11_i_fu_5786_p3 = ((tmp_69_fu_5774_p3[0:0] === 1'b1) ? tmp_99_0_11_i_fu_5768_p2 : tmp_70_fu_5782_p1);

assign r_0_i_i1_0_1_i_fu_3529_p3 = ((tmp_47_fu_3517_p3[0:0] === 1'b1) ? tmp_99_0_1_i_fu_3511_p2 : tmp_48_fu_3525_p1);

assign r_0_i_i1_0_2_i_fu_3579_p3 = ((tmp_49_fu_3567_p3[0:0] === 1'b1) ? tmp_99_0_2_i_fu_3561_p2 : tmp_50_fu_3575_p1);

assign r_0_i_i1_0_3_i_fu_3619_p3 = ((tmp_51_fu_3607_p3[0:0] === 1'b1) ? tmp_99_0_3_i_fu_3601_p2 : tmp_52_fu_3615_p1);

assign r_0_i_i1_0_4_i_fu_3675_p3 = ((tmp_53_fu_3663_p3[0:0] === 1'b1) ? tmp_99_0_4_i_fu_3657_p2 : tmp_54_fu_3671_p1);

assign r_0_i_i1_0_5_i_fu_3711_p3 = ((tmp_55_fu_3699_p3[0:0] === 1'b1) ? tmp_99_0_5_i_fu_3693_p2 : tmp_56_fu_3707_p1);

assign r_0_i_i1_0_6_i_fu_3751_p3 = ((tmp_57_fu_3739_p3[0:0] === 1'b1) ? tmp_99_0_6_i_fu_3733_p2 : tmp_58_fu_3747_p1);

assign r_0_i_i1_0_7_i_fu_3791_p3 = ((tmp_59_fu_3779_p3[0:0] === 1'b1) ? tmp_99_0_7_i_fu_3773_p2 : tmp_60_fu_3787_p1);

assign r_0_i_i1_0_8_i_fu_5626_p3 = ((tmp_61_fu_5614_p3[0:0] === 1'b1) ? tmp_99_0_8_i_fu_5608_p2 : tmp_62_fu_5622_p1);

assign r_0_i_i1_0_9_i_fu_5666_p3 = ((tmp_63_fu_5654_p3[0:0] === 1'b1) ? tmp_99_0_9_i_fu_5648_p2 : tmp_64_fu_5662_p1);

assign r_0_i_i1_0_i_85_fu_5706_p3 = ((tmp_65_fu_5694_p3[0:0] === 1'b1) ? tmp_99_0_i_84_fu_5688_p2 : tmp_66_fu_5702_p1);

assign r_0_i_i1_0_i_fu_3489_p3 = ((tmp_45_fu_3477_p3[0:0] === 1'b1) ? tmp_99_0_i_fu_3471_p2 : tmp_46_fu_3485_p1);

assign r_0_i_i1_1_10_i_fu_6013_p3 = ((tmp_93_fu_6001_p3[0:0] === 1'b1) ? tmp_99_1_10_i_fu_5995_p2 : tmp_94_fu_6009_p1);

assign r_0_i_i1_1_11_i_fu_6053_p3 = ((tmp_95_fu_6041_p3[0:0] === 1'b1) ? tmp_99_1_11_i_fu_6035_p2 : tmp_96_fu_6049_p1);

assign r_0_i_i1_1_1_i_fu_3887_p3 = ((tmp_73_fu_3875_p3[0:0] === 1'b1) ? tmp_99_1_1_i_fu_3869_p2 : tmp_74_fu_3883_p1);

assign r_0_i_i1_1_2_i_fu_3937_p3 = ((tmp_75_fu_3925_p3[0:0] === 1'b1) ? tmp_99_1_2_i_fu_3919_p2 : tmp_76_fu_3933_p1);

assign r_0_i_i1_1_3_i_fu_3977_p3 = ((tmp_77_fu_3965_p3[0:0] === 1'b1) ? tmp_99_1_3_i_fu_3959_p2 : tmp_78_fu_3973_p1);

assign r_0_i_i1_1_4_i_fu_4033_p3 = ((tmp_79_fu_4021_p3[0:0] === 1'b1) ? tmp_99_1_4_i_fu_4015_p2 : tmp_80_fu_4029_p1);

assign r_0_i_i1_1_5_i_fu_4069_p3 = ((tmp_81_fu_4057_p3[0:0] === 1'b1) ? tmp_99_1_5_i_fu_4051_p2 : tmp_82_fu_4065_p1);

assign r_0_i_i1_1_6_i_fu_4109_p3 = ((tmp_83_fu_4097_p3[0:0] === 1'b1) ? tmp_99_1_6_i_fu_4091_p2 : tmp_84_fu_4105_p1);

assign r_0_i_i1_1_7_i_fu_4149_p3 = ((tmp_85_fu_4137_p3[0:0] === 1'b1) ? tmp_99_1_7_i_fu_4131_p2 : tmp_86_fu_4145_p1);

assign r_0_i_i1_1_8_i_fu_5893_p3 = ((tmp_87_fu_5881_p3[0:0] === 1'b1) ? tmp_99_1_8_i_fu_5875_p2 : tmp_88_fu_5889_p1);

assign r_0_i_i1_1_9_i_fu_5933_p3 = ((tmp_89_fu_5921_p3[0:0] === 1'b1) ? tmp_99_1_9_i_fu_5915_p2 : tmp_90_fu_5929_p1);

assign r_0_i_i1_1_i_89_fu_5973_p3 = ((tmp_91_fu_5961_p3[0:0] === 1'b1) ? tmp_99_1_i_88_fu_5955_p2 : tmp_92_fu_5969_p1);

assign r_0_i_i1_1_i_fu_3847_p3 = ((tmp_71_fu_3835_p3[0:0] === 1'b1) ? tmp_99_1_i_fu_3829_p2 : tmp_72_fu_3843_p1);

assign r_0_i_i_10_i_fu_5462_p3 = ((tmp_42_fu_5448_p3[0:0] === 1'b1) ? tmp_72_10_i_fu_5442_p2 : r_3_10_i_fu_5456_p2);

assign r_0_i_i_11_i_fu_5557_p3 = ((tmp_44_fu_5543_p3[0:0] === 1'b1) ? tmp_72_11_i_fu_5537_p2 : r_3_11_i_fu_5551_p2);

assign r_0_i_i_1_i_fu_2875_p3 = ((tmp_16_fu_2861_p3[0:0] === 1'b1) ? tmp_72_1_i_fu_2855_p2 : r_3_1_i_fu_2869_p2);

assign r_0_i_i_2_i_fu_2970_p3 = ((tmp_18_fu_2956_p3[0:0] === 1'b1) ? tmp_72_2_i_fu_2950_p2 : r_3_2_i_fu_2964_p2);

assign r_0_i_i_3_i_fu_3065_p3 = ((tmp_20_fu_3051_p3[0:0] === 1'b1) ? tmp_72_3_i_fu_3045_p2 : r_3_3_i_fu_3059_p2);

assign r_0_i_i_4_i_fu_3160_p3 = ((tmp_25_fu_3146_p3[0:0] === 1'b1) ? tmp_72_4_i_fu_3140_p2 : r_3_4_i_fu_3154_p2);

assign r_0_i_i_5_i_fu_3255_p3 = ((tmp_30_fu_3241_p3[0:0] === 1'b1) ? tmp_72_5_i_fu_3235_p2 : r_3_5_i_fu_3249_p2);

assign r_0_i_i_6_i_fu_3350_p3 = ((tmp_32_fu_3336_p3[0:0] === 1'b1) ? tmp_72_6_i_fu_3330_p2 : r_3_6_i_fu_3344_p2);

assign r_0_i_i_7_i_fu_3445_p3 = ((tmp_34_fu_3431_p3[0:0] === 1'b1) ? tmp_72_7_i_fu_3425_p2 : r_3_7_i_fu_3439_p2);

assign r_0_i_i_8_i_fu_5177_p3 = ((tmp_36_fu_5163_p3[0:0] === 1'b1) ? tmp_72_8_i_fu_5157_p2 : r_3_8_i_fu_5171_p2);

assign r_0_i_i_9_i_fu_5272_p3 = ((tmp_38_fu_5258_p3[0:0] === 1'b1) ? tmp_72_9_i_fu_5252_p2 : r_3_9_i_fu_5266_p2);

assign r_0_i_i_i_78_fu_5367_p3 = ((tmp_40_fu_5353_p3[0:0] === 1'b1) ? tmp_72_i_76_fu_5347_p2 : r_3_i_77_fu_5361_p2);

assign r_0_i_i_i_fu_2771_p3 = ((tmp_14_fu_2757_p3[0:0] === 1'b1) ? tmp_72_i_fu_2751_p2 : r_3_i_fu_2765_p2);

assign r_1_10_i_fu_5407_p2 = ($signed(8'd224) + $signed(ap_phi_precharge_reg_pp0_iter3_l_window_val_11_0_reg_2056));

assign r_1_11_i_fu_5502_p2 = ($signed(8'd224) + $signed(ap_phi_precharge_reg_pp0_iter3_l_window_val_12_0_reg_2047));

assign r_1_1_i_fu_2820_p2 = ($signed(8'd224) + $signed(l_window_val_1_0_phi_fu_1995_p4));

assign r_1_2_i_fu_2915_p2 = ($signed(8'd224) + $signed(l_window_val_2_0_phi_fu_1986_p4));

assign r_1_3_i_fu_3010_p2 = ($signed(8'd224) + $signed(l_window_val_3_0_phi_fu_1977_p4));

assign r_1_4_i_fu_3105_p2 = ($signed(8'd224) + $signed(l_window_val_4_0_phi_fu_1968_p4));

assign r_1_5_i_fu_3200_p2 = ($signed(8'd224) + $signed(l_window_val_5_0_phi_fu_1959_p4));

assign r_1_6_i_fu_3295_p2 = ($signed(8'd224) + $signed(l_window_val_6_0_phi_fu_1950_p4));

assign r_1_7_i_fu_3390_p2 = ($signed(8'd224) + $signed(l_window_val_7_0_phi_fu_1941_p4));

assign r_1_8_i_fu_5122_p2 = ($signed(8'd224) + $signed(ap_phi_precharge_reg_pp0_iter3_l_window_val_8_0_reg_2083));

assign r_1_9_i_fu_5217_p2 = ($signed(8'd224) + $signed(ap_phi_precharge_reg_pp0_iter3_l_window_val_9_0_reg_2074));

assign r_1_i_72_fu_5312_p2 = ($signed(8'd224) + $signed(ap_phi_precharge_reg_pp0_iter3_l_window_val_10_0_reg_2065));

assign r_1_i_fu_2723_p2 = ($signed(8'd224) + $signed(l_window_val_0_0_phi_fu_2004_p4));

assign r_3_10_i_fu_5456_p2 = ($signed(8'd224) + $signed(l_window_val_11_12_1_fu_826));

assign r_3_11_i_fu_5551_p2 = ($signed(8'd224) + $signed(l_window_val_12_12_1_fu_878));

assign r_3_1_i_fu_2869_p2 = ($signed(8'd224) + $signed(l_window_val_1_12_1_fu_306));

assign r_3_2_i_fu_2964_p2 = ($signed(8'd224) + $signed(l_window_val_2_12_1_fu_358));

assign r_3_3_i_fu_3059_p2 = ($signed(8'd224) + $signed(l_window_val_3_12_1_fu_410));

assign r_3_4_i_fu_3154_p2 = ($signed(8'd224) + $signed(l_window_val_4_12_1_fu_462));

assign r_3_5_i_fu_3249_p2 = ($signed(8'd224) + $signed(l_window_val_5_12_1_fu_514));

assign r_3_6_i_fu_3344_p2 = ($signed(8'd224) + $signed(l_window_val_6_12_1_fu_566));

assign r_3_7_i_fu_3439_p2 = ($signed(8'd224) + $signed(l_window_val_7_12_1_fu_618));

assign r_3_8_i_fu_5171_p2 = ($signed(8'd224) + $signed(l_window_val_8_12_1_fu_670));

assign r_3_9_i_fu_5266_p2 = ($signed(8'd224) + $signed(l_window_val_9_12_1_fu_722));

assign r_3_i_77_fu_5361_p2 = ($signed(8'd224) + $signed(l_window_val_10_12_1_fu_774));

assign r_3_i_fu_2765_p2 = ($signed(8'd224) + $signed(l_window_val_0_12_1_fu_254));

assign r_V_1_fu_7850_p2 = (n_V_fu_7820_p1 - p_V_fu_7816_p1);

assign r_V_2_fu_7864_p1 = r_V_fu_7844_p2[15:0];

assign r_V_3_fu_7868_p3 = ((tmp_108_fu_7856_p3[0:0] === 1'b1) ? r_V_1_fu_7850_p2 : r_V_2_fu_7864_p1);

assign r_V_5_fu_7996_p2 = ($signed(rhs_V_1_fu_7992_p1) + $signed(tmp_59_i_fu_7988_p1));

assign r_V_6_fu_8005_p2 = (34'd15 + tmp_60_i_fu_8002_p1);

assign r_V_6_i_fu_7896_p2 = (p_V_reg_10311 - n_V_reg_10316);

assign r_V_fu_7844_p2 = ($signed(lhs_V_fu_7836_p1) - $signed(rhs_V_fu_7840_p1));

assign r_buff_val_12_address0 = tmp_25_i_fu_2578_p1;

assign r_buff_val_12_address1 = tmp_21_i_reg_9513;

assign rev1_fu_7808_p2 = (ap_reg_pp0_iter8_slt1_reg_9771 ^ 1'd1);

assign rev2_fu_7715_p2 = (slt2_reg_10241 ^ 1'd1);

assign rev3_fu_7758_p2 = (slt3_fu_7754_p2 ^ 1'd1);

assign rev4_fu_7587_p2 = (slt4_fu_7583_p2 ^ 1'd1);

assign rev_fu_2439_p2 = (slt_fu_2434_p2 ^ 1'd1);

assign rhs_V_1_fu_7992_p1 = $signed(p_2_i_phi_fu_2166_p4);

assign rhs_V_fu_7840_p1 = $signed(n_V_fu_7820_p1);

assign row_assign_cast_i_fu_2294_p1 = row_assign_reg_1800;

assign row_fu_2303_p2 = (row_assign_reg_1800 + 10'd1);

assign rows_cast345_i_fu_2245_p1 = left_rows_V_dout;

assign sad_0_fu_6965_p2 = (tmp_110_i_fu_6959_p2 + p_sad_0_2_i_fu_6910_p3);

assign sad_1_fu_6987_p2 = (tmp_110_1_i_fu_6981_p2 + p_sad_1_2_i_fu_6903_p3);

assign sad_1_i_gskip_val_7_fu_7783_p3 = ((or_cond_fu_7769_p2[0:0] === 1'b1) ? ap_reg_pp0_iter7_sad_1_reg_10051 : gskip_val_7_i_fu_7747_p3);

assign sad_cols_0_0_cast_s_fu_6956_p1 = sad_cols_0_0_reg_10023;

assign sad_cols_0_0_fu_5834_p2 = (tmp33_cast_fu_5830_p1 + tmp7_fu_5808_p2);

assign sad_cols_0_10_fu_6833_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_0_9_1_fu_978);

assign sad_cols_0_11_fu_6826_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_0_10_1_fu_982);

assign sad_cols_0_12_fu_6819_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_0_11_1_fu_986);

assign sad_cols_0_1_fu_6896_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_0_0_i_fu_942);

assign sad_cols_0_2_fu_6889_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_0_1_1_fu_946);

assign sad_cols_0_3_fu_6882_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_0_2_1_fu_950);

assign sad_cols_0_4_fu_6875_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_0_3_1_fu_954);

assign sad_cols_0_5_fu_6868_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_0_4_1_fu_958);

assign sad_cols_0_6_fu_6861_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_0_5_1_fu_962);

assign sad_cols_0_7_fu_6854_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_0_6_1_fu_966);

assign sad_cols_0_8_fu_6847_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_0_7_1_fu_970);

assign sad_cols_0_9_fu_6840_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_0_8_1_fu_974);

assign sad_cols_1_0_cast_s_fu_6977_p1 = sad_cols_1_0_fu_6971_p3;

assign sad_cols_1_0_fu_6971_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 12'd0 : b_sum_1_11_i_reg_10028);

assign sad_cols_1_10_fu_6742_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_1_9_1_fu_1030);

assign sad_cols_1_11_fu_6735_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_1_10_1_fu_1034);

assign sad_cols_1_12_fu_6728_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_1_11_1_fu_1038);

assign sad_cols_1_1_fu_6805_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_1_0_i_fu_994);

assign sad_cols_1_2_fu_6798_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_1_1_1_fu_998);

assign sad_cols_1_3_fu_6791_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_1_2_1_fu_1002);

assign sad_cols_1_4_fu_6784_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_1_3_1_fu_1006);

assign sad_cols_1_5_fu_6777_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_1_4_1_fu_1010);

assign sad_cols_1_6_fu_6770_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_1_5_1_fu_1014);

assign sad_cols_1_7_fu_6763_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_1_6_1_fu_1018);

assign sad_cols_1_8_fu_6756_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_1_7_1_fu_1022);

assign sad_cols_1_9_fu_6749_p3 = ((ap_reg_pp0_iter3_tmp_20_i_reg_9480[0:0] === 1'b1) ? 32'd0 : sad_cols_1_8_1_fu_1026);

assign sel_tmp14_demorgan_fu_7652_p2 = (tmp_43_i_fu_7552_p2 | tmp_46_i_fu_7567_p2);

assign sel_tmp1_fu_7529_p3 = ((tmp_17_i_reg_9439[0:0] === 1'b1) ? minsad_n_q0 : 32'd2147483647);

assign sel_tmp2_fu_7536_p2 = (tmp_17_i_reg_9439 & tmp_36_i_reg_10215);

assign sel_tmp3_fu_7644_p3 = ((sel_tmp_fu_7638_p2[0:0] === 1'b1) ? tmp_46_i_fu_7567_p2 : sel_tmp8_fu_7626_p2);

assign sel_tmp4_fu_7658_p2 = (sel_tmp14_demorgan_fu_7652_p2 ^ 1'd1);

assign sel_tmp5_fu_7664_p2 = (or_cond280_not_i_fu_7593_p2 & sel_tmp4_fu_7658_p2);

assign sel_tmp6_fu_7678_p3 = ((tmp_43_i_fu_7552_p2[0:0] === 1'b1) ? gskip_val_reg_10198 : p_gedge_neighbor_i_fu_7614_p3);

assign sel_tmp7_fu_7685_p3 = ((sel_tmp_fu_7638_p2[0:0] === 1'b1) ? p_mux2_i_fu_7572_p3 : sel_tmp6_fu_7678_p3);

assign sel_tmp8_demorgan_fu_7620_p2 = (tmp_43_i_fu_7552_p2 | or_cond4_i_fu_7608_p2);

assign sel_tmp8_fu_7626_p2 = (sel_tmp8_demorgan_fu_7620_p2 ^ 1'd1);

assign sel_tmp9_fu_7632_p2 = (tmp_43_i_fu_7552_p2 ^ 1'd1);

assign sel_tmp_fu_7638_p2 = (tmp_46_i_fu_7567_p2 & sel_tmp9_fu_7632_p2);

assign skip_flag_fu_7963_p3 = {{tmp_7_fu_7953_p4}, {tmp_6_fu_7947_p2}};

assign skip_val_address0 = ap_reg_pp0_iter5_tmp_21_i_reg_9513;

assign slt1_fu_2646_p2 = (($signed(tmp_33_i_fu_2634_p2) < $signed(tmp_8_i_reg_9316)) ? 1'b1 : 1'b0);

assign slt2_fu_7469_p2 = (($signed(ap_reg_pp0_iter6_sad_0_reg_10038) < $signed(gskip_val_fu_7350_p3)) ? 1'b1 : 1'b0);

assign slt3_fu_7754_p2 = (($signed(thresh_reg_10235) < $signed(ap_reg_pp0_iter7_sad_1_reg_10051)) ? 1'b1 : 1'b0);

assign slt4_fu_7583_p2 = (($signed(thresh_1_reg_10221) < $signed(gskip_val_reg_10198)) ? 1'b1 : 1'b0);

assign slt_fu_2434_p2 = (($signed(tmp_12_i_fu_2321_p2) < $signed(tmp_9_i_reg_9321)) ? 1'b1 : 1'b0);

assign sweep_fu_2451_p2 = (sweep_i_reg_1811 + 4'd1);

assign text_sum_fu_7796_p2 = ($signed(tmp_3_11_cast_i_fu_7793_p1) + $signed(text_sum_1_fu_202));

assign thresh_1_fu_7411_p2 = (tmp_42_i_fu_7404_p3 + ap_reg_pp0_iter6_v1_reg_10089);

assign thresh_fu_7464_p2 = (tmp_40_i_fu_7457_p3 + ap_reg_pp0_iter6_gskip_val_3_reg_10074);

assign tmp10_fu_3989_p2 = (tmp_114_1_2_cast_i_c_fu_3945_p1 + tmp_114_1_3_cast_i_c_fu_3985_p1);

assign tmp11_fu_5846_p2 = (b_sum_1_3_cast_i_fu_5840_p1 + tmp_114_1_4_cast_i_fu_5843_p1);

assign tmp12_fu_4161_p2 = (tmp_114_1_6_cast_i_c_fu_4117_p1 + tmp_114_1_7_cast_i_c_fu_4157_p1);

assign tmp13_fu_4171_p2 = (tmp38_cast_fu_4167_p1 + tmp_114_1_5_cast_i_c_fu_4077_p1);

assign tmp14_fu_6065_p2 = (tmp_114_1_8_cast_i_c_fu_5901_p1 + tmp_114_1_9_cast_i_c_fu_5941_p1);

assign tmp15_fu_6075_p2 = (tmp40_cast_fu_6071_p1 + b_sum_1_7_cast_i_fu_5861_p1);

assign tmp16_fu_6081_p2 = (tmp_114_1_10_cast_i_s_fu_6021_p1 + tmp_114_1_11_cast_i_s_fu_6061_p1);

assign tmp17_fu_6091_p2 = (tmp42_cast_fu_6087_p1 + tmp_114_1_cast_i_ca_fu_5981_p1);

assign tmp19_fu_7887_p2 = (addconv_i_reg_10327 + r_V_3_reg_10322);

assign tmp1_fu_2606_p2 = (notlhs_i_reg_9350 & tmp_26_i_fu_2601_p2);

assign tmp21_fu_7928_p2 = (rev_reg_9421 | tmp_32_i_reg_10296);

assign tmp22_fu_7932_p2 = (tmp21_fu_7928_p2 | tmp_13_i_reg_9345);

assign tmp23_fu_7937_p2 = (rev1_reg_10301 | tmp_112_fu_7924_p1);

assign tmp24_fu_7942_p2 = (tmp23_fu_7937_p2 | ap_reg_pp0_iter9_notlhs348_i_reg_9766);

assign tmp27_cast_fu_3637_p1 = tmp2_fu_3631_p2;

assign tmp29_cast_fu_5585_p1 = tmp5_reg_9948;

assign tmp2_fu_3631_p2 = (tmp_114_0_2_cast_i_c_fu_3587_p1 + tmp_114_0_3_cast_i_c_fu_3627_p1);

assign tmp30_cast_fu_3809_p1 = tmp4_fu_3803_p2;

assign tmp32_cast_fu_5804_p1 = tmp6_fu_5798_p2;

assign tmp33_cast_fu_5830_p1 = tmp9_fu_5824_p2;

assign tmp34_cast_fu_5820_p1 = tmp8_fu_5814_p2;

assign tmp35_cast_fu_3995_p1 = tmp10_fu_3989_p2;

assign tmp37_cast_fu_5852_p1 = tmp13_reg_9963;

assign tmp38_cast_fu_4167_p1 = tmp12_fu_4161_p2;

assign tmp3_fu_5579_p2 = (b_sum_0_3_cast_i_fu_5573_p1 + tmp_114_0_4_cast_i_fu_5576_p1);

assign tmp40_cast_fu_6071_p1 = tmp14_fu_6065_p2;

assign tmp41_cast_fu_6097_p1 = tmp17_fu_6091_p2;

assign tmp42_cast_fu_6087_p1 = tmp16_fu_6081_p2;

assign tmp4_fu_3803_p2 = (tmp_114_0_6_cast_i_c_fu_3759_p1 + tmp_114_0_7_cast_i_c_fu_3799_p1);

assign tmp5_fu_3813_p2 = (tmp30_cast_fu_3809_p1 + tmp_114_0_5_cast_i_c_fu_3719_p1);

assign tmp6_fu_5798_p2 = (tmp_114_0_8_cast_i_c_fu_5634_p1 + tmp_114_0_9_cast_i_c_fu_5674_p1);

assign tmp7_fu_5808_p2 = (tmp32_cast_fu_5804_p1 + b_sum_0_7_cast_i_fu_5594_p1);

assign tmp8_fu_5814_p2 = (tmp_114_0_10_cast_i_s_fu_5754_p1 + tmp_114_0_11_cast_i_s_fu_5794_p1);

assign tmp9_fu_5824_p2 = (tmp34_cast_fu_5820_p1 + tmp_114_0_cast_i_ca_fu_5714_p1);

assign tmp_101_fu_7191_p2 = v1_fu_7179_p3 << 32'd4;

assign tmp_103_fu_7374_p4 = {{neg_mul_fu_7369_p2[64:39]}};

assign tmp_107_fu_7824_p1 = gminsad2_i_phi_fu_2104_p4[14:0];

assign tmp_108_fu_7856_p3 = r_V_fu_7844_p2[32'd16];

assign tmp_10_fu_2562_p3 = tmp_22_i_fu_2553_p2[32'd11];

assign tmp_10_i_fu_2309_p2 = ((row_assign_reg_1800 < 10'd6) ? 1'b1 : 1'b0);

assign tmp_110_1_i_fu_6981_p2 = (sad_cols_1_0_cast_s_fu_6977_p1 - p_sad_cols_1_12_2_i_fu_6721_p3);

assign tmp_110_i_fu_6959_p2 = (sad_cols_0_0_cast_s_fu_6956_p1 - p_sad_cols_0_12_2_i_fu_6812_p3);

assign tmp_111_fu_7982_p2 = ap_reg_pp0_iter36_gmind2_i_reg_2131 << 32'd8;

assign tmp_112_fu_7924_p1 = ap_phi_precharge_reg_pp0_iter10_gskip_9_i_reg_2142[0:0];

assign tmp_113_i_fu_2497_p2 = ((sweep_i_reg_1811 == 4'd7) ? 1'b1 : 1'b0);

assign tmp_114_0_10_cast_i_s_fu_5754_p1 = r_0_i_i1_0_10_i_fu_5746_p3;

assign tmp_114_0_11_cast_i_s_fu_5794_p1 = r_0_i_i1_0_11_i_fu_5786_p3;

assign tmp_114_0_1_cast_i_fu_3537_p1 = r_0_i_i1_0_1_i_fu_3529_p3;

assign tmp_114_0_2_cast_i_c_fu_3587_p1 = r_0_i_i1_0_2_i_fu_3579_p3;

assign tmp_114_0_3_cast_i_c_fu_3627_p1 = r_0_i_i1_0_3_i_fu_3619_p3;

assign tmp_114_0_4_cast_i_fu_5576_p1 = r_0_i_i1_0_4_i_reg_9943;

assign tmp_114_0_5_cast_i_c_fu_3719_p1 = r_0_i_i1_0_5_i_fu_3711_p3;

assign tmp_114_0_6_cast_i_c_fu_3759_p1 = r_0_i_i1_0_6_i_fu_3751_p3;

assign tmp_114_0_7_cast_i_c_fu_3799_p1 = r_0_i_i1_0_7_i_fu_3791_p3;

assign tmp_114_0_8_cast_i_c_fu_5634_p1 = r_0_i_i1_0_8_i_fu_5626_p3;

assign tmp_114_0_9_cast_i_c_fu_5674_p1 = r_0_i_i1_0_9_i_fu_5666_p3;

assign tmp_114_0_cast_i_ca_fu_5714_p1 = r_0_i_i1_0_i_85_fu_5706_p3;

assign tmp_114_0_cast_i_fu_3497_p1 = r_0_i_i1_0_i_fu_3489_p3;

assign tmp_114_1_10_cast_i_s_fu_6021_p1 = r_0_i_i1_1_10_i_fu_6013_p3;

assign tmp_114_1_11_cast_i_s_fu_6061_p1 = r_0_i_i1_1_11_i_fu_6053_p3;

assign tmp_114_1_1_cast_i_fu_3895_p1 = r_0_i_i1_1_1_i_fu_3887_p3;

assign tmp_114_1_2_cast_i_c_fu_3945_p1 = r_0_i_i1_1_2_i_fu_3937_p3;

assign tmp_114_1_3_cast_i_c_fu_3985_p1 = r_0_i_i1_1_3_i_fu_3977_p3;

assign tmp_114_1_4_cast_i_fu_5843_p1 = r_0_i_i1_1_4_i_reg_9958;

assign tmp_114_1_5_cast_i_c_fu_4077_p1 = r_0_i_i1_1_5_i_fu_4069_p3;

assign tmp_114_1_6_cast_i_c_fu_4117_p1 = r_0_i_i1_1_6_i_fu_4109_p3;

assign tmp_114_1_7_cast_i_c_fu_4157_p1 = r_0_i_i1_1_7_i_fu_4149_p3;

assign tmp_114_1_8_cast_i_c_fu_5901_p1 = r_0_i_i1_1_8_i_fu_5893_p3;

assign tmp_114_1_9_cast_i_c_fu_5941_p1 = r_0_i_i1_1_9_i_fu_5933_p3;

assign tmp_114_1_cast_i_ca_fu_5981_p1 = r_0_i_i1_1_i_89_fu_5973_p3;

assign tmp_114_1_cast_i_fu_3855_p1 = r_0_i_i1_1_i_fu_3847_p3;

assign tmp_11_fu_7388_p1 = $signed(tmp_104_reg_10173);

assign tmp_11_i_fu_2315_p2 = ((row_assign_reg_1800 > 10'd11) ? 1'b1 : 1'b0);

assign tmp_12_fu_7391_p3 = ((ap_reg_pp0_iter6_tmp_102_reg_10104[0:0] === 1'b1) ? tmp_8_fu_7384_p1 : tmp_11_fu_7388_p1);

assign tmp_12_i_fu_2321_p2 = ($signed(row_assign_cast_i_fu_2294_p1) + $signed(11'd2036));

assign tmp_136_i_fu_7711_p2 = (($signed(ap_reg_pp0_iter7_sad_0_reg_10038) > $signed(thresh_reg_10235)) ? 1'b1 : 1'b0);

assign tmp_137_1_i_fu_7764_p2 = (($signed(ap_reg_pp0_iter7_sad_1_reg_10051) < $signed(gskip_val_7_i_fu_7747_p3)) ? 1'b1 : 1'b0);

assign tmp_13_fu_2715_p3 = tmp_52_i_fu_2703_p2[32'd8];

assign tmp_13_i_fu_2327_p2 = (($signed(tmp_12_i_fu_2321_p2) < $signed(11'd6)) ? 1'b1 : 1'b0);

assign tmp_14_fu_2757_p3 = tmp_71_i_fu_2745_p2[32'd8];

assign tmp_15_fu_2812_p3 = tmp_52_1_i_fu_2800_p2[32'd8];

assign tmp_16_fu_2861_p3 = tmp_71_1_i_fu_2849_p2[32'd8];

assign tmp_16_i_fu_2457_p2 = ((sweep_i_reg_1811 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_17_fu_2907_p3 = tmp_52_2_i_fu_2895_p2[32'd8];

assign tmp_17_i_fu_2463_p2 = ((sweep_i_reg_1811 != 4'd0) ? 1'b1 : 1'b0);

assign tmp_18_cast_i_fu_2493_p1 = $signed(tmp_18_i_fu_2487_p2);

assign tmp_18_fu_2956_p3 = tmp_71_2_i_fu_2944_p2[32'd8];

assign tmp_18_i_fu_2487_p2 = ($signed(5'd31) + $signed(offset_cast343_i_fu_2479_p1));

assign tmp_19_fu_3002_p3 = tmp_52_3_i_fu_2990_p2[32'd8];

assign tmp_1_fu_7441_p1 = $signed(tmp_100_reg_10183);

assign tmp_20_fu_3051_p3 = tmp_71_3_i_fu_3039_p2[32'd8];

assign tmp_20_i_fu_2518_p2 = ((col_assign_reg_1822 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_21_i_fu_2524_p1 = col_assign_reg_1822;

assign tmp_22_i_fu_2553_p2 = (col_assign_cast342_c_fu_2503_p1 - offset_cast_i_reg_9457);

assign tmp_24_fu_3097_p3 = tmp_52_4_i_fu_3085_p2[32'd8];

assign tmp_24_i_fu_2570_p3 = ((tmp_10_fu_2562_p3[0:0] === 1'b1) ? 11'd0 : tmp_9_fu_2558_p1);

assign tmp_25_fu_3146_p3 = tmp_71_4_i_fu_3134_p2[32'd8];

assign tmp_25_i_fu_2578_p1 = tmp_24_i_fu_2570_p3;

assign tmp_26_fu_3192_p3 = tmp_52_5_i_fu_3180_p2[32'd8];

assign tmp_26_i_fu_2601_p2 = ((col_assign_reg_1822 < tmp_7_i_reg_9311) ? 1'b1 : 1'b0);

assign tmp_29_i_fu_2617_p2 = ((col_assign_reg_1822 < 11'd13) ? 1'b1 : 1'b0);

assign tmp_2_fu_7444_p3 = ((ap_reg_pp0_iter6_tmp_98_reg_10115[0:0] === 1'b1) ? tmp_s_fu_7437_p1 : tmp_1_fu_7441_p1);

assign tmp_30_fu_3241_p3 = tmp_71_5_i_fu_3229_p2[32'd8];

assign tmp_30_i_fu_2623_p2 = ((col_assign_reg_1822 > 11'd11) ? 1'b1 : 1'b0);

assign tmp_31_cast_i_fu_5055_p1 = $signed(tmp_31_i_reg_9863);

assign tmp_31_fu_3287_p3 = tmp_52_6_i_fu_3275_p2[32'd8];

assign tmp_31_i_fu_2790_p2 = (tmp_61_cast_i_fu_2737_p1 - tmp_84_cast_i_fu_2786_p1);

assign tmp_32_fu_3336_p3 = tmp_71_6_i_fu_3324_p2[32'd8];

assign tmp_32_i_fu_7802_p2 = (($signed(text_sum_fu_7796_p2) < $signed(32'd10)) ? 1'b1 : 1'b0);

assign tmp_33_fu_3382_p3 = tmp_52_7_i_fu_3370_p2[32'd8];

assign tmp_33_i_fu_2634_p2 = ($signed(col_assign_cast342_c_fu_2503_p1) + $signed(12'd4084));

assign tmp_34_fu_3431_p3 = tmp_71_7_i_fu_3419_p2[32'd8];

assign tmp_35_fu_5114_p3 = tmp_52_8_i_fu_5102_p2[32'd8];

assign tmp_36_fu_5163_p3 = tmp_71_8_i_fu_5151_p2[32'd8];

assign tmp_36_i_fu_7364_p2 = ((gmind_fu_7343_p3 == tmp_18_cast_i_reg_9462) ? 1'b1 : 1'b0);

assign tmp_37_fu_5209_p3 = tmp_52_9_i_fu_5197_p2[32'd8];

assign tmp_37_i_fu_7175_p2 = (($signed(sad_0_reg_10038) < $signed(sad_1_reg_10051)) ? 1'b1 : 1'b0);

assign tmp_38_fu_5258_p3 = tmp_71_9_i_fu_5246_p2[32'd8];

assign tmp_38_i_fu_7185_p2 = (($signed(v1_fu_7179_p3) > $signed(gskip_val_3_fu_7168_p3)) ? 1'b1 : 1'b0);

assign tmp_39_fu_5304_p3 = tmp_52_i_70_fu_5292_p2[32'd8];

assign tmp_39_i_fu_7217_p2 = (tmp_97_fu_7211_p2 - gskip_val_3_fu_7168_p3);

assign tmp_3_10_i_fu_7485_p2 = (tmp_85_10_i_fu_7480_p2 - tmp_84_10_cast_i_fu_7477_p1);

assign tmp_3_11_cast_i_fu_7793_p1 = $signed(tmp_3_11_i_reg_10246);

assign tmp_3_11_i_fu_7503_p2 = (tmp_85_11_i_fu_7497_p2 - tmp_84_11_cast_i_fu_7494_p1);

assign tmp_3_1_cast_i_fu_5076_p1 = $signed(tmp_3_1_i_fu_5070_p2);

assign tmp_3_1_i_fu_5070_p2 = (tmp_85_1_i_fu_5064_p2 - tmp_84_1_cast_i_fu_5061_p1);

assign tmp_3_2_i_fu_5092_p2 = (tmp_85_2_i_fu_5086_p2 - tmp_84_2_cast_i_fu_5083_p1);

assign tmp_3_3_cast_i_fu_6934_p1 = $signed(tmp_3_3_i_fu_6928_p2);

assign tmp_3_3_i_fu_6928_p2 = (tmp_85_3_i_fu_6923_p2 - tmp_84_3_cast_i_fu_6920_p1);

assign tmp_3_4_i_fu_6950_p2 = (tmp_85_4_i_fu_6944_p2 - tmp_84_4_cast_i_fu_6941_p1);

assign tmp_3_5_i_fu_7144_p2 = (tmp_85_5_i_fu_7139_p2 - tmp_84_5_cast_i_fu_7136_p1);

assign tmp_3_6_i_fu_7162_p2 = (tmp_85_6_i_fu_7156_p2 - tmp_84_6_cast_i_fu_7153_p1);

assign tmp_3_7_cast_i_fu_7248_p1 = $signed(tmp_3_7_i_fu_7242_p2);

assign tmp_3_7_i_fu_7242_p2 = (tmp_85_7_i_fu_7237_p2 - tmp_84_7_cast_i_fu_7234_p1);

assign tmp_3_8_i_fu_7264_p2 = (tmp_85_8_i_fu_7258_p2 - tmp_84_8_cast_i_fu_7255_p1);

assign tmp_3_9_i_fu_7319_p2 = (tmp_85_9_i_fu_7314_p2 - tmp_84_9_cast_i_fu_7311_p1);

assign tmp_3_fu_2366_p4 = {{row_assign_reg_1800[9:2]}};

assign tmp_3_i_81_fu_7337_p2 = (tmp_85_i_fu_7331_p2 - tmp_84_cast_i_80_fu_7328_p1);

assign tmp_3_i_fu_2259_p2 = (left_rows_V_dout + 10'd12);

assign tmp_40_fu_5353_p3 = tmp_71_i_75_fu_5341_p2[32'd8];

assign tmp_40_i_fu_7457_p3 = ((ap_reg_pp0_iter6_tmp_98_reg_10115[0:0] === 1'b1) ? neg_ti8_fu_7451_p2 : tmp_1_fu_7441_p1);

assign tmp_41_fu_5399_p3 = tmp_52_10_i_fu_5387_p2[32'd8];

assign tmp_41_i_fu_7197_p2 = (tmp_101_fu_7191_p2 - v1_fu_7179_p3);

assign tmp_42_fu_5448_p3 = tmp_71_10_i_fu_5436_p2[32'd8];

assign tmp_42_i_fu_7404_p3 = ((ap_reg_pp0_iter6_tmp_102_reg_10104[0:0] === 1'b1) ? neg_ti_fu_7398_p2 : tmp_11_fu_7388_p1);

assign tmp_43_fu_5494_p3 = tmp_52_11_i_fu_5482_p2[32'd8];

assign tmp_43_i_fu_7552_p2 = (($signed(ap_reg_pp0_iter7_gskip_val_3_reg_10074) > $signed(thresh_1_reg_10221)) ? 1'b1 : 1'b0);

assign tmp_44_cast_i_fu_7563_p1 = gmind_1_fu_7556_p3;

assign tmp_44_fu_5543_p3 = tmp_71_11_i_fu_5531_p2[32'd8];

assign tmp_45_fu_3477_p3 = tmp_98_0_i_fu_3465_p2[32'd8];

assign tmp_45_i_fu_7416_p2 = (32'd1 + gmind_fu_7343_p3);

assign tmp_46_fu_3485_p1 = tmp_98_0_i_fu_3465_p2[7:0];

assign tmp_46_i_fu_7567_p2 = (($signed(tmp_44_cast_i_fu_7563_p1) > $signed(tmp_45_i_reg_10228)) ? 1'b1 : 1'b0);

assign tmp_47_fu_3517_p3 = tmp_98_0_1_i_fu_3505_p2[32'd8];

assign tmp_47_i_fu_7599_p2 = ((tmp_44_cast_i_fu_7563_p1 != tmp_45_i_reg_10228) ? 1'b1 : 1'b0);

assign tmp_48_10_i_fu_2428_p2 = ((row_assign_reg_1800 < 10'd12) ? 1'b1 : 1'b0);

assign tmp_48_1_i_fu_2338_p2 = ((row_assign_reg_1800 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_48_3_i_fu_2360_p2 = ((row_assign_reg_1800 < 10'd3) ? 1'b1 : 1'b0);

assign tmp_48_5_i_fu_2382_p2 = ((row_assign_reg_1800 < 10'd5) ? 1'b1 : 1'b0);

assign tmp_48_6_i_fu_2422_p2 = ((row_assign_reg_1800 < 10'd11) ? 1'b1 : 1'b0);

assign tmp_48_7_i_fu_2388_p2 = ((row_assign_reg_1800 < 10'd7) ? 1'b1 : 1'b0);

assign tmp_48_9_i_fu_2410_p2 = ((row_assign_reg_1800 < 10'd9) ? 1'b1 : 1'b0);

assign tmp_48_fu_3525_p1 = tmp_98_0_1_i_fu_3505_p2[7:0];

assign tmp_48_i_90_fu_7604_p2 = (($signed(gskip_val_4_reg_10209) > $signed(thresh_1_reg_10221)) ? 1'b1 : 1'b0);

assign tmp_48_i_fu_2416_p2 = ((row_assign_reg_1800 < 10'd10) ? 1'b1 : 1'b0);

assign tmp_49_fu_3567_p3 = tmp_98_0_2_i_fu_3555_p2[32'd8];

assign tmp_4_fu_2394_p4 = {{row_assign_reg_1800[9:3]}};

assign tmp_50_10_cast_i_fu_5383_p1 = ap_phi_precharge_reg_pp0_iter3_l_window_val_11_0_reg_2056;

assign tmp_50_11_cast_i_fu_5478_p1 = ap_phi_precharge_reg_pp0_iter3_l_window_val_12_0_reg_2047;

assign tmp_50_1_cast_i_fu_2796_p1 = l_window_val_1_0_phi_fu_1995_p4;

assign tmp_50_2_cast_i_fu_2891_p1 = l_window_val_2_0_phi_fu_1986_p4;

assign tmp_50_3_cast_i_fu_2986_p1 = l_window_val_3_0_phi_fu_1977_p4;

assign tmp_50_4_cast_i_fu_3081_p1 = l_window_val_4_0_phi_fu_1968_p4;

assign tmp_50_5_cast_i_fu_3176_p1 = l_window_val_5_0_phi_fu_1959_p4;

assign tmp_50_6_cast_i_fu_3271_p1 = l_window_val_6_0_phi_fu_1950_p4;

assign tmp_50_7_cast_i_fu_3366_p1 = l_window_val_7_0_phi_fu_1941_p4;

assign tmp_50_8_cast_i_fu_5098_p1 = ap_phi_precharge_reg_pp0_iter3_l_window_val_8_0_reg_2083;

assign tmp_50_9_cast_i_fu_5193_p1 = ap_phi_precharge_reg_pp0_iter3_l_window_val_9_0_reg_2074;

assign tmp_50_cast_i_69_fu_5288_p1 = ap_phi_precharge_reg_pp0_iter3_l_window_val_10_0_reg_2065;

assign tmp_50_cast_i_fu_2699_p1 = l_window_val_0_0_phi_fu_2004_p4;

assign tmp_50_fu_3575_p1 = tmp_98_0_2_i_fu_3555_p2[7:0];

assign tmp_51_fu_3607_p3 = tmp_98_0_3_i_fu_3595_p2[32'd8];

assign tmp_51_i_fu_7828_p3 = {{tmp_107_fu_7824_p1}, {1'd0}};

assign tmp_52_10_i_fu_5387_p2 = ($signed(9'd480) + $signed(tmp_50_10_cast_i_fu_5383_p1));

assign tmp_52_11_i_fu_5482_p2 = ($signed(9'd480) + $signed(tmp_50_11_cast_i_fu_5478_p1));

assign tmp_52_1_i_fu_2800_p2 = ($signed(9'd480) + $signed(tmp_50_1_cast_i_fu_2796_p1));

assign tmp_52_2_i_fu_2895_p2 = ($signed(9'd480) + $signed(tmp_50_2_cast_i_fu_2891_p1));

assign tmp_52_3_i_fu_2990_p2 = ($signed(9'd480) + $signed(tmp_50_3_cast_i_fu_2986_p1));

assign tmp_52_4_i_fu_3085_p2 = ($signed(9'd480) + $signed(tmp_50_4_cast_i_fu_3081_p1));

assign tmp_52_5_i_fu_3180_p2 = ($signed(9'd480) + $signed(tmp_50_5_cast_i_fu_3176_p1));

assign tmp_52_6_i_fu_3275_p2 = ($signed(9'd480) + $signed(tmp_50_6_cast_i_fu_3271_p1));

assign tmp_52_7_i_fu_3370_p2 = ($signed(9'd480) + $signed(tmp_50_7_cast_i_fu_3366_p1));

assign tmp_52_8_i_fu_5102_p2 = ($signed(9'd480) + $signed(tmp_50_8_cast_i_fu_5098_p1));

assign tmp_52_9_i_fu_5197_p2 = ($signed(9'd480) + $signed(tmp_50_9_cast_i_fu_5193_p1));

assign tmp_52_fu_3615_p1 = tmp_98_0_3_i_fu_3595_p2[7:0];

assign tmp_52_i_70_fu_5292_p2 = ($signed(9'd480) + $signed(tmp_50_cast_i_69_fu_5288_p1));

assign tmp_52_i_fu_2703_p2 = ($signed(9'd480) + $signed(tmp_50_cast_i_fu_2699_p1));

assign tmp_53_10_i_fu_5393_p2 = (8'd32 - ap_phi_precharge_reg_pp0_iter3_l_window_val_11_0_reg_2056);

assign tmp_53_11_i_fu_5488_p2 = (8'd32 - ap_phi_precharge_reg_pp0_iter3_l_window_val_12_0_reg_2047);

assign tmp_53_1_i_fu_2806_p2 = (8'd32 - l_window_val_1_0_phi_fu_1995_p4);

assign tmp_53_2_i_fu_2901_p2 = (8'd32 - l_window_val_2_0_phi_fu_1986_p4);

assign tmp_53_3_i_fu_2996_p2 = (8'd32 - l_window_val_3_0_phi_fu_1977_p4);

assign tmp_53_4_i_fu_3091_p2 = (8'd32 - l_window_val_4_0_phi_fu_1968_p4);

assign tmp_53_5_i_fu_3186_p2 = (8'd32 - l_window_val_5_0_phi_fu_1959_p4);

assign tmp_53_6_i_fu_3281_p2 = (8'd32 - l_window_val_6_0_phi_fu_1950_p4);

assign tmp_53_7_i_fu_3376_p2 = (8'd32 - l_window_val_7_0_phi_fu_1941_p4);

assign tmp_53_8_i_fu_5108_p2 = (8'd32 - ap_phi_precharge_reg_pp0_iter3_l_window_val_8_0_reg_2083);

assign tmp_53_9_i_fu_5203_p2 = (8'd32 - ap_phi_precharge_reg_pp0_iter3_l_window_val_9_0_reg_2074);

assign tmp_53_fu_3663_p3 = tmp_98_0_4_i_fu_3651_p2[32'd8];

assign tmp_53_i_71_fu_5298_p2 = (8'd32 - ap_phi_precharge_reg_pp0_iter3_l_window_val_10_0_reg_2065);

assign tmp_53_i_fu_2709_p2 = (8'd32 - l_window_val_0_0_phi_fu_2004_p4);

assign tmp_54_fu_3671_p1 = tmp_98_0_4_i_fu_3651_p2[7:0];

assign tmp_55_fu_3699_p3 = tmp_98_0_5_i_fu_3687_p2[32'd8];

assign tmp_56_fu_3707_p1 = tmp_98_0_5_i_fu_3687_p2[7:0];

assign tmp_57_fu_3739_p3 = tmp_98_0_6_i_fu_3727_p2[32'd8];

assign tmp_57_i_fu_7908_p2 = ((k_V_fu_7891_p2 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_58_fu_3747_p1 = tmp_98_0_6_i_fu_3727_p2[7:0];

assign tmp_59_fu_3779_p3 = tmp_98_0_7_i_fu_3767_p2[32'd8];

assign tmp_59_i_fu_7988_p1 = tmp_111_fu_7982_p2;

assign tmp_5_fu_2469_p1 = sweep_i_reg_1811[2:0];

assign tmp_60_fu_3787_p1 = tmp_98_0_7_i_fu_3767_p2[7:0];

assign tmp_60_i_fu_8002_p1 = r_V_5_reg_10351;

assign tmp_61_cast_i_fu_2737_p1 = r_0_i4_i_i_fu_2729_p3;

assign tmp_61_fu_5614_p3 = tmp_98_0_8_i_fu_5602_p2[32'd8];

assign tmp_62_fu_5622_p1 = tmp_98_0_8_i_fu_5602_p2[7:0];

assign tmp_63_fu_5654_p3 = tmp_98_0_9_i_fu_5642_p2[32'd8];

assign tmp_63_i_fu_7971_p2 = ((skip_flag_fu_7963_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_64_fu_5662_p1 = tmp_98_0_9_i_fu_5642_p2[7:0];

assign tmp_65_10_cast_i_fu_7474_p1 = ap_reg_pp0_iter7_tmp_65_10_i_reg_10003;

assign tmp_65_10_i_fu_5421_p3 = ((tmp_48_6_i_reg_9409[0:0] === 1'b1) ? 8'd0 : r_0_i4_i_10_i_fu_5413_p3);

assign tmp_65_11_cast_i_fu_7491_p1 = ap_reg_pp0_iter7_tmp_65_11_i_reg_10013;

assign tmp_65_11_i_fu_5516_p3 = ((tmp_48_10_i_reg_9415[0:0] === 1'b1) ? 8'd0 : r_0_i4_i_11_i_fu_5508_p3);

assign tmp_65_1_cast_i_fu_5058_p1 = tmp_65_1_i_reg_9868;

assign tmp_65_1_i_fu_2834_p3 = ((tmp_48_1_i_reg_9355[0:0] === 1'b1) ? 8'd0 : r_0_i4_i_1_i_fu_2826_p3);

assign tmp_65_2_cast_i_fu_5080_p1 = tmp_65_2_i_reg_9878;

assign tmp_65_2_i_fu_2929_p3 = ((icmp_reg_9361[0:0] === 1'b1) ? 8'd0 : r_0_i4_i_2_i_fu_2921_p3);

assign tmp_65_3_cast_i_fu_6917_p1 = ap_reg_pp0_iter3_tmp_65_3_i_reg_9888;

assign tmp_65_3_i_fu_3024_p3 = ((tmp_48_3_i_reg_9367[0:0] === 1'b1) ? 8'd0 : r_0_i4_i_3_i_fu_3016_p3);

assign tmp_65_4_cast_i_fu_6938_p1 = ap_reg_pp0_iter3_tmp_65_4_i_reg_9898;

assign tmp_65_4_i_fu_3119_p3 = ((icmp3_reg_9373[0:0] === 1'b1) ? 8'd0 : r_0_i4_i_4_i_fu_3111_p3);

assign tmp_65_5_cast_i_fu_7133_p1 = ap_reg_pp0_iter4_tmp_65_5_i_reg_9908;

assign tmp_65_5_i_fu_3214_p3 = ((tmp_48_5_i_reg_9379[0:0] === 1'b1) ? 8'd0 : r_0_i4_i_5_i_fu_3206_p3);

assign tmp_65_6_cast_i_fu_7150_p1 = ap_reg_pp0_iter4_tmp_65_6_i_reg_9918;

assign tmp_65_6_i_fu_3309_p3 = ((tmp_10_i_reg_9334[0:0] === 1'b1) ? 8'd0 : r_0_i4_i_6_i_fu_3301_p3);

assign tmp_65_7_cast_i_fu_7231_p1 = ap_reg_pp0_iter5_tmp_65_7_i_reg_9928;

assign tmp_65_7_i_fu_3404_p3 = ((tmp_48_7_i_reg_9385[0:0] === 1'b1) ? 8'd0 : r_0_i4_i_7_i_fu_3396_p3);

assign tmp_65_8_cast_i_fu_7252_p1 = ap_reg_pp0_iter5_tmp_65_8_i_reg_9973;

assign tmp_65_8_i_fu_5136_p3 = ((icmp6_reg_9391[0:0] === 1'b1) ? 8'd0 : r_0_i4_i_8_i_fu_5128_p3);

assign tmp_65_9_cast_i_fu_7308_p1 = ap_reg_pp0_iter6_tmp_65_9_i_reg_9983;

assign tmp_65_9_i_fu_5231_p3 = ((tmp_48_9_i_reg_9397[0:0] === 1'b1) ? 8'd0 : r_0_i4_i_9_i_fu_5223_p3);

assign tmp_65_cast_i_fu_7325_p1 = ap_reg_pp0_iter6_tmp_65_i_reg_9993;

assign tmp_65_fu_5694_p3 = tmp_98_0_i_83_fu_5682_p2[32'd8];

assign tmp_65_i_fu_5326_p3 = ((tmp_48_i_reg_9403[0:0] === 1'b1) ? 8'd0 : r_0_i4_i_i_73_fu_5318_p3);

assign tmp_66_fu_5702_p1 = tmp_98_0_i_83_fu_5682_p2[7:0];

assign tmp_67_fu_5734_p3 = tmp_98_0_10_i_fu_5722_p2[32'd8];

assign tmp_68_fu_5742_p1 = tmp_98_0_10_i_fu_5722_p2[7:0];

assign tmp_69_10_cast_i_fu_5432_p1 = l_window_val_11_12_1_fu_826;

assign tmp_69_11_cast_i_fu_5527_p1 = l_window_val_12_12_1_fu_878;

assign tmp_69_1_cast_i_fu_2845_p1 = l_window_val_1_12_1_fu_306;

assign tmp_69_2_cast_i_fu_2940_p1 = l_window_val_2_12_1_fu_358;

assign tmp_69_3_cast_i_fu_3035_p1 = l_window_val_3_12_1_fu_410;

assign tmp_69_4_cast_i_fu_3130_p1 = l_window_val_4_12_1_fu_462;

assign tmp_69_5_cast_i_fu_3225_p1 = l_window_val_5_12_1_fu_514;

assign tmp_69_6_cast_i_fu_3320_p1 = l_window_val_6_12_1_fu_566;

assign tmp_69_7_cast_i_fu_3415_p1 = l_window_val_7_12_1_fu_618;

assign tmp_69_8_cast_i_fu_5147_p1 = l_window_val_8_12_1_fu_670;

assign tmp_69_9_cast_i_fu_5242_p1 = l_window_val_9_12_1_fu_722;

assign tmp_69_cast_i_74_fu_5337_p1 = l_window_val_10_12_1_fu_774;

assign tmp_69_cast_i_fu_2741_p1 = l_window_val_0_12_1_fu_254;

assign tmp_69_fu_5774_p3 = tmp_98_0_11_i_fu_5762_p2[32'd8];

assign tmp_6_fu_7947_p2 = (tmp24_fu_7942_p2 | tmp22_fu_7932_p2);

assign tmp_6_i_fu_2265_p2 = (left_rows_V_dout + 10'd6);

assign tmp_70_fu_5782_p1 = tmp_98_0_11_i_fu_5762_p2[7:0];

assign tmp_71_10_i_fu_5436_p2 = ($signed(9'd480) + $signed(tmp_69_10_cast_i_fu_5432_p1));

assign tmp_71_11_i_fu_5531_p2 = ($signed(9'd480) + $signed(tmp_69_11_cast_i_fu_5527_p1));

assign tmp_71_1_i_fu_2849_p2 = ($signed(9'd480) + $signed(tmp_69_1_cast_i_fu_2845_p1));

assign tmp_71_2_i_fu_2944_p2 = ($signed(9'd480) + $signed(tmp_69_2_cast_i_fu_2940_p1));

assign tmp_71_3_i_fu_3039_p2 = ($signed(9'd480) + $signed(tmp_69_3_cast_i_fu_3035_p1));

assign tmp_71_4_i_fu_3134_p2 = ($signed(9'd480) + $signed(tmp_69_4_cast_i_fu_3130_p1));

assign tmp_71_5_i_fu_3229_p2 = ($signed(9'd480) + $signed(tmp_69_5_cast_i_fu_3225_p1));

assign tmp_71_6_i_fu_3324_p2 = ($signed(9'd480) + $signed(tmp_69_6_cast_i_fu_3320_p1));

assign tmp_71_7_i_fu_3419_p2 = ($signed(9'd480) + $signed(tmp_69_7_cast_i_fu_3415_p1));

assign tmp_71_8_i_fu_5151_p2 = ($signed(9'd480) + $signed(tmp_69_8_cast_i_fu_5147_p1));

assign tmp_71_9_i_fu_5246_p2 = ($signed(9'd480) + $signed(tmp_69_9_cast_i_fu_5242_p1));

assign tmp_71_fu_3835_p3 = tmp_98_1_i_fu_3823_p2[32'd8];

assign tmp_71_i_75_fu_5341_p2 = ($signed(9'd480) + $signed(tmp_69_cast_i_74_fu_5337_p1));

assign tmp_71_i_fu_2745_p2 = ($signed(9'd480) + $signed(tmp_69_cast_i_fu_2741_p1));

assign tmp_72_10_i_fu_5442_p2 = (8'd32 - l_window_val_11_12_1_fu_826);

assign tmp_72_11_i_fu_5537_p2 = (8'd32 - l_window_val_12_12_1_fu_878);

assign tmp_72_1_i_fu_2855_p2 = (8'd32 - l_window_val_1_12_1_fu_306);

assign tmp_72_2_i_fu_2950_p2 = (8'd32 - l_window_val_2_12_1_fu_358);

assign tmp_72_3_i_fu_3045_p2 = (8'd32 - l_window_val_3_12_1_fu_410);

assign tmp_72_4_i_fu_3140_p2 = (8'd32 - l_window_val_4_12_1_fu_462);

assign tmp_72_5_i_fu_3235_p2 = (8'd32 - l_window_val_5_12_1_fu_514);

assign tmp_72_6_i_fu_3330_p2 = (8'd32 - l_window_val_6_12_1_fu_566);

assign tmp_72_7_i_fu_3425_p2 = (8'd32 - l_window_val_7_12_1_fu_618);

assign tmp_72_8_i_fu_5157_p2 = (8'd32 - l_window_val_8_12_1_fu_670);

assign tmp_72_9_i_fu_5252_p2 = (8'd32 - l_window_val_9_12_1_fu_722);

assign tmp_72_fu_3843_p1 = tmp_98_1_i_fu_3823_p2[7:0];

assign tmp_72_i_76_fu_5347_p2 = (8'd32 - l_window_val_10_12_1_fu_774);

assign tmp_72_i_fu_2751_p2 = (8'd32 - l_window_val_0_12_1_fu_254);

assign tmp_73_fu_3875_p3 = tmp_98_1_1_i_fu_3863_p2[32'd8];

assign tmp_74_fu_3883_p1 = tmp_98_1_1_i_fu_3863_p2[7:0];

assign tmp_75_fu_3925_p3 = tmp_98_1_2_i_fu_3913_p2[32'd8];

assign tmp_76_fu_3933_p1 = tmp_98_1_2_i_fu_3913_p2[7:0];

assign tmp_77_fu_3965_p3 = tmp_98_1_3_i_fu_3953_p2[32'd8];

assign tmp_78_fu_3973_p1 = tmp_98_1_3_i_fu_3953_p2[7:0];

assign tmp_79_fu_4021_p3 = tmp_98_1_4_i_fu_4009_p2[32'd8];

assign tmp_7_fu_7953_p4 = {{ap_phi_precharge_reg_pp0_iter10_gskip_9_i_reg_2142[31:1]}};

assign tmp_7_i_fu_2271_p2 = (left_cols_V_dout + 11'd6);

assign tmp_80_fu_4029_p1 = tmp_98_1_4_i_fu_4009_p2[7:0];

assign tmp_81_fu_4057_p3 = tmp_98_1_5_i_fu_4045_p2[32'd8];

assign tmp_82_fu_4065_p1 = tmp_98_1_5_i_fu_4045_p2[7:0];

assign tmp_83_fu_4097_p3 = tmp_98_1_6_i_fu_4085_p2[32'd8];

assign tmp_84_10_cast_i_fu_7477_p1 = ap_reg_pp0_iter7_tmp_84_10_i_reg_10008;

assign tmp_84_10_i_fu_5470_p3 = ((or_cond_i_10_i_fu_5428_p2[0:0] === 1'b1) ? 8'd0 : r_0_i_i_10_i_fu_5462_p3);

assign tmp_84_11_cast_i_fu_7494_p1 = ap_reg_pp0_iter7_tmp_84_11_i_reg_10018;

assign tmp_84_11_i_fu_5565_p3 = ((or_cond_i_11_i_fu_5523_p2[0:0] === 1'b1) ? 8'd0 : r_0_i_i_11_i_fu_5557_p3);

assign tmp_84_1_cast_i_fu_5061_p1 = tmp_84_1_i_reg_9873;

assign tmp_84_1_i_fu_2883_p3 = ((or_cond_i_1_i_fu_2841_p2[0:0] === 1'b1) ? 8'd0 : r_0_i_i_1_i_fu_2875_p3);

assign tmp_84_2_cast_i_fu_5083_p1 = tmp_84_2_i_reg_9883;

assign tmp_84_2_i_fu_2978_p3 = ((or_cond_i_2_i_fu_2936_p2[0:0] === 1'b1) ? 8'd0 : r_0_i_i_2_i_fu_2970_p3);

assign tmp_84_3_cast_i_fu_6920_p1 = ap_reg_pp0_iter3_tmp_84_3_i_reg_9893;

assign tmp_84_3_i_fu_3073_p3 = ((or_cond_i_3_i_fu_3031_p2[0:0] === 1'b1) ? 8'd0 : r_0_i_i_3_i_fu_3065_p3);

assign tmp_84_4_cast_i_fu_6941_p1 = ap_reg_pp0_iter3_tmp_84_4_i_reg_9903;

assign tmp_84_4_i_fu_3168_p3 = ((or_cond_i_4_i_fu_3126_p2[0:0] === 1'b1) ? 8'd0 : r_0_i_i_4_i_fu_3160_p3);

assign tmp_84_5_cast_i_fu_7136_p1 = ap_reg_pp0_iter4_tmp_84_5_i_reg_9913;

assign tmp_84_5_i_fu_3263_p3 = ((or_cond_i_5_i_fu_3221_p2[0:0] === 1'b1) ? 8'd0 : r_0_i_i_5_i_fu_3255_p3);

assign tmp_84_6_cast_i_fu_7153_p1 = ap_reg_pp0_iter4_tmp_84_6_i_reg_9923;

assign tmp_84_6_i_fu_3358_p3 = ((or_cond_i_6_i_fu_3316_p2[0:0] === 1'b1) ? 8'd0 : r_0_i_i_6_i_fu_3350_p3);

assign tmp_84_7_cast_i_fu_7234_p1 = ap_reg_pp0_iter5_tmp_84_7_i_reg_9933;

assign tmp_84_7_i_fu_3453_p3 = ((or_cond_i_7_i_fu_3411_p2[0:0] === 1'b1) ? 8'd0 : r_0_i_i_7_i_fu_3445_p3);

assign tmp_84_8_cast_i_fu_7255_p1 = ap_reg_pp0_iter5_tmp_84_8_i_reg_9978;

assign tmp_84_8_i_fu_5185_p3 = ((or_cond_i_8_i_fu_5143_p2[0:0] === 1'b1) ? 8'd0 : r_0_i_i_8_i_fu_5177_p3);

assign tmp_84_9_cast_i_fu_7311_p1 = ap_reg_pp0_iter6_tmp_84_9_i_reg_9988;

assign tmp_84_9_i_fu_5280_p3 = ((or_cond_i_9_i_fu_5238_p2[0:0] === 1'b1) ? 8'd0 : r_0_i_i_9_i_fu_5272_p3);

assign tmp_84_cast_i_80_fu_7328_p1 = ap_reg_pp0_iter6_tmp_84_i_79_reg_9998;

assign tmp_84_cast_i_fu_2786_p1 = tmp_84_i_fu_2779_p3;

assign tmp_84_fu_4105_p1 = tmp_98_1_6_i_fu_4085_p2[7:0];

assign tmp_84_i_79_fu_5375_p3 = ((or_cond_i_i_fu_5333_p2[0:0] === 1'b1) ? 8'd0 : r_0_i_i_i_78_fu_5367_p3);

assign tmp_84_i_fu_2779_p3 = ((ap_reg_pp0_iter1_tmp_29_i_reg_9745[0:0] === 1'b1) ? 8'd0 : r_0_i_i_i_fu_2771_p3);

assign tmp_85_10_i_fu_7480_p2 = (tmp_3_i_81_reg_10188 + tmp_65_10_cast_i_fu_7474_p1);

assign tmp_85_11_i_fu_7497_p2 = (tmp_3_10_i_fu_7485_p2 + tmp_65_11_cast_i_fu_7491_p1);

assign tmp_85_1_i_fu_5064_p2 = ($signed(tmp_31_cast_i_fu_5055_p1) + $signed(tmp_65_1_cast_i_fu_5058_p1));

assign tmp_85_2_i_fu_5086_p2 = ($signed(tmp_3_1_cast_i_fu_5076_p1) + $signed(tmp_65_2_cast_i_fu_5080_p1));

assign tmp_85_3_i_fu_6923_p2 = (tmp_3_2_i_reg_9968 + tmp_65_3_cast_i_fu_6917_p1);

assign tmp_85_4_i_fu_6944_p2 = ($signed(tmp_3_3_cast_i_fu_6934_p1) + $signed(tmp_65_4_cast_i_fu_6938_p1));

assign tmp_85_5_i_fu_7139_p2 = (tmp_3_4_i_reg_10033 + tmp_65_5_cast_i_fu_7133_p1);

assign tmp_85_6_i_fu_7156_p2 = (tmp_3_5_i_fu_7144_p2 + tmp_65_6_cast_i_fu_7150_p1);

assign tmp_85_7_i_fu_7237_p2 = (tmp_3_6_i_reg_10069 + tmp_65_7_cast_i_fu_7231_p1);

assign tmp_85_8_i_fu_7258_p2 = ($signed(tmp_3_7_cast_i_fu_7248_p1) + $signed(tmp_65_8_cast_i_fu_7252_p1));

assign tmp_85_9_i_fu_7314_p2 = (tmp_3_8_i_reg_10121 + tmp_65_9_cast_i_fu_7308_p1);

assign tmp_85_fu_4137_p3 = tmp_98_1_7_i_fu_4125_p2[32'd8];

assign tmp_85_i_fu_7331_p2 = (tmp_3_9_i_fu_7319_p2 + tmp_65_cast_i_fu_7325_p1);

assign tmp_86_fu_4145_p1 = tmp_98_1_7_i_fu_4125_p2[7:0];

assign tmp_87_fu_5881_p3 = tmp_98_1_8_i_fu_5869_p2[32'd8];

assign tmp_88_fu_5889_p1 = tmp_98_1_8_i_fu_5869_p2[7:0];

assign tmp_89_fu_5921_p3 = tmp_98_1_9_i_fu_5909_p2[32'd8];

assign tmp_8_fu_7384_p1 = $signed(tmp_103_fu_7374_p4);

assign tmp_8_i_fu_2277_p2 = ($signed(extLd_fu_2249_p1) + $signed(12'd4090));

assign tmp_90_fu_5929_p1 = tmp_98_1_9_i_fu_5909_p2[7:0];

assign tmp_91_fu_5961_p3 = tmp_98_1_i_87_fu_5949_p2[32'd8];

assign tmp_92_fu_5969_p1 = tmp_98_1_i_87_fu_5949_p2[7:0];

assign tmp_93_fu_6001_p3 = tmp_98_1_10_i_fu_5989_p2[32'd8];

assign tmp_94_fu_6009_p1 = tmp_98_1_10_i_fu_5989_p2[7:0];

assign tmp_95_fu_6041_p3 = tmp_98_1_11_i_fu_6029_p2[32'd8];

assign tmp_96_fu_6049_p1 = tmp_98_1_11_i_fu_6029_p2[7:0];

assign tmp_97_0_10_cast_i_fu_5718_p1 = ap_phi_precharge_reg_pp0_iter3_r_window_search_val_13_reg_2011;

assign tmp_97_0_11_cast_i_fu_5758_p1 = ap_phi_precharge_reg_pp0_iter3_r_tmp_12_reg_2092;

assign tmp_97_0_1_cast_i_fu_3501_p1 = r_window_search_val_23_phi_fu_1922_p4;

assign tmp_97_0_2_cast_i_fu_3551_p1 = r_window_search_val_22_phi_fu_1913_p4;

assign tmp_97_0_3_cast_i_fu_3591_p1 = r_window_search_val_21_phi_fu_1904_p4;

assign tmp_97_0_4_cast_i_fu_3647_p1 = r_window_search_val_20_phi_fu_1895_p4;

assign tmp_97_0_5_cast_i_fu_3683_p1 = r_window_search_val_19_phi_fu_1886_p4;

assign tmp_97_0_6_cast_i_fu_3723_p1 = r_window_search_val_18_phi_fu_1877_p4;

assign tmp_97_0_7_cast_i_fu_3763_p1 = r_window_search_val_17_phi_fu_1868_p4;

assign tmp_97_0_8_cast_i_fu_5598_p1 = ap_phi_precharge_reg_pp0_iter3_r_window_search_val_16_reg_2038;

assign tmp_97_0_9_cast_i_fu_5638_p1 = ap_phi_precharge_reg_pp0_iter3_r_window_search_val_15_reg_2029;

assign tmp_97_0_cast_i_82_fu_5678_p1 = ap_phi_precharge_reg_pp0_iter3_r_window_search_val_14_reg_2020;

assign tmp_97_0_cast_i_fu_3461_p1 = r_window_search_val_24_phi_fu_1931_p4;

assign tmp_97_1_10_cast_i_fu_5985_p1 = r_window_search_val_11_fu_926;

assign tmp_97_1_11_cast_i_fu_6025_p1 = r_window_search_val_12_fu_930;

assign tmp_97_1_1_cast_i_fu_3859_p1 = r_window_search_val_1_fu_886;

assign tmp_97_1_2_cast_i_fu_3909_p1 = r_window_search_val_2_fu_890;

assign tmp_97_1_3_cast_i_fu_3949_p1 = r_window_search_val_3_fu_894;

assign tmp_97_1_4_cast_i_fu_4005_p1 = r_window_search_val_4_fu_898;

assign tmp_97_1_5_cast_i_fu_4041_p1 = r_window_search_val_5_fu_902;

assign tmp_97_1_6_cast_i_fu_4081_p1 = r_window_search_val_6_fu_906;

assign tmp_97_1_7_cast_i_fu_4121_p1 = r_window_search_val_7_fu_910;

assign tmp_97_1_8_cast_i_fu_5865_p1 = r_window_search_val_8_fu_914;

assign tmp_97_1_9_cast_i_fu_5905_p1 = r_window_search_val_9_fu_918;

assign tmp_97_1_cast_i_86_fu_5945_p1 = r_window_search_val_10_fu_922;

assign tmp_97_1_cast_i_fu_3819_p1 = r_window_search_val_s_fu_882;

assign tmp_97_fu_7211_p2 = gskip_val_3_fu_7168_p3 << 32'd4;

assign tmp_98_0_10_i_fu_5722_p2 = (tmp_50_10_cast_i_fu_5383_p1 - tmp_97_0_10_cast_i_fu_5718_p1);

assign tmp_98_0_11_i_fu_5762_p2 = (tmp_50_11_cast_i_fu_5478_p1 - tmp_97_0_11_cast_i_fu_5758_p1);

assign tmp_98_0_1_i_fu_3505_p2 = (tmp_50_1_cast_i_fu_2796_p1 - tmp_97_0_1_cast_i_fu_3501_p1);

assign tmp_98_0_2_i_fu_3555_p2 = (tmp_50_2_cast_i_fu_2891_p1 - tmp_97_0_2_cast_i_fu_3551_p1);

assign tmp_98_0_3_i_fu_3595_p2 = (tmp_50_3_cast_i_fu_2986_p1 - tmp_97_0_3_cast_i_fu_3591_p1);

assign tmp_98_0_4_i_fu_3651_p2 = (tmp_50_4_cast_i_fu_3081_p1 - tmp_97_0_4_cast_i_fu_3647_p1);

assign tmp_98_0_5_i_fu_3687_p2 = (tmp_50_5_cast_i_fu_3176_p1 - tmp_97_0_5_cast_i_fu_3683_p1);

assign tmp_98_0_6_i_fu_3727_p2 = (tmp_50_6_cast_i_fu_3271_p1 - tmp_97_0_6_cast_i_fu_3723_p1);

assign tmp_98_0_7_i_fu_3767_p2 = (tmp_50_7_cast_i_fu_3366_p1 - tmp_97_0_7_cast_i_fu_3763_p1);

assign tmp_98_0_8_i_fu_5602_p2 = (tmp_50_8_cast_i_fu_5098_p1 - tmp_97_0_8_cast_i_fu_5598_p1);

assign tmp_98_0_9_i_fu_5642_p2 = (tmp_50_9_cast_i_fu_5193_p1 - tmp_97_0_9_cast_i_fu_5638_p1);

assign tmp_98_0_i_83_fu_5682_p2 = (tmp_50_cast_i_69_fu_5288_p1 - tmp_97_0_cast_i_82_fu_5678_p1);

assign tmp_98_0_i_fu_3465_p2 = (tmp_50_cast_i_fu_2699_p1 - tmp_97_0_cast_i_fu_3461_p1);

assign tmp_98_1_10_i_fu_5989_p2 = (tmp_50_10_cast_i_fu_5383_p1 - tmp_97_1_10_cast_i_fu_5985_p1);

assign tmp_98_1_11_i_fu_6029_p2 = (tmp_50_11_cast_i_fu_5478_p1 - tmp_97_1_11_cast_i_fu_6025_p1);

assign tmp_98_1_1_i_fu_3863_p2 = (tmp_50_1_cast_i_fu_2796_p1 - tmp_97_1_1_cast_i_fu_3859_p1);

assign tmp_98_1_2_i_fu_3913_p2 = (tmp_50_2_cast_i_fu_2891_p1 - tmp_97_1_2_cast_i_fu_3909_p1);

assign tmp_98_1_3_i_fu_3953_p2 = (tmp_50_3_cast_i_fu_2986_p1 - tmp_97_1_3_cast_i_fu_3949_p1);

assign tmp_98_1_4_i_fu_4009_p2 = (tmp_50_4_cast_i_fu_3081_p1 - tmp_97_1_4_cast_i_fu_4005_p1);

assign tmp_98_1_5_i_fu_4045_p2 = (tmp_50_5_cast_i_fu_3176_p1 - tmp_97_1_5_cast_i_fu_4041_p1);

assign tmp_98_1_6_i_fu_4085_p2 = (tmp_50_6_cast_i_fu_3271_p1 - tmp_97_1_6_cast_i_fu_4081_p1);

assign tmp_98_1_7_i_fu_4125_p2 = (tmp_50_7_cast_i_fu_3366_p1 - tmp_97_1_7_cast_i_fu_4121_p1);

assign tmp_98_1_8_i_fu_5869_p2 = (tmp_50_8_cast_i_fu_5098_p1 - tmp_97_1_8_cast_i_fu_5865_p1);

assign tmp_98_1_9_i_fu_5909_p2 = (tmp_50_9_cast_i_fu_5193_p1 - tmp_97_1_9_cast_i_fu_5905_p1);

assign tmp_98_1_i_87_fu_5949_p2 = (tmp_50_cast_i_69_fu_5288_p1 - tmp_97_1_cast_i_86_fu_5945_p1);

assign tmp_98_1_i_fu_3823_p2 = (tmp_50_cast_i_fu_2699_p1 - tmp_97_1_cast_i_fu_3819_p1);

assign tmp_99_0_10_i_fu_5728_p2 = (ap_phi_precharge_reg_pp0_iter3_r_window_search_val_13_reg_2011 - ap_phi_precharge_reg_pp0_iter3_l_window_val_11_0_reg_2056);

assign tmp_99_0_11_i_fu_5768_p2 = (ap_phi_precharge_reg_pp0_iter3_r_tmp_12_reg_2092 - ap_phi_precharge_reg_pp0_iter3_l_window_val_12_0_reg_2047);

assign tmp_99_0_1_i_fu_3511_p2 = (r_window_search_val_23_phi_fu_1922_p4 - l_window_val_1_0_phi_fu_1995_p4);

assign tmp_99_0_2_i_fu_3561_p2 = (r_window_search_val_22_phi_fu_1913_p4 - l_window_val_2_0_phi_fu_1986_p4);

assign tmp_99_0_3_i_fu_3601_p2 = (r_window_search_val_21_phi_fu_1904_p4 - l_window_val_3_0_phi_fu_1977_p4);

assign tmp_99_0_4_i_fu_3657_p2 = (r_window_search_val_20_phi_fu_1895_p4 - l_window_val_4_0_phi_fu_1968_p4);

assign tmp_99_0_5_i_fu_3693_p2 = (r_window_search_val_19_phi_fu_1886_p4 - l_window_val_5_0_phi_fu_1959_p4);

assign tmp_99_0_6_i_fu_3733_p2 = (r_window_search_val_18_phi_fu_1877_p4 - l_window_val_6_0_phi_fu_1950_p4);

assign tmp_99_0_7_i_fu_3773_p2 = (r_window_search_val_17_phi_fu_1868_p4 - l_window_val_7_0_phi_fu_1941_p4);

assign tmp_99_0_8_i_fu_5608_p2 = (ap_phi_precharge_reg_pp0_iter3_r_window_search_val_16_reg_2038 - ap_phi_precharge_reg_pp0_iter3_l_window_val_8_0_reg_2083);

assign tmp_99_0_9_i_fu_5648_p2 = (ap_phi_precharge_reg_pp0_iter3_r_window_search_val_15_reg_2029 - ap_phi_precharge_reg_pp0_iter3_l_window_val_9_0_reg_2074);

assign tmp_99_0_i_84_fu_5688_p2 = (ap_phi_precharge_reg_pp0_iter3_r_window_search_val_14_reg_2020 - ap_phi_precharge_reg_pp0_iter3_l_window_val_10_0_reg_2065);

assign tmp_99_0_i_fu_3471_p2 = (r_window_search_val_24_phi_fu_1931_p4 - l_window_val_0_0_phi_fu_2004_p4);

assign tmp_99_1_10_i_fu_5995_p2 = (r_window_search_val_11_fu_926 - ap_phi_precharge_reg_pp0_iter3_l_window_val_11_0_reg_2056);

assign tmp_99_1_11_i_fu_6035_p2 = (r_window_search_val_12_fu_930 - ap_phi_precharge_reg_pp0_iter3_l_window_val_12_0_reg_2047);

assign tmp_99_1_1_i_fu_3869_p2 = (r_window_search_val_1_fu_886 - l_window_val_1_0_phi_fu_1995_p4);

assign tmp_99_1_2_i_fu_3919_p2 = (r_window_search_val_2_fu_890 - l_window_val_2_0_phi_fu_1986_p4);

assign tmp_99_1_3_i_fu_3959_p2 = (r_window_search_val_3_fu_894 - l_window_val_3_0_phi_fu_1977_p4);

assign tmp_99_1_4_i_fu_4015_p2 = (r_window_search_val_4_fu_898 - l_window_val_4_0_phi_fu_1968_p4);

assign tmp_99_1_5_i_fu_4051_p2 = (r_window_search_val_5_fu_902 - l_window_val_5_0_phi_fu_1959_p4);

assign tmp_99_1_6_i_fu_4091_p2 = (r_window_search_val_6_fu_906 - l_window_val_6_0_phi_fu_1950_p4);

assign tmp_99_1_7_i_fu_4131_p2 = (r_window_search_val_7_fu_910 - l_window_val_7_0_phi_fu_1941_p4);

assign tmp_99_1_8_i_fu_5875_p2 = (r_window_search_val_8_fu_914 - ap_phi_precharge_reg_pp0_iter3_l_window_val_8_0_reg_2083);

assign tmp_99_1_9_i_fu_5915_p2 = (r_window_search_val_9_fu_918 - ap_phi_precharge_reg_pp0_iter3_l_window_val_9_0_reg_2074);

assign tmp_99_1_i_88_fu_5955_p2 = (r_window_search_val_10_fu_922 - ap_phi_precharge_reg_pp0_iter3_l_window_val_10_0_reg_2065);

assign tmp_99_1_i_fu_3829_p2 = (r_window_search_val_s_fu_882 - l_window_val_0_0_phi_fu_2004_p4);

assign tmp_99_fu_7427_p4 = {{neg_mul3_fu_7422_p2[64:39]}};

assign tmp_9_fu_2558_p1 = tmp_22_i_fu_2553_p2[10:0];

assign tmp_9_i_fu_2283_p2 = ($signed(rows_cast345_i_fu_2245_p1) + $signed(11'd2042));

assign tmp_fu_2344_p4 = {{row_assign_reg_1800[9:1]}};

assign tmp_i_fu_2253_p2 = (left_cols_V_dout + 11'd12);

assign tmp_s_fu_7437_p1 = $signed(tmp_99_fu_7427_p4);

assign v1_fu_7179_p3 = ((tmp_37_i_fu_7175_p2[0:0] === 1'b1) ? sad_0_reg_10038 : sad_1_reg_10051);

always @ (posedge ap_clk) begin
    offset_cast_i_reg_9457[0] <= 1'b0;
    offset_cast_i_reg_9457[11:4] <= 8'b00000000;
    tmp_18_cast_i_reg_9462[0] <= 1'b1;
    tmp_21_i_reg_9513[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_21_i_reg_9513[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    ap_reg_pp0_iter2_tmp_21_i_reg_9513[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    ap_reg_pp0_iter3_tmp_21_i_reg_9513[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    ap_reg_pp0_iter4_tmp_21_i_reg_9513[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    ap_reg_pp0_iter5_tmp_21_i_reg_9513[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    tmp_44_cast_i_reg_10261[31:4] <= 28'b0000000000000000000000000000;
    sad_cols_0_0_i_fu_942[31:12] <= 20'b00000000000000000000;
    sad_cols_0_1_1_fu_946[31:12] <= 20'b00000000000000000000;
    sad_cols_0_2_1_fu_950[31:12] <= 20'b00000000000000000000;
    sad_cols_0_3_1_fu_954[31:12] <= 20'b00000000000000000000;
    sad_cols_0_4_1_fu_958[31:12] <= 20'b00000000000000000000;
    sad_cols_0_5_1_fu_962[31:12] <= 20'b00000000000000000000;
    sad_cols_0_6_1_fu_966[31:12] <= 20'b00000000000000000000;
    sad_cols_0_7_1_fu_970[31:12] <= 20'b00000000000000000000;
    sad_cols_0_8_1_fu_974[31:12] <= 20'b00000000000000000000;
    sad_cols_0_9_1_fu_978[31:12] <= 20'b00000000000000000000;
    sad_cols_0_10_1_fu_982[31:12] <= 20'b00000000000000000000;
    sad_cols_0_11_1_fu_986[31:12] <= 20'b00000000000000000000;
    sad_cols_0_12_1_fu_990[31:12] <= 20'b00000000000000000000;
    sad_cols_1_0_i_fu_994[31:12] <= 20'b00000000000000000000;
    sad_cols_1_1_1_fu_998[31:12] <= 20'b00000000000000000000;
    sad_cols_1_2_1_fu_1002[31:12] <= 20'b00000000000000000000;
    sad_cols_1_3_1_fu_1006[31:12] <= 20'b00000000000000000000;
    sad_cols_1_4_1_fu_1010[31:12] <= 20'b00000000000000000000;
    sad_cols_1_5_1_fu_1014[31:12] <= 20'b00000000000000000000;
    sad_cols_1_6_1_fu_1018[31:12] <= 20'b00000000000000000000;
    sad_cols_1_7_1_fu_1022[31:12] <= 20'b00000000000000000000;
    sad_cols_1_8_1_fu_1026[31:12] <= 20'b00000000000000000000;
    sad_cols_1_9_1_fu_1030[31:12] <= 20'b00000000000000000000;
    sad_cols_1_10_1_fu_1034[31:12] <= 20'b00000000000000000000;
    sad_cols_1_11_1_fu_1038[31:12] <= 20'b00000000000000000000;
    sad_cols_1_12_1_fu_1042[31:12] <= 20'b00000000000000000000;
end

endmodule //SADBlockMatching
