# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do problema_2_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying /opt/intelFPGA/21.1/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/aux {/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/aux/bcd_deco.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:25:28 on Aug 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/aux" /home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/aux/bcd_deco.sv 
# -- Compiling module bcd_deco
# 
# Top level modules:
# 	bcd_deco
# End time: 15:25:28 on Aug 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/full_adder_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:25:28 on Aug 25,2022
# vcom -reportprogress 300 -93 -work work /home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture testbench of full_adder_tb
# End time: 15:25:28 on Aug 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/adder_4bits_to_7seg_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:25:28 on Aug 25,2022
# vcom -reportprogress 300 -93 -work work /home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/adder_4bits_to_7seg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_4bits_to_7seg_tb
# -- Compiling architecture testbench of adder_4bits_to_7seg_tb
# End time: 15:25:28 on Aug 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/adder_4bits_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:25:28 on Aug 25,2022
# vcom -reportprogress 300 -93 -work work /home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/adder_4bits_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_4bits_tb
# -- Compiling architecture testbench of adder_4bits_tb
# End time: 15:25:28 on Aug 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/adder_4bits_to_7seg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:25:28 on Aug 25,2022
# vcom -reportprogress 300 -93 -work work /home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/adder_4bits_to_7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_4bits_to_7seg
# -- Compiling architecture structural of adder_4bits_to_7seg
# End time: 15:25:28 on Aug 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/adder_4bits.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:25:28 on Aug 25,2022
# vcom -reportprogress 300 -93 -work work /home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/adder_4bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_4bits
# -- Compiling architecture structural of adder_4bits
# End time: 15:25:29 on Aug 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/full_adder.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:25:29 on Aug 25,2022
# vcom -reportprogress 300 -93 -work work /home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# End time: 15:25:29 on Aug 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/adder_4bits_to_7seg_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:25:29 on Aug 25,2022
# vcom -reportprogress 300 -93 -work work /home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/laboratorio_1/problema_2/src/adder_4bits_to_7seg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_4bits_to_7seg_tb
# -- Compiling architecture testbench of adder_4bits_to_7seg_tb
# End time: 15:25:29 on Aug 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  adder_4bits_to_7seg_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" adder_4bits_to_7seg_tb 
# Start time: 15:25:29 on Aug 25,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder_4bits_to_7seg_tb(testbench)#1
# Loading work.adder_4bits_to_7seg(structural)#1
# Loading work.adder_4bits(structural)#1
# Loading work.full_adder(structural)#1
# Loading sv_std.std
# Loading work.bcd_deco(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 15:26:03 on Aug 25,2022, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
