############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode m_axi -depth 32 -bundle data "forw_back" lr
set_directive_interface -mode s_axilite -bundle ctrl "forw_back" lr
