Qflow synthesis logfile created on Сб май 22 21:47:08 MSK 2021
Running yosys for verilog parsing and synthesis
yosys  -s sm_cpu.ys

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, gcc 5.4.0-6ubuntu1~16.04.4 -O2 -fstack-protector-strong -fPIC -Os)


-- Executing script file `sm_cpu.ys' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/dos/MIPS_simple/source/sm_cpu.v' to AST representation.
Generating RTLIL representation for module `\sm_cpu'.
Generating RTLIL representation for module `\sm_control'.
Generating RTLIL representation for module `\sm_alu'.
Generating RTLIL representation for module `\sm_register_file'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend.
Parsing Verilog input from `sm_register.v' to AST representation.
Generating RTLIL representation for module `\sm_register'.
Generating RTLIL representation for module `\sm_register_we'.
Successfully finished Verilog frontend.

4. Executing SYNTH pass.

4.1. Executing HIERARCHY pass (managing design hierarchy).

4.1.1. Analyzing design hierarchy..
Top module:  \sm_cpu
Used module:     \sm_control
Used module:     \sm_alu
Used module:     \sm_register_file
Used module:     \sm_register

4.1.2. Analyzing design hierarchy..
Top module:  \sm_cpu
Used module:     \sm_control
Used module:     \sm_alu
Used module:     \sm_register_file
Used module:     \sm_register
Removing unused module `\sm_register_we'.
Removed 1 unused modules.
Mapping positional arguments of cell sm_cpu.r_pc (sm_register).

4.2. Executing PROC pass (convert processes to netlists).

4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.2.3. Executing PROC_INIT pass (extract init attributes).

4.2.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\sm_register.$proc$sm_register.v:10$37'.

4.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\sm_register.$proc$sm_register.v:10$37'.
     1/1: $0\q[31:0]
Creating decoders for process `\sm_register_file.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:182$32'.
     1/3: $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35
     2/3: $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_DATA[31:0]$34
     3/3: $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_ADDR[4:0]$33
Creating decoders for process `\sm_alu.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:148$12'.
     1/2: $1\result[31:0]
     2/2: $0\result[31:0]
Creating decoders for process `\sm_control.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:112$11'.
     1/12: $1\aluControl[2:0]
     2/12: $1\regWrite[0:0]
     3/12: $1\regDst[0:0]
     4/12: $1\condZero[0:0]
     5/12: $1\branch[0:0]
     6/12: $1\aluSrc[0:0]
     7/12: $0\condZero[0:0]
     8/12: $0\branch[0:0]
     9/12: $0\aluControl[2:0]
    10/12: $0\aluSrc[0:0]
    11/12: $0\regWrite[0:0]
    12/12: $0\regDst[0:0]

4.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\sm_alu.\result' from process `\sm_alu.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:148$12'.
No latch inferred for signal `\sm_control.\regDst' from process `\sm_control.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:112$11'.
No latch inferred for signal `\sm_control.\regWrite' from process `\sm_control.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:112$11'.
No latch inferred for signal `\sm_control.\aluSrc' from process `\sm_control.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:112$11'.
No latch inferred for signal `\sm_control.\aluControl' from process `\sm_control.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:112$11'.
No latch inferred for signal `\sm_control.\branch' from process `\sm_control.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:112$11'.
No latch inferred for signal `\sm_control.\condZero' from process `\sm_control.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:112$11'.

4.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\sm_register.\q' using process `\sm_register.$proc$sm_register.v:10$37'.
  created $adff cell `$procdff$103' with positive edge clock and negative level reset.
Creating register for signal `\sm_register_file.$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_ADDR' using process `\sm_register_file.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:182$32'.
  created $dff cell `$procdff$104' with positive edge clock.
Creating register for signal `\sm_register_file.$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_DATA' using process `\sm_register_file.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:182$32'.
  created $dff cell `$procdff$105' with positive edge clock.
Creating register for signal `\sm_register_file.$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN' using process `\sm_register_file.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:182$32'.
  created $dff cell `$procdff$106' with positive edge clock.

4.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `sm_register.$proc$sm_register.v:10$37'.
Found and cleaned up 1 empty switch in `\sm_register_file.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:182$32'.
Removing empty process `sm_register_file.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:182$32'.
Found and cleaned up 1 empty switch in `\sm_alu.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:148$12'.
Removing empty process `sm_alu.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:148$12'.
Found and cleaned up 1 empty switch in `\sm_control.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:112$11'.
Removing empty process `sm_control.$proc$/home/dos/MIPS_simple/source/sm_cpu.v:112$11'.
Cleaned up 3 empty switches.

4.3. Executing OPT_EXPR pass (perform const folding).
Replacing $ne cell `$ne$/home/dos/MIPS_simple/source/sm_cpu.v:178$23' in module `sm_register_file' with $logic_not.
Replacing $ne cell `$ne$/home/dos/MIPS_simple/source/sm_cpu.v:179$26' in module `sm_register_file' with $logic_not.
Replacing $ne cell `$ne$/home/dos/MIPS_simple/source/sm_cpu.v:180$29' in module `sm_register_file' with $logic_not.
Replacing $shl cell `$shl$/home/dos/MIPS_simple/source/sm_cpu.v:153$16' (B=16, SHR=-16) in module `sm_alu' with fixed wiring: { \srcB [15:0] 16'0000000000000000 }
Replacing $eq cell `$procmux$57_CMP0' in module `sm_alu' with $logic_not.
Replacing $eq cell `$eq$/home/dos/MIPS_simple/source/sm_cpu.v:160$21' in module `sm_alu' with $logic_not.
Optimizing away select inverter for $mux cell `$ternary$/home/dos/MIPS_simple/source/sm_cpu.v:34$3' in module `sm_cpu'.
Replacing $ne cell `$ne$/home/dos/MIPS_simple/source/sm_cpu.v:43$4' in module `sm_cpu' with $logic_not.

4.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_register..
  removing unused `$not' cell `$not$sm_register.v:11$38'.
Finding unused cells or wires in module \sm_register_file..
Finding unused cells or wires in module \sm_alu..
Finding unused cells or wires in module \sm_control..
Finding unused cells or wires in module \sm_cpu..
  removing unused `$not' cell `$not$/home/dos/MIPS_simple/source/sm_cpu.v:34$2'.

4.5. Executing CHECK pass (checking for obvious problems).
checking module sm_alu..
checking module sm_control..
checking module sm_cpu..
checking module sm_register..
checking module sm_register_file..
found and reported 0 problems.

4.6. Executing OPT pass (performing simple optimizations).

4.6.1. Executing OPT_EXPR pass (perform const folding).

4.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_alu'.
  Cell `$add$/home/dos/MIPS_simple/source/sm_cpu.v:151$14' is identical to cell `$add$/home/dos/MIPS_simple/source/sm_cpu.v:150$13'.
    Redirecting output \Y: $add$/home/dos/MIPS_simple/source/sm_cpu.v:151$14_Y = $add$/home/dos/MIPS_simple/source/sm_cpu.v:150$13_Y
    Removing $add cell `$add$/home/dos/MIPS_simple/source/sm_cpu.v:151$14' from module `\sm_alu'.
Finding identical cells in module `\sm_control'.
  Cell `$procmux$62_CMP0' is identical to cell `$procmux$101_CMP0'.
    Redirecting output \Y: $procmux$62_CMP = $procmux$101_CMP
    Removing $eq cell `$procmux$62_CMP0' from module `\sm_control'.
  Cell `$procmux$71_CMP0' is identical to cell `$procmux$101_CMP0'.
    Redirecting output \Y: $procmux$71_CMP = $procmux$101_CMP
    Removing $eq cell `$procmux$71_CMP0' from module `\sm_control'.
  Cell `$procmux$72_CMP0' is identical to cell `$procmux$102_CMP0'.
    Redirecting output \Y: $procmux$72_CMP = $procmux$102_CMP
    Removing $eq cell `$procmux$72_CMP0' from module `\sm_control'.
  Cell `$procmux$73_CMP0' is identical to cell `$procmux$63_CMP0'.
    Redirecting output \Y: $procmux$73_CMP = $procmux$63_CMP
    Removing $eq cell `$procmux$73_CMP0' from module `\sm_control'.
  Cell `$procmux$74_CMP0' is identical to cell `$procmux$64_CMP0'.
    Redirecting output \Y: $procmux$74_CMP = $procmux$64_CMP
    Removing $eq cell `$procmux$74_CMP0' from module `\sm_control'.
  Cell `$procmux$75_CMP0' is identical to cell `$procmux$65_CMP0'.
    Redirecting output \Y: $procmux$75_CMP = $procmux$65_CMP
    Removing $eq cell `$procmux$75_CMP0' from module `\sm_control'.
  Cell `$procmux$76_CMP0' is identical to cell `$procmux$66_CMP0'.
    Redirecting output \Y: $procmux$76_CMP = $procmux$66_CMP
    Removing $eq cell `$procmux$76_CMP0' from module `\sm_control'.
  Cell `$procmux$84_CMP0' is identical to cell `$procmux$63_CMP0'.
    Redirecting output \Y: $procmux$84_CMP = $procmux$63_CMP
    Removing $eq cell `$procmux$84_CMP0' from module `\sm_control'.
  Cell `$procmux$85_CMP0' is identical to cell `$procmux$64_CMP0'.
    Redirecting output \Y: $procmux$85_CMP = $procmux$64_CMP
    Removing $eq cell `$procmux$85_CMP0' from module `\sm_control'.
  Cell `$procmux$86_CMP0' is identical to cell `$procmux$65_CMP0'.
    Redirecting output \Y: $procmux$86_CMP = $procmux$65_CMP
    Removing $eq cell `$procmux$86_CMP0' from module `\sm_control'.
  Cell `$procmux$87_CMP0' is identical to cell `$procmux$66_CMP0'.
    Redirecting output \Y: $procmux$87_CMP = $procmux$66_CMP
    Removing $eq cell `$procmux$87_CMP0' from module `\sm_control'.
  Cell `$procmux$88_CMP0' is identical to cell `$procmux$77_CMP0'.
    Redirecting output \Y: $procmux$88_CMP = $procmux$77_CMP
    Removing $eq cell `$procmux$88_CMP0' from module `\sm_control'.
  Cell `$procmux$92_CMP0' is identical to cell `$procmux$61_CMP0'.
    Redirecting output \Y: $procmux$92_CMP = $procmux$61_CMP
    Removing $eq cell `$procmux$92_CMP0' from module `\sm_control'.
  Cell `$procmux$95_CMP0' is identical to cell `$procmux$60_CMP0'.
    Redirecting output \Y: $procmux$95_CMP = $procmux$60_CMP
    Removing $eq cell `$procmux$95_CMP0' from module `\sm_control'.
  Cell `$procmux$96_CMP0' is identical to cell `$procmux$61_CMP0'.
    Redirecting output \Y: $procmux$96_CMP = $procmux$61_CMP
    Removing $eq cell `$procmux$96_CMP0' from module `\sm_control'.
Finding identical cells in module `\sm_cpu'.
Finding identical cells in module `\sm_register'.
Finding identical cells in module `\sm_register_file'.
Removed a total of 16 cells.

4.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sm_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$51 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$100 (pure)
    Root of a mux tree: $procmux$59 (pure)
    Root of a mux tree: $procmux$83 (pure)
    Root of a mux tree: $procmux$91 (pure)
    Root of a mux tree: $procmux$94 (pure)
    Root of a mux tree: $procmux$70 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:34$3 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:43$5 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:46$6 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:70$8 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_register..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sm_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$42 (pure)
    Root of a mux tree: $procmux$45 (pure)
    Root of a mux tree: $procmux$48 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:178$25 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:179$28 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:180$31 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sm_alu.
    New ctrl vector for $pmux cell $procmux$51: { $procmux$56_CMP $procmux$55_CMP $procmux$54_CMP $procmux$53_CMP $procmux$52_CMP }
  Optimizing cells in module \sm_alu.
  Optimizing cells in module \sm_control.
    New ctrl vector for $pmux cell $procmux$100: $auto$opt_reduce.cc:132:opt_mux$108
    New ctrl vector for $pmux cell $procmux$59: { $procmux$66_CMP $procmux$65_CMP $procmux$64_CMP $procmux$101_CMP $auto$opt_reduce.cc:132:opt_mux$110 }
    New ctrl vector for $pmux cell $procmux$83: $auto$opt_reduce.cc:132:opt_mux$112
    New ctrl vector for $pmux cell $procmux$94: $auto$opt_reduce.cc:132:opt_mux$114
    New ctrl vector for $pmux cell $procmux$70: $auto$opt_reduce.cc:132:opt_mux$116
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$107: { $procmux$101_CMP $procmux$102_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$109: { $procmux$60_CMP $procmux$61_CMP $procmux$63_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$111: { $procmux$63_CMP $procmux$64_CMP $procmux$65_CMP $procmux$66_CMP $procmux$77_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$113: { $procmux$60_CMP $procmux$61_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$115: { $procmux$63_CMP $procmux$64_CMP $procmux$65_CMP $procmux$66_CMP $procmux$77_CMP $procmux$101_CMP $procmux$102_CMP }
  Optimizing cells in module \sm_control.
  Optimizing cells in module \sm_cpu.
  Optimizing cells in module \sm_register.
  Optimizing cells in module \sm_register_file.
    Consolidated identical input bits for $mux cell $procmux$42:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35
      New ports: A=1'0, B=1'1, Y=$0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0]
      New connections: $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [31:1] = { $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] $0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [0] }
  Optimizing cells in module \sm_register_file.
Performed a total of 12 changes.

4.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_alu'.
Finding identical cells in module `\sm_control'.
Finding identical cells in module `\sm_cpu'.
Finding identical cells in module `\sm_register'.
Finding identical cells in module `\sm_register_file'.
Removed a total of 0 cells.

4.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_alu..
  removing unused `$logic_not' cell `$procmux$57_CMP0'.
Finding unused cells or wires in module \sm_control..
Finding unused cells or wires in module \sm_cpu..
Finding unused cells or wires in module \sm_register..
Finding unused cells or wires in module \sm_register_file..

4.6.8. Executing OPT_EXPR pass (perform const folding).

4.6.9. Rerunning OPT passes. (Maybe there is more to do..)

4.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sm_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$51 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$100 (pure)
    Root of a mux tree: $procmux$59 (pure)
    Root of a mux tree: $procmux$70 (pure)
    Root of a mux tree: $procmux$83 (pure)
    Root of a mux tree: $procmux$91 (pure)
    Root of a mux tree: $procmux$94 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:34$3 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:43$5 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:46$6 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:70$8 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_register..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sm_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$42 (pure)
    Root of a mux tree: $procmux$45 (pure)
    Root of a mux tree: $procmux$48 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:178$25 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:179$28 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:180$31 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sm_alu.
  Optimizing cells in module \sm_control.
  Optimizing cells in module \sm_cpu.
  Optimizing cells in module \sm_register.
  Optimizing cells in module \sm_register_file.
Performed a total of 0 changes.

4.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_alu'.
Finding identical cells in module `\sm_control'.
Finding identical cells in module `\sm_cpu'.
Finding identical cells in module `\sm_register'.
Finding identical cells in module `\sm_register_file'.
Removed a total of 0 cells.

4.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_alu..
Finding unused cells or wires in module \sm_control..
Finding unused cells or wires in module \sm_cpu..
Finding unused cells or wires in module \sm_register..
Finding unused cells or wires in module \sm_register_file..

4.6.15. Executing OPT_EXPR pass (perform const folding).

4.6.16. Finished OPT passes. (There is nothing left to do.)

4.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from mux cell sm_alu.$ternary$/home/dos/MIPS_simple/source/sm_cpu.v:155$19 ($mux).
Removed top 1 bits (of 3) from port B of cell sm_alu.$procmux$54_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell sm_alu.$procmux$55_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell sm_alu.$procmux$56_CMP0 ($eq).
Removed top 31 bits (of 32) from wire sm_alu.$ternary$/home/dos/MIPS_simple/source/sm_cpu.v:155$19_Y.
Removed top 3 bits (of 6) from port B of cell sm_control.$procmux$60_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell sm_control.$procmux$61_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell sm_control.$procmux$63_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell sm_control.$procmux$64_CMP0 ($eq).
Removed top 10 bits (of 12) from port B of cell sm_control.$procmux$65_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell sm_control.$procmux$66_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell sm_control.$procmux$77_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell sm_control.$procmux$101_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell sm_control.$procmux$102_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell sm_cpu.$add$/home/dos/MIPS_simple/source/sm_cpu.v:33$1 ($add).
Removed cell sm_register_file.$procmux$45 ($mux).
Removed cell sm_register_file.$procmux$48 ($mux).

4.8. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module sm_alu:
  creating $macc model for $add$/home/dos/MIPS_simple/source/sm_cpu.v:150$13 ($add).
  creating $macc model for $sub$/home/dos/MIPS_simple/source/sm_cpu.v:156$20 ($sub).
  creating $alu model for $macc $sub$/home/dos/MIPS_simple/source/sm_cpu.v:156$20.
  creating $alu model for $macc $add$/home/dos/MIPS_simple/source/sm_cpu.v:150$13.
  creating $alu model for $lt$/home/dos/MIPS_simple/source/sm_cpu.v:155$18 ($lt): merged with $sub$/home/dos/MIPS_simple/source/sm_cpu.v:156$20.
  creating $alu cell for $add$/home/dos/MIPS_simple/source/sm_cpu.v:150$13: $auto$alumacc.cc:470:replace_alu$118
  creating $alu cell for $sub$/home/dos/MIPS_simple/source/sm_cpu.v:156$20, $lt$/home/dos/MIPS_simple/source/sm_cpu.v:155$18: $auto$alumacc.cc:470:replace_alu$121
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sm_control:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sm_cpu:
  creating $macc model for $add$/home/dos/MIPS_simple/source/sm_cpu.v:33$1 ($add).
  creating $macc model for $add$/home/dos/MIPS_simple/source/sm_cpu.v:67$7 ($add).
  creating $alu model for $macc $add$/home/dos/MIPS_simple/source/sm_cpu.v:67$7.
  creating $alu model for $macc $add$/home/dos/MIPS_simple/source/sm_cpu.v:33$1.
  creating $alu cell for $add$/home/dos/MIPS_simple/source/sm_cpu.v:33$1: $auto$alumacc.cc:470:replace_alu$126
  creating $alu cell for $add$/home/dos/MIPS_simple/source/sm_cpu.v:67$7: $auto$alumacc.cc:470:replace_alu$129
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sm_register:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sm_register_file:
  created 0 $alu and 0 $macc cells.

4.9. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module sm_register_file that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:179$27 ($memrd):
    Found 1 activation_patterns using ctrl signal $ne$/home/dos/MIPS_simple/source/sm_cpu.v:179$26_Y.
    Found 2 candidates: $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:178$24 $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:180$30
    Analyzing resource sharing with $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:178$24 ($memrd):
      Found 1 activation_patterns using ctrl signal $ne$/home/dos/MIPS_simple/source/sm_cpu.v:178$23_Y.
      Activation pattern for cell $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:179$27: $ne$/home/dos/MIPS_simple/source/sm_cpu.v:179$26_Y = 1'1
      Activation pattern for cell $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:178$24: $ne$/home/dos/MIPS_simple/source/sm_cpu.v:178$23_Y = 1'1
      Size of SAT problem: 2 cells, 27 variables, 51 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $ne$/home/dos/MIPS_simple/source/sm_cpu.v:179$26_Y $ne$/home/dos/MIPS_simple/source/sm_cpu.v:178$23_Y } = 2'11
    Analyzing resource sharing with $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:180$30 ($memrd):
      Found 1 activation_patterns using ctrl signal $ne$/home/dos/MIPS_simple/source/sm_cpu.v:180$29_Y.
      Activation pattern for cell $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:179$27: $ne$/home/dos/MIPS_simple/source/sm_cpu.v:179$26_Y = 1'1
      Activation pattern for cell $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:180$30: $ne$/home/dos/MIPS_simple/source/sm_cpu.v:180$29_Y = 1'1
      Size of SAT problem: 2 cells, 27 variables, 51 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $ne$/home/dos/MIPS_simple/source/sm_cpu.v:180$29_Y $ne$/home/dos/MIPS_simple/source/sm_cpu.v:179$26_Y } = 2'11
  Analyzing resource sharing options for $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:178$24 ($memrd):
    Found 1 activation_patterns using ctrl signal $ne$/home/dos/MIPS_simple/source/sm_cpu.v:178$23_Y.
    Found 1 candidates: $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:180$30
    Analyzing resource sharing with $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:180$30 ($memrd):
      Found 1 activation_patterns using ctrl signal $ne$/home/dos/MIPS_simple/source/sm_cpu.v:180$29_Y.
      Activation pattern for cell $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:178$24: $ne$/home/dos/MIPS_simple/source/sm_cpu.v:178$23_Y = 1'1
      Activation pattern for cell $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:180$30: $ne$/home/dos/MIPS_simple/source/sm_cpu.v:180$29_Y = 1'1
      Size of SAT problem: 2 cells, 27 variables, 51 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $ne$/home/dos/MIPS_simple/source/sm_cpu.v:180$29_Y $ne$/home/dos/MIPS_simple/source/sm_cpu.v:178$23_Y } = 2'11
  Analyzing resource sharing options for $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:180$30 ($memrd):
    Found 1 activation_patterns using ctrl signal $ne$/home/dos/MIPS_simple/source/sm_cpu.v:180$29_Y.
    No candidates found.

4.10. Executing OPT pass (performing simple optimizations).

4.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $mux cell `$ternary$/home/dos/MIPS_simple/source/sm_cpu.v:155$19' in module `sm_alu'.

4.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_alu'.
Finding identical cells in module `\sm_control'.
Finding identical cells in module `\sm_cpu'.
Finding identical cells in module `\sm_register'.
Finding identical cells in module `\sm_register_file'.
Removed a total of 0 cells.

4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sm_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$51 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$100 (pure)
    Root of a mux tree: $procmux$59 (pure)
    Root of a mux tree: $procmux$70 (pure)
    Root of a mux tree: $procmux$83 (pure)
    Root of a mux tree: $procmux$91 (pure)
    Root of a mux tree: $procmux$94 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:34$3 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:43$5 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:46$6 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:70$8 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_register..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sm_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$42 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:178$25 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:179$28 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:180$31 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sm_alu.
  Optimizing cells in module \sm_control.
  Optimizing cells in module \sm_cpu.
  Optimizing cells in module \sm_register.
  Optimizing cells in module \sm_register_file.
Performed a total of 0 changes.

4.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_alu'.
Finding identical cells in module `\sm_control'.
Finding identical cells in module `\sm_cpu'.
Finding identical cells in module `\sm_register'.
Finding identical cells in module `\sm_register_file'.
Removed a total of 0 cells.

4.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_alu..
  removing unused `$not' cell `$auto$alumacc.cc:78:get_cf$124'.
Finding unused cells or wires in module \sm_control..
Finding unused cells or wires in module \sm_cpu..
Finding unused cells or wires in module \sm_register..
Finding unused cells or wires in module \sm_register_file..

4.10.8. Executing OPT_EXPR pass (perform const folding).

4.10.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sm_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$51 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$100 (pure)
    Root of a mux tree: $procmux$59 (pure)
    Root of a mux tree: $procmux$70 (pure)
    Root of a mux tree: $procmux$83 (pure)
    Root of a mux tree: $procmux$91 (pure)
    Root of a mux tree: $procmux$94 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:34$3 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:43$5 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:46$6 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:70$8 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_register..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sm_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$42 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:178$25 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:179$28 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:180$31 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sm_alu.
  Optimizing cells in module \sm_control.
  Optimizing cells in module \sm_cpu.
  Optimizing cells in module \sm_register.
  Optimizing cells in module \sm_register_file.
Performed a total of 0 changes.

4.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_alu'.
Finding identical cells in module `\sm_control'.
Finding identical cells in module `\sm_cpu'.
Finding identical cells in module `\sm_register'.
Finding identical cells in module `\sm_register_file'.
Removed a total of 0 cells.

4.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_alu..
Finding unused cells or wires in module \sm_control..
Finding unused cells or wires in module \sm_cpu..
Finding unused cells or wires in module \sm_register..
Finding unused cells or wires in module \sm_register_file..

4.10.15. Executing OPT_EXPR pass (perform const folding).

4.10.16. Finished OPT passes. (There is nothing left to do.)

4.11. Executing FSM pass (extract and optimize FSM).

4.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking sm_register_file.$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN as FSM state register:
    Users of register don't seem to benefit from recoding.

4.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_alu..
Finding unused cells or wires in module \sm_control..
Finding unused cells or wires in module \sm_cpu..
Finding unused cells or wires in module \sm_register..
Finding unused cells or wires in module \sm_register_file..

4.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_alu'.
Finding identical cells in module `\sm_control'.
Finding identical cells in module `\sm_cpu'.
Finding identical cells in module `\sm_register'.
Finding identical cells in module `\sm_register_file'.
Removed a total of 0 cells.

4.12.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_alu..
Finding unused cells or wires in module \sm_control..
Finding unused cells or wires in module \sm_cpu..
Finding unused cells or wires in module \sm_register..
Finding unused cells or wires in module \sm_register_file..

4.12.5. Finished fast OPT passes.

4.13. Executing MEMORY pass.

4.13.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$36' in module `\sm_register_file': merged $dff to cell.
Checking cell `$memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:178$24' in module `\sm_register_file': no (compatible) $dff found.
Checking cell `$memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:179$27' in module `\sm_register_file': no (compatible) $dff found.
Checking cell `$memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:180$30' in module `\sm_register_file': no (compatible) $dff found.

4.13.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_alu..
Finding unused cells or wires in module \sm_control..
Finding unused cells or wires in module \sm_cpu..
Finding unused cells or wires in module \sm_register..
Finding unused cells or wires in module \sm_register_file..
  removing unused `$dff' cell `$procdff$104'.
  removing unused `$dff' cell `$procdff$105'.
  removing unused `$dff' cell `$procdff$106'.

4.13.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_alu..
Finding unused cells or wires in module \sm_control..
Finding unused cells or wires in module \sm_cpu..
Finding unused cells or wires in module \sm_register..
Finding unused cells or wires in module \sm_register_file..

4.13.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\rf' in module `\sm_register_file':
  $memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$36 ($memwr)
  $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:178$24 ($memrd)
  $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:179$27 ($memrd)
  $memrd$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:180$30 ($memrd)

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_alu..
Finding unused cells or wires in module \sm_control..
Finding unused cells or wires in module \sm_cpu..
Finding unused cells or wires in module \sm_register..
Finding unused cells or wires in module \sm_register_file..

4.15. Executing OPT pass (performing simple optimizations).

4.15.1. Executing OPT_EXPR pass (perform const folding).
Replacing $mux cell `$ternary$/home/dos/MIPS_simple/source/sm_cpu.v:155$19' in module `sm_alu' with inverter.
Replacing $mux cell `$procmux$91' (mux_bool) in module `\sm_control' with constant driver `\condZero = $procmux$61_CMP'.
Replacing $mux cell `$procmux$94' (mux_bool) in module `\sm_control' with constant driver `\branch = $auto$opt_reduce.cc:132:opt_mux$114'.
Replacing $mux cell `$procmux$70' (mux_bool) in module `\sm_control' with constant driver `\regWrite = $auto$opt_reduce.cc:132:opt_mux$116'.
Replacing $mux cell `$procmux$83' (mux_bool) in module `\sm_control' with constant driver `\regDst = $auto$opt_reduce.cc:132:opt_mux$112'.
Replacing $mux cell `$procmux$100' (mux_bool) in module `\sm_control' with constant driver `\aluSrc = $auto$opt_reduce.cc:132:opt_mux$108'.
Replacing $mux cell `$procmux$42' (mux_bool) in module `\sm_register_file' with constant driver `$0$memwr$\rf$/home/dos/MIPS_simple/source/sm_cpu.v:183$22_EN[31:0]$35 [31] = \we3'.

4.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_alu'.
Finding identical cells in module `\sm_control'.
Finding identical cells in module `\sm_cpu'.
Finding identical cells in module `\sm_register'.
Finding identical cells in module `\sm_register_file'.
Removed a total of 0 cells.

4.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_alu..
Finding unused cells or wires in module \sm_control..
Finding unused cells or wires in module \sm_cpu..
Finding unused cells or wires in module \sm_register..
Finding unused cells or wires in module \sm_register_file..

4.15.5. Finished fast OPT passes.

4.16. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \rf in module \sm_register_file:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 93 $mux cells.
  write interface: 32 write mux blocks.

4.17. Executing OPT pass (performing simple optimizations).

4.17.1. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$476' in module `sm_register_file' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$478' in module `sm_register_file' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$482' in module `sm_register_file' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$484' in module `sm_register_file' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$486' in module `sm_register_file' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$498' (1) in module `\sm_register_file' with constant driver `$auto$rtlil.cc:1641:Eq$499 = \a3 [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$508' (1) in module `\sm_register_file' with constant driver `$auto$rtlil.cc:1641:Eq$509 = \a3 [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$526' (1) in module `\sm_register_file' with constant driver `$auto$rtlil.cc:1641:Eq$527 = \a3 [2]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$554' (1) in module `\sm_register_file' with constant driver `$auto$rtlil.cc:1641:Eq$555 = \a3 [3]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$610' (1) in module `\sm_register_file' with constant driver `$auto$rtlil.cc:1641:Eq$611 = \a3 [4]'.

4.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_alu'.
Finding identical cells in module `\sm_control'.
Finding identical cells in module `\sm_cpu'.
Finding identical cells in module `\sm_register'.
Finding identical cells in module `\sm_register_file'.
Removed a total of 0 cells.

4.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sm_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$51 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$59 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:34$3 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:43$5 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:46$6 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:70$8 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_register..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sm_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $memory\rf$wrmux[29][0][0]$706 (pure)
    Root of a mux tree: $memory\rf$wrmux[28][0][0]$700 (pure)
    Root of a mux tree: $memory\rf$wrmux[27][0][0]$692 (pure)
    Root of a mux tree: $memory\rf$wrmux[26][0][0]$686 (pure)
    Root of a mux tree: $memory\rf$wrmux[25][0][0]$680 (pure)
    Root of a mux tree: $memory\rf$wrmux[24][0][0]$674 (pure)
    Root of a mux tree: $memory\rf$wrmux[23][0][0]$664 (pure)
    Root of a mux tree: $memory\rf$wrmux[22][0][0]$658 (pure)
    Root of a mux tree: $memory\rf$wrmux[21][0][0]$652 (pure)
    Root of a mux tree: $memory\rf$wrmux[20][0][0]$646 (pure)
    Root of a mux tree: $memory\rf$wrmux[19][0][0]$638 (pure)
    Root of a mux tree: $memory\rf$wrmux[18][0][0]$632 (pure)
    Root of a mux tree: $memory\rf$wrmux[17][0][0]$626 (pure)
    Root of a mux tree: $memory\rf$wrmux[16][0][0]$620 (pure)
    Root of a mux tree: $memory\rf$wrmux[15][0][0]$608 (pure)
    Root of a mux tree: $memory\rf$wrmux[14][0][0]$602 (pure)
    Root of a mux tree: $memory\rf$wrmux[13][0][0]$596 (pure)
    Root of a mux tree: $memory\rf$wrmux[12][0][0]$590 (pure)
    Root of a mux tree: $memory\rf$wrmux[11][0][0]$582 (pure)
    Root of a mux tree: $memory\rf$wrmux[10][0][0]$576 (pure)
    Root of a mux tree: $memory\rf$wrmux[9][0][0]$570 (pure)
    Root of a mux tree: $memory\rf$wrmux[8][0][0]$564 (pure)
    Root of a mux tree: $memory\rf$wrmux[7][0][0]$552 (pure)
    Root of a mux tree: $memory\rf$wrmux[6][0][0]$546 (pure)
    Root of a mux tree: $memory\rf$wrmux[5][0][0]$540 (pure)
    Root of a mux tree: $memory\rf$wrmux[4][0][0]$534 (pure)
    Root of a mux tree: $memory\rf$wrmux[30][0][0]$712 (pure)
    Root of a mux tree: $memory\rf$wrmux[3][0][0]$524 (pure)
    Root of a mux tree: $memory\rf$wrmux[2][0][0]$516 (pure)
    Root of a mux tree: $memory\rf$wrmux[1][0][0]$506 (pure)
    Root of a mux tree: $memory\rf$wrmux[0][0][0]$496 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:178$25 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:179$28 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:180$31 (pure)
    Root of a mux tree: $memory\rf$wrmux[31][0][0]$718 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sm_alu.
  Optimizing cells in module \sm_control.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$113: { \condZero $procmux$60_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$109: { \condZero $procmux$60_CMP $procmux$63_CMP }
  Optimizing cells in module \sm_control.
  Optimizing cells in module \sm_cpu.
  Optimizing cells in module \sm_register.
  Optimizing cells in module \sm_register_file.
Performed a total of 2 changes.

4.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_alu'.
Finding identical cells in module `\sm_control'.
Finding identical cells in module `\sm_cpu'.
Finding identical cells in module `\sm_register'.
Finding identical cells in module `\sm_register_file'.
Removed a total of 0 cells.

4.17.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_alu..
Finding unused cells or wires in module \sm_control..
Finding unused cells or wires in module \sm_cpu..
Finding unused cells or wires in module \sm_register..
Finding unused cells or wires in module \sm_register_file..

4.17.8. Executing OPT_EXPR pass (perform const folding).

4.17.9. Rerunning OPT passes. (Maybe there is more to do..)

4.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sm_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$51 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$59 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:34$3 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:43$5 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:46$6 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:70$8 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_register..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sm_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $memory\rf$wrmux[0][0][0]$496 (pure)
    Root of a mux tree: $memory\rf$wrmux[10][0][0]$576 (pure)
    Root of a mux tree: $memory\rf$wrmux[11][0][0]$582 (pure)
    Root of a mux tree: $memory\rf$wrmux[12][0][0]$590 (pure)
    Root of a mux tree: $memory\rf$wrmux[13][0][0]$596 (pure)
    Root of a mux tree: $memory\rf$wrmux[14][0][0]$602 (pure)
    Root of a mux tree: $memory\rf$wrmux[15][0][0]$608 (pure)
    Root of a mux tree: $memory\rf$wrmux[16][0][0]$620 (pure)
    Root of a mux tree: $memory\rf$wrmux[17][0][0]$626 (pure)
    Root of a mux tree: $memory\rf$wrmux[18][0][0]$632 (pure)
    Root of a mux tree: $memory\rf$wrmux[19][0][0]$638 (pure)
    Root of a mux tree: $memory\rf$wrmux[1][0][0]$506 (pure)
    Root of a mux tree: $memory\rf$wrmux[20][0][0]$646 (pure)
    Root of a mux tree: $memory\rf$wrmux[21][0][0]$652 (pure)
    Root of a mux tree: $memory\rf$wrmux[22][0][0]$658 (pure)
    Root of a mux tree: $memory\rf$wrmux[23][0][0]$664 (pure)
    Root of a mux tree: $memory\rf$wrmux[24][0][0]$674 (pure)
    Root of a mux tree: $memory\rf$wrmux[25][0][0]$680 (pure)
    Root of a mux tree: $memory\rf$wrmux[26][0][0]$686 (pure)
    Root of a mux tree: $memory\rf$wrmux[27][0][0]$692 (pure)
    Root of a mux tree: $memory\rf$wrmux[28][0][0]$700 (pure)
    Root of a mux tree: $memory\rf$wrmux[29][0][0]$706 (pure)
    Root of a mux tree: $memory\rf$wrmux[2][0][0]$516 (pure)
    Root of a mux tree: $memory\rf$wrmux[30][0][0]$712 (pure)
    Root of a mux tree: $memory\rf$wrmux[31][0][0]$718 (pure)
    Root of a mux tree: $memory\rf$wrmux[3][0][0]$524 (pure)
    Root of a mux tree: $memory\rf$wrmux[4][0][0]$534 (pure)
    Root of a mux tree: $memory\rf$wrmux[5][0][0]$540 (pure)
    Root of a mux tree: $memory\rf$wrmux[6][0][0]$546 (pure)
    Root of a mux tree: $memory\rf$wrmux[7][0][0]$552 (pure)
    Root of a mux tree: $memory\rf$wrmux[8][0][0]$564 (pure)
    Root of a mux tree: $memory\rf$wrmux[9][0][0]$570 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:178$25 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:179$28 (pure)
    Root of a mux tree: $ternary$/home/dos/MIPS_simple/source/sm_cpu.v:180$31 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sm_alu.
  Optimizing cells in module \sm_control.
  Optimizing cells in module \sm_cpu.
  Optimizing cells in module \sm_register.
  Optimizing cells in module \sm_register_file.
Performed a total of 0 changes.

4.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_alu'.
Finding identical cells in module `\sm_control'.
Finding identical cells in module `\sm_cpu'.
Finding identical cells in module `\sm_register'.
Finding identical cells in module `\sm_register_file'.
Removed a total of 0 cells.

4.17.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_alu..
Finding unused cells or wires in module \sm_control..
Finding unused cells or wires in module \sm_cpu..
Finding unused cells or wires in module \sm_register..
Finding unused cells or wires in module \sm_register_file..

4.17.15. Executing OPT_EXPR pass (perform const folding).

4.17.16. Finished OPT passes. (There is nothing left to do.)

4.18. Executing TECHMAP pass (map to technology primitives).

4.18.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping sm_cpu.$ternary$/home/dos/MIPS_simple/source/sm_cpu.v:34$3 ($mux) with simplemap.
Mapping sm_cpu.$ne$/home/dos/MIPS_simple/source/sm_cpu.v:43$4 ($reduce_bool) with simplemap.
Mapping sm_cpu.$ternary$/home/dos/MIPS_simple/source/sm_cpu.v:43$5 ($mux) with simplemap.
Mapping sm_cpu.$ternary$/home/dos/MIPS_simple/source/sm_cpu.v:46$6 ($mux) with simplemap.
Mapping sm_cpu.$ternary$/home/dos/MIPS_simple/source/sm_cpu.v:70$8 ($mux) with simplemap.

4.18.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32'.

4.18.3. Continuing TECHMAP pass.
Mapping sm_cpu.$auto$alumacc.cc:470:replace_alu$126 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32.

4.18.4. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 32
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32'.

4.18.5. Continuing TECHMAP pass.
Mapping sm_cpu.$auto$alumacc.cc:470:replace_alu$129 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875 ($xor) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:263$876 ($xor) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874 ($and) with simplemap.

4.18.6. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=32'.

4.18.7. Executing PROC pass (convert processes to netlists).

4.18.7.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.7.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.7.3. Executing PROC_INIT pass (extract init attributes).

4.18.7.4. Executing PROC_ARST pass (detect async resets in processes).

4.18.7.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$1046'.
     1/64: $0\p[31:0] [30]
     2/64: $0\g[31:0] [30]
     3/64: $0\p[31:0] [28]
     4/64: $0\g[31:0] [28]
     5/64: $0\p[31:0] [26]
     6/64: $0\g[31:0] [26]
     7/64: $0\p[31:0] [24]
     8/64: $0\g[31:0] [24]
     9/64: $0\p[31:0] [22]
    10/64: $0\g[31:0] [22]
    11/64: $0\p[31:0] [20]
    12/64: $0\g[31:0] [20]
    13/64: $0\p[31:0] [18]
    14/64: $0\g[31:0] [18]
    15/64: $0\p[31:0] [16]
    16/64: $0\g[31:0] [16]
    17/64: $0\p[31:0] [14]
    18/64: $0\g[31:0] [14]
    19/64: $0\p[31:0] [12]
    20/64: $0\g[31:0] [12]
    21/64: $0\p[31:0] [10]
    22/64: $0\g[31:0] [10]
    23/64: $0\p[31:0] [8]
    24/64: $0\g[31:0] [8]
    25/64: $0\p[31:0] [6]
    26/64: $0\g[31:0] [6]
    27/64: $0\p[31:0] [4]
    28/64: $0\g[31:0] [4]
    29/64: $0\p[31:0] [2]
    30/64: $0\g[31:0] [2]
    31/64: $0\p[31:0] [29]
    32/64: $0\g[31:0] [29]
    33/64: $0\p[31:0] [25]
    34/64: $0\g[31:0] [25]
    35/64: $0\p[31:0] [21]
    36/64: $0\g[31:0] [21]
    37/64: $0\p[31:0] [17]
    38/64: $0\g[31:0] [17]
    39/64: $0\p[31:0] [13]
    40/64: $0\g[31:0] [13]
    41/64: $0\p[31:0] [9]
    42/64: $0\g[31:0] [9]
    43/64: $0\p[31:0] [5]
    44/64: $0\g[31:0] [5]
    45/64: $0\p[31:0] [27]
    46/64: $0\g[31:0] [27]
    47/64: $0\p[31:0] [19]
    48/64: $0\g[31:0] [19]
    49/64: $0\p[31:0] [11]
    50/64: $0\g[31:0] [11]
    51/64: $0\p[31:0] [23]
    52/64: $0\g[31:0] [23]
    53/64: $0\p[31:0] [31]
    54/64: $0\g[31:0] [31]
    55/64: $0\p[31:0] [15]
    56/64: $0\g[31:0] [15]
    57/64: $0\p[31:0] [7]
    58/64: $0\g[31:0] [7]
    59/64: $0\p[31:0] [3]
    60/64: $0\g[31:0] [3]
    61/64: $0\p[31:0] [1]
    62/64: $0\g[31:0] [1]
    63/64: $0\g[31:0] [0]
    64/64: $0\p[31:0] [0]

4.18.7.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\g' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$1046'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\p' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$1046'.

4.18.7.7. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.7.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$1046'.
Cleaned up 0 empty switches.

4.18.8. Executing OPT pass (performing simple optimizations).

4.18.8.1. Executing OPT_EXPR pass (perform const folding).

4.18.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=32'.
Removed a total of 0 cells.

4.18.8.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.18.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=32..
  removing unused `$and' cell `$and$<techmap.v>:222$1051'.
  removing unused `$and' cell `$and$<techmap.v>:222$1099'.
  removing unused `$and' cell `$and$<techmap.v>:222$1123'.
  removing unused `$and' cell `$and$<techmap.v>:222$1135'.
  removing unused `$and' cell `$and$<techmap.v>:222$1141'.
  removing unused `$and' cell `$and$<techmap.v>:230$1144'.
  removing unused `$and' cell `$and$<techmap.v>:230$1147'.
  removing unused `$and' cell `$and$<techmap.v>:230$1150'.
  removing unused `$and' cell `$and$<techmap.v>:230$1153'.
  removing unused `$and' cell `$and$<techmap.v>:230$1156'.
  removing unused `$and' cell `$and$<techmap.v>:230$1159'.
  removing unused `$and' cell `$and$<techmap.v>:230$1162'.
  removing unused `$and' cell `$and$<techmap.v>:230$1165'.
  removing unused `$and' cell `$and$<techmap.v>:230$1168'.
  removing unused `$and' cell `$and$<techmap.v>:230$1171'.
  removing unused `$and' cell `$and$<techmap.v>:230$1174'.
  removing unused `$and' cell `$and$<techmap.v>:230$1177'.
  removing unused `$and' cell `$and$<techmap.v>:230$1180'.
  removing unused `$and' cell `$and$<techmap.v>:230$1183'.
  removing unused `$and' cell `$and$<techmap.v>:230$1186'.
  removing unused `$and' cell `$and$<techmap.v>:230$1189'.
  removing unused `$and' cell `$and$<techmap.v>:230$1192'.
  removing unused `$and' cell `$and$<techmap.v>:230$1195'.
  removing unused `$and' cell `$and$<techmap.v>:230$1198'.
  removing unused `$and' cell `$and$<techmap.v>:230$1201'.
  removing unused `$and' cell `$and$<techmap.v>:230$1204'.
  removing unused `$and' cell `$and$<techmap.v>:230$1207'.
  removing unused `$and' cell `$and$<techmap.v>:230$1210'.
  removing unused `$and' cell `$and$<techmap.v>:230$1213'.
  removing unused `$and' cell `$and$<techmap.v>:230$1216'.
  removing unused `$and' cell `$and$<techmap.v>:230$1219'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

4.18.8.5. Finished fast OPT passes.

4.18.9. Continuing TECHMAP pass.
Mapping sm_cpu.$auto$alumacc.cc:470:replace_alu$126.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873 ($mux) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.$not$<techmap.v>:258$872 ($not) with simplemap.
Mapping sm_cpu.$auto$alumacc.cc:470:replace_alu$126.B_conv ($pos) with simplemap.
Mapping sm_cpu.$auto$alumacc.cc:470:replace_alu$126.A_conv ($pos) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$880 ($xor) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$881 ($xor) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$879 ($and) with simplemap.
Mapping sm_cpu.$auto$alumacc.cc:470:replace_alu$129.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878 ($mux) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877 ($not) with simplemap.
Mapping sm_cpu.$auto$alumacc.cc:470:replace_alu$129.B_conv ($pos) with simplemap.
Mapping sm_cpu.$auto$alumacc.cc:470:replace_alu$129.A_conv ($pos) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:212$1047 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1049 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1052 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1055 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1058 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1061 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1064 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1067 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1070 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1073 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1076 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1079 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1082 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1085 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1088 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1091 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1094 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1097 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1100 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1103 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1106 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1109 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1112 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1115 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1118 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1121 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1124 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1127 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1130 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1133 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1136 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1139 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1054 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1057 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1060 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1063 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1066 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1069 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1072 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1075 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1078 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1081 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1084 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1087 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1090 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1093 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1096 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1102 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1105 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1108 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1111 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1114 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1117 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1120 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1126 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1129 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1132 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:222$1138 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1142 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1145 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1148 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1151 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1154 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1157 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1160 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1163 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1166 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1169 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1172 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1175 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1178 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1181 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1184 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1187 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1190 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1193 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1196 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1199 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1202 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1205 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1208 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1211 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1214 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1217 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:212$1048 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1050 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1053 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1056 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1059 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1062 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1065 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1068 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1071 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1074 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1077 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1080 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1083 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1086 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1089 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1092 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1095 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1098 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1101 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1104 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1107 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1110 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1113 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1116 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1119 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1122 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1125 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1128 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1131 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1134 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1137 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1140 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1143 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1146 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1149 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1152 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1155 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1158 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1161 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1164 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1167 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1170 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1173 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1176 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1179 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1182 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1185 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1188 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1191 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1194 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1197 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1200 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1203 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1206 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1209 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1212 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1215 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:229$1218 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:212$1047 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1049 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1052 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1055 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1058 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1061 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1064 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1067 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1070 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1073 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1076 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1079 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1082 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1085 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1088 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1091 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1094 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1097 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1100 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1103 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1106 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1109 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1112 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1115 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1118 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1121 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1124 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1127 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1130 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1133 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1136 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:221$1139 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1054 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1057 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1060 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1063 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1066 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1069 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1072 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1075 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1078 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1081 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1084 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1087 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1090 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1093 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1096 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1102 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1105 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1108 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1111 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1114 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1117 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1120 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1126 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1129 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1132 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:222$1138 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1142 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1145 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1148 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1151 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1154 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1157 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1160 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1163 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1166 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1169 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1172 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1175 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1178 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1181 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1184 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1187 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1190 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1193 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1196 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1199 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1202 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1205 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1208 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1211 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1214 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:229$1217 ($and) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:212$1048 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1050 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1053 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1056 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1059 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1062 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1065 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1068 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1071 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1074 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1077 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1080 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1083 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1086 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1089 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1092 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1095 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1098 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1101 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1104 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1107 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1110 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1113 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1116 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1119 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1122 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1125 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1128 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1131 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1134 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1137 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:221$1140 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1143 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1146 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1149 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1152 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1155 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1158 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1161 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1164 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1167 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1170 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1173 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1176 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1179 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1182 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1185 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1188 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1191 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1194 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1197 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1200 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1203 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1206 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1209 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1212 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1215 ($or) with simplemap.
Mapping sm_cpu.$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$or$<techmap.v>:229$1218 ($or) with simplemap.
Mapping sm_register.$procdff$103 ($adff) with simplemap.
Mapping sm_register_file.$memory\rf[15]$163 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[13]$159 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[21]$175 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[26]$185 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[20]$173 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[19]$171 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[18]$169 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[17]$167 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[12]$157 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[22]$177 ($dff) with simplemap.
Mapping sm_register_file.$ne$/home/dos/MIPS_simple/source/sm_cpu.v:178$23 ($reduce_bool) with simplemap.
Mapping sm_register_file.$memory\rf[6]$145 ($dff) with simplemap.
Mapping sm_register_file.$ternary$/home/dos/MIPS_simple/source/sm_cpu.v:178$25 ($mux) with simplemap.
Mapping sm_register_file.$ne$/home/dos/MIPS_simple/source/sm_cpu.v:179$26 ($reduce_bool) with simplemap.
Mapping sm_register_file.$ternary$/home/dos/MIPS_simple/source/sm_cpu.v:179$28 ($mux) with simplemap.
Mapping sm_register_file.$ne$/home/dos/MIPS_simple/source/sm_cpu.v:180$29 ($reduce_bool) with simplemap.
Mapping sm_register_file.$ternary$/home/dos/MIPS_simple/source/sm_cpu.v:180$31 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf[25]$183 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[0]$133 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[5]$143 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[28]$189 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[27]$187 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[8]$149 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[23]$179 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[24]$181 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[10]$153 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[2]$137 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[11]$155 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[7]$147 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[16]$165 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[3]$139 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[1]$135 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[4]$141 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[9]$151 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[14]$161 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[29]$191 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[30]$193 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf[31]$195 ($dff) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][0][0]$197 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][1][0]$200 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][1][1]$203 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][2][0]$206 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][2][1]$209 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][2][2]$212 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][2][3]$215 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][3][0]$218 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][3][1]$221 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][3][2]$224 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][3][3]$227 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][3][4]$230 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][3][5]$233 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][3][6]$236 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][3][7]$239 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][0]$242 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][1]$245 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][2]$248 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][3]$251 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][4]$254 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][5]$257 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][6]$260 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][7]$263 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][8]$266 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][9]$269 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][10]$272 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][11]$275 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][12]$278 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][13]$281 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][14]$284 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[0][4][15]$287 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][0][0]$290 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][1][0]$293 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][1][1]$296 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][2][0]$299 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][2][1]$302 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][2][2]$305 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][2][3]$308 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][3][0]$311 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][3][1]$314 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][3][2]$317 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][3][3]$320 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][3][4]$323 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][3][5]$326 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][3][6]$329 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][3][7]$332 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][0]$335 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][1]$338 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][2]$341 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][3]$344 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][4]$347 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][5]$350 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][6]$353 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][7]$356 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][8]$359 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][9]$362 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][10]$365 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][11]$368 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][12]$371 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][13]$374 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][14]$377 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[1][4][15]$380 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][0][0]$383 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][1][0]$386 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][1][1]$389 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][2][0]$392 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][2][1]$395 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][2][2]$398 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][2][3]$401 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][3][0]$404 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][3][1]$407 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][3][2]$410 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][3][3]$413 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][3][4]$416 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][3][5]$419 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][3][6]$422 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][3][7]$425 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][0]$428 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][1]$431 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][2]$434 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][3]$437 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][4]$440 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][5]$443 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][6]$446 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][7]$449 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][8]$452 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][9]$455 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][10]$458 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][11]$461 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][12]$464 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][13]$467 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][14]$470 ($mux) with simplemap.
Mapping sm_register_file.$memory\rf$rdmux[2][4][15]$473 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:65:addr_decode$476 ($not) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:65:addr_decode$478 ($not) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$480 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:65:addr_decode$482 ($not) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:65:addr_decode$484 ($not) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:65:addr_decode$486 ($not) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$488 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$490 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$492 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[0][0][0]$494 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[0][0][0]$496 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$500 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$502 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[1][0][0]$504 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[1][0][0]$506 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$510 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$512 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[2][0][0]$514 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[2][0][0]$516 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$518 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$520 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[3][0][0]$522 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[3][0][0]$524 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$528 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$530 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[4][0][0]$532 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[4][0][0]$534 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$536 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[5][0][0]$538 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[5][0][0]$540 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$542 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[6][0][0]$544 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[6][0][0]$546 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$548 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[7][0][0]$550 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[7][0][0]$552 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$556 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$558 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$560 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[8][0][0]$562 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[8][0][0]$564 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$566 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[9][0][0]$568 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[9][0][0]$570 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$572 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[10][0][0]$574 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[10][0][0]$576 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$578 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[11][0][0]$580 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[11][0][0]$582 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$584 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$586 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[12][0][0]$588 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[12][0][0]$590 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$592 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[13][0][0]$594 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[13][0][0]$596 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$598 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[14][0][0]$600 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[14][0][0]$602 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$604 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[15][0][0]$606 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[15][0][0]$608 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$612 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$614 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$616 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[16][0][0]$618 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[16][0][0]$620 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$622 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[17][0][0]$624 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[17][0][0]$626 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$628 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[18][0][0]$630 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[18][0][0]$632 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$634 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[19][0][0]$636 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[19][0][0]$638 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$640 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$642 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[20][0][0]$644 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[20][0][0]$646 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$648 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[21][0][0]$650 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[21][0][0]$652 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$654 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[22][0][0]$656 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[22][0][0]$658 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$660 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[23][0][0]$662 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[23][0][0]$664 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$666 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$668 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$670 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[24][0][0]$672 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[24][0][0]$674 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$676 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[25][0][0]$678 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[25][0][0]$680 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$682 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[26][0][0]$684 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[26][0][0]$686 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$688 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[27][0][0]$690 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[27][0][0]$692 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$694 ($and) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$696 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[28][0][0]$698 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[28][0][0]$700 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$702 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[29][0][0]$704 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[29][0][0]$706 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$708 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[30][0][0]$710 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[30][0][0]$712 ($mux) with simplemap.
Mapping sm_register_file.$auto$memory_map.cc:70:addr_decode$714 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wren[31][0][0]$716 ($and) with simplemap.
Mapping sm_register_file.$memory\rf$wrmux[31][0][0]$718 ($mux) with simplemap.
Mapping sm_alu.$or$/home/dos/MIPS_simple/source/sm_cpu.v:152$15 ($or) with simplemap.

4.18.10. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 32
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 32
Parameter \_TECHMAP_CELLTYPE_ = 611543154
Generating RTLIL representation for module `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr'.

4.18.11. Executing PROC pass (convert processes to netlists).

4.18.11.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 10 empty switches in `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$7024'.
Cleaned up 10 empty switches.

4.18.11.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.11.3. Executing PROC_INIT pass (extract init attributes).

4.18.11.4. Executing PROC_ARST pass (detect async resets in processes).

4.18.11.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$7024'.
     1/17: $15\buffer[31:0]
     2/17: $14\buffer[31:0]
     3/17: $13\buffer[31:0]
     4/17: $12\buffer[31:0]
     5/17: $11\buffer[31:0]
     6/17: $10\buffer[31:0]
     7/17: $9\buffer[31:0]
     8/17: $8\buffer[31:0]
     9/17: $7\buffer[31:0]
    10/17: $6\buffer[31:0]
    11/17: $5\buffer[31:0]
    12/17: $4\buffer[31:0]
    13/17: $3\buffer[31:0]
    14/17: $2\buffer[31:0]
    15/17: $1\buffer[31:0]
    16/17: $0\buffer[31:0]
    17/17: $0\overflow[0:0]

4.18.11.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.\overflow' from process `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$7024'.
No latch inferred for signal `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.\buffer' from process `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$7024'.

4.18.11.7. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.11.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$7024'.
Removing empty process `$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$7024'.
Cleaned up 5 empty switches.
Removed 0 unused cells and 35 unused wires.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$ternary$<techmap.v>:104$7025 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$7027 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$7030 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$7033 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$7036 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$7039 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$7042 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$7045 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$7048 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$7051 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$7054 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$7057 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$7060 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$7063 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$7066 ($mux) with simplemap.
Recursively mapping $paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.$procmux$7069 ($mux) with simplemap.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr'.

4.18.12. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.18.13. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7099' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [28] = \A [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7514' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [27] = \A [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7546' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [27] = \A [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7098' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [27] = \A [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7101' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [30] = \A [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7516' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [29] = \A [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7548' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [29] = \A [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7100' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [29] = \A [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7418' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [27] = $1\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7450' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [27] = $1\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7318' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [23] = $4\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7350' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [23] = $4\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7513' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [26] = \A [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7545' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [26] = \A [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7097' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [26] = \A [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7515' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [28] = \A [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7547' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [28] = \A [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7417' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [26] = $1\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7449' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [26] = $1\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7317' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [22] = $4\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7349' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [22] = $4\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7512' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [25] = \A [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7544' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [25] = \A [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7096' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [25] = \A [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7416' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [25] = $1\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7448' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [25] = $1\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7316' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [21] = $4\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7348' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [21] = $4\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7511' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [24] = \A [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7543' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [24] = \A [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7095' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [24] = \A [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7415' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [24] = $1\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7447' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [24] = $1\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7315' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [20] = $4\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7347' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [20] = $4\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7510' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [23] = \A [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7542' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [23] = \A [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7094' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [23] = \A [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7414' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [23] = $1\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7446' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [23] = $1\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7314' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [19] = $4\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7346' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [19] = $4\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7509' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [22] = \A [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7541' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [22] = \A [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7093' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [22] = \A [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7413' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [22] = $1\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7445' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [22] = $1\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7313' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [18] = $4\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7345' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [18] = $4\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7508' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [21] = \A [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7540' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [21] = \A [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7092' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [21] = \A [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7412' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [21] = $1\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7444' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [21] = $1\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7312' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [17] = $4\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7344' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [17] = $4\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7507' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [20] = \A [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7539' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [20] = \A [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7091' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [20] = \A [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7411' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [20] = $1\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7443' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [20] = $1\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7311' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [16] = $4\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7343' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [16] = $4\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7506' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [19] = \A [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7538' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [19] = \A [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7090' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [19] = \A [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7410' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [19] = $1\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7442' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [19] = $1\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7310' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [15] = $4\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7342' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [15] = $4\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7071' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [0] = \A [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7505' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [18] = \A [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7537' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [18] = \A [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7089' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [18] = \A [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7409' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [18] = $1\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7441' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [18] = $1\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7309' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [14] = $4\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7341' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [14] = $4\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7504' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [17] = \A [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7536' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [17] = \A [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7088' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [17] = \A [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7408' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [17] = $1\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7440' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [17] = $1\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7308' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [13] = $4\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7340' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [13] = $4\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7503' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [16] = \A [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7535' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [16] = \A [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7087' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [16] = \A [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7407' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [16] = $1\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7439' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [16] = $1\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7307' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [12] = $4\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7339' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [12] = $4\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7502' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [15] = \A [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7534' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [15] = \A [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7086' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [15] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7406' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [15] = $1\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7438' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [15] = $1\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7306' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [11] = $4\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7338' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [11] = $4\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7501' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [14] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7533' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [14] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7085' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [14] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7405' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [14] = $1\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7437' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [14] = $1\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7305' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [10] = $4\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7337' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [10] = $4\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7500' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [13] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7532' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [13] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7084' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [13] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7404' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [13] = $1\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7436' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [13] = $1\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7304' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [9] = $4\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7336' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [9] = $4\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7499' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [12] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7531' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [12] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7083' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [12] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7403' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [12] = $1\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7435' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [12] = $1\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7303' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [8] = $4\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7335' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [8] = $4\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7498' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [11] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7530' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [11] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7082' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [11] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7402' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [11] = $1\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7434' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [11] = $1\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7302' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [7] = $4\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7334' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [7] = $4\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7497' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [10] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7529' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [10] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7081' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [10] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7401' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [10] = $1\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7433' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [10] = $1\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7301' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [6] = $4\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7333' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [6] = $4\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7496' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [9] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7528' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [9] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7080' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [9] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7400' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [9] = $1\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7432' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [9] = $1\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7300' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [5] = $4\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7332' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [5] = $4\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7495' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [8] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7527' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [8] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7079' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [8] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7399' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [8] = $1\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7431' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [8] = $1\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7299' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [4] = $4\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7331' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [4] = $4\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7494' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [7] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7526' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [7] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7078' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [7] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7398' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [7] = $1\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7430' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [7] = $1\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7298' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [3] = $4\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7330' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [3] = $4\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7493' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [6] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7525' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [6] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7077' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [6] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7397' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [6] = $1\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7429' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [6] = $1\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7297' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [2] = $4\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7329' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [2] = $4\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7492' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [5] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7524' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [5] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7076' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [5] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7396' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [5] = $1\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7428' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [5] = $1\buffer[31:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7296' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [1] = $4\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7328' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [1] = $4\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7491' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [4] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7523' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [4] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7075' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [4] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7395' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [4] = $1\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7427' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [4] = $1\buffer[31:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7295' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [0] = $4\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7327' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [0] = $4\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7326' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7325' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7324' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7323' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7518' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7550' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7102' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [31] = \A [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7422' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7454' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7322' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [27] = $4\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7517' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [30] = \A [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7549' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [30] = \A [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7421' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7453' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7321' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [26] = $4\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7420' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [29] = $1\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7452' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [29] = $1\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7320' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [25] = $4\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7419' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [28] = $1\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7451' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [28] = $1\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7319' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[31:0] [24] = $4\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7351' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [24] = $4\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7230' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7262' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7358' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7229' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7261' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7357' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7228' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7260' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7356' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7227' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7259' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7355' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7226' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7258' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7354' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [27] = $4\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7225' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7257' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7353' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [26] = $4\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7224' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7256' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7352' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[31:0] [25] = $4\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7223' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7255' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7222' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [23] = $7\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7254' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [23] = $7\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7221' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [22] = $7\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7253' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [22] = $7\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7220' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [21] = $7\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7252' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [21] = $7\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7219' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [20] = $7\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7251' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [20] = $7\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7218' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [19] = $7\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7250' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [19] = $7\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7217' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [18] = $7\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7249' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [18] = $7\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7216' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [17] = $7\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7248' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [17] = $7\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7215' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [16] = $7\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7247' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [16] = $7\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7214' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [15] = $7\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7246' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [15] = $7\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7213' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [14] = $7\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7245' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [14] = $7\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7212' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [13] = $7\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7244' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [13] = $7\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7211' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [12] = $7\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7243' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [12] = $7\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7210' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [11] = $7\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7242' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [11] = $7\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7209' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [10] = $7\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7241' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [10] = $7\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7208' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [9] = $7\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7240' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [9] = $7\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7207' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [8] = $7\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7239' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [8] = $7\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7206' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [7] = $7\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7238' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [7] = $7\buffer[31:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7205' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [6] = $7\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7237' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [6] = $7\buffer[31:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7204' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [5] = $7\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7236' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [5] = $7\buffer[31:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7203' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [4] = $7\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7235' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [4] = $7\buffer[31:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7202' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [3] = $7\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7234' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [3] = $7\buffer[31:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7490' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [3] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7522' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [3] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7074' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [3] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7394' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [3] = $1\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7426' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [3] = $1\buffer[31:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7201' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [2] = $7\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7233' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [2] = $7\buffer[31:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7489' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [2] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7521' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [2] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7073' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [2] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7393' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [2] = $1\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7425' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [2] = $1\buffer[31:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7200' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [1] = $7\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7232' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [1] = $7\buffer[31:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7488' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [1] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7520' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [1] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7072' (?00) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$7025_Y [1] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7392' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [1] = $1\buffer[31:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7424' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [1] = $1\buffer[31:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7199' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[31:0] [0] = $7\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7231' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[31:0] [0] = $7\buffer[31:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7487' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[31:0] [0] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7519' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[31:0] [0] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7391' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[31:0] [0] = $1\buffer[31:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7423' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[31:0] [0] = $1\buffer[31:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7134' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7166' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7133' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7165' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7132' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7164' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7131' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7163' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7130' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7162' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7129' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7161' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7128' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7160' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7127' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7159' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7126' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [23] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7158' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [23] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7125' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [22] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7157' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [22] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7124' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [21] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7156' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [21] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7123' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7155' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7122' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7154' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7121' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7153' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7120' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7152' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7119' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7151' (x0?) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7118' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [15] = $10\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7150' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [15] = $10\buffer[31:0] [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7117' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [14] = $10\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7149' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [14] = $10\buffer[31:0] [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7116' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [13] = $10\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7148' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [13] = $10\buffer[31:0] [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7115' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [12] = $10\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7147' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [12] = $10\buffer[31:0] [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7114' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [11] = $10\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7146' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [11] = $10\buffer[31:0] [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7113' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [10] = $10\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7145' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [10] = $10\buffer[31:0] [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7112' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [9] = $10\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7144' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [9] = $10\buffer[31:0] [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7111' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [8] = $10\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7143' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [8] = $10\buffer[31:0] [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7110' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [7] = $10\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7142' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [7] = $10\buffer[31:0] [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7109' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [6] = $10\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7141' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [6] = $10\buffer[31:0] [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7108' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [5] = $10\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7140' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [5] = $10\buffer[31:0] [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7107' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [4] = $10\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7139' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [4] = $10\buffer[31:0] [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7106' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [3] = $10\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7138' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [3] = $10\buffer[31:0] [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7105' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [2] = $10\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7137' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [2] = $10\buffer[31:0] [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7104' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [1] = $10\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7136' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [1] = $10\buffer[31:0] [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7103' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[31:0] [0] = $10\buffer[31:0] [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7135' (x??) in module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[31:0] [0] = $10\buffer[31:0] [16]'.
Removed 0 unused cells and 13 unused wires.

4.18.14. Continuing TECHMAP pass.
Mapping sm_alu.$shr$/home/dos/MIPS_simple/source/sm_cpu.v:154$17 using $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr.
Mapping sm_alu.$ternary$/home/dos/MIPS_simple/source/sm_cpu.v:155$19 ($not) with simplemap.
Mapping sm_alu.$eq$/home/dos/MIPS_simple/source/sm_cpu.v:160$21 ($logic_not) with simplemap.
Mapping sm_alu.$procmux$52_CMP0 ($eq) with simplemap.
Mapping sm_alu.$auto$alumacc.cc:470:replace_alu$121 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32.
Mapping sm_alu.$auto$alumacc.cc:470:replace_alu$118 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32.

4.18.15. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 32
Parameter \S_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=32\S_WIDTH=5'.

4.18.16. Continuing TECHMAP pass.
Mapping sm_alu.$procmux$51 using $paramod\_90_pmux\WIDTH=32\S_WIDTH=5.
Mapping sm_alu.$procmux$53_CMP0 ($eq) with simplemap.
Mapping sm_alu.$procmux$54_CMP0 ($eq) with simplemap.
Mapping sm_alu.$procmux$55_CMP0 ($eq) with simplemap.
Mapping sm_alu.$procmux$56_CMP0 ($eq) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.$and$<techmap.v>:260$879 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877 ($not) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878 ($mux) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.$xor$<techmap.v>:262$880 ($xor) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.$xor$<techmap.v>:263$881 ($xor) with simplemap.
Mapping sm_alu.$auto$alumacc.cc:470:replace_alu$121.A_conv ($pos) with simplemap.
Mapping sm_alu.$auto$alumacc.cc:470:replace_alu$121.B_conv ($pos) with simplemap.
Mapping sm_alu.$auto$alumacc.cc:470:replace_alu$121.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.$and$<techmap.v>:260$879 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877 ($not) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878 ($mux) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.$xor$<techmap.v>:262$880 ($xor) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.$xor$<techmap.v>:263$881 ($xor) with simplemap.
Mapping sm_alu.$auto$alumacc.cc:470:replace_alu$118.A_conv ($pos) with simplemap.
Mapping sm_alu.$auto$alumacc.cc:470:replace_alu$118.B_conv ($pos) with simplemap.
Mapping sm_alu.$auto$alumacc.cc:470:replace_alu$118.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7674 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7673 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7672 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7671 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7670 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7669 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7668 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7667 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7666 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7665 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7664 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7663 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7662 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7661 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7660 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7659 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7658 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7657 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7656 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7655 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7654 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7653 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7652 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7651 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7650 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7649 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7648 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7647 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7646 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7645 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7644 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:441$7643 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$and$<techmap.v>:434$7642 ($and) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$and$<techmap.v>:434$7641 ($and) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$and$<techmap.v>:434$7640 ($and) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$and$<techmap.v>:434$7639 ($and) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$and$<techmap.v>:434$7638 ($and) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$ternary$<techmap.v>:445$7637 ($mux) with simplemap.
Mapping sm_alu.$techmap$procmux$51.$reduce_or$<techmap.v>:445$7636 ($reduce_or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:212$1047 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1049 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1052 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1055 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1058 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1061 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1064 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1067 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1070 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1073 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1076 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1079 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1082 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1085 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1088 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1091 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1094 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1097 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1100 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1103 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1106 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1109 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1112 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1115 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1118 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1121 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1124 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1127 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1130 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1133 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1136 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$1139 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1054 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1057 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1060 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1063 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1066 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1069 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1072 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1075 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1078 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1081 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1084 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1087 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1090 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1093 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1096 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1102 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1105 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1108 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1111 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1114 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1117 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1120 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1126 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1129 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1132 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$1138 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1142 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1145 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1148 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1151 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1154 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1157 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1160 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1163 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1166 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1169 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1172 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1175 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1178 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1181 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1184 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1187 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1190 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1193 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1196 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1199 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1202 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1205 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1208 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1211 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1214 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$1217 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:212$1048 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1050 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1053 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1056 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1059 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1062 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1065 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1068 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1071 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1074 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1077 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1080 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1083 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1086 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1089 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1092 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1095 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1098 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1101 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1104 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1107 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1110 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1113 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1116 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1119 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1122 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1125 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1128 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1131 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1134 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1137 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$1140 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1143 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1146 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1149 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1152 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1155 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1158 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1161 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1164 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1167 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1170 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1173 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1176 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1179 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1182 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1185 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1188 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1191 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1194 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1197 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1200 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1203 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1206 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1209 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1212 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1215 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$1218 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:212$1047 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1049 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1052 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1055 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1058 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1061 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1064 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1067 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1070 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1073 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1076 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1079 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1082 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1085 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1088 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1091 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1094 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1097 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1100 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1103 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1106 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1109 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1112 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1115 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1118 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1121 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1124 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1127 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1130 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1133 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1136 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$1139 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1054 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1057 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1060 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1063 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1066 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1069 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1072 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1075 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1078 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1081 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1084 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1087 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1090 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1093 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1096 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1102 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1105 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1108 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1111 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1114 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1117 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1120 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1126 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1129 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1132 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$1138 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1142 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1145 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1148 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1151 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1154 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1157 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1160 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1163 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1166 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1169 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1172 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1175 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1178 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1181 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1184 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1187 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1190 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1193 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1196 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1199 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1202 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1205 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1208 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1211 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1214 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$1217 ($and) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:212$1048 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1050 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1053 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1056 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1059 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1062 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1065 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1068 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1071 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1074 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1077 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1080 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1083 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1086 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1089 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1092 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1095 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1098 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1101 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1104 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1107 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1110 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1113 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1116 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1119 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1122 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1125 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1128 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1131 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1134 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1137 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$1140 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1143 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1146 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1149 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1152 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1155 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1158 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1161 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1164 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1167 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1170 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1173 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1176 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1179 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1182 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1185 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1188 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1191 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1194 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1197 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1200 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1203 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1206 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1209 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1212 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1215 ($or) with simplemap.
Mapping sm_alu.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$1218 ($or) with simplemap.
Mapping sm_control.$eq$/home/dos/MIPS_simple/source/sm_cpu.v:110$9 ($eq) with simplemap.
Mapping sm_control.$and$/home/dos/MIPS_simple/source/sm_cpu.v:110$10 ($and) with simplemap.
Mapping sm_control.$procmux$60_CMP0 ($eq) with simplemap.

4.18.17. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 3
Parameter \S_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=3\S_WIDTH=5'.

4.18.18. Continuing TECHMAP pass.
Mapping sm_control.$procmux$59 using $paramod\_90_pmux\WIDTH=3\S_WIDTH=5.
Mapping sm_control.$procmux$61_CMP0 ($eq) with simplemap.
Mapping sm_control.$procmux$63_CMP0 ($eq) with simplemap.
Mapping sm_control.$procmux$64_CMP0 ($eq) with simplemap.
Mapping sm_control.$procmux$65_CMP0 ($eq) with simplemap.
Mapping sm_control.$procmux$66_CMP0 ($eq) with simplemap.
Mapping sm_control.$procmux$77_CMP0 ($eq) with simplemap.
Mapping sm_control.$auto$opt_reduce.cc:126:opt_mux$115 ($reduce_or) with simplemap.
Mapping sm_control.$auto$opt_reduce.cc:126:opt_mux$113 ($reduce_or) with simplemap.
Mapping sm_control.$auto$opt_reduce.cc:126:opt_mux$111 ($reduce_or) with simplemap.
Mapping sm_control.$auto$opt_reduce.cc:126:opt_mux$109 ($reduce_or) with simplemap.
Mapping sm_control.$auto$opt_reduce.cc:126:opt_mux$107 ($reduce_or) with simplemap.
Mapping sm_control.$procmux$101_CMP0 ($eq) with simplemap.
Mapping sm_control.$procmux$102_CMP0 ($eq) with simplemap.
Mapping sm_control.$techmap$procmux$59.$reduce_or$<techmap.v>:441$8793 ($reduce_or) with simplemap.
Mapping sm_control.$techmap$procmux$59.$reduce_or$<techmap.v>:441$8792 ($reduce_or) with simplemap.
Mapping sm_control.$techmap$procmux$59.$reduce_or$<techmap.v>:441$8791 ($reduce_or) with simplemap.
Mapping sm_control.$techmap$procmux$59.$and$<techmap.v>:434$8790 ($and) with simplemap.
Mapping sm_control.$techmap$procmux$59.$and$<techmap.v>:434$8789 ($and) with simplemap.
Mapping sm_control.$techmap$procmux$59.$and$<techmap.v>:434$8788 ($and) with simplemap.
Mapping sm_control.$techmap$procmux$59.$and$<techmap.v>:434$8787 ($and) with simplemap.
Mapping sm_control.$techmap$procmux$59.$and$<techmap.v>:434$8786 ($and) with simplemap.
Mapping sm_control.$techmap$procmux$59.$ternary$<techmap.v>:445$8785 ($mux) with simplemap.
Mapping sm_control.$techmap$procmux$59.$reduce_or$<techmap.v>:445$8784 ($reduce_or) with simplemap.
No more expansions possible.

4.19. Executing OPT pass (performing simple optimizations).

4.19.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7807' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [16] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7808' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [17] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7809' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [18] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7810' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [19] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7811' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [20] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7812' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [21] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7813' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [22] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7814' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [23] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7815' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [24] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7816' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [25] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7817' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [26] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7818' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [27] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7819' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [28] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7820' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [29] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7821' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [30] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7822' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [31] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [31]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7799' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7800' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7801' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7802' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7803' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7804' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7805' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7806' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7795' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7796' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7797' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7798' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7793' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7794' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7792' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7791' (??1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$878_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8472' (?1) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:212$1047_Y = $techmap$auto$alumacc.cc:470:replace_alu$121.$xor$<techmap.v>:262$880_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7952' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [0] = \srcB [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8016' (?0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$xor$<techmap.v>:263$881_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$118.$xor$<techmap.v>:262$880_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7677' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7675 [0] = \oper [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7678' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7675 [1] = \oper [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7626' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7623 [1] = \oper [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7705' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7701 [2] = \oper [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7703' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7701 [0] = \oper [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8305' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7692' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7688 [2] = \oper [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8268' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8266 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7718' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7714 [2] = \oper [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7717' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7714 [1] = \oper [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7953' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [1] = \srcB [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8614' (const_and) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:212$1047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8698' (?0) in module `\sm_alu' with constant driver `$auto$alumacc.cc:484:replace_alu$120 [0] = $techmap$auto$alumacc.cc:470:replace_alu$118.$and$<techmap.v>:260$879_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8370' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8260' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8259 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8306' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8261' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8259 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7954' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [2] = \srcB [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8371' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8253' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8252 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8307' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8254' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8252 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7955' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [3] = \srcB [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8372' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8246' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8245 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8308' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8247' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8245 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7956' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [4] = \srcB [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8373' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8239' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8238 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8309' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8240' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8238 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7957' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [5] = \srcB [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8374' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8232' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8231 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8310' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8233' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8231 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7958' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [6] = \srcB [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8375' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8225' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8224 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8311' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8226' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8224 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7959' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [7] = \srcB [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8376' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8218' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8217 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8312' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8219' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8217 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7960' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [8] = \srcB [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8377' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8211' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8210 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8313' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8212' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8210 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7961' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [9] = \srcB [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8378' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8204' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8203 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8314' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8205' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8203 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7962' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [10] = \srcB [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8379' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8197' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8196 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8315' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8198' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8196 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7963' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [11] = \srcB [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8380' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8190' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8189 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8316' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8191' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8189 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7964' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [12] = \srcB [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8381' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8183' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8182 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8317' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8184' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8182 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7965' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [13] = \srcB [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8382' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8176' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8175 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8318' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8177' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8175 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7966' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [14] = \srcB [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8383' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8169' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8168 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8319' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8170' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8168 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7967' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [15] = \srcB [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8384' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8162' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8161 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8320' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7641_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8163' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8161 [1] = $techmap$procmux$51.$and$<techmap.v>:434$7640_Y [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7968' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [16] = \srcB [16]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8385' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8155' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8154 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7969' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [17] = \srcB [17]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8386' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8148' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8147 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7970' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [18] = \srcB [18]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8387' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [18] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8141' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8140 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7971' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [19] = \srcB [19]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8388' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [19] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8134' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8133 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7972' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [20] = \srcB [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8389' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [20] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8127' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8126 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7973' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [21] = \srcB [21]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8390' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [21] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8120' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8119 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7974' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [22] = \srcB [22]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8391' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [22] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8113' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8112 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7975' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [23] = \srcB [23]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8392' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [23] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8106' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8105 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7976' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [24] = \srcB [24]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8393' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [24] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8099' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8098 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7977' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [25] = \srcB [25]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8394' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [25] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8092' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8091 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7978' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [26] = \srcB [26]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8395' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [26] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8085' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8084 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7979' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [27] = \srcB [27]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8396' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [27] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8078' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8077 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7980' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [28] = \srcB [28]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8397' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [28] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8071' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8070 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7981' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [29] = \srcB [29]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8398' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [29] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8064' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8063 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7982' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [30] = \srcB [30]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8399' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [30] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8057' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8056 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7983' (??0) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$878_Y [31] = \srcB [31]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8400' (const_and) in module `\sm_alu' with constant driver `$techmap$procmux$51.$and$<techmap.v>:434$7639_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8050' (?0) in module `\sm_alu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$8049 [0] = $techmap$procmux$51.$and$<techmap.v>:434$7638_Y [31]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7887' (0?) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$xor$<techmap.v>:263$881_Y [32] = $auto$alumacc.cc:484:replace_alu$123 [31]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8048' (0?) in module `\sm_alu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$xor$<techmap.v>:263$881_Y [32] = $auto$alumacc.cc:484:replace_alu$120 [31]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8800' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8794 [4] = \cmdOper [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8801' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8794 [5] = \cmdOper [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8796' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8794 [0] = \cmdOper [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8797' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8794 [1] = \cmdOper [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8799' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8794 [3] = \cmdOper [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8770' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8764 [4] = \cmdOper [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8771' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8764 [5] = \cmdOper [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8767' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8764 [1] = \cmdOper [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8769' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8764 [3] = \cmdOper [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8818' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8814 [2] = \cmdFunk [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8819' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8814 [3] = \cmdFunk [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8820' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8814 [4] = \cmdFunk [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8822' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8814 [6] = \cmdOper [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8823' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8814 [7] = \cmdOper [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8824' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8814 [8] = \cmdOper [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8825' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8814 [9] = \cmdOper [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8826' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8814 [10] = \cmdOper [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8827' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8814 [11] = \cmdOper [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8851' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8847 [2] = \cmdFunk [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8853' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8847 [4] = \cmdFunk [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8855' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8847 [6] = \cmdOper [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8856' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8847 [7] = \cmdOper [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8857' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8847 [8] = \cmdOper [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8858' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8847 [9] = \cmdOper [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8859' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8847 [10] = \cmdOper [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8860' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8847 [11] = \cmdOper [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8882' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8880 [0] = \cmdFunk [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8884' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8880 [2] = \cmdFunk [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8885' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8880 [3] = \cmdFunk [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8886' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8880 [4] = \cmdFunk [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8887' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8880 [5] = \cmdFunk [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8888' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8880 [6] = \cmdOper [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8889' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8880 [7] = \cmdOper [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8890' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8880 [8] = \cmdOper [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8891' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8880 [9] = \cmdOper [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8892' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8880 [10] = \cmdOper [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8893' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8880 [11] = \cmdOper [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8916' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8913 [1] = \cmdFunk [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8918' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8913 [3] = \cmdFunk [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8919' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8913 [4] = \cmdFunk [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8921' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8913 [6] = \cmdOper [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8922' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8913 [7] = \cmdOper [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8923' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8913 [8] = \cmdOper [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8924' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8913 [9] = \cmdOper [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8925' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8913 [10] = \cmdOper [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8926' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8913 [11] = \cmdOper [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8949' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8946 [1] = \cmdFunk [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8950' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8946 [2] = \cmdFunk [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8951' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8946 [3] = \cmdFunk [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8952' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8946 [4] = \cmdFunk [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8954' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8946 [6] = \cmdOper [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8955' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8946 [7] = \cmdOper [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8956' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8946 [8] = \cmdOper [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8957' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8946 [9] = \cmdOper [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8958' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8946 [10] = \cmdOper [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8959' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8946 [11] = \cmdOper [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9009' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9003 [4] = \cmdOper [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9010' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9003 [5] = \cmdOper [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9029' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9023 [4] = \cmdOper [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9030' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9023 [5] = \cmdOper [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9026' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9023 [1] = \cmdOper [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9027' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9023 [2] = \cmdOper [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9075' (const_and) in module `\sm_control' with constant driver `$techmap$procmux$59.$and$<techmap.v>:434$8787_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9078' (1?) in module `\sm_control' with constant driver `$techmap$procmux$59.$and$<techmap.v>:434$8786_Y [2] = $auto$opt_reduce.cc:132:opt_mux$110'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9044' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$9043 [0] = $auto$opt_reduce.cc:132:opt_mux$110'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9069' (const_and) in module `\sm_control' with constant driver `$techmap$procmux$59.$and$<techmap.v>:434$8789_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9072' (1?) in module `\sm_control' with constant driver `$techmap$procmux$59.$and$<techmap.v>:434$8788_Y [2] = $procmux$64_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9045' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$9043 [1] = $procmux$64_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9066' (const_and) in module `\sm_control' with constant driver `$techmap$procmux$59.$and$<techmap.v>:434$8790_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9049' (?0) in module `\sm_control' with constant driver `$techmap$procmux$59.$reduce_or$<techmap.v>:441$8793_Y = $auto$simplemap.cc:127:simplemap_reduce$9046'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9074' (1?) in module `\sm_control' with constant driver `$techmap$procmux$59.$and$<techmap.v>:434$8787_Y [1] = $procmux$101_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9077' (const_and) in module `\sm_control' with constant driver `$techmap$procmux$59.$and$<techmap.v>:434$8786_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9051' (0?) in module `\sm_control' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$9050 [0] = $procmux$101_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9068' (1?) in module `\sm_control' with constant driver `$techmap$procmux$59.$and$<techmap.v>:434$8789_Y [1] = $procmux$65_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9071' (const_and) in module `\sm_control' with constant driver `$techmap$procmux$59.$and$<techmap.v>:434$8788_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9052' (0?) in module `\sm_control' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$9050 [1] = $procmux$65_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9065' (const_and) in module `\sm_control' with constant driver `$techmap$procmux$59.$and$<techmap.v>:434$8790_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9056' (?0) in module `\sm_control' with constant driver `$techmap$procmux$59.$reduce_or$<techmap.v>:441$8792_Y = $auto$simplemap.cc:127:simplemap_reduce$9053'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9073' (const_and) in module `\sm_control' with constant driver `$techmap$procmux$59.$and$<techmap.v>:434$8787_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9076' (1?) in module `\sm_control' with constant driver `$techmap$procmux$59.$and$<techmap.v>:434$8786_Y [0] = $auto$opt_reduce.cc:132:opt_mux$110'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9058' (?0) in module `\sm_control' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$9057 [0] = $auto$opt_reduce.cc:132:opt_mux$110'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9067' (1?) in module `\sm_control' with constant driver `$techmap$procmux$59.$and$<techmap.v>:434$8789_Y [0] = $procmux$65_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9070' (const_and) in module `\sm_control' with constant driver `$techmap$procmux$59.$and$<techmap.v>:434$8788_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9059' (0?) in module `\sm_control' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$9057 [1] = $procmux$65_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9064' (1?) in module `\sm_control' with constant driver `$techmap$procmux$59.$and$<techmap.v>:434$8790_Y [0] = $procmux$66_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1227' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [7] = \pc [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$889' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [7] = \pc [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1226' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [6] = \pc [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$953' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$888' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [6] = \pc [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1224' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [4] = \pc [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$886' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [4] = \pc [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1225' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [5] = \pc [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$887' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [5] = \pc [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1222' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [2] = \pc [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$884' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [2] = \pc [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1223' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [3] = \pc [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$885' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [3] = \pc [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1221' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [1] = \pc [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$948' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$883' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [1] = \pc [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1220' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [0] = \pc [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$947' (1?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [0] = \pc [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1445' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:212$1047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1529' (?0) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [0] = \pc [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1530' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [1] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1049_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$950' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$949' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1447' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1052_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1531' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1053_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1546' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [3] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1097_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$952' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$951' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1448' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1055_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1532' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1565' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [5] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1154_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1574' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [6] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1181_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1388' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [7] = \imData [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1387' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [6] = \imData [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1385' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [4] = \imData [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1573' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [4] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1178_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1386' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [5] = \imData [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1383' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [2] = \imData [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1572' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [2] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1175_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1384' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [3] = \imData [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1382' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [1] = \imData [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$914' (?0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:263$876_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1381' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [0] = \imData [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1587' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.lcu.$and$<techmap.v>:212$1047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1671' (?0) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$131 [0] = $techmap$auto$alumacc.cc:470:replace_alu$129.$and$<techmap.v>:260$879_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1316' (?0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$881_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:262$880_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1228' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [8] = \pc [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$890' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [8] = \pc [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1463' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1100_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$954' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1449' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1058_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1533' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1547' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1101_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1554' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [7] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1121_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1389' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [8] = \imData [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1229' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [9] = \pc [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$891' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [9] = \pc [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$955' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1575' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [8] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1184_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1390' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [9] = \imData [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1230' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [10] = \pc [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$892' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [10] = \pc [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$956' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1450' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1061_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1534' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1566' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [9] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1157_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1391' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [10] = \imData [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1231' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [11] = \pc [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$893' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [11] = \pc [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$957' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1576' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [10] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1187_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1392' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [11] = \imData [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1232' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [12] = \pc [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$894' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [12] = \pc [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1464' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1103_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$958' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1451' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1064_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1535' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1065_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1548' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1104_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1562' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [11] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1145_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1393' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [12] = \imData [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1233' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [13] = \pc [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$895' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [13] = \pc [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$959' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1577' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [12] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1190_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1394' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [13] = \imData [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1234' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [14] = \pc [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$896' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [14] = \pc [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$960' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1452' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1067_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1536' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1567' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [13] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1160_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1395' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [14] = \imData [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1235' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [15] = \pc [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$897' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [15] = \pc [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$961' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1578' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [14] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1193_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1396' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [15] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1236' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [16] = \pc [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$898' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [16] = \pc [16]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1471' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1124_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1465' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1106_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$962' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1453' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1070_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1537' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1071_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1549' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1107_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1555' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1125_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1558' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [15] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1133_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1397' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [16] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1237' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [17] = \pc [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$899' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [17] = \pc [17]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$963' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1579' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [16] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1196_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1398' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [17] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1238' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [18] = \pc [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$900' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [18] = \pc [18]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$964' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1454' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1538' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1074_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1568' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [17] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1163_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1399' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [18] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1239' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [19] = \pc [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$901' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [19] = \pc [19]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$965' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [18] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1580' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [18] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1199_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1400' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [19] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1240' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [20] = \pc [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$902' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [20] = \pc [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1466' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1109_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$966' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1455' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1539' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1077_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1550' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1110_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1563' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [19] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1148_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1401' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [20] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1241' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [21] = \pc [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$903' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [21] = \pc [21]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$967' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [20] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1581' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [20] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1202_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1402' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [21] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1242' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [22] = \pc [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$904' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [22] = \pc [22]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$968' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1456' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1540' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1080_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1569' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [21] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1166_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1403' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [22] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1243' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [23] = \pc [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$905' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [23] = \pc [23]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$969' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [22] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1582' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [22] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1205_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1404' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [23] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1244' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [24] = \pc [24]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$906' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [24] = \pc [24]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1472' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1127_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1467' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1112_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$970' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1457' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1541' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1083_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1551' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1113_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1556' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1128_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1561' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [23] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1142_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1405' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [24] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1245' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [25] = \pc [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$907' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [25] = \pc [25]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$971' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [24] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1583' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [24] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1208_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1406' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [25] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1246' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [26] = \pc [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$908' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [26] = \pc [26]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$972' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1458' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1542' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1086_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1570' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [25] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1169_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1407' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [26] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1247' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [27] = \pc [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$909' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [27] = \pc [27]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$973' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [26] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1584' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [26] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1211_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1408' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [27] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1248' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [28] = \pc [28]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$910' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [28] = \pc [28]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1468' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1115_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$974' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1459' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1543' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1089_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1552' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1116_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1564' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [27] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1151_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1409' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [28] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1249' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [29] = \pc [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$911' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [29] = \pc [29]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$975' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [28] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1585' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [28] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1214_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1410' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [29] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1250' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [30] = \pc [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$912' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [30] = \pc [30]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$976' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1460' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1544' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1092_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1571' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [29] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1172_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1411' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [30] = \imData [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1251' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$ternary$<techmap.v>:258$873_Y [31] = \pc [31]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$913' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:262$875_Y [31] = \pc [31]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$977' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [30] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1586' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [30] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:229$1217_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1412' (??0) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$ternary$<techmap.v>:258$878_Y [31] = \imData [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1475' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1136_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1473' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1130_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1469' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1118_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$978' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$and$<techmap.v>:260$874_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1461' (const_and) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1545' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1095_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1553' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1119_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1557' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1131_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1559' (00) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$or$<techmap.v>:221$1137_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1560' (0?) in module `\sm_cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$128 [31] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1139_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$946' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$126.$xor$<techmap.v>:263$876_Y [32] = $techmap$auto$alumacc.cc:470:replace_alu$126.lcu.$and$<techmap.v>:221$1139_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1348' (0?) in module `\sm_cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$129.$xor$<techmap.v>:263$881_Y [32] = $auto$alumacc.cc:484:replace_alu$131 [31]'.

4.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7789' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7950'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [30] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [30]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7789' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7788' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7949'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [29] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [29]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7788' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7787' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7948'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [28] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7787' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7786' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7947'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [27] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [27]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7786' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7785' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7946'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [26] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [26]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7785' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7784' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7945'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [25] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [25]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7784' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7783' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7944'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [24] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [24]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7783' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7782' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7943'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [23] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [23]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7782' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7781' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7942'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [22] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [22]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7781' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7780' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7941'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [21] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [21]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7780' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7779' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7940'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [20] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [20]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7779' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7778' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7939'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [19] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [19]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7778' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7777' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7938'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [18] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [18]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7777' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7776' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7937'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [17] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [17]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7776' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7775' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7936'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [16] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [16]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7775' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7774' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7935'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [15]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7774' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7773' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7934'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7773' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7772' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7933'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7772' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7771' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7932'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7771' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7770' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7931'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7770' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7769' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7930'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7769' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7768' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7929'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7768' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7767' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7928'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7767' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7766' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7927'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7766' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7765' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7926'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7765' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7764' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7925'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7764' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7763' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7924'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7763' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7762' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7923'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7762' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7761' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7922'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7761' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7760' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7921'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7760' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7759' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7920'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7759' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7691' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7704'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7688 [1] = $auto$simplemap.cc:250:simplemap_eqne$7701 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7691' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7690' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7716'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7688 [0] = $auto$simplemap.cc:250:simplemap_eqne$7714 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7690' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$7790' is identical to cell `$auto$simplemap.cc:37:simplemap_not$7951'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$877_Y [31] = $techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$877_Y [31]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7790' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7625' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7716'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7623 [0] = $auto$simplemap.cc:250:simplemap_eqne$7714 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7625' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7627' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7679'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7623 [2] = $auto$simplemap.cc:250:simplemap_eqne$7675 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7627' from module `\sm_alu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7631' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7722'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7630 = $auto$simplemap.cc:127:simplemap_reduce$7721
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7631' from module `\sm_alu'.
Finding identical cells in module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8968' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8902'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8962 [5] = $auto$simplemap.cc:127:simplemap_reduce$8896 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8968' from module `\sm_control'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$9025' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$9005'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$9023 [0] = $auto$simplemap.cc:250:simplemap_eqne$9003 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9025' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8967' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8901'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8962 [4] = $auto$simplemap.cc:127:simplemap_reduce$8896 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8967' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8966' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8962 [3] = $auto$simplemap.cc:127:simplemap_reduce$8896 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8966' from module `\sm_control'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$9028' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$9008'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$9023 [3] = $auto$simplemap.cc:250:simplemap_eqne$9003 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9028' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$9016' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8902'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$9013 [2] = $auto$simplemap.cc:127:simplemap_reduce$8896 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9016' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8869' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8902'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8863 [5] = $auto$simplemap.cc:127:simplemap_reduce$8896 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8869' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8868' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8901'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8863 [4] = $auto$simplemap.cc:127:simplemap_reduce$8896 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8868' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8867' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8863 [3] = $auto$simplemap.cc:127:simplemap_reduce$8896 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8867' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8991' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8981'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8990 [0] = $auto$simplemap.cc:127:simplemap_reduce$8979 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8991' from module `\sm_control'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8854' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8920'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8847 [5] = $auto$simplemap.cc:250:simplemap_eqne$8913 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8854' from module `\sm_control'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8850' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8883'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8847 [1] = $auto$simplemap.cc:250:simplemap_eqne$8880 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8850' from module `\sm_control'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8849' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8915'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8847 [0] = $auto$simplemap.cc:250:simplemap_eqne$8913 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8849' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$9036' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8902'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$9033 [2] = $auto$simplemap.cc:127:simplemap_reduce$8896 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9036' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8836' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8902'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8830 [5] = $auto$simplemap.cc:127:simplemap_reduce$8896 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8836' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8835' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8901'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8830 [4] = $auto$simplemap.cc:127:simplemap_reduce$8896 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8835' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8834' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8830 [3] = $auto$simplemap.cc:127:simplemap_reduce$8896 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8834' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8832' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8898'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8830 [1] = $auto$simplemap.cc:127:simplemap_reduce$8896 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8832' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8934' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8901'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8929 [4] = $auto$simplemap.cc:127:simplemap_reduce$8896 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8934' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8933' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8929 [3] = $auto$simplemap.cc:127:simplemap_reduce$8896 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8933' from module `\sm_control'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8948' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8915'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8946 [0] = $auto$simplemap.cc:250:simplemap_eqne$8913 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8948' from module `\sm_control'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8821' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8920'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8814 [5] = $auto$simplemap.cc:250:simplemap_eqne$8913 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8821' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8935' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8902'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8929 [5] = $auto$simplemap.cc:127:simplemap_reduce$8896 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8935' from module `\sm_control'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8817' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8883'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8814 [1] = $auto$simplemap.cc:250:simplemap_eqne$8880 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8817' from module `\sm_control'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8816' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8915'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8814 [0] = $auto$simplemap.cc:250:simplemap_eqne$8913 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8816' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8807' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8902'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8804 [2] = $auto$simplemap.cc:127:simplemap_reduce$8896 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8807' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8805' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8804 [0] = $auto$simplemap.cc:127:simplemap_reduce$8896 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8805' from module `\sm_control'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8798' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$9007'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8794 [2] = $auto$simplemap.cc:250:simplemap_eqne$9003 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8798' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$9084' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8992'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$9082 [1] = $auto$simplemap.cc:127:simplemap_reduce$8990 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9084' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8964' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8898'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8962 [1] = $auto$simplemap.cc:127:simplemap_reduce$8896 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8964' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8982' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8992'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8979 [2] = $auto$simplemap.cc:127:simplemap_reduce$8990 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8982' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8777' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8902'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8774 [2] = $auto$simplemap.cc:127:simplemap_reduce$8896 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8777' from module `\sm_control'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8953' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8920'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8946 [5] = $auto$simplemap.cc:250:simplemap_eqne$8913 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8953' from module `\sm_control'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8768' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$9007'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8764 [2] = $auto$simplemap.cc:250:simplemap_eqne$9003 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8768' from module `\sm_control'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8766' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$9005'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8764 [0] = $auto$simplemap.cc:250:simplemap_eqne$9003 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8766' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8939' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8906'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8936 [2] = $auto$simplemap.cc:127:simplemap_reduce$8903 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8939' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$9002' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8980'.
    Redirecting output \Y: \aluSrc = $auto$simplemap.cc:127:simplemap_reduce$8979 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9002' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8972' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8873'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8969 [2] = $auto$simplemap.cc:127:simplemap_reduce$8870 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8972' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8840' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8873'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8837 [2] = $auto$simplemap.cc:127:simplemap_reduce$8870 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8840' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8833' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8866'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8830 [2] = $auto$simplemap.cc:127:simplemap_reduce$8863 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8833' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8906' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8873'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8903 [2] = $auto$simplemap.cc:127:simplemap_reduce$8870 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8906' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8831' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8864'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8830 [0] = $auto$simplemap.cc:127:simplemap_reduce$8863 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8831' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8932' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8866'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8929 [2] = $auto$simplemap.cc:127:simplemap_reduce$8863 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8932' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8965' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8866'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8962 [2] = $auto$simplemap.cc:127:simplemap_reduce$8863 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8965' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8930' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8963'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8929 [0] = $auto$simplemap.cc:127:simplemap_reduce$8962 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8930' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8776' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8806'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8774 [1] = $auto$simplemap.cc:127:simplemap_reduce$8804 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8776' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$9034' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8775'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$9033 [0] = $auto$simplemap.cc:127:simplemap_reduce$8774 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9034' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8971' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8839'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8969 [1] = $auto$simplemap.cc:127:simplemap_reduce$8837 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8971' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8872' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8839'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8870 [1] = $auto$simplemap.cc:127:simplemap_reduce$8837 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8872' from module `\sm_control'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8938' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8839'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8936 [1] = $auto$simplemap.cc:127:simplemap_reduce$8837 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8938' from module `\sm_control'.
Finding identical cells in module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1439' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [26] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1439' from module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1434' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [21] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1434' from module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1436' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [23] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1436' from module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1430' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [17] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1430' from module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1432' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [19] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1432' from module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1428' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1428' from module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1438' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [25] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1438' from module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1440' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [27] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1440' from module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1437' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [24] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1437' from module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1433' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [20] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1433' from module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1435' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [22] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1435' from module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1429' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [16] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1429' from module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1431' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [18] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1431' from module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1443' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [30] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1443' from module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1444' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [31] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1444' from module `\sm_cpu'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1442' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1441'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [29] = $techmap$auto$alumacc.cc:470:replace_alu$129.$not$<techmap.v>:258$877_Y [28]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1442' from module `\sm_cpu'.
Finding identical cells in module `\sm_register'.
Finding identical cells in module `\sm_register_file'.
Removed a total of 103 cells.

4.19.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_alu..
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7919'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8630'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8638'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8642'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8644'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8645'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8660'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8667'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8670'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8671'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8714'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8722'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8726'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8728'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8729'.
Finding unused cells or wires in module \sm_control..
Finding unused cells or wires in module \sm_cpu..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1252'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1253'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1254'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1255'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1256'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1257'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1258'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1259'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1260'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1261'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1262'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1263'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1264'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1265'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1266'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1267'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1268'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1269'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1270'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1271'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1272'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1273'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1274'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1275'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1276'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1277'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1278'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1279'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1280'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1281'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1282'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1283'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1380'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1413'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1414'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1415'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1416'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1417'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1418'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1419'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1420'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1421'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1422'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1423'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1424'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1425'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1426'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1427'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1441'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1476'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1491'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1498'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1501'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1502'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1603'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1611'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1615'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1617'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1618'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1633'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1640'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1643'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1644'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1687'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1695'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1699'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1701'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1702'.
Finding unused cells or wires in module \sm_register..
Finding unused cells or wires in module \sm_register_file..

4.19.5. Finished fast OPT passes.

4.20. Executing ABC pass (technology mapping using ABC).

4.20.1. Extracting gate netlist of module `\sm_alu' to `<abc-temp-dir>/input.blif'..
Extracted 961 gates and 1035 wires to a netlist network with 72 inputs and 33 outputs.

4.20.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime -o 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

4.20.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      140
ABC RESULTS:              AOI3 cells:       72
ABC RESULTS:              AOI4 cells:        9
ABC RESULTS:               MUX cells:      159
ABC RESULTS:              NAND cells:       50
ABC RESULTS:               NOR cells:       74
ABC RESULTS:               NOT cells:      102
ABC RESULTS:              OAI3 cells:       55
ABC RESULTS:              OAI4 cells:       23
ABC RESULTS:                OR cells:       62
ABC RESULTS:              XNOR cells:       36
ABC RESULTS:               XOR cells:       59
ABC RESULTS:        internal signals:      930
ABC RESULTS:           input signals:       72
ABC RESULTS:          output signals:       33
Removing temp directory.

4.20.2. Extracting gate netlist of module `\sm_control' to `<abc-temp-dir>/input.blif'..
Extracted 84 gates and 99 wires to a netlist network with 13 inputs and 7 outputs.

4.20.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime -o 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

4.20.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       31
ABC RESULTS:              AOI3 cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:       11
ABC RESULTS:               NOT cells:        8
ABC RESULTS:              OAI3 cells:        4
ABC RESULTS:                OR cells:        8
ABC RESULTS:        internal signals:       79
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        7
Removing temp directory.

4.20.3. Extracting gate netlist of module `\sm_cpu' to `<abc-temp-dir>/input.blif'..
Extracted 409 gates and 535 wires to a netlist network with 125 inputs and 101 outputs.

4.20.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime -o 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

4.20.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       91
ABC RESULTS:              AOI3 cells:       19
ABC RESULTS:               MUX cells:      101
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               NOR cells:       19
ABC RESULTS:               NOT cells:       34
ABC RESULTS:              OAI3 cells:       17
ABC RESULTS:                OR cells:       20
ABC RESULTS:              XNOR cells:       31
ABC RESULTS:               XOR cells:       68
ABC RESULTS:        internal signals:      309
ABC RESULTS:           input signals:      125
ABC RESULTS:          output signals:      101
Removing temp directory.

4.20.4. Extracting gate netlist of module `\sm_register' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

4.20.5. Extracting gate netlist of module `\sm_register_file' to `<abc-temp-dir>/input.blif'..
Extracted 4193 gates and 5271 wires to a netlist network with 1077 inputs and 1120 outputs.

4.20.5.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime -o 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

4.20.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       96
ABC RESULTS:               MUX cells:     4000
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOT cells:       16
ABC RESULTS:                OR cells:       60
ABC RESULTS:        internal signals:     3074
ABC RESULTS:           input signals:     1077
ABC RESULTS:          output signals:     1120
Removing temp directory.

4.21. Executing OPT pass (performing simple optimizations).

4.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9406' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9409' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9410' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9399' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9402' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9403' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9411' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9384' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9387' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9388' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9391' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9394' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9395' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9396' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9412' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9425' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9426' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9427' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9428' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9429' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9430' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9431' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9432' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9433' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9434' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9435' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9437' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9438' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9439' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9448' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9449' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9450' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9451' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9452' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9453' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9454' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9455' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9456' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9457' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9458' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9460' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9461' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9462' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9356' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9361' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9482' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9364' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9484' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9500' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9502' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9339' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9344' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9479' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9347' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9353' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9480' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9481' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9485' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9497' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9498' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9499' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9503' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9518' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9519' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9520' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9521' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9523' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9524' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9537' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9539' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9534' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9535' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9536' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9540' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9348' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9357' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9555' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9365' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9557' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9567' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9569' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9584' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9586' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9660' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9663' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9649' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9651' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9633' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9598' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9333' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9336' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9341' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9350' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9367' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9616' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9618' in module `sm_alu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10296' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10248' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10288' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10267' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10275' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10240' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10337' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10329' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10229' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10318' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10310' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10110' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10159' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10103' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10091' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10083' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10067' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10059' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10046' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10135' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10127' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10039' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10027' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10019' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10221' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10207' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10199' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10187' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10011' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10006' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10150' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10179' in module `sm_cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13504' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13501' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13505' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13497' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13494' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13498' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13506' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13489' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13486' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13490' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13482' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13479' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13483' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13491' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13507' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13472' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13469' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13473' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13465' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13462' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13466' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13474' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13457' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13454' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13458' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13450' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13447' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13451' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13459' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13475' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13440' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13437' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13441' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13433' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13430' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13434' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13442' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13425' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13422' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13426' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13418' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13415' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13419' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13427' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13443' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13408' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13405' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13409' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13401' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13398' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13402' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13410' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13393' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13390' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13394' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13386' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13383' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13387' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13395' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13411' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13376' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13373' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13377' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13369' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13366' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13370' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13378' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13361' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13358' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13362' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13354' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13351' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13355' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13363' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13379' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13344' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13341' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13345' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13337' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13334' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13338' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13346' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13329' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13326' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13330' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13322' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13319' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13323' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13331' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13347' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13312' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13309' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13313' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13305' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13302' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13306' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13314' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13297' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13294' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13298' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13290' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13287' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13291' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13299' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13315' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13280' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13277' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13281' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13273' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13270' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13274' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13282' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13265' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13262' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13266' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13258' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13255' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13259' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13267' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13283' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13248' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13245' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13249' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13241' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13238' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13242' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13250' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13233' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13230' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13234' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13226' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13223' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13227' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13235' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13251' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13216' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13213' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13217' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13209' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13206' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13210' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13218' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13201' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13198' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13202' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13194' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13191' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13195' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13203' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13219' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13184' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13181' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13185' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13177' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13174' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13178' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13186' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13169' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13166' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13170' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13162' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13159' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13163' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13171' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13187' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13152' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13149' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13153' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13145' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13142' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13146' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13154' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13137' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13134' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13138' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13130' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13127' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13131' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13139' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13155' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13120' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13117' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13121' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13113' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13110' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13114' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13122' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13105' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13102' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13106' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13098' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13095' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13099' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13107' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13123' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13088' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13085' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13089' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13081' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13078' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13082' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13090' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13073' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13070' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13074' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13066' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13063' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13067' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13075' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13091' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13056' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13053' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13057' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13049' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13046' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13050' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13058' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13041' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13038' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13042' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13034' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13031' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13035' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13043' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13059' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13024' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13021' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13025' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13017' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13014' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13018' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13026' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13009' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13006' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13010' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13002' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12999' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13003' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13011' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$13027' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12992' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12989' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12993' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12985' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12982' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12986' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12994' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12977' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12974' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12978' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12970' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12967' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12971' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12979' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12995' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12960' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12957' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12961' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12953' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12950' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12954' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12962' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12945' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12942' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12946' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12938' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12935' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12939' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12947' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12963' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12928' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12925' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12929' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12921' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12918' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12922' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12930' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12913' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12910' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12914' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12906' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12903' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12907' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12915' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12931' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12896' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12893' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12897' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12889' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12886' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12890' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12898' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12881' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12878' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12882' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12874' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12871' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12875' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12883' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12899' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12864' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12861' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12865' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12857' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12854' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12858' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12866' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12849' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12846' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12850' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12842' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12839' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12843' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12851' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12867' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12832' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12829' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12833' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12825' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12822' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12826' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12834' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12817' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12814' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12818' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12810' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12807' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12811' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12819' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12835' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12800' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12797' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12801' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12793' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12790' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12794' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12802' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12785' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12782' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12786' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12778' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12775' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12779' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12787' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12803' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12768' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12765' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12769' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12761' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12758' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12762' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12770' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12753' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12750' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12754' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12746' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12743' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12747' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12755' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12771' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12736' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12733' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12737' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12729' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12726' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12730' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12738' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12721' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12718' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12722' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12714' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12711' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12715' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12723' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12739' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12704' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12701' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12705' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12697' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12694' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12698' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12706' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12689' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12686' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12690' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12682' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12679' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12683' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12691' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12707' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12672' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12669' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12673' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12665' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12662' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12666' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12674' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12657' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12654' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12658' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12650' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12647' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12651' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12659' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12675' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12640' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12637' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12641' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12633' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12630' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12634' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12642' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12625' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12622' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12626' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12618' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12615' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12619' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12627' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12643' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12608' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12605' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12609' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12601' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12598' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12602' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12610' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12593' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12590' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12594' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12586' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12583' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12587' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12595' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12611' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12576' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12573' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12577' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12569' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12566' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12570' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12578' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12561' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12558' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12562' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12554' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12551' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12555' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12563' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12579' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12544' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12541' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12545' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12537' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12534' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12538' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12546' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12529' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12526' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12530' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12522' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12519' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12523' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12531' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12547' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12508' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12505' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12509' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12501' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12498' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12502' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12510' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12493' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12490' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12494' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12486' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12483' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12487' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12495' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12511' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12472' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12469' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12473' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12465' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12462' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12466' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12474' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12457' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12454' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12458' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12450' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12447' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12451' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12459' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12475' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12440' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12437' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12441' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12433' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12430' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12434' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12442' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12425' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12422' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12426' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12418' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12415' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12419' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12427' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12443' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12408' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12405' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12409' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12401' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12398' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12402' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12410' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12393' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12390' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12394' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12386' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12383' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12387' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12395' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12411' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12376' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12373' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12377' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12369' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12366' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12370' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12378' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12361' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12358' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12362' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12354' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12351' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12355' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12363' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12379' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12344' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12341' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12345' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12337' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12334' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12338' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12346' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12329' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12326' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12330' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12322' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12319' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12323' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12331' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12347' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12312' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12309' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12313' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12305' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12302' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12306' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12314' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12297' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12294' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12298' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12290' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12287' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12291' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12299' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12315' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12280' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12277' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12281' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12273' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12270' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12274' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12282' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12265' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12262' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12266' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12258' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12255' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12259' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12267' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12283' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12248' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12245' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12249' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12241' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12238' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12242' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12250' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12233' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12230' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12234' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12226' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12223' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12227' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12235' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12251' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12216' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12213' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12217' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12209' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12206' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12210' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12218' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12201' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12198' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12202' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12194' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12191' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12195' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12203' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12219' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12184' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12181' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12185' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12177' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12174' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12178' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12186' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12169' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12166' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12170' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12162' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12159' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12163' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12171' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12187' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12152' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12149' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12153' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12145' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12142' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12146' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12154' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12137' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12134' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12138' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12130' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12127' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12131' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12139' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12155' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12120' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12117' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12121' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12113' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12110' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12114' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12122' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12105' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12102' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12106' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12098' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12095' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12099' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12107' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12123' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12088' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12085' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12089' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12081' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12078' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12082' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12090' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12073' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12070' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12074' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12066' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12063' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12067' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12075' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12091' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12056' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12053' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12057' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12049' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12046' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12050' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12058' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12041' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12038' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12042' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12034' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12031' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12035' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12043' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12059' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12024' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12021' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12025' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12017' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12014' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12018' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12026' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12009' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12006' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12010' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12002' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11999' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12003' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12011' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12027' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11992' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11989' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11993' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11985' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11982' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11986' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11994' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11977' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11974' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11978' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11970' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11967' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11971' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11979' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11995' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11960' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11957' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11961' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11953' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11950' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11954' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11962' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11945' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11942' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11946' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11938' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11935' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11939' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11947' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11963' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11928' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11925' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11929' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11921' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11918' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11922' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11930' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11913' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11910' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11914' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11906' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11903' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11907' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11915' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11931' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11896' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11893' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11897' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11889' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11886' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11890' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11898' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11881' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11878' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11882' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11874' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11871' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11875' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11883' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11899' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11864' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11861' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11865' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11857' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11854' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11858' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11866' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11849' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11846' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11850' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11842' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11839' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11843' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11851' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11867' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11832' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11829' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11833' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11825' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11822' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11826' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11834' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11817' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11814' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11818' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11810' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11807' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11811' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11819' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11835' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11800' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11797' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11801' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11793' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11790' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11794' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11802' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11785' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11782' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11786' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11778' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11775' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11779' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11787' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11803' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11768' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11765' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11769' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11761' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11758' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11762' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11770' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11753' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11750' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11754' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11746' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11743' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11747' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11755' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11771' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11736' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11733' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11737' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11729' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11726' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11730' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11738' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11721' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11718' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11722' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11714' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11711' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11715' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11723' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11739' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11704' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11701' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11705' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11697' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11694' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11698' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11706' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11689' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11686' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11690' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11682' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11679' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11683' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11691' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11707' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11672' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11669' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11673' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11665' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11662' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11666' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11674' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11657' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11654' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11658' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11650' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11647' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11651' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11659' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11675' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11640' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11637' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11641' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11633' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11630' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11634' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11642' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11625' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11622' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11626' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11618' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11615' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11619' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11627' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11643' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11608' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11605' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11609' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11601' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11598' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11602' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11610' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11593' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11590' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11594' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11586' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11583' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11587' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11595' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11611' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11576' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11573' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11577' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11569' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11566' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11570' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11578' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11561' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11558' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11562' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11554' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11551' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11555' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11563' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11579' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11544' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11541' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11545' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11537' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11534' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11538' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11546' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11529' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11526' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11530' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11522' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11519' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11523' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11531' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11547' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11512' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11509' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11513' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11505' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11502' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11506' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11514' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11497' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11494' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11498' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11490' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11487' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11491' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11499' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11515' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11476' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11473' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11477' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11469' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11466' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11470' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11478' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11461' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11458' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11462' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11454' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11451' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11455' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11463' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11479' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11440' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11437' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11441' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11433' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11430' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11434' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11442' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11425' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11422' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11426' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11418' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11415' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11419' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11427' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11443' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11408' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11405' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11409' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11401' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11398' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11402' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11410' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11393' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11390' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11394' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11386' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11383' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11387' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11395' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11411' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11376' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11373' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11377' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11369' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11366' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11370' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11378' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11361' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11358' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11362' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11354' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11351' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11355' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11363' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11379' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11344' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11341' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11345' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11337' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11334' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11338' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11346' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11329' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11326' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11330' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11322' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11319' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11323' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11331' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11347' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11312' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11309' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11313' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11305' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11302' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11306' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11314' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11297' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11294' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11298' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11290' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11287' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11291' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11299' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11315' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11280' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11277' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11281' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11273' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11270' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11274' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11282' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11265' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11262' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11266' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11258' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11255' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11259' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11267' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11283' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11248' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11245' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11249' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11241' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11238' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11242' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11250' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11233' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11230' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11234' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11226' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11223' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11227' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11235' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11251' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11216' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11213' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11217' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11209' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11206' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11210' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11218' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11201' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11198' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11202' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11194' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11191' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11195' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11203' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11219' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11184' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11181' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11185' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11177' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11174' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11178' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11186' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11169' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11166' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11170' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11162' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11159' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11163' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11171' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11187' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11152' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11149' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11153' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11145' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11142' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11146' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11154' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11137' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11134' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11138' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11130' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11127' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11131' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11139' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11155' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11120' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11117' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11121' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11113' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11110' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11114' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11122' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11105' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11102' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11106' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11098' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11095' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11099' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11107' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11123' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11088' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11085' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11089' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11081' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11078' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11082' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11090' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11073' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11070' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11074' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11066' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11063' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11067' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11075' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11091' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11056' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11053' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11057' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11049' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11046' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11050' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11058' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11041' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11038' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11042' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11034' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11031' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11035' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11043' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11059' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11024' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11021' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11025' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11017' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11014' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11018' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11026' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11009' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11006' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11010' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11002' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10999' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11003' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11011' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11027' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10992' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10989' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10993' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10985' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10982' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10986' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10994' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10977' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10974' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10978' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10970' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10967' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10971' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10979' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10995' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10960' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10957' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10961' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10953' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10950' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10954' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10962' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10945' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10942' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10946' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10938' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10935' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10939' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10947' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10963' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10928' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10925' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10929' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10921' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10918' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10922' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10930' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10913' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10910' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10914' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10906' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10903' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10907' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10915' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10931' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10896' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10893' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10897' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10889' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10886' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10890' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10898' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10881' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10878' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10882' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10874' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10871' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10875' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10883' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10899' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10864' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10861' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10865' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10857' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10854' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10858' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10866' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10849' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10846' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10850' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10842' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10839' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10843' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10851' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10867' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10832' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10829' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10833' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10825' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10822' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10826' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10834' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10817' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10814' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10818' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10810' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10807' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10811' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10819' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10835' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10800' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10797' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10801' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10793' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10790' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10794' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10802' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10785' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10782' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10786' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10778' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10775' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10779' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10787' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10803' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10768' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10765' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10769' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10761' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10758' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10762' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10770' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10753' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10750' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10754' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10746' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10743' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10747' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10755' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10771' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10736' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10733' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10737' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10729' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10726' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10730' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10738' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10721' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10718' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10722' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10714' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10711' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10715' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10723' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10739' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10704' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10701' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10705' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10697' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10694' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10698' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10706' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10689' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10686' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10690' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10682' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10679' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10683' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10691' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10707' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10672' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10669' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10673' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10665' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10662' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10666' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10674' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10657' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10654' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10658' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10650' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10647' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10651' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10659' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10675' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10640' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10637' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10641' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10633' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10630' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10634' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10642' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10625' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10622' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10626' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10618' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10615' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10619' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10627' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10643' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10608' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10605' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10609' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10601' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10598' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10602' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10610' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10593' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10590' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10594' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10586' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10583' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10587' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10595' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10611' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10576' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10573' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10577' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10569' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10566' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10570' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10578' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10561' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10558' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10562' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10554' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10551' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10555' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10563' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10579' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10544' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10541' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10545' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10537' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10534' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10538' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10546' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10529' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10526' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10530' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10522' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10519' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10523' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10531' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10547' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10512' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10509' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10513' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10505' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10502' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10506' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10514' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10497' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10494' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10498' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10490' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10487' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10491' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10499' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10515' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10480' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10477' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10481' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10473' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10470' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10474' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10482' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10465' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10462' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10466' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10458' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10455' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10459' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10467' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10483' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10444' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10441' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10445' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10437' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10434' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10438' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10446' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10429' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10426' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10430' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10422' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10419' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10423' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10431' in module `sm_register_file'.
Optimizing away select inverter for $_MUX_ cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10447' in module `sm_register_file'.

4.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_alu'.
  Cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9885' is identical to cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9207'.
    Redirecting output \Y: $abc$9089$n901 = $abc$9089$n223
    Removing $_XNOR_ cell `$abc$9089$auto$blifparse.cc:286:parse_blif$9885' from module `\sm_alu'.
Finding identical cells in module `\sm_control'.
Finding identical cells in module `\sm_cpu'.
Finding identical cells in module `\sm_register'.
Finding identical cells in module `\sm_register_file'.
Removed a total of 1 cells.

4.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_alu..
Finding unused cells or wires in module \sm_control..
  removing unused non-port wire \branch.
  removing unused non-port wire \condZero.
  removed 2 unused temporary wires.
Finding unused cells or wires in module \sm_cpu..
  removing unused `$_NOT_' cell `$abc$10002$auto$blifparse.cc:286:parse_blif$10003'.
  removing unused non-port wire \pcBranch.
  removing unused non-port wire \pcNext.
  removed 2 unused temporary wires.
Finding unused cells or wires in module \sm_register..
Finding unused cells or wires in module \sm_register_file..
  removing unused `$_NOT_' cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12480'.
  removing unused `$_NOT_' cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12479'.
  removing unused `$_NOT_' cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12478'.
  removing unused `$_NOT_' cell `$abc$10412$auto$blifparse.cc:286:parse_blif$12477'.
  removing unused `$_NOT_' cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11448'.
  removing unused `$_NOT_' cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11447'.
  removing unused `$_NOT_' cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11446'.
  removing unused `$_NOT_' cell `$abc$10412$auto$blifparse.cc:286:parse_blif$11445'.
  removing unused `$_NOT_' cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10416'.
  removing unused `$_NOT_' cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10415'.
  removing unused `$_NOT_' cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10414'.
  removing unused `$_NOT_' cell `$abc$10412$auto$blifparse.cc:286:parse_blif$10413'.

4.21.5. Finished fast OPT passes.

4.22. Executing HIERARCHY pass (managing design hierarchy).

4.22.1. Analyzing design hierarchy..
Top module:  \sm_cpu
Used module:     \sm_alu
Used module:     \sm_register
Used module:     \sm_register_file
Used module:     \sm_control

4.22.2. Analyzing design hierarchy..
Top module:  \sm_cpu
Used module:     \sm_alu
Used module:     \sm_register
Used module:     \sm_register_file
Used module:     \sm_control
Removed 0 unused modules.

4.23. Printing statistics.

=== sm_alu ===

   Number of wires:                813
   Number of wire bits:            912
   Number of public wires:           6
   Number of public wire bits:     105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                840
     $_AND_                        140
     $_AOI3_                        72
     $_AOI4_                         9
     $_MUX_                        159
     $_NAND_                        50
     $_NOR_                         74
     $_NOT_                        102
     $_OAI3_                        55
     $_OAI4_                        23
     $_OR_                          62
     $_XNOR_                        35
     $_XOR_                         59

=== sm_control ===

   Number of wires:                 71
   Number of wire bits:             83
   Number of public wires:           8
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     $_AND_                         31
     $_AOI3_                         3
     $_MUX_                          1
     $_NAND_                         4
     $_NOR_                         11
     $_NOT_                          8
     $_OAI3_                         4
     $_OR_                           8

=== sm_cpu ===

   Number of wires:                328
   Number of wire bits:            710
   Number of public wires:          22
   Number of public wire bits:     404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                411
     $_AND_                         91
     $_AOI3_                        19
     $_MUX_                        101
     $_NAND_                         8
     $_NOR_                         19
     $_NOT_                         33
     $_OAI3_                        17
     $_OR_                          20
     $_XNOR_                        31
     $_XOR_                         68
     sm_alu                          1
     sm_control                      1
     sm_register                     1
     sm_register_file                1

=== sm_register ===

   Number of wires:                  4
   Number of wire bits:             66
   Number of public wires:           4
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_DFF_PN0_                     32

=== sm_register_file ===

   Number of wires:               4110
   Number of wire bits:           5242
   Number of public wires:          42
   Number of public wire bits:    1174
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5188
     $_AND_                         96
     $_DFF_P_                     1024
     $_MUX_                       4000
     $_NAND_                         4
     $_NOT_                          4
     $_OR_                          60

=== design hierarchy ===

   sm_cpu                            1
     sm_alu                          1
     sm_control                      1
     sm_register                     1
     sm_register_file                1

   Number of wires:               5326
   Number of wire bits:           7013
   Number of public wires:          82
   Number of public wire bits:    1769
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6537
     $_AND_                        358
     $_AOI3_                        94
     $_AOI4_                         9
     $_DFF_PN0_                     32
     $_DFF_P_                     1024
     $_MUX_                       4261
     $_NAND_                        66
     $_NOR_                        104
     $_NOT_                        147
     $_OAI3_                        76
     $_OAI4_                        23
     $_OR_                         150
     $_XNOR_                        66
     $_XOR_                        127

4.24. Executing CHECK pass (checking for obvious problems).
checking module sm_alu..
checking module sm_control..
checking module sm_cpu..
checking module sm_register..
checking module sm_register_file..
found and reported 0 problems.

5. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=96.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=96.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=176.00) is a direct match for cell type $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `\sm_alu':
Mapping DFF cells in module `\sm_control':
Mapping DFF cells in module `\sm_cpu':
Mapping DFF cells in module `\sm_register':
  mapped 32 $_DFF_PN0_ cells to \DFFSR cells.
Mapping DFF cells in module `\sm_register_file':
  mapped 1024 $_DFF_P_ cells to \DFFPOSX1 cells.

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_alu'.
Finding identical cells in module `\sm_control'.
Finding identical cells in module `\sm_cpu'.
Finding identical cells in module `\sm_register'.
Finding identical cells in module `\sm_register_file'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sm_alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sm_control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sm_cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sm_register..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sm_register_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sm_alu.
  Optimizing cells in module \sm_control.
  Optimizing cells in module \sm_cpu.
  Optimizing cells in module \sm_register.
  Optimizing cells in module \sm_register_file.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_alu'.
Finding identical cells in module `\sm_control'.
Finding identical cells in module `\sm_cpu'.
Finding identical cells in module `\sm_register'.
Finding identical cells in module `\sm_register_file'.
Removed a total of 0 cells.

6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_alu..
Finding unused cells or wires in module \sm_control..
Finding unused cells or wires in module \sm_cpu..
Finding unused cells or wires in module \sm_register..
Finding unused cells or wires in module \sm_register_file..

6.8. Executing OPT_EXPR pass (perform const folding).

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing ABC pass (technology mapping using ABC).

7.1. Extracting gate netlist of module `\sm_alu' to `<abc-temp-dir>/input.blif'..
Extracted 840 gates and 912 wires to a netlist network with 72 inputs and 33 outputs.

7.1.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.01 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/local/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func).  Time =     0.01 sec
ABC: Memory =    0.36 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.1.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       24
ABC RESULTS:           AOI21X1 cells:      153
ABC RESULTS:           AOI22X1 cells:       12
ABC RESULTS:             INVX1 cells:      160
ABC RESULTS:            MUX2X1 cells:       38
ABC RESULTS:           NAND2X1 cells:      192
ABC RESULTS:           NAND3X1 cells:       51
ABC RESULTS:            NOR2X1 cells:      134
ABC RESULTS:            NOR3X1 cells:       19
ABC RESULTS:           OAI21X1 cells:      274
ABC RESULTS:           OAI22X1 cells:        7
ABC RESULTS:             OR2X2 cells:       18
ABC RESULTS:           XNOR2X1 cells:       16
ABC RESULTS:            XOR2X1 cells:       10
ABC RESULTS:        internal signals:      807
ABC RESULTS:           input signals:       72
ABC RESULTS:          output signals:       33
Removing temp directory.

7.2. Extracting gate netlist of module `\sm_control' to `<abc-temp-dir>/input.blif'..
Extracted 70 gates and 83 wires to a netlist network with 13 inputs and 7 outputs.

7.2.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.01 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/local/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func).  Time =     0.01 sec
ABC: Memory =    0.36 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.2.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        1
ABC RESULTS:           AOI21X1 cells:        2
ABC RESULTS:           AOI22X1 cells:        1
ABC RESULTS:             INVX1 cells:        7
ABC RESULTS:           NAND2X1 cells:       12
ABC RESULTS:           NAND3X1 cells:        6
ABC RESULTS:            NOR2X1 cells:       15
ABC RESULTS:           OAI21X1 cells:        3
ABC RESULTS:             OR2X2 cells:        2
ABC RESULTS:        internal signals:       63
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        7
Removing temp directory.

7.3. Extracting gate netlist of module `\sm_cpu' to `<abc-temp-dir>/input.blif'..
Extracted 407 gates and 532 wires to a netlist network with 125 inputs and 101 outputs.

7.3.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.01 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/local/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func).  Time =     0.01 sec
ABC: Memory =    0.36 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.3.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       27
ABC RESULTS:           AOI21X1 cells:       77
ABC RESULTS:           AOI22X1 cells:        5
ABC RESULTS:             INVX1 cells:       96
ABC RESULTS:            MUX2X1 cells:        2
ABC RESULTS:           NAND2X1 cells:      115
ABC RESULTS:           NAND3X1 cells:       34
ABC RESULTS:            NOR2X1 cells:       98
ABC RESULTS:            NOR3X1 cells:       12
ABC RESULTS:           OAI21X1 cells:      117
ABC RESULTS:           OAI22X1 cells:       10
ABC RESULTS:             OR2X2 cells:       12
ABC RESULTS:           XNOR2X1 cells:       25
ABC RESULTS:            XOR2X1 cells:        5
ABC RESULTS:        internal signals:      306
ABC RESULTS:           input signals:      125
ABC RESULTS:          output signals:      101
Removing temp directory.

7.4. Extracting gate netlist of module `\sm_register' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

7.5. Extracting gate netlist of module `\sm_register_file' to `<abc-temp-dir>/input.blif'..
Extracted 4164 gates and 5241 wires to a netlist network with 1077 inputs and 1120 outputs.

7.5.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.01 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/local/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func).  Time =     0.01 sec
ABC: Memory =    0.36 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.5.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        3
ABC RESULTS:           AOI21X1 cells:     1584
ABC RESULTS:             INVX1 cells:      347
ABC RESULTS:            MUX2X1 cells:     1539
ABC RESULTS:           NAND2X1 cells:     1046
ABC RESULTS:           NAND3X1 cells:      122
ABC RESULTS:            NOR2X1 cells:      653
ABC RESULTS:           OAI21X1 cells:     1322
ABC RESULTS:             OR2X2 cells:        9
ABC RESULTS:        internal signals:     3044
ABC RESULTS:           input signals:     1077
ABC RESULTS:          output signals:     1120
Removing temp directory.

8. Executing FLATTEN pass (flatten design).
Mapping sm_cpu.rf using sm_register_file.
Mapping sm_cpu.alu using sm_alu.
Mapping sm_cpu.sm_control using sm_control.
Mapping sm_cpu.r_pc using sm_register.
No more expansions possible.
Deleting now unused module sm_alu.
Deleting now unused module sm_control.
Deleting now unused module sm_register.
Deleting now unused module sm_register_file.
Removed 0 unused cells and 6799 unused wires.

9. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Don't map input port sm_cpu.clk: Missing option -inpad.
Mapping port sm_cpu.imAddr using BUFX2.
Don't map input port sm_cpu.imData: Missing option -inpad.
Don't map input port sm_cpu.regAddr: Missing option -inpad.
Mapping port sm_cpu.regData using BUFX2.
Don't map input port sm_cpu.rst_n: Missing option -inpad.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_cpu'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sm_cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sm_cpu.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sm_cpu'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sm_cpu..

10.8. Executing OPT_EXPR pass (perform const folding).

10.9. Finished OPT passes. (There is nothing left to do.)

11. Executing BLIF backend.

12. Printing statistics.

=== sm_cpu ===

   Number of wires:               8233
   Number of wire bits:           9576
   Number of public wires:        8233
   Number of public wire bits:    9576
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9537
     AND2X2                         55
     AOI21X1                      1816
     AOI22X1                        18
     BUFX2                          64
     DFFPOSX1                     1024
     DFFSR                          32
     INVX1                         610
     MUX2X1                       1579
     NAND2X1                      1365
     NAND3X1                       213
     NOR2X1                        900
     NOR3X1                         31
     OAI21X1                      1716
     OAI22X1                        17
     OR2X2                          41
     XNOR2X1                        41
     XOR2X1                         15

End of script. Logfile hash: 901511bce5
CPU: user 9.40s system 0.15s, MEM: 69.76 MB total, 42.61 MB resident
Yosys 0.7 (git sha1 61f6811, gcc 5.4.0-6ubuntu1~16.04.4 -O2 -fstack-protector-strong -fPIC -Os)
Time spent: 16% 18x opt_merge (1 sec), 16% 20x opt_expr (1 sec), ...
Running getpowerground to determine power and ground net names.
getpowerground.tcl  /usr/local/share/qflow/tech/osu018/osu018_stdcells.lef
Cleaning up output syntax
ypostproc.tcl sm_cpu_mapped.blif sm_cpu /usr/local/share/qflow/tech/osu018/osu018.sh vdd gnd 
Cleaning up blif file syntax
Running blifFanout (iterative)
Each iteration calls:
blifFanout -l 100 -c 20 -I sm_cpu_nofanout -s nullstring -p /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib -b BUFX2,CLKBUF1 -i A,A -o Y,Y tmp.blif sm_cpu.blif

blifFanout for qflow 1.3.18
Parsing library "osu018_stdcells"
End of library at line 6141
Lib Read:  Processed 6142 lines.
Top internal fanout is 150 (load 2469.65) from node _2638_,
driven by INVX1 with strength 58.615 (fF driven at latency 100)
Top fanout load-to-strength ratio is 35.7217 (latency = 3572.17 ps)
Top input node fanout is 1056 (load 28893.7) from node clk.
Warning 1: load of 173.848 is 2.91856 times greater than strongest gate DFFSR
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 7: load of 179.766 is 3.0179 times greater than strongest gate DFFSR
Warning 11: load of 201.537 is 3.3834 times greater than strongest gate DFFSR
Warning 17: load of 206.697 is 3.47002 times greater than strongest gate DFFSR
Warning 22: load of 2020.47 is 4.42957 times greater than strongest gate INVX8
Warning 24: load of 2053.46 is 4.5019 times greater than strongest gate INVX8
Warning 27: load of 513.191 is 8.81889 times greater than strongest gate NOR2X1
Warning 1603: load of 1060.81 is 18.2295 times greater than strongest gate NOR2X1
Warning 1623: load of 1087.84 is 18.6938 times greater than strongest gate NOR2X1
Warning 1652: load of 2479.65 is 22.3085 times greater than strongest gate OR2X2
3101 gates exceed specified minimum load.
1200 buffers were added.
237 gates were changed.

Gate counts by drive strength:

	"" gates	In: 32    	Out: 32    	+0
	"1" gates	In: 9345    	Out: 9108    	-237
	"2" gates	In: 160    	Out: 328    	+168

Number of gates changed: 1437
gates resized: 1437
blifFanout for qflow 1.3.18
Parsing library "osu018_stdcells"
End of library at line 6141
Lib Read:  Processed 6142 lines.
Top internal fanout is 17 (load 578.055) from node regAddr[2_bF$buf7],
driven by BUFX2 with strength 113.163 (fF driven at latency 100)
Top fanout load-to-strength ratio is 4.88859 (latency = 488.859 ps)
Top input node fanout is 103 (load 3851.3) from node clk.
Warning 1: load of 275.823 is 1.22594 times greater than strongest gate BUFX4
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 45: load of 292.635 is 1.30067 times greater than strongest gate BUFX4
Warning 46: load of 309.193 is 1.37426 times greater than strongest gate BUFX4
Warning 100: load of 588.055 is 2.53893 times greater than strongest gate CLKBUF1
Warning 525: load of 183.18 is 3.07522 times greater than strongest gate DFFSR
Warning 531: load of 189.098 is 3.17457 times greater than strongest gate DFFSR
Warning 535: load of 210.869 is 3.54007 times greater than strongest gate DFFSR
Warning 541: load of 216.029 is 3.62669 times greater than strongest gate DFFSR
Warning 3449: load of 294.113 is 5.03625 times greater than strongest gate NAND2X1
Warning 3608: load of 291.674 is 5.06215 times greater than strongest gate NAND3X1
3626 gates exceed specified minimum load.
113 buffers were added.
1116 gates were changed.

Gate counts by drive strength:

	"" gates	In: 32    	Out: 32    	+0
	"1" gates	In: 9211    	Out: 9210    	-1
	"2" gates	In: 1425    	Out: 319    	-1106
	"4" gates	In: 11    	Out: 1109    	+1098
	"8" gates	In: 58    	Out: 67    	+9

Number of gates changed: 1229
gates resized: 1229
blifFanout for qflow 1.3.18
Parsing library "osu018_stdcells"
End of library at line 6141
Lib Read:  Processed 6142 lines.
Top internal fanout is 16 (load 578.055) from node _76_,
driven by INVX8 with strength 456.133 (fF driven at latency 100)
Top fanout load-to-strength ratio is 4.88859 (latency = 488.859 ps)
Top input node fanout is 15 (load 209.782) from node regAddr[2].
Warning 1: load of 502.052 is 2.23146 times greater than strongest gate BUFX4
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 274: load of 588.055 is 2.53893 times greater than strongest gate CLKBUF1
Warning 1212: load of 183.18 is 3.07522 times greater than strongest gate DFFSR
Warning 1218: load of 189.098 is 3.17457 times greater than strongest gate DFFSR
Warning 1222: load of 210.869 is 3.54007 times greater than strongest gate DFFSR
Warning 1228: load of 216.029 is 3.62669 times greater than strongest gate DFFSR
Warning 4136: load of 294.113 is 5.03625 times greater than strongest gate NAND2X1
Warning 4301: load of 291.674 is 5.06215 times greater than strongest gate NAND3X1
4319 gates exceed specified minimum load.
0 buffers were added.
113 gates were changed.

Gate counts by drive strength:

	"" gates	In: 32    	Out: 32    	+0
	"1" gates	In: 9210    	Out: 9210    	+0
	"2" gates	In: 432    	Out: 319    	-113
	"4" gates	In: 1109    	Out: 1222    	+113
	"8" gates	In: 67    	Out: 67    	+0

Number of gates changed: 113
gates resized: 113
blifFanout for qflow 1.3.18
Parsing library "osu018_stdcells"
End of library at line 6141
Lib Read:  Processed 6142 lines.
Top internal fanout is 16 (load 603.867) from node _76_,
driven by INVX8 with strength 456.133 (fF driven at latency 100)
Top fanout load-to-strength ratio is 4.88859 (latency = 488.859 ps)
Top input node fanout is 15 (load 209.782) from node regAddr[2].
Warning 1: load of 284.473 is 1.26439 times greater than strongest gate BUFX4
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 5: load of 314.446 is 1.39761 times greater than strongest gate BUFX4
Warning 31: load of 613.867 is 2.72844 times greater than strongest gate BUFX4
Warning 1314: load of 183.18 is 3.07522 times greater than strongest gate DFFSR
Warning 1320: load of 189.098 is 3.17457 times greater than strongest gate DFFSR
Warning 1324: load of 210.869 is 3.54007 times greater than strongest gate DFFSR
Warning 1330: load of 216.029 is 3.62669 times greater than strongest gate DFFSR
Warning 4238: load of 294.113 is 5.03625 times greater than strongest gate NAND2X1
Warning 4403: load of 291.674 is 5.06215 times greater than strongest gate NAND3X1
4421 gates exceed specified minimum load.
0 buffers were added.
0 gates were changed.

Gate counts by drive strength:

	"" gates	In: 32    	Out: 32    	+0
	"1" gates	In: 9210    	Out: 9210    	+0
	"2" gates	In: 319    	Out: 319    	+0
	"4" gates	In: 1222    	Out: 1222    	+0
	"8" gates	In: 67    	Out: 67    	+0

Number of gates changed: 0
gates resized: 0

Generating RTL verilog and SPICE netlist file in directory
	 /home/dos/MIPS_simple/synthesis
Files:
   Verilog: /home/dos/MIPS_simple/synthesis/sm_cpu.rtl.v
   Verilog: /home/dos/MIPS_simple/synthesis/sm_cpu.rtlnopwr.v
   Verilog: /home/dos/MIPS_simple/synthesis/sm_cpu.rtlbb.v
   Spice:   /home/dos/MIPS_simple/synthesis/sm_cpu.spc

Running blif2Verilog.
Running blif2BSpice.
Running spi2xspice.py
spi2xspice.py "/usr/local/share/qflow/tech/osu018/osu018_stdcells.lib" -io_time=1n -time=100p -idelay=10p -odelay=100p -cload=500f sm_cpu.spc sm_cpu.xspice

Synthesis script ended on Сб май 22 21:47:31 MSK 2021
