#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bf24c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1be1210 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1badd80 .functor NOT 1, L_0x1c3fed0, C4<0>, C4<0>, C4<0>;
L_0x1c3fd50 .functor XOR 8, L_0x1c3f6b0, L_0x1c3fb00, C4<00000000>, C4<00000000>;
L_0x1c3fe60 .functor XOR 8, L_0x1c3fd50, L_0x1c3fdc0, C4<00000000>, C4<00000000>;
v0x1c28f80_0 .net "B3_next_dut", 0 0, L_0x1c2c1b0;  1 drivers
v0x1c29040_0 .net "B3_next_ref", 0 0, L_0x1c2a610;  1 drivers
v0x1c290e0_0 .net "Count_next_dut", 0 0, L_0x1c3d910;  1 drivers
v0x1c29180_0 .net "Count_next_ref", 0 0, L_0x1c2b840;  1 drivers
v0x1c29220_0 .net "S1_next_dut", 0 0, L_0x1c3d350;  1 drivers
v0x1c29310_0 .net "S1_next_ref", 0 0, L_0x1c2b3c0;  1 drivers
v0x1c293e0_0 .net "S_next_dut", 0 0, L_0x1c3ce80;  1 drivers
v0x1c294b0_0 .net "S_next_ref", 0 0, L_0x1c2b170;  1 drivers
v0x1c29580_0 .net "Wait_next_dut", 0 0, L_0x1c3d8a0;  1 drivers
v0x1c29650_0 .net "Wait_next_ref", 0 0, L_0x1c2bdd0;  1 drivers
v0x1c29720_0 .net *"_ivl_10", 7 0, L_0x1c3fdc0;  1 drivers
v0x1c297c0_0 .net *"_ivl_12", 7 0, L_0x1c3fe60;  1 drivers
v0x1c29860_0 .net *"_ivl_2", 7 0, L_0x1c3f5c0;  1 drivers
v0x1c29900_0 .net *"_ivl_4", 7 0, L_0x1c3f6b0;  1 drivers
v0x1c299a0_0 .net *"_ivl_6", 7 0, L_0x1c3fb00;  1 drivers
v0x1c29a40_0 .net *"_ivl_8", 7 0, L_0x1c3fd50;  1 drivers
v0x1c29b00_0 .net "ack", 0 0, v0x1c24d80_0;  1 drivers
v0x1c29ba0_0 .var "clk", 0 0;
v0x1c29c70_0 .net "counting_dut", 0 0, L_0x1c3e870;  1 drivers
v0x1c29d40_0 .net "counting_ref", 0 0, L_0x1c2c0c0;  1 drivers
v0x1c29e10_0 .net "d", 0 0, v0x1c24ee0_0;  1 drivers
v0x1c29eb0_0 .net "done_counting", 0 0, v0x1c24f80_0;  1 drivers
v0x1c29f50_0 .net "done_dut", 0 0, L_0x1c3e400;  1 drivers
v0x1c2a020_0 .net "done_ref", 0 0, L_0x1c2bfd0;  1 drivers
v0x1c2a0f0_0 .net "shift_ena_dut", 0 0, L_0x1c3f420;  1 drivers
v0x1c2a1c0_0 .net "shift_ena_ref", 0 0, L_0x1c2c4d0;  1 drivers
v0x1c2a290_0 .net "state", 9 0, v0x1c251e0_0;  1 drivers
v0x1c2a330_0 .var/2u "stats1", 607 0;
v0x1c2a3d0_0 .var/2u "strobe", 0 0;
v0x1c2a470_0 .net "tb_match", 0 0, L_0x1c3fed0;  1 drivers
v0x1c2a540_0 .net "tb_mismatch", 0 0, L_0x1badd80;  1 drivers
LS_0x1c3f5c0_0_0 .concat [ 1 1 1 1], L_0x1c2c4d0, L_0x1c2c0c0, L_0x1c2bfd0, L_0x1c2bdd0;
LS_0x1c3f5c0_0_4 .concat [ 1 1 1 1], L_0x1c2b840, L_0x1c2b3c0, L_0x1c2b170, L_0x1c2a610;
L_0x1c3f5c0 .concat [ 4 4 0 0], LS_0x1c3f5c0_0_0, LS_0x1c3f5c0_0_4;
LS_0x1c3f6b0_0_0 .concat [ 1 1 1 1], L_0x1c2c4d0, L_0x1c2c0c0, L_0x1c2bfd0, L_0x1c2bdd0;
LS_0x1c3f6b0_0_4 .concat [ 1 1 1 1], L_0x1c2b840, L_0x1c2b3c0, L_0x1c2b170, L_0x1c2a610;
L_0x1c3f6b0 .concat [ 4 4 0 0], LS_0x1c3f6b0_0_0, LS_0x1c3f6b0_0_4;
LS_0x1c3fb00_0_0 .concat [ 1 1 1 1], L_0x1c3f420, L_0x1c3e870, L_0x1c3e400, L_0x1c3d8a0;
LS_0x1c3fb00_0_4 .concat [ 1 1 1 1], L_0x1c3d910, L_0x1c3d350, L_0x1c3ce80, L_0x1c2c1b0;
L_0x1c3fb00 .concat [ 4 4 0 0], LS_0x1c3fb00_0_0, LS_0x1c3fb00_0_4;
LS_0x1c3fdc0_0_0 .concat [ 1 1 1 1], L_0x1c2c4d0, L_0x1c2c0c0, L_0x1c2bfd0, L_0x1c2bdd0;
LS_0x1c3fdc0_0_4 .concat [ 1 1 1 1], L_0x1c2b840, L_0x1c2b3c0, L_0x1c2b170, L_0x1c2a610;
L_0x1c3fdc0 .concat [ 4 4 0 0], LS_0x1c3fdc0_0_0, LS_0x1c3fdc0_0_4;
L_0x1c3fed0 .cmp/eeq 8, L_0x1c3f5c0, L_0x1c3fe60;
S_0x1becb70 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1be1210;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1bbeb10 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1bbeb50 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1bbeb90 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1bbebd0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1bbec10 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1bbec50 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1bbec90 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1bbecd0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1bbed10 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1bbed50 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1bc5ac0 .functor NOT 1, v0x1c24ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1bbb140 .functor AND 1, L_0x1c2a700, L_0x1bc5ac0, C4<1>, C4<1>;
L_0x1bf3cc0 .functor NOT 1, v0x1c24ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf3d30 .functor AND 1, L_0x1c2a860, L_0x1bf3cc0, C4<1>, C4<1>;
L_0x1c2aa00 .functor OR 1, L_0x1bbb140, L_0x1bf3d30, C4<0>, C4<0>;
L_0x1c2abe0 .functor NOT 1, v0x1c24ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1c2ac90 .functor AND 1, L_0x1c2ab10, L_0x1c2abe0, C4<1>, C4<1>;
L_0x1c2ada0 .functor OR 1, L_0x1c2aa00, L_0x1c2ac90, C4<0>, C4<0>;
L_0x1c2b0b0 .functor AND 1, L_0x1c2af00, v0x1c24d80_0, C4<1>, C4<1>;
L_0x1c2b170 .functor OR 1, L_0x1c2ada0, L_0x1c2b0b0, C4<0>, C4<0>;
L_0x1c2b3c0 .functor AND 1, L_0x1c2b2e0, v0x1c24ee0_0, C4<1>, C4<1>;
L_0x1c2b610 .functor NOT 1, v0x1c24f80_0, C4<0>, C4<0>, C4<0>;
L_0x1c2b780 .functor AND 1, L_0x1c2b520, L_0x1c2b610, C4<1>, C4<1>;
L_0x1c2b840 .functor OR 1, L_0x1c2b480, L_0x1c2b780, C4<0>, C4<0>;
L_0x1c2b710 .functor AND 1, L_0x1c2ba20, v0x1c24f80_0, C4<1>, C4<1>;
L_0x1c2bc10 .functor NOT 1, v0x1c24d80_0, C4<0>, C4<0>, C4<0>;
L_0x1c2bd10 .functor AND 1, L_0x1c2bb10, L_0x1c2bc10, C4<1>, C4<1>;
L_0x1c2bdd0 .functor OR 1, L_0x1c2b710, L_0x1c2bd10, C4<0>, C4<0>;
v0x1bf3e30_0 .net "B3_next", 0 0, L_0x1c2a610;  alias, 1 drivers
v0x1bac640_0 .net "Count_next", 0 0, L_0x1c2b840;  alias, 1 drivers
v0x1bac740_0 .net "S1_next", 0 0, L_0x1c2b3c0;  alias, 1 drivers
v0x1baded0_0 .net "S_next", 0 0, L_0x1c2b170;  alias, 1 drivers
v0x1badf70_0 .net "Wait_next", 0 0, L_0x1c2bdd0;  alias, 1 drivers
v0x1bae260_0 .net *"_ivl_10", 0 0, L_0x1bf3cc0;  1 drivers
v0x1bf3ed0_0 .net *"_ivl_12", 0 0, L_0x1bf3d30;  1 drivers
v0x1c22f60_0 .net *"_ivl_14", 0 0, L_0x1c2aa00;  1 drivers
v0x1c23040_0 .net *"_ivl_17", 0 0, L_0x1c2ab10;  1 drivers
v0x1c23120_0 .net *"_ivl_18", 0 0, L_0x1c2abe0;  1 drivers
v0x1c23200_0 .net *"_ivl_20", 0 0, L_0x1c2ac90;  1 drivers
v0x1c232e0_0 .net *"_ivl_22", 0 0, L_0x1c2ada0;  1 drivers
v0x1c233c0_0 .net *"_ivl_25", 0 0, L_0x1c2af00;  1 drivers
v0x1c234a0_0 .net *"_ivl_26", 0 0, L_0x1c2b0b0;  1 drivers
v0x1c23580_0 .net *"_ivl_3", 0 0, L_0x1c2a700;  1 drivers
v0x1c23660_0 .net *"_ivl_31", 0 0, L_0x1c2b2e0;  1 drivers
v0x1c23740_0 .net *"_ivl_35", 0 0, L_0x1c2b480;  1 drivers
v0x1c23820_0 .net *"_ivl_37", 0 0, L_0x1c2b520;  1 drivers
v0x1c23900_0 .net *"_ivl_38", 0 0, L_0x1c2b610;  1 drivers
v0x1c239e0_0 .net *"_ivl_4", 0 0, L_0x1bc5ac0;  1 drivers
v0x1c23ac0_0 .net *"_ivl_40", 0 0, L_0x1c2b780;  1 drivers
v0x1c23ba0_0 .net *"_ivl_45", 0 0, L_0x1c2ba20;  1 drivers
v0x1c23c80_0 .net *"_ivl_46", 0 0, L_0x1c2b710;  1 drivers
v0x1c23d60_0 .net *"_ivl_49", 0 0, L_0x1c2bb10;  1 drivers
v0x1c23e40_0 .net *"_ivl_50", 0 0, L_0x1c2bc10;  1 drivers
v0x1c23f20_0 .net *"_ivl_52", 0 0, L_0x1c2bd10;  1 drivers
v0x1c24000_0 .net *"_ivl_6", 0 0, L_0x1bbb140;  1 drivers
v0x1c240e0_0 .net *"_ivl_61", 3 0, L_0x1c2c220;  1 drivers
v0x1c241c0_0 .net *"_ivl_9", 0 0, L_0x1c2a860;  1 drivers
v0x1c242a0_0 .net "ack", 0 0, v0x1c24d80_0;  alias, 1 drivers
v0x1c24360_0 .net "counting", 0 0, L_0x1c2c0c0;  alias, 1 drivers
v0x1c24420_0 .net "d", 0 0, v0x1c24ee0_0;  alias, 1 drivers
v0x1c244e0_0 .net "done", 0 0, L_0x1c2bfd0;  alias, 1 drivers
v0x1c247b0_0 .net "done_counting", 0 0, v0x1c24f80_0;  alias, 1 drivers
v0x1c24870_0 .net "shift_ena", 0 0, L_0x1c2c4d0;  alias, 1 drivers
v0x1c24930_0 .net "state", 9 0, v0x1c251e0_0;  alias, 1 drivers
L_0x1c2a610 .part v0x1c251e0_0, 6, 1;
L_0x1c2a700 .part v0x1c251e0_0, 0, 1;
L_0x1c2a860 .part v0x1c251e0_0, 1, 1;
L_0x1c2ab10 .part v0x1c251e0_0, 3, 1;
L_0x1c2af00 .part v0x1c251e0_0, 9, 1;
L_0x1c2b2e0 .part v0x1c251e0_0, 0, 1;
L_0x1c2b480 .part v0x1c251e0_0, 7, 1;
L_0x1c2b520 .part v0x1c251e0_0, 8, 1;
L_0x1c2ba20 .part v0x1c251e0_0, 8, 1;
L_0x1c2bb10 .part v0x1c251e0_0, 9, 1;
L_0x1c2bfd0 .part v0x1c251e0_0, 9, 1;
L_0x1c2c0c0 .part v0x1c251e0_0, 8, 1;
L_0x1c2c220 .part v0x1c251e0_0, 4, 4;
L_0x1c2c4d0 .reduce/or L_0x1c2c220;
S_0x1c24b90 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1be1210;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1c24d80_0 .var "ack", 0 0;
v0x1c24e40_0 .net "clk", 0 0, v0x1c29ba0_0;  1 drivers
v0x1c24ee0_0 .var "d", 0 0;
v0x1c24f80_0 .var "done_counting", 0 0;
v0x1c25050_0 .var/2u "fail_onehot", 0 0;
v0x1c25140_0 .var/2u "failed", 0 0;
v0x1c251e0_0 .var "state", 9 0;
v0x1c25280_0 .net "tb_match", 0 0, L_0x1c3fed0;  alias, 1 drivers
E_0x1bbb100 .event posedge, v0x1c24e40_0;
E_0x1bb9d70/0 .event negedge, v0x1c24e40_0;
E_0x1bb9d70/1 .event posedge, v0x1c24e40_0;
E_0x1bb9d70 .event/or E_0x1bb9d70/0, E_0x1bb9d70/1;
S_0x1c253e0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1be1210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x1c2c1b0 .functor AND 1, L_0x1c2c690, L_0x1c3f420, C4<1>, C4<1>;
L_0x1c3cb00 .functor AND 1, L_0x1c2c820, L_0x1c3c9c0, C4<1>, C4<1>;
L_0x1c3ce80 .functor AND 1, L_0x1c3cb00, L_0x1c3cd00, C4<1>, C4<1>;
L_0x1c3d350 .functor AND 1, L_0x1c3cfe0, L_0x1c3d210, C4<1>, C4<1>;
L_0x1c3d5b0 .functor AND 1, L_0x1c3d4b0, L_0x1c3e870, C4<1>, C4<1>;
L_0x1c3d910 .functor AND 1, L_0x1c3d5b0, L_0x1c3d760, C4<1>, C4<1>;
L_0x1c3db50 .functor AND 1, L_0x1c3dab0, L_0x1c3e400, C4<1>, C4<1>;
L_0x1c3d8a0 .functor AND 1, L_0x1c3db50, L_0x1c3ddd0, C4<1>, C4<1>;
L_0x1c3e400 .functor AND 1, L_0x1c3e000, L_0x1c3e220, C4<1>, C4<1>;
L_0x1c3e700 .functor OR 1, L_0x1c3e510, L_0x1c3e5b0, C4<0>, C4<0>;
L_0x1c3e870 .functor OR 1, L_0x1c3e700, L_0x1c3e360, C4<0>, C4<0>;
L_0x1c3eb30 .functor OR 1, L_0x1c3e930, L_0x1c3ea90, C4<0>, C4<0>;
L_0x1c3ee20 .functor OR 1, L_0x1c3eb30, L_0x1c3ecb0, C4<0>, C4<0>;
L_0x1c3efd0 .functor OR 1, L_0x1c3ee20, L_0x1c3ef30, C4<0>, C4<0>;
L_0x1c3ec40 .functor OR 1, L_0x1c3efd0, L_0x1c3f160, C4<0>, C4<0>;
L_0x1c3f420 .functor OR 1, L_0x1c3ec40, L_0x1c3f380, C4<0>, C4<0>;
v0x1c25780_0 .net "B3_next", 0 0, L_0x1c2c1b0;  alias, 1 drivers
v0x1c25840_0 .net "Count_next", 0 0, L_0x1c3d910;  alias, 1 drivers
v0x1c25900_0 .net "S1_next", 0 0, L_0x1c3d350;  alias, 1 drivers
v0x1c259d0_0 .net "S_next", 0 0, L_0x1c3ce80;  alias, 1 drivers
v0x1c25a90_0 .net "Wait_next", 0 0, L_0x1c3d8a0;  alias, 1 drivers
v0x1c25ba0_0 .net *"_ivl_1", 0 0, L_0x1c2c690;  1 drivers
L_0x7faa1274c060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c25c80_0 .net/2u *"_ivl_10", 31 0, L_0x7faa1274c060;  1 drivers
v0x1c25d60_0 .net *"_ivl_100", 0 0, L_0x1c3efd0;  1 drivers
v0x1c25e40_0 .net *"_ivl_103", 0 0, L_0x1c3f160;  1 drivers
v0x1c25f20_0 .net *"_ivl_104", 0 0, L_0x1c3ec40;  1 drivers
v0x1c26000_0 .net *"_ivl_107", 0 0, L_0x1c3f380;  1 drivers
v0x1c260e0_0 .net *"_ivl_12", 0 0, L_0x1c3c9c0;  1 drivers
v0x1c261a0_0 .net *"_ivl_14", 0 0, L_0x1c3cb00;  1 drivers
v0x1c26280_0 .net *"_ivl_16", 31 0, L_0x1c3cc10;  1 drivers
L_0x7faa1274c0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c26360_0 .net *"_ivl_19", 30 0, L_0x7faa1274c0a8;  1 drivers
L_0x7faa1274c0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c26440_0 .net/2u *"_ivl_20", 31 0, L_0x7faa1274c0f0;  1 drivers
v0x1c26520_0 .net *"_ivl_22", 0 0, L_0x1c3cd00;  1 drivers
v0x1c265e0_0 .net *"_ivl_27", 0 0, L_0x1c3cfe0;  1 drivers
v0x1c266c0_0 .net *"_ivl_28", 31 0, L_0x1c3d080;  1 drivers
L_0x7faa1274c138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c267a0_0 .net *"_ivl_31", 30 0, L_0x7faa1274c138;  1 drivers
L_0x7faa1274c180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1c26880_0 .net/2u *"_ivl_32", 31 0, L_0x7faa1274c180;  1 drivers
v0x1c26960_0 .net *"_ivl_34", 0 0, L_0x1c3d210;  1 drivers
v0x1c26a20_0 .net *"_ivl_39", 0 0, L_0x1c3d4b0;  1 drivers
v0x1c26b00_0 .net *"_ivl_40", 0 0, L_0x1c3d5b0;  1 drivers
v0x1c26be0_0 .net *"_ivl_42", 31 0, L_0x1c3d670;  1 drivers
L_0x7faa1274c1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c26cc0_0 .net *"_ivl_45", 30 0, L_0x7faa1274c1c8;  1 drivers
L_0x7faa1274c210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c26da0_0 .net/2u *"_ivl_46", 31 0, L_0x7faa1274c210;  1 drivers
v0x1c26e80_0 .net *"_ivl_48", 0 0, L_0x1c3d760;  1 drivers
v0x1c26f40_0 .net *"_ivl_5", 0 0, L_0x1c2c820;  1 drivers
v0x1c27020_0 .net *"_ivl_53", 0 0, L_0x1c3dab0;  1 drivers
v0x1c27100_0 .net *"_ivl_54", 0 0, L_0x1c3db50;  1 drivers
v0x1c271e0_0 .net *"_ivl_56", 31 0, L_0x1c3dc60;  1 drivers
L_0x7faa1274c258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c272c0_0 .net *"_ivl_59", 30 0, L_0x7faa1274c258;  1 drivers
v0x1c275b0_0 .net *"_ivl_6", 31 0, L_0x1c2c8c0;  1 drivers
L_0x7faa1274c2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c27690_0 .net/2u *"_ivl_60", 31 0, L_0x7faa1274c2a0;  1 drivers
v0x1c27770_0 .net *"_ivl_62", 0 0, L_0x1c3ddd0;  1 drivers
v0x1c27830_0 .net *"_ivl_67", 0 0, L_0x1c3e000;  1 drivers
v0x1c27910_0 .net *"_ivl_68", 31 0, L_0x1c3e130;  1 drivers
L_0x7faa1274c2e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c279f0_0 .net *"_ivl_71", 30 0, L_0x7faa1274c2e8;  1 drivers
L_0x7faa1274c330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1c27ad0_0 .net/2u *"_ivl_72", 31 0, L_0x7faa1274c330;  1 drivers
v0x1c27bb0_0 .net *"_ivl_74", 0 0, L_0x1c3e220;  1 drivers
v0x1c27c70_0 .net *"_ivl_79", 0 0, L_0x1c3e510;  1 drivers
v0x1c27d50_0 .net *"_ivl_81", 0 0, L_0x1c3e5b0;  1 drivers
v0x1c27e30_0 .net *"_ivl_82", 0 0, L_0x1c3e700;  1 drivers
v0x1c27f10_0 .net *"_ivl_85", 0 0, L_0x1c3e360;  1 drivers
v0x1c27ff0_0 .net *"_ivl_89", 0 0, L_0x1c3e930;  1 drivers
L_0x7faa1274c018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c280d0_0 .net *"_ivl_9", 30 0, L_0x7faa1274c018;  1 drivers
v0x1c281b0_0 .net *"_ivl_91", 0 0, L_0x1c3ea90;  1 drivers
v0x1c28290_0 .net *"_ivl_92", 0 0, L_0x1c3eb30;  1 drivers
v0x1c28370_0 .net *"_ivl_95", 0 0, L_0x1c3ecb0;  1 drivers
v0x1c28450_0 .net *"_ivl_96", 0 0, L_0x1c3ee20;  1 drivers
v0x1c28530_0 .net *"_ivl_99", 0 0, L_0x1c3ef30;  1 drivers
v0x1c28610_0 .net "ack", 0 0, v0x1c24d80_0;  alias, 1 drivers
v0x1c286b0_0 .net "counting", 0 0, L_0x1c3e870;  alias, 1 drivers
v0x1c28770_0 .net "d", 0 0, v0x1c24ee0_0;  alias, 1 drivers
v0x1c28860_0 .net "done", 0 0, L_0x1c3e400;  alias, 1 drivers
v0x1c28920_0 .net "done_counting", 0 0, v0x1c24f80_0;  alias, 1 drivers
v0x1c28a10_0 .net "shift_ena", 0 0, L_0x1c3f420;  alias, 1 drivers
v0x1c28ad0_0 .net "state", 9 0, v0x1c251e0_0;  alias, 1 drivers
L_0x1c2c690 .part v0x1c251e0_0, 9, 1;
L_0x1c2c820 .part v0x1c251e0_0, 0, 1;
L_0x1c2c8c0 .concat [ 1 31 0 0], v0x1c24ee0_0, L_0x7faa1274c018;
L_0x1c3c9c0 .cmp/eq 32, L_0x1c2c8c0, L_0x7faa1274c060;
L_0x1c3cc10 .concat [ 1 31 0 0], v0x1c24f80_0, L_0x7faa1274c0a8;
L_0x1c3cd00 .cmp/eq 32, L_0x1c3cc10, L_0x7faa1274c0f0;
L_0x1c3cfe0 .part v0x1c251e0_0, 1, 1;
L_0x1c3d080 .concat [ 1 31 0 0], v0x1c24ee0_0, L_0x7faa1274c138;
L_0x1c3d210 .cmp/eq 32, L_0x1c3d080, L_0x7faa1274c180;
L_0x1c3d4b0 .part v0x1c251e0_0, 7, 1;
L_0x1c3d670 .concat [ 1 31 0 0], v0x1c24f80_0, L_0x7faa1274c1c8;
L_0x1c3d760 .cmp/eq 32, L_0x1c3d670, L_0x7faa1274c210;
L_0x1c3dab0 .part v0x1c251e0_0, 8, 1;
L_0x1c3dc60 .concat [ 1 31 0 0], v0x1c24d80_0, L_0x7faa1274c258;
L_0x1c3ddd0 .cmp/eq 32, L_0x1c3dc60, L_0x7faa1274c2a0;
L_0x1c3e000 .part v0x1c251e0_0, 8, 1;
L_0x1c3e130 .concat [ 1 31 0 0], v0x1c24d80_0, L_0x7faa1274c2e8;
L_0x1c3e220 .cmp/eq 32, L_0x1c3e130, L_0x7faa1274c330;
L_0x1c3e510 .part v0x1c251e0_0, 6, 1;
L_0x1c3e5b0 .part v0x1c251e0_0, 7, 1;
L_0x1c3e360 .part v0x1c251e0_0, 8, 1;
L_0x1c3e930 .part v0x1c251e0_0, 4, 1;
L_0x1c3ea90 .part v0x1c251e0_0, 5, 1;
L_0x1c3ecb0 .part v0x1c251e0_0, 6, 1;
L_0x1c3ef30 .part v0x1c251e0_0, 7, 1;
L_0x1c3f160 .part v0x1c251e0_0, 8, 1;
L_0x1c3f380 .part v0x1c251e0_0, 9, 1;
S_0x1c28d60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1be1210;
 .timescale -12 -12;
E_0x1bb9770 .event anyedge, v0x1c2a3d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c2a3d0_0;
    %nor/r;
    %assign/vec4 v0x1c2a3d0_0, 0;
    %wait E_0x1bb9770;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c24b90;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c25140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c25050_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1c24b90;
T_2 ;
    %wait E_0x1bb9d70;
    %load/vec4 v0x1c25280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c25140_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1c24b90;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1c24d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c24f80_0, 0;
    %assign/vec4 v0x1c24ee0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1c251e0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bb9d70;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1c24d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1c24f80_0, 0, 1;
    %store/vec4 v0x1c24ee0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1c251e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1bbb100;
    %load/vec4 v0x1c25140_0;
    %assign/vec4 v0x1c25050_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bb9d70;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1c24d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1c24f80_0, 0, 1;
    %store/vec4 v0x1c24ee0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1c251e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1bbb100;
    %load/vec4 v0x1c25050_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1c25140_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1be1210;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c29ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2a3d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1be1210;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c29ba0_0;
    %inv;
    %store/vec4 v0x1c29ba0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1be1210;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c24e40_0, v0x1c2a540_0, v0x1c29e10_0, v0x1c29eb0_0, v0x1c29b00_0, v0x1c2a290_0, v0x1c29040_0, v0x1c28f80_0, v0x1c294b0_0, v0x1c293e0_0, v0x1c29310_0, v0x1c29220_0, v0x1c29180_0, v0x1c290e0_0, v0x1c29650_0, v0x1c29580_0, v0x1c2a020_0, v0x1c29f50_0, v0x1c29d40_0, v0x1c29c70_0, v0x1c2a1c0_0, v0x1c2a0f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1be1210;
T_7 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1be1210;
T_8 ;
    %wait E_0x1bb9d70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c2a330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
    %load/vec4 v0x1c2a470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c2a330_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c29040_0;
    %load/vec4 v0x1c29040_0;
    %load/vec4 v0x1c28f80_0;
    %xor;
    %load/vec4 v0x1c29040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1c294b0_0;
    %load/vec4 v0x1c294b0_0;
    %load/vec4 v0x1c293e0_0;
    %xor;
    %load/vec4 v0x1c294b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1c29310_0;
    %load/vec4 v0x1c29310_0;
    %load/vec4 v0x1c29220_0;
    %xor;
    %load/vec4 v0x1c29310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1c29180_0;
    %load/vec4 v0x1c29180_0;
    %load/vec4 v0x1c290e0_0;
    %xor;
    %load/vec4 v0x1c29180_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1c29650_0;
    %load/vec4 v0x1c29650_0;
    %load/vec4 v0x1c29580_0;
    %xor;
    %load/vec4 v0x1c29650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1c2a020_0;
    %load/vec4 v0x1c2a020_0;
    %load/vec4 v0x1c29f50_0;
    %xor;
    %load/vec4 v0x1c2a020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1c29d40_0;
    %load/vec4 v0x1c29d40_0;
    %load/vec4 v0x1c29c70_0;
    %xor;
    %load/vec4 v0x1c29d40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1c2a1c0_0;
    %load/vec4 v0x1c2a1c0_0;
    %load/vec4 v0x1c2a0f0_0;
    %xor;
    %load/vec4 v0x1c2a1c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1c2a330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2a330_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/review2015_fsmonehot/iter0/response22/top_module.sv";
