--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ssgdemo.twx ssgdemo.ncd -o ssgdemo.twr ssgdemo.pcf -ucf
mojo.ucf

Design file:              ssgdemo.ncd
Physical constraint file: ssgdemo.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 535 paths analyzed, 93 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.812ns.
--------------------------------------------------------------------------------

Paths for end point clk_gen/counter_13_C_13 (SLICE_X13Y30.AX), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/counter_0 (FF)
  Destination:          clk_gen/counter_13_C_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.771ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.197 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/counter_0 to clk_gen/counter_13_C_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   clk_gen/counter<2>
                                                       clk_gen/counter_0
    SLICE_X12Y27.A2      net (fanout=1)        1.203   clk_gen/counter<0>
    SLICE_X12Y27.COUT    Topcya                0.482   clk_gen/counter<2>
                                                       clk_gen/counter<0>_rt
                                                       clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.093   clk_gen/counter_7_P_7
                                                       clk_gen/Maccum_counter_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.093   clk_gen/counter_11_P_11
                                                       clk_gen/Maccum_counter_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<11>
    SLICE_X12Y30.BMUX    Tcinb                 0.310   clk_gen/counter<14>
                                                       clk_gen/Maccum_counter_xor<14>
    SLICE_X13Y30.AX      net (fanout=1)        0.942   Result<13>
    SLICE_X13Y30.CLK     Tdick                 0.114   clk_gen/counter_13_C_13
                                                       clk_gen/counter_13_C_13
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (1.617ns logic, 2.154ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/counter_0 (FF)
  Destination:          clk_gen/counter_13_C_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.763ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.197 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/counter_0 to clk_gen/counter_13_C_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   clk_gen/counter<2>
                                                       clk_gen/counter_0
    SLICE_X12Y27.A2      net (fanout=1)        1.203   clk_gen/counter<0>
    SLICE_X12Y27.COUT    Topcya                0.474   clk_gen/counter<2>
                                                       clk_gen/Maccum_counter_lut<0>_INV_0
                                                       clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.093   clk_gen/counter_7_P_7
                                                       clk_gen/Maccum_counter_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.093   clk_gen/counter_11_P_11
                                                       clk_gen/Maccum_counter_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<11>
    SLICE_X12Y30.BMUX    Tcinb                 0.310   clk_gen/counter<14>
                                                       clk_gen/Maccum_counter_xor<14>
    SLICE_X13Y30.AX      net (fanout=1)        0.942   Result<13>
    SLICE_X13Y30.CLK     Tdick                 0.114   clk_gen/counter_13_C_13
                                                       clk_gen/counter_13_C_13
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (1.609ns logic, 2.154ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/counter_14 (FF)
  Destination:          clk_gen/counter_13_C_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.197 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/counter_14 to clk_gen/counter_13_C_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CQ      Tcko                  0.525   clk_gen/counter<14>
                                                       clk_gen/counter_14
    SLICE_X13Y27.A4      net (fanout=10)       0.741   clk_gen/counter<14>
    SLICE_X13Y27.A       Tilo                  0.259   clk_gen/counter_3_C_3
                                                       clk_gen/counter<14>_inv2_INV_0
    SLICE_X12Y27.AX      net (fanout=1)        0.302   clk_gen/counter<14>_inv
    SLICE_X12Y27.COUT    Taxcy                 0.259   clk_gen/counter<2>
                                                       clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.093   clk_gen/counter_7_P_7
                                                       clk_gen/Maccum_counter_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.093   clk_gen/counter_11_P_11
                                                       clk_gen/Maccum_counter_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<11>
    SLICE_X12Y30.BMUX    Tcinb                 0.310   clk_gen/counter<14>
                                                       clk_gen/Maccum_counter_xor<14>
    SLICE_X13Y30.AX      net (fanout=1)        0.942   Result<13>
    SLICE_X13Y30.CLK     Tdick                 0.114   clk_gen/counter_13_C_13
                                                       clk_gen/counter_13_C_13
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (1.653ns logic, 1.994ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point clk_gen/counter_11_C_11 (SLICE_X13Y29.AX), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/counter_0 (FF)
  Destination:          clk_gen/counter_11_C_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.613ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.196 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/counter_0 to clk_gen/counter_11_C_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   clk_gen/counter<2>
                                                       clk_gen/counter_0
    SLICE_X12Y27.A2      net (fanout=1)        1.203   clk_gen/counter<0>
    SLICE_X12Y27.COUT    Topcya                0.482   clk_gen/counter<2>
                                                       clk_gen/counter<0>_rt
                                                       clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.093   clk_gen/counter_7_P_7
                                                       clk_gen/Maccum_counter_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<7>
    SLICE_X12Y29.DMUX    Tcind                 0.320   clk_gen/counter_11_P_11
                                                       clk_gen/Maccum_counter_cy<11>
    SLICE_X13Y29.AX      net (fanout=1)        0.870   Result<11>
    SLICE_X13Y29.CLK     Tdick                 0.114   clk_gen/counter_11_C_11
                                                       clk_gen/counter_11_C_11
    -------------------------------------------------  ---------------------------
    Total                                      3.613ns (1.534ns logic, 2.079ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/counter_0 (FF)
  Destination:          clk_gen/counter_11_C_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.196 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/counter_0 to clk_gen/counter_11_C_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   clk_gen/counter<2>
                                                       clk_gen/counter_0
    SLICE_X12Y27.A2      net (fanout=1)        1.203   clk_gen/counter<0>
    SLICE_X12Y27.COUT    Topcya                0.474   clk_gen/counter<2>
                                                       clk_gen/Maccum_counter_lut<0>_INV_0
                                                       clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.093   clk_gen/counter_7_P_7
                                                       clk_gen/Maccum_counter_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<7>
    SLICE_X12Y29.DMUX    Tcind                 0.320   clk_gen/counter_11_P_11
                                                       clk_gen/Maccum_counter_cy<11>
    SLICE_X13Y29.AX      net (fanout=1)        0.870   Result<11>
    SLICE_X13Y29.CLK     Tdick                 0.114   clk_gen/counter_11_C_11
                                                       clk_gen/counter_11_C_11
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (1.526ns logic, 2.079ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/counter_14 (FF)
  Destination:          clk_gen/counter_11_C_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.489ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.196 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/counter_14 to clk_gen/counter_11_C_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CQ      Tcko                  0.525   clk_gen/counter<14>
                                                       clk_gen/counter_14
    SLICE_X13Y27.A4      net (fanout=10)       0.741   clk_gen/counter<14>
    SLICE_X13Y27.A       Tilo                  0.259   clk_gen/counter_3_C_3
                                                       clk_gen/counter<14>_inv2_INV_0
    SLICE_X12Y27.AX      net (fanout=1)        0.302   clk_gen/counter<14>_inv
    SLICE_X12Y27.COUT    Taxcy                 0.259   clk_gen/counter<2>
                                                       clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.093   clk_gen/counter_7_P_7
                                                       clk_gen/Maccum_counter_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<7>
    SLICE_X12Y29.DMUX    Tcind                 0.320   clk_gen/counter_11_P_11
                                                       clk_gen/Maccum_counter_cy<11>
    SLICE_X13Y29.AX      net (fanout=1)        0.870   Result<11>
    SLICE_X13Y29.CLK     Tdick                 0.114   clk_gen/counter_11_C_11
                                                       clk_gen/counter_11_C_11
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (1.570ns logic, 1.919ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point clk_gen/counter_7_C_7 (SLICE_X13Y28.AX), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/counter_0 (FF)
  Destination:          clk_gen/counter_7_C_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.517ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/counter_0 to clk_gen/counter_7_C_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   clk_gen/counter<2>
                                                       clk_gen/counter_0
    SLICE_X12Y27.A2      net (fanout=1)        1.203   clk_gen/counter<0>
    SLICE_X12Y27.COUT    Topcya                0.482   clk_gen/counter<2>
                                                       clk_gen/counter<0>_rt
                                                       clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.DMUX    Tcind                 0.320   clk_gen/counter_7_P_7
                                                       clk_gen/Maccum_counter_cy<7>
    SLICE_X13Y28.AX      net (fanout=1)        0.870   Result<7>
    SLICE_X13Y28.CLK     Tdick                 0.114   clk_gen/counter_7_C_7
                                                       clk_gen/counter_7_C_7
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (1.441ns logic, 2.076ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/counter_0 (FF)
  Destination:          clk_gen/counter_7_C_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/counter_0 to clk_gen/counter_7_C_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   clk_gen/counter<2>
                                                       clk_gen/counter_0
    SLICE_X12Y27.A2      net (fanout=1)        1.203   clk_gen/counter<0>
    SLICE_X12Y27.COUT    Topcya                0.474   clk_gen/counter<2>
                                                       clk_gen/Maccum_counter_lut<0>_INV_0
                                                       clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.DMUX    Tcind                 0.320   clk_gen/counter_7_P_7
                                                       clk_gen/Maccum_counter_cy<7>
    SLICE_X13Y28.AX      net (fanout=1)        0.870   Result<7>
    SLICE_X13Y28.CLK     Tdick                 0.114   clk_gen/counter_7_C_7
                                                       clk_gen/counter_7_C_7
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (1.433ns logic, 2.076ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/counter_14 (FF)
  Destination:          clk_gen/counter_7_C_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.393ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/counter_14 to clk_gen/counter_7_C_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CQ      Tcko                  0.525   clk_gen/counter<14>
                                                       clk_gen/counter_14
    SLICE_X13Y27.A4      net (fanout=10)       0.741   clk_gen/counter<14>
    SLICE_X13Y27.A       Tilo                  0.259   clk_gen/counter_3_C_3
                                                       clk_gen/counter<14>_inv2_INV_0
    SLICE_X12Y27.AX      net (fanout=1)        0.302   clk_gen/counter<14>_inv
    SLICE_X12Y27.COUT    Taxcy                 0.259   clk_gen/counter<2>
                                                       clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   clk_gen/Maccum_counter_cy<3>
    SLICE_X12Y28.DMUX    Tcind                 0.320   clk_gen/counter_7_P_7
                                                       clk_gen/Maccum_counter_cy<7>
    SLICE_X13Y28.AX      net (fanout=1)        0.870   Result<7>
    SLICE_X13Y28.CLK     Tdick                 0.114   clk_gen/counter_7_C_7
                                                       clk_gen/counter_7_C_7
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (1.477ns logic, 1.916ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_gen/counter_7_P_7 (SLICE_X12Y28.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_gen/counter_6 (FF)
  Destination:          clk_gen/counter_7_P_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_gen/counter_6 to clk_gen/counter_7_P_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.CQ      Tcko                  0.234   clk_gen/counter_7_P_7
                                                       clk_gen/counter_6
    SLICE_X12Y28.CX      net (fanout=2)        0.126   clk_gen/counter<6>
    SLICE_X12Y28.CLK     Tckdi       (-Th)    -0.131   clk_gen/counter_7_P_7
                                                       clk_gen/Maccum_counter_cy<7>
                                                       clk_gen/counter_7_P_7
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.365ns logic, 0.126ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Paths for end point clk_gen/counter_11_P_11 (SLICE_X12Y29.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_gen/counter_10 (FF)
  Destination:          clk_gen/counter_11_P_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_gen/counter_10 to clk_gen/counter_11_P_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.234   clk_gen/counter_11_P_11
                                                       clk_gen/counter_10
    SLICE_X12Y29.CX      net (fanout=2)        0.126   clk_gen/counter<10>
    SLICE_X12Y29.CLK     Tckdi       (-Th)    -0.131   clk_gen/counter_11_P_11
                                                       clk_gen/Maccum_counter_cy<11>
                                                       clk_gen/counter_11_P_11
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.365ns logic, 0.126ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Paths for end point clk_gen/counter_4 (SLICE_X12Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_gen/counter_4 (FF)
  Destination:          clk_gen/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_gen/counter_4 to clk_gen/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.234   clk_gen/counter_7_P_7
                                                       clk_gen/counter_4
    SLICE_X12Y28.A6      net (fanout=2)        0.025   clk_gen/counter<4>
    SLICE_X12Y28.CLK     Tah         (-Th)    -0.243   clk_gen/counter_7_P_7
                                                       clk_gen/Maccum_counter_lut<4>
                                                       clk_gen/Maccum_counter_cy<7>
                                                       clk_gen/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.477ns logic, 0.025ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: clk_gen/counter<2>/CLK
  Logical resource: clk_gen/counter_0/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: clk_gen/counter<2>/SR
  Logical resource: clk_gen/counter_0/SR
  Location pin: SLICE_X12Y27.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.812|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 535 paths, 0 nets, and 63 connections

Design statistics:
   Minimum period:   3.812ns{1}   (Maximum frequency: 262.329MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 12 18:09:23 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



