
main_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6b0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  0800a880  0800a880  0001a880  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800acbc  0800acbc  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800acbc  0800acbc  0001acbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800acc4  0800acc4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800acc4  0800acc4  0001acc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800acc8  0800acc8  0001acc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800accc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000436c  200001e0  0800aeac  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000454c  0800aeac  0002454c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017b3e  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037c4  00000000  00000000  00037d4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001318  00000000  00000000  0003b518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011a0  00000000  00000000  0003c830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000249db  00000000  00000000  0003d9d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000183d0  00000000  00000000  000623ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db4f3  00000000  00000000  0007a77b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00155c6e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005dd0  00000000  00000000  00155cc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a868 	.word	0x0800a868

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800a868 	.word	0x0800a868

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <HAL_CAR_CTRL_voidForward>:
#include "CAR_CTRL_interface.h"


/* Move RC Car To The Forward Direction */
void HAL_CAR_CTRL_voidForward(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
	/* Activate Pins To Be High | Low To Match The Direction */
	//MCAL_GPIO_u8SetPinValue(IN_1_GPIO_PORT, IN_1_GPIO_PIN, GPIO_PIN_HIGH);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	2104      	movs	r1, #4
 8000ef4:	480a      	ldr	r0, [pc, #40]	; (8000f20 <HAL_CAR_CTRL_voidForward+0x34>)
 8000ef6:	f002 f9d3 	bl	80032a0 <HAL_GPIO_WritePin>
	//MCAL_GPIO_u8SetPinValue(IN_2_GPIO_PORT, IN_2_GPIO_PIN, GPIO_PIN_LOW);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000efa:	2200      	movs	r2, #0
 8000efc:	2108      	movs	r1, #8
 8000efe:	4808      	ldr	r0, [pc, #32]	; (8000f20 <HAL_CAR_CTRL_voidForward+0x34>)
 8000f00:	f002 f9ce 	bl	80032a0 <HAL_GPIO_WritePin>
	//MCAL_GPIO_u8SetPinValue(IN_3_GPIO_PORT, IN_3_GPIO_PIN, GPIO_PIN_LOW);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000f04:	2200      	movs	r2, #0
 8000f06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f0a:	4805      	ldr	r0, [pc, #20]	; (8000f20 <HAL_CAR_CTRL_voidForward+0x34>)
 8000f0c:	f002 f9c8 	bl	80032a0 <HAL_GPIO_WritePin>

	//MCAL_GPIO_u8SetPinValue(IN_4_GPIO_PORT, IN_4_GPIO_PIN, GPIO_PIN_HIGH);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8000f10:	2201      	movs	r2, #1
 8000f12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f16:	4802      	ldr	r0, [pc, #8]	; (8000f20 <HAL_CAR_CTRL_voidForward+0x34>)
 8000f18:	f002 f9c2 	bl	80032a0 <HAL_GPIO_WritePin>
}
 8000f1c:	bf00      	nop
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	40020800 	.word	0x40020800

08000f24 <HAL_CAR_CTRL_voidBackward>:


/* Move RC Car To The Backward Direction */
void HAL_CAR_CTRL_voidBackward(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
	/* Activate Pins To Be High | Low To Match The Direction */
	//MCAL_GPIO_u8SetPinValue(IN_1_GPIO_PORT, IN_1_GPIO_PIN, GPIO_PIN_LOW);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2104      	movs	r1, #4
 8000f2c:	480a      	ldr	r0, [pc, #40]	; (8000f58 <HAL_CAR_CTRL_voidBackward+0x34>)
 8000f2e:	f002 f9b7 	bl	80032a0 <HAL_GPIO_WritePin>
	//MCAL_GPIO_u8SetPinValue(IN_2_GPIO_PORT, IN_2_GPIO_PIN, GPIO_PIN_HIGH);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8000f32:	2201      	movs	r2, #1
 8000f34:	2108      	movs	r1, #8
 8000f36:	4808      	ldr	r0, [pc, #32]	; (8000f58 <HAL_CAR_CTRL_voidBackward+0x34>)
 8000f38:	f002 f9b2 	bl	80032a0 <HAL_GPIO_WritePin>
	//MCAL_GPIO_u8SetPinValue(IN_3_GPIO_PORT, IN_3_GPIO_PIN, GPIO_PIN_HIGH);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f42:	4805      	ldr	r0, [pc, #20]	; (8000f58 <HAL_CAR_CTRL_voidBackward+0x34>)
 8000f44:	f002 f9ac 	bl	80032a0 <HAL_GPIO_WritePin>
	//MCAL_GPIO_u8SetPinValue(IN_4_GPIO_PORT, IN_4_GPIO_PIN, GPIO_PIN_LOW);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f4e:	4802      	ldr	r0, [pc, #8]	; (8000f58 <HAL_CAR_CTRL_voidBackward+0x34>)
 8000f50:	f002 f9a6 	bl	80032a0 <HAL_GPIO_WritePin>

}
 8000f54:	bf00      	nop
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	40020800 	.word	0x40020800

08000f5c <HAL_CAR_CTRL_voidRight>:


/* Move RC Car To The Right Direction */
void HAL_CAR_CTRL_voidRight(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	/* Activate Pins To Be High | Low To Match The Direction */
	//MCAL_GPIO_u8SetPinValue(IN_1_GPIO_PORT, IN_1_GPIO_PIN, GPIO_PIN_LOW);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000f60:	2200      	movs	r2, #0
 8000f62:	2104      	movs	r1, #4
 8000f64:	480a      	ldr	r0, [pc, #40]	; (8000f90 <HAL_CAR_CTRL_voidRight+0x34>)
 8000f66:	f002 f99b 	bl	80032a0 <HAL_GPIO_WritePin>
	//MCAL_GPIO_u8SetPinValue(IN_2_GPIO_PORT, IN_2_GPIO_PIN, GPIO_PIN_HIGH);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	2108      	movs	r1, #8
 8000f6e:	4808      	ldr	r0, [pc, #32]	; (8000f90 <HAL_CAR_CTRL_voidRight+0x34>)
 8000f70:	f002 f996 	bl	80032a0 <HAL_GPIO_WritePin>
//	MCAL_GPIO_u8SetPinValue(IN_3_GPIO_PORT, IN_3_GPIO_PIN, GPIO_PIN_LOW);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000f74:	2200      	movs	r2, #0
 8000f76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f7a:	4805      	ldr	r0, [pc, #20]	; (8000f90 <HAL_CAR_CTRL_voidRight+0x34>)
 8000f7c:	f002 f990 	bl	80032a0 <HAL_GPIO_WritePin>
	//MCAL_GPIO_u8SetPinValue(IN_4_GPIO_PORT, IN_4_GPIO_PIN, GPIO_PIN_HIGH);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8000f80:	2201      	movs	r2, #1
 8000f82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f86:	4802      	ldr	r0, [pc, #8]	; (8000f90 <HAL_CAR_CTRL_voidRight+0x34>)
 8000f88:	f002 f98a 	bl	80032a0 <HAL_GPIO_WritePin>

}
 8000f8c:	bf00      	nop
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	40020800 	.word	0x40020800

08000f94 <HAL_CAR_CTRL_voidLeft>:


/* Move RC Car To The Left Direction */
void HAL_CAR_CTRL_voidLeft(void)
{	
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
	/* Activate Pins To Be High | Low To Match The Direction */
	//MCAL_GPIO_u8SetPinValue(IN_1_GPIO_PORT, IN_1_GPIO_PIN, GPIO_PIN_HIGH);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8000f98:	2201      	movs	r2, #1
 8000f9a:	2104      	movs	r1, #4
 8000f9c:	480a      	ldr	r0, [pc, #40]	; (8000fc8 <HAL_CAR_CTRL_voidLeft+0x34>)
 8000f9e:	f002 f97f 	bl	80032a0 <HAL_GPIO_WritePin>
	//MCAL_GPIO_u8SetPinValue(IN_2_GPIO_PORT, IN_2_GPIO_PIN, GPIO_PIN_LOW);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	2108      	movs	r1, #8
 8000fa6:	4808      	ldr	r0, [pc, #32]	; (8000fc8 <HAL_CAR_CTRL_voidLeft+0x34>)
 8000fa8:	f002 f97a 	bl	80032a0 <HAL_GPIO_WritePin>
	//MCAL_GPIO_u8SetPinValue(IN_3_GPIO_PORT, IN_3_GPIO_PIN, GPIO_PIN_HIGH);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8000fac:	2201      	movs	r2, #1
 8000fae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fb2:	4805      	ldr	r0, [pc, #20]	; (8000fc8 <HAL_CAR_CTRL_voidLeft+0x34>)
 8000fb4:	f002 f974 	bl	80032a0 <HAL_GPIO_WritePin>
	//MCAL_GPIO_u8SetPinValue(IN_4_GPIO_PORT, IN_4_GPIO_PIN, GPIO_PIN_LOW);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fbe:	4802      	ldr	r0, [pc, #8]	; (8000fc8 <HAL_CAR_CTRL_voidLeft+0x34>)
 8000fc0:	f002 f96e 	bl	80032a0 <HAL_GPIO_WritePin>


}
 8000fc4:	bf00      	nop
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	40020800 	.word	0x40020800

08000fcc <HAL_CAR_CTRL_voidStop>:


/* Stop RC Car In The Current Position */
void HAL_CAR_CTRL_voidStop(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	/* Activate Pins To Be High | Low To Match The Direction */
	//MCAL_GPIO_u8SetPinValue(IN_1_GPIO_PORT, IN_1_GPIO_PIN, GPIO_PIN_LOW);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2104      	movs	r1, #4
 8000fd4:	480a      	ldr	r0, [pc, #40]	; (8001000 <HAL_CAR_CTRL_voidStop+0x34>)
 8000fd6:	f002 f963 	bl	80032a0 <HAL_GPIO_WritePin>
	//MCAL_GPIO_u8SetPinValue(IN_2_GPIO_PORT, IN_2_GPIO_PIN, GPIO_PIN_LOW);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	2108      	movs	r1, #8
 8000fde:	4808      	ldr	r0, [pc, #32]	; (8001000 <HAL_CAR_CTRL_voidStop+0x34>)
 8000fe0:	f002 f95e 	bl	80032a0 <HAL_GPIO_WritePin>
	//MCAL_GPIO_u8SetPinValue(IN_3_GPIO_PORT, IN_3_GPIO_PIN, GPIO_PIN_LOW);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fea:	4805      	ldr	r0, [pc, #20]	; (8001000 <HAL_CAR_CTRL_voidStop+0x34>)
 8000fec:	f002 f958 	bl	80032a0 <HAL_GPIO_WritePin>
	//MCAL_GPIO_u8SetPinValue(IN_4_GPIO_PORT, IN_4_GPIO_PIN, GPIO_PIN_LOW);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ff6:	4802      	ldr	r0, [pc, #8]	; (8001000 <HAL_CAR_CTRL_voidStop+0x34>)
 8000ff8:	f002 f952 	bl	80032a0 <HAL_GPIO_WritePin>

	
	
}
 8000ffc:	bf00      	nop
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	40020800 	.word	0x40020800

08001004 <CLCD_voidSendCommand>:
#include "delay.h"


//SEND COMMAND TO LCD//
static void CLCD_voidSendCommand(LCD_Data Copy_u8Command)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	7138      	strb	r0, [r7, #4]
	//ACTIVATE SENDING COMMAND(RS)//
	 HAL_GPIO_WritePin(CLCD_CTRL_PORT , CLCD_RS_PIN , GPIO_PIN_RESET);
 800100c:	2200      	movs	r2, #0
 800100e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001012:	4822      	ldr	r0, [pc, #136]	; (800109c <CLCD_voidSendCommand+0x98>)
 8001014:	f002 f944 	bl	80032a0 <HAL_GPIO_WritePin>

	//ACTIVATE WRITING(RW)//
	 HAL_GPIO_WritePin(CLCD_CTRL_PORT , CLCD_RW_PIN , GPIO_PIN_RESET);
 8001018:	2200      	movs	r2, #0
 800101a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800101e:	481f      	ldr	r0, [pc, #124]	; (800109c <CLCD_voidSendCommand+0x98>)
 8001020:	f002 f93e 	bl	80032a0 <HAL_GPIO_WritePin>

	//SEND COMMAND//
	 HAL_GPIO_WritePin(CLCD_D4_PORT , CLCD_D4_PIN , (u8)Copy_u8Command.Pin.D4);
 8001024:	793b      	ldrb	r3, [r7, #4]
 8001026:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800102a:	b2db      	uxtb	r3, r3
 800102c:	461a      	mov	r2, r3
 800102e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001032:	481b      	ldr	r0, [pc, #108]	; (80010a0 <CLCD_voidSendCommand+0x9c>)
 8001034:	f002 f934 	bl	80032a0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CLCD_D5_PORT , CLCD_D5_PIN , (u8)Copy_u8Command.Pin.D5);
 8001038:	793b      	ldrb	r3, [r7, #4]
 800103a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800103e:	b2db      	uxtb	r3, r3
 8001040:	461a      	mov	r2, r3
 8001042:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001046:	4816      	ldr	r0, [pc, #88]	; (80010a0 <CLCD_voidSendCommand+0x9c>)
 8001048:	f002 f92a 	bl	80032a0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CLCD_D6_PORT , CLCD_D6_PIN , (u8)Copy_u8Command.Pin.D6);
 800104c:	793b      	ldrb	r3, [r7, #4]
 800104e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001052:	b2db      	uxtb	r3, r3
 8001054:	461a      	mov	r2, r3
 8001056:	2140      	movs	r1, #64	; 0x40
 8001058:	4812      	ldr	r0, [pc, #72]	; (80010a4 <CLCD_voidSendCommand+0xa0>)
 800105a:	f002 f921 	bl	80032a0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CLCD_D7_PORT , CLCD_D7_PIN , (u8)Copy_u8Command.Pin.D7);
 800105e:	793b      	ldrb	r3, [r7, #4]
 8001060:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001064:	b2db      	uxtb	r3, r3
 8001066:	461a      	mov	r2, r3
 8001068:	2180      	movs	r1, #128	; 0x80
 800106a:	480e      	ldr	r0, [pc, #56]	; (80010a4 <CLCD_voidSendCommand+0xa0>)
 800106c:	f002 f918 	bl	80032a0 <HAL_GPIO_WritePin>
	//MGPIO_u8SetPortValue(CLCD_DATA_PORT , Copy_u8Command);

	//ENABLE PULSE WITH 2 MS DELAY//
	 HAL_GPIO_WritePin(CLCD_CTRL_PORT , CLCD_E_PIN , GPIO_PIN_SET);
 8001070:	2201      	movs	r2, #1
 8001072:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001076:	4809      	ldr	r0, [pc, #36]	; (800109c <CLCD_voidSendCommand+0x98>)
 8001078:	f002 f912 	bl	80032a0 <HAL_GPIO_WritePin>

	DELAY_MS(2);
 800107c:	2002      	movs	r0, #2
 800107e:	f005 fdcf 	bl	8006c20 <vTaskDelay>
	HAL_GPIO_WritePin(CLCD_CTRL_PORT , CLCD_E_PIN , GPIO_PIN_RESET);
 8001082:	2200      	movs	r2, #0
 8001084:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001088:	4804      	ldr	r0, [pc, #16]	; (800109c <CLCD_voidSendCommand+0x98>)
 800108a:	f002 f909 	bl	80032a0 <HAL_GPIO_WritePin>

	DELAY_MS(5);
 800108e:	2005      	movs	r0, #5
 8001090:	f005 fdc6 	bl	8006c20 <vTaskDelay>
}
 8001094:	bf00      	nop
 8001096:	3708      	adds	r7, #8
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020400 	.word	0x40020400
 80010a0:	40020000 	.word	0x40020000
 80010a4:	40020800 	.word	0x40020800

080010a8 <CLCD_voidSendData>:


//SEND DATA TO LCD//
static void CLCD_voidSendData(LCD_Data Copy_u8Data)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	7138      	strb	r0, [r7, #4]

	//ACTIVATE SENDING COMMAND(RS)//
	HAL_GPIO_WritePin(CLCD_CTRL_PORT , CLCD_RS_PIN , GPIO_PIN_SET);
 80010b0:	2201      	movs	r2, #1
 80010b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010b6:	4822      	ldr	r0, [pc, #136]	; (8001140 <CLCD_voidSendData+0x98>)
 80010b8:	f002 f8f2 	bl	80032a0 <HAL_GPIO_WritePin>

	//ACTIVATE WRITING(RW)//
	HAL_GPIO_WritePin(CLCD_CTRL_PORT , CLCD_RW_PIN , GPIO_PIN_RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010c2:	481f      	ldr	r0, [pc, #124]	; (8001140 <CLCD_voidSendData+0x98>)
 80010c4:	f002 f8ec 	bl	80032a0 <HAL_GPIO_WritePin>

	//SEND COMMAND//
	HAL_GPIO_WritePin(CLCD_D4_PORT , CLCD_D4_PIN , (u8)Copy_u8Data.Pin.D4);
 80010c8:	793b      	ldrb	r3, [r7, #4]
 80010ca:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	461a      	mov	r2, r3
 80010d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010d6:	481b      	ldr	r0, [pc, #108]	; (8001144 <CLCD_voidSendData+0x9c>)
 80010d8:	f002 f8e2 	bl	80032a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CLCD_D5_PORT , CLCD_D5_PIN , (u8)Copy_u8Data.Pin.D5);
 80010dc:	793b      	ldrb	r3, [r7, #4]
 80010de:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	461a      	mov	r2, r3
 80010e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010ea:	4816      	ldr	r0, [pc, #88]	; (8001144 <CLCD_voidSendData+0x9c>)
 80010ec:	f002 f8d8 	bl	80032a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CLCD_D6_PORT , CLCD_D6_PIN , (u8)Copy_u8Data.Pin.D6);
 80010f0:	793b      	ldrb	r3, [r7, #4]
 80010f2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	461a      	mov	r2, r3
 80010fa:	2140      	movs	r1, #64	; 0x40
 80010fc:	4812      	ldr	r0, [pc, #72]	; (8001148 <CLCD_voidSendData+0xa0>)
 80010fe:	f002 f8cf 	bl	80032a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CLCD_D7_PORT , CLCD_D7_PIN , (u8)Copy_u8Data.Pin.D7);
 8001102:	793b      	ldrb	r3, [r7, #4]
 8001104:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001108:	b2db      	uxtb	r3, r3
 800110a:	461a      	mov	r2, r3
 800110c:	2180      	movs	r1, #128	; 0x80
 800110e:	480e      	ldr	r0, [pc, #56]	; (8001148 <CLCD_voidSendData+0xa0>)
 8001110:	f002 f8c6 	bl	80032a0 <HAL_GPIO_WritePin>
	//MGPIO_u8SetPortValue(CLCD_DATA_PORT , Copy_u8Data);

	//ENABLE PULSE WITH 2 MS DELAY//
	HAL_GPIO_WritePin(CLCD_CTRL_PORT , CLCD_E_PIN , GPIO_PIN_SET);
 8001114:	2201      	movs	r2, #1
 8001116:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800111a:	4809      	ldr	r0, [pc, #36]	; (8001140 <CLCD_voidSendData+0x98>)
 800111c:	f002 f8c0 	bl	80032a0 <HAL_GPIO_WritePin>

	DELAY_MS(2);
 8001120:	2002      	movs	r0, #2
 8001122:	f005 fd7d 	bl	8006c20 <vTaskDelay>

	HAL_GPIO_WritePin(CLCD_CTRL_PORT , CLCD_E_PIN , GPIO_PIN_RESET);
 8001126:	2200      	movs	r2, #0
 8001128:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800112c:	4804      	ldr	r0, [pc, #16]	; (8001140 <CLCD_voidSendData+0x98>)
 800112e:	f002 f8b7 	bl	80032a0 <HAL_GPIO_WritePin>

	DELAY_MS(5);
 8001132:	2005      	movs	r0, #5
 8001134:	f005 fd74 	bl	8006c20 <vTaskDelay>
}
 8001138:	bf00      	nop
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40020400 	.word	0x40020400
 8001144:	40020000 	.word	0x40020000
 8001148:	40020800 	.word	0x40020800

0800114c <CLCD_voidInit>:


//INTIALIZATION OF LCD//
void CLCD_voidInit(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
	LCD_Data DataPins;

	//WAIT FOR MORE THAN 40 MS //
	DELAY_MS(40);
 8001152:	2028      	movs	r0, #40	; 0x28
 8001154:	f005 fd64 	bl	8006c20 <vTaskDelay>


	//FUNCTION SET : 1 LINE , 5*8 FONT SIZE//
	//CLCD_voidSendCommand(0b00110000);
	DataPins.Pins = 0b0010;
 8001158:	793b      	ldrb	r3, [r7, #4]
 800115a:	2202      	movs	r2, #2
 800115c:	f362 0303 	bfi	r3, r2, #0, #4
 8001160:	713b      	strb	r3, [r7, #4]
	CLCD_voidSendCommand(DataPins);
 8001162:	7938      	ldrb	r0, [r7, #4]
 8001164:	f7ff ff4e 	bl	8001004 <CLCD_voidSendCommand>
	CLCD_voidSendCommand(DataPins);
 8001168:	7938      	ldrb	r0, [r7, #4]
 800116a:	f7ff ff4b 	bl	8001004 <CLCD_voidSendCommand>
	CLCD_voidSendCommand(DataPins);
 800116e:	7938      	ldrb	r0, [r7, #4]
 8001170:	f7ff ff48 	bl	8001004 <CLCD_voidSendCommand>

	//DISPLAY ON/OFF CONTROL : DISPLAY ENABLED , CURSOR NOT ENABLED , BLINK CURSOR NOT ENABLED//
	//CLCD_voidSendCommand(0b00001100);
	DataPins.Pins = 0b0000;
 8001174:	793b      	ldrb	r3, [r7, #4]
 8001176:	f36f 0303 	bfc	r3, #0, #4
 800117a:	713b      	strb	r3, [r7, #4]
	CLCD_voidSendCommand(DataPins);
 800117c:	7938      	ldrb	r0, [r7, #4]
 800117e:	f7ff ff41 	bl	8001004 <CLCD_voidSendCommand>

	DataPins.Pins = 0b1100;
 8001182:	793b      	ldrb	r3, [r7, #4]
 8001184:	220c      	movs	r2, #12
 8001186:	f362 0303 	bfi	r3, r2, #0, #4
 800118a:	713b      	strb	r3, [r7, #4]
	CLCD_voidSendCommand(DataPins);
 800118c:	7938      	ldrb	r0, [r7, #4]
 800118e:	f7ff ff39 	bl	8001004 <CLCD_voidSendCommand>

	//DISPLAY CLEAR//
	//CLCD_voidSendCommand(0b00000001);
	CLCD_voidDisplayClear();
 8001192:	f000 f817 	bl	80011c4 <CLCD_voidDisplayClear>

	//ACTIVATE WRITING ON 2 LINES//
	DataPins.Pins = 0b0010;
 8001196:	793b      	ldrb	r3, [r7, #4]
 8001198:	2202      	movs	r2, #2
 800119a:	f362 0303 	bfi	r3, r2, #0, #4
 800119e:	713b      	strb	r3, [r7, #4]
	CLCD_voidSendCommand(DataPins);
 80011a0:	7938      	ldrb	r0, [r7, #4]
 80011a2:	f7ff ff2f 	bl	8001004 <CLCD_voidSendCommand>

	DataPins.Pins = 0b1000;
 80011a6:	793b      	ldrb	r3, [r7, #4]
 80011a8:	2208      	movs	r2, #8
 80011aa:	f362 0303 	bfi	r3, r2, #0, #4
 80011ae:	713b      	strb	r3, [r7, #4]
	CLCD_voidSendCommand(DataPins);
 80011b0:	7938      	ldrb	r0, [r7, #4]
 80011b2:	f7ff ff27 	bl	8001004 <CLCD_voidSendCommand>
	//CLCD_voidSendCommand(0X38);

	DELAY_MS(5);
 80011b6:	2005      	movs	r0, #5
 80011b8:	f005 fd32 	bl	8006c20 <vTaskDelay>
}
 80011bc:	bf00      	nop
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <CLCD_voidDisplayClear>:


void CLCD_voidDisplayClear(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
	LCD_Data DataPins;

	//DISPLAY CLEAR//
	//CLCD_voidSendCommand(0b00000001);
	DataPins.Pins = 0b0000;
 80011ca:	793b      	ldrb	r3, [r7, #4]
 80011cc:	f36f 0303 	bfc	r3, #0, #4
 80011d0:	713b      	strb	r3, [r7, #4]
	CLCD_voidSendCommand(DataPins);
 80011d2:	7938      	ldrb	r0, [r7, #4]
 80011d4:	f7ff ff16 	bl	8001004 <CLCD_voidSendCommand>

	DataPins.Pins = 0b0001;
 80011d8:	793b      	ldrb	r3, [r7, #4]
 80011da:	2201      	movs	r2, #1
 80011dc:	f362 0303 	bfi	r3, r2, #0, #4
 80011e0:	713b      	strb	r3, [r7, #4]
	CLCD_voidSendCommand(DataPins);
 80011e2:	7938      	ldrb	r0, [r7, #4]
 80011e4:	f7ff ff0e 	bl	8001004 <CLCD_voidSendCommand>

	DELAY_MS(5);
 80011e8:	2005      	movs	r0, #5
 80011ea:	f005 fd19 	bl	8006c20 <vTaskDelay>

}
 80011ee:	bf00      	nop
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <CLCD_voidSendString>:



//SEND STRING DATA TO LCD//
void CLCD_voidSendString(const char *Copy_pcString)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b084      	sub	sp, #16
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
	u8 Local_u8Counter = 0;
 80011fe:	2300      	movs	r3, #0
 8001200:	73fb      	strb	r3, [r7, #15]
	LCD_Data DataPins;

	//PRINT EACH CHAR UNTIL IT REACH NULL CHAR//
	while(Copy_pcString[Local_u8Counter] != '\0')
 8001202:	e020      	b.n	8001246 <CLCD_voidSendString+0x50>
	{
		//SEND CHAR BY CHAR TO THE END OF THE STRING//
		DataPins.Pins = Copy_pcString[Local_u8Counter] >> 4;
 8001204:	7bfb      	ldrb	r3, [r7, #15]
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	4413      	add	r3, r2
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	091b      	lsrs	r3, r3, #4
 800120e:	b2db      	uxtb	r3, r3
 8001210:	f003 030f 	and.w	r3, r3, #15
 8001214:	b2da      	uxtb	r2, r3
 8001216:	7b3b      	ldrb	r3, [r7, #12]
 8001218:	f362 0303 	bfi	r3, r2, #0, #4
 800121c:	733b      	strb	r3, [r7, #12]
		CLCD_voidSendData(DataPins);
 800121e:	7b38      	ldrb	r0, [r7, #12]
 8001220:	f7ff ff42 	bl	80010a8 <CLCD_voidSendData>

		DataPins.Pins = Copy_pcString[Local_u8Counter];
 8001224:	7bfb      	ldrb	r3, [r7, #15]
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	4413      	add	r3, r2
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	f003 030f 	and.w	r3, r3, #15
 8001230:	b2da      	uxtb	r2, r3
 8001232:	7b3b      	ldrb	r3, [r7, #12]
 8001234:	f362 0303 	bfi	r3, r2, #0, #4
 8001238:	733b      	strb	r3, [r7, #12]
		CLCD_voidSendData(DataPins);
 800123a:	7b38      	ldrb	r0, [r7, #12]
 800123c:	f7ff ff34 	bl	80010a8 <CLCD_voidSendData>

		Local_u8Counter++;
 8001240:	7bfb      	ldrb	r3, [r7, #15]
 8001242:	3301      	adds	r3, #1
 8001244:	73fb      	strb	r3, [r7, #15]
	while(Copy_pcString[Local_u8Counter] != '\0')
 8001246:	7bfb      	ldrb	r3, [r7, #15]
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	4413      	add	r3, r2
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1d8      	bne.n	8001204 <CLCD_voidSendString+0xe>
	}
}
 8001252:	bf00      	nop
 8001254:	bf00      	nop
 8001256:	3710      	adds	r7, #16
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <CLCD_voidGoToXY>:



//GO TO SPECIFIC POSITION//
void CLCD_voidGoToXY(u8 Copy_u8Xpos , u8 Copy_u8Ypos)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	4603      	mov	r3, r0
 8001264:	460a      	mov	r2, r1
 8001266:	71fb      	strb	r3, [r7, #7]
 8001268:	4613      	mov	r3, r2
 800126a:	71bb      	strb	r3, [r7, #6]
	u8 Local_u8Address;
	LCD_Data DataPins;

	//LOCATION IN THE FRIST LINE //
	if (Copy_u8Xpos == 0)
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d102      	bne.n	8001278 <CLCD_voidGoToXY+0x1c>
	{
		Local_u8Address = Copy_u8Ypos;
 8001272:	79bb      	ldrb	r3, [r7, #6]
 8001274:	73fb      	strb	r3, [r7, #15]
 8001276:	e005      	b.n	8001284 <CLCD_voidGoToXY+0x28>
	}

	//LOCATION IN THE SECOND LINE //
	else if(Copy_u8Xpos == 1)
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d102      	bne.n	8001284 <CLCD_voidGoToXY+0x28>
	{
		Local_u8Address = Copy_u8Ypos + 0X40;
 800127e:	79bb      	ldrb	r3, [r7, #6]
 8001280:	3340      	adds	r3, #64	; 0x40
 8001282:	73fb      	strb	r3, [r7, #15]
	}

	Local_u8Address |= 0X80;
 8001284:	7bfb      	ldrb	r3, [r7, #15]
 8001286:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800128a:	73fb      	strb	r3, [r7, #15]

	DataPins.Pins = Local_u8Address >> 4;
 800128c:	7bfb      	ldrb	r3, [r7, #15]
 800128e:	091b      	lsrs	r3, r3, #4
 8001290:	b2db      	uxtb	r3, r3
 8001292:	f003 030f 	and.w	r3, r3, #15
 8001296:	b2da      	uxtb	r2, r3
 8001298:	7b3b      	ldrb	r3, [r7, #12]
 800129a:	f362 0303 	bfi	r3, r2, #0, #4
 800129e:	733b      	strb	r3, [r7, #12]
	CLCD_voidSendCommand(DataPins);
 80012a0:	7b38      	ldrb	r0, [r7, #12]
 80012a2:	f7ff feaf 	bl	8001004 <CLCD_voidSendCommand>

	DataPins.Pins = Local_u8Address;
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
 80012a8:	f003 030f 	and.w	r3, r3, #15
 80012ac:	b2da      	uxtb	r2, r3
 80012ae:	7b3b      	ldrb	r3, [r7, #12]
 80012b0:	f362 0303 	bfi	r3, r2, #0, #4
 80012b4:	733b      	strb	r3, [r7, #12]
	CLCD_voidSendCommand(DataPins);
 80012b6:	7b38      	ldrb	r0, [r7, #12]
 80012b8:	f7ff fea4 	bl	8001004 <CLCD_voidSendCommand>

	//SET DDRAM ADDRESS COMMAND //
	//CLCD_voidSendCommand(Local_u8Address|0X80);

	DELAY_MS(5);
 80012bc:	2005      	movs	r0, #5
 80012be:	f005 fcaf 	bl	8006c20 <vTaskDelay>

}
 80012c2:	bf00      	nop
 80012c4:	3710      	adds	r7, #16
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
	...

080012cc <Task_controlCar>:
		taskEXIT_CRITICAL();
	}

}

void Task_controlCar(void *parameters) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]

	uint8_t Local_u8Received_data = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	73fb      	strb	r3, [r7, #15]

	TickType_t xLastWakeTime;

	xLastWakeTime = xTaskGetTickCount();
 80012d8:	f005 fdea 	bl	8006eb0 <xTaskGetTickCount>
 80012dc:	4603      	mov	r3, r0
 80012de:	60bb      	str	r3, [r7, #8]

	while (1) {
		Local_u8Received_data = 0;
 80012e0:	2300      	movs	r3, #0
 80012e2:	73fb      	strb	r3, [r7, #15]

		HAL_UART_Receive_IT(&huart4, &Local_u8Received_data, 1);
 80012e4:	f107 030f 	add.w	r3, r7, #15
 80012e8:	2201      	movs	r2, #1
 80012ea:	4619      	mov	r1, r3
 80012ec:	4829      	ldr	r0, [pc, #164]	; (8001394 <Task_controlCar+0xc8>)
 80012ee:	f004 f8bc 	bl	800546a <HAL_UART_Receive_IT>

		vTaskDelayUntil(&xLastWakeTime, 100 / portTICK_RATE_MS);
 80012f2:	f107 0308 	add.w	r3, r7, #8
 80012f6:	2164      	movs	r1, #100	; 0x64
 80012f8:	4618      	mov	r0, r3
 80012fa:	f005 fc13 	bl	8006b24 <vTaskDelayUntil>

		if (Local_u8Received_data != 'f' && Local_u8Received_data != 'b'
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	2b66      	cmp	r3, #102	; 0x66
 8001302:	d021      	beq.n	8001348 <Task_controlCar+0x7c>
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	2b62      	cmp	r3, #98	; 0x62
 8001308:	d01e      	beq.n	8001348 <Task_controlCar+0x7c>
				&& Local_u8Received_data != 'l' && Local_u8Received_data != 'r'
 800130a:	7bfb      	ldrb	r3, [r7, #15]
 800130c:	2b6c      	cmp	r3, #108	; 0x6c
 800130e:	d01b      	beq.n	8001348 <Task_controlCar+0x7c>
 8001310:	7bfb      	ldrb	r3, [r7, #15]
 8001312:	2b72      	cmp	r3, #114	; 0x72
 8001314:	d018      	beq.n	8001348 <Task_controlCar+0x7c>
				&& Local_u8Received_data != 's') {
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	2b73      	cmp	r3, #115	; 0x73
 800131a:	d015      	beq.n	8001348 <Task_controlCar+0x7c>
			/* Decrease The Speed Gradually */
			if ((TIM3->CCR1) >= 10) {
 800131c:	4b1e      	ldr	r3, [pc, #120]	; (8001398 <Task_controlCar+0xcc>)
 800131e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001320:	2b09      	cmp	r3, #9
 8001322:	d90a      	bls.n	800133a <Task_controlCar+0x6e>
				TIM3->CCR1 -= 1;
 8001324:	4b1c      	ldr	r3, [pc, #112]	; (8001398 <Task_controlCar+0xcc>)
 8001326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001328:	4a1b      	ldr	r2, [pc, #108]	; (8001398 <Task_controlCar+0xcc>)
 800132a:	3b01      	subs	r3, #1
 800132c:	6353      	str	r3, [r2, #52]	; 0x34
				TIM12->CCR1 -= 1;
 800132e:	4b1b      	ldr	r3, [pc, #108]	; (800139c <Task_controlCar+0xd0>)
 8001330:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001332:	4a1a      	ldr	r2, [pc, #104]	; (800139c <Task_controlCar+0xd0>)
 8001334:	3b01      	subs	r3, #1
 8001336:	6353      	str	r3, [r2, #52]	; 0x34
			if ((TIM3->CCR1) >= 10) {
 8001338:	e02b      	b.n	8001392 <Task_controlCar+0xc6>
			}
			/* Stop The RC Car */
			else {
				TIM3->CCR1 = 0;
 800133a:	4b17      	ldr	r3, [pc, #92]	; (8001398 <Task_controlCar+0xcc>)
 800133c:	2200      	movs	r2, #0
 800133e:	635a      	str	r2, [r3, #52]	; 0x34
				TIM12->CCR1 = 0;
 8001340:	4b16      	ldr	r3, [pc, #88]	; (800139c <Task_controlCar+0xd0>)
 8001342:	2200      	movs	r2, #0
 8001344:	635a      	str	r2, [r3, #52]	; 0x34
			if ((TIM3->CCR1) >= 10) {
 8001346:	e024      	b.n	8001392 <Task_controlCar+0xc6>
			}
		} else {

			/* Return To The Normal Speed */
			TIM3->CCR1 = 75;
 8001348:	4b13      	ldr	r3, [pc, #76]	; (8001398 <Task_controlCar+0xcc>)
 800134a:	224b      	movs	r2, #75	; 0x4b
 800134c:	635a      	str	r2, [r3, #52]	; 0x34
			TIM12->CCR1 = 75;
 800134e:	4b13      	ldr	r3, [pc, #76]	; (800139c <Task_controlCar+0xd0>)
 8001350:	224b      	movs	r2, #75	; 0x4b
 8001352:	635a      	str	r2, [r3, #52]	; 0x34

			/* Direction Change According To The Received Direction */
			if (Local_u8Received_data == 'f')
 8001354:	7bfb      	ldrb	r3, [r7, #15]
 8001356:	2b66      	cmp	r3, #102	; 0x66
 8001358:	d102      	bne.n	8001360 <Task_controlCar+0x94>
				HAL_CAR_CTRL_voidForward();
 800135a:	f7ff fdc7 	bl	8000eec <HAL_CAR_CTRL_voidForward>
 800135e:	e7bf      	b.n	80012e0 <Task_controlCar+0x14>
			else if (Local_u8Received_data == 'b')
 8001360:	7bfb      	ldrb	r3, [r7, #15]
 8001362:	2b62      	cmp	r3, #98	; 0x62
 8001364:	d102      	bne.n	800136c <Task_controlCar+0xa0>
				HAL_CAR_CTRL_voidBackward();
 8001366:	f7ff fddd 	bl	8000f24 <HAL_CAR_CTRL_voidBackward>
 800136a:	e7b9      	b.n	80012e0 <Task_controlCar+0x14>
			else if (Local_u8Received_data == 'l')
 800136c:	7bfb      	ldrb	r3, [r7, #15]
 800136e:	2b6c      	cmp	r3, #108	; 0x6c
 8001370:	d102      	bne.n	8001378 <Task_controlCar+0xac>
				HAL_CAR_CTRL_voidRight();
 8001372:	f7ff fdf3 	bl	8000f5c <HAL_CAR_CTRL_voidRight>
 8001376:	e7b3      	b.n	80012e0 <Task_controlCar+0x14>
			else if (Local_u8Received_data == 'r')
 8001378:	7bfb      	ldrb	r3, [r7, #15]
 800137a:	2b72      	cmp	r3, #114	; 0x72
 800137c:	d102      	bne.n	8001384 <Task_controlCar+0xb8>
				HAL_CAR_CTRL_voidLeft();
 800137e:	f7ff fe09 	bl	8000f94 <HAL_CAR_CTRL_voidLeft>
 8001382:	e7ad      	b.n	80012e0 <Task_controlCar+0x14>
			else if (Local_u8Received_data == 's') {
 8001384:	7bfb      	ldrb	r3, [r7, #15]
 8001386:	2b73      	cmp	r3, #115	; 0x73
 8001388:	d1aa      	bne.n	80012e0 <Task_controlCar+0x14>
				HAL_CAR_CTRL_voidStop();
 800138a:	f7ff fe1f 	bl	8000fcc <HAL_CAR_CTRL_voidStop>
				CLCD_voidDisplayClear();
 800138e:	f7ff ff19 	bl	80011c4 <CLCD_voidDisplayClear>
		Local_u8Received_data = 0;
 8001392:	e7a5      	b.n	80012e0 <Task_controlCar+0x14>
 8001394:	20000588 	.word	0x20000588
 8001398:	40000400 	.word	0x40000400
 800139c:	40001800 	.word	0x40001800

080013a0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	4a07      	ldr	r2, [pc, #28]	; (80013cc <vApplicationGetIdleTaskMemory+0x2c>)
 80013b0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	4a06      	ldr	r2, [pc, #24]	; (80013d0 <vApplicationGetIdleTaskMemory+0x30>)
 80013b6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2280      	movs	r2, #128	; 0x80
 80013bc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80013be:	bf00      	nop
 80013c0:	3714      	adds	r7, #20
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	200001fc 	.word	0x200001fc
 80013d0:	200002b0 	.word	0x200002b0

080013d4 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	db0c      	blt.n	8001400 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	f003 021f 	and.w	r2, r3, #31
 80013ec:	4907      	ldr	r1, [pc, #28]	; (800140c <__NVIC_ClearPendingIRQ+0x38>)
 80013ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f2:	095b      	lsrs	r3, r3, #5
 80013f4:	2001      	movs	r0, #1
 80013f6:	fa00 f202 	lsl.w	r2, r0, r2
 80013fa:	3360      	adds	r3, #96	; 0x60
 80013fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001400:	bf00      	nop
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	e000e100 	.word	0xe000e100

08001410 <HAL_UART_RxCpltCallback>:
extern uint8_t icFlag;
extern uint32_t edge1Time;
extern uint32_t edge2Time;
extern uint8_t edgeNumber;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8001418:	2300      	movs	r3, #0
 800141a:	60fb      	str	r3, [r7, #12]

	if (huart->Instance == UART5) {
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a10      	ldr	r2, [pc, #64]	; (8001464 <HAL_UART_RxCpltCallback+0x54>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d01a      	beq.n	800145c <HAL_UART_RxCpltCallback+0x4c>

		xSemaphoreGiveFromISR(touchScreen_semaphore, &xHigherPriorityTaskWoken);

		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
#endif
	} else if (huart->Instance == USART1) {
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a0f      	ldr	r2, [pc, #60]	; (8001468 <HAL_UART_RxCpltCallback+0x58>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d115      	bne.n	800145c <HAL_UART_RxCpltCallback+0x4c>
		NVIC_ClearPendingIRQ(USART1_IRQn);
 8001430:	2025      	movs	r0, #37	; 0x25
 8001432:	f7ff ffcf 	bl	80013d4 <__NVIC_ClearPendingIRQ>

		xSemaphoreGiveFromISR(receive_message_semaphore,
 8001436:	4b0d      	ldr	r3, [pc, #52]	; (800146c <HAL_UART_RxCpltCallback+0x5c>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f107 020c 	add.w	r2, r7, #12
 800143e:	4611      	mov	r1, r2
 8001440:	4618      	mov	r0, r3
 8001442:	f005 f8a8 	bl	8006596 <xQueueGiveFromISR>
				&xHigherPriorityTaskWoken);

		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d007      	beq.n	800145c <HAL_UART_RxCpltCallback+0x4c>
 800144c:	4b08      	ldr	r3, [pc, #32]	; (8001470 <HAL_UART_RxCpltCallback+0x60>)
 800144e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	f3bf 8f4f 	dsb	sy
 8001458:	f3bf 8f6f 	isb	sy
	}
}
 800145c:	bf00      	nop
 800145e:	3710      	adds	r7, #16
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40005000 	.word	0x40005000
 8001468:	40011000 	.word	0x40011000
 800146c:	200007bc 	.word	0x200007bc
 8001470:	e000ed04 	.word	0xe000ed04

08001474 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a09      	ldr	r2, [pc, #36]	; (80014a8 <HAL_UART_TxCpltCallback+0x34>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d10c      	bne.n	80014a0 <HAL_UART_TxCpltCallback+0x2c>
		portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8001486:	2300      	movs	r3, #0
 8001488:	60fb      	str	r3, [r7, #12]
		NVIC_ClearPendingIRQ(USART1_IRQn);
 800148a:	2025      	movs	r0, #37	; 0x25
 800148c:	f7ff ffa2 	bl	80013d4 <__NVIC_ClearPendingIRQ>
		xSemaphoreGiveFromISR(send_message_semaphore,
 8001490:	4b06      	ldr	r3, [pc, #24]	; (80014ac <HAL_UART_TxCpltCallback+0x38>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f107 020c 	add.w	r2, r7, #12
 8001498:	4611      	mov	r1, r2
 800149a:	4618      	mov	r0, r3
 800149c:	f005 f87b 	bl	8006596 <xQueueGiveFromISR>
				&xHigherPriorityTaskWoken);
	}
}
 80014a0:	bf00      	nop
 80014a2:	3710      	adds	r7, #16
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40011000 	.word	0x40011000
 80014ac:	200007b8 	.word	0x200007b8

080014b0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_0) {
 80014ba:	88fb      	ldrh	r3, [r7, #6]
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d106      	bne.n	80014ce <HAL_GPIO_EXTI_Callback+0x1e>
		Global_u16SlitCount++;
 80014c0:	4b06      	ldr	r3, [pc, #24]	; (80014dc <HAL_GPIO_EXTI_Callback+0x2c>)
 80014c2:	881b      	ldrh	r3, [r3, #0]
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	3301      	adds	r3, #1
 80014c8:	b29a      	uxth	r2, r3
 80014ca:	4b04      	ldr	r3, [pc, #16]	; (80014dc <HAL_GPIO_EXTI_Callback+0x2c>)
 80014cc:	801a      	strh	r2, [r3, #0]
	}
}
 80014ce:	bf00      	nop
 80014d0:	370c      	adds	r7, #12
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	200007c0 	.word	0x200007c0

080014e0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
	if (edgeNumber == 0) {
 80014e8:	4b11      	ldr	r3, [pc, #68]	; (8001530 <HAL_TIM_IC_CaptureCallback+0x50>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d10a      	bne.n	8001506 <HAL_TIM_IC_CaptureCallback+0x26>
		edge1Time = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80014f0:	2100      	movs	r1, #0
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f003 fa36 	bl	8004964 <HAL_TIM_ReadCapturedValue>
 80014f8:	4603      	mov	r3, r0
 80014fa:	4a0e      	ldr	r2, [pc, #56]	; (8001534 <HAL_TIM_IC_CaptureCallback+0x54>)
 80014fc:	6013      	str	r3, [r2, #0]
		edgeNumber = 1;
 80014fe:	4b0c      	ldr	r3, [pc, #48]	; (8001530 <HAL_TIM_IC_CaptureCallback+0x50>)
 8001500:	2201      	movs	r2, #1
 8001502:	701a      	strb	r2, [r3, #0]
	} else if (edgeNumber == 1) {
		edge2Time = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
		edgeNumber = 0;
		icFlag = 1;
	}
}
 8001504:	e010      	b.n	8001528 <HAL_TIM_IC_CaptureCallback+0x48>
	} else if (edgeNumber == 1) {
 8001506:	4b0a      	ldr	r3, [pc, #40]	; (8001530 <HAL_TIM_IC_CaptureCallback+0x50>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	2b01      	cmp	r3, #1
 800150c:	d10c      	bne.n	8001528 <HAL_TIM_IC_CaptureCallback+0x48>
		edge2Time = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800150e:	2100      	movs	r1, #0
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f003 fa27 	bl	8004964 <HAL_TIM_ReadCapturedValue>
 8001516:	4603      	mov	r3, r0
 8001518:	4a07      	ldr	r2, [pc, #28]	; (8001538 <HAL_TIM_IC_CaptureCallback+0x58>)
 800151a:	6013      	str	r3, [r2, #0]
		edgeNumber = 0;
 800151c:	4b04      	ldr	r3, [pc, #16]	; (8001530 <HAL_TIM_IC_CaptureCallback+0x50>)
 800151e:	2200      	movs	r2, #0
 8001520:	701a      	strb	r2, [r3, #0]
		icFlag = 1;
 8001522:	4b06      	ldr	r3, [pc, #24]	; (800153c <HAL_TIM_IC_CaptureCallback+0x5c>)
 8001524:	2201      	movs	r2, #1
 8001526:	701a      	strb	r2, [r3, #0]
}
 8001528:	bf00      	nop
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	200007c3 	.word	0x200007c3
 8001534:	200007c4 	.word	0x200007c4
 8001538:	200007c8 	.word	0x200007c8
 800153c:	200007c2 	.word	0x200007c2

08001540 <Task_initialization>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Task_initialization(void *parameters) {
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af02      	add	r7, sp, #8
 8001546:	6078      	str	r0, [r7, #4]

	send_message_semaphore = xSemaphoreCreateBinary();
 8001548:	2203      	movs	r2, #3
 800154a:	2100      	movs	r1, #0
 800154c:	2001      	movs	r0, #1
 800154e:	f004 ffc9 	bl	80064e4 <xQueueGenericCreate>
 8001552:	4603      	mov	r3, r0
 8001554:	4a15      	ldr	r2, [pc, #84]	; (80015ac <Task_initialization+0x6c>)
 8001556:	6013      	str	r3, [r2, #0]
	receive_message_semaphore = xSemaphoreCreateBinary();
 8001558:	2203      	movs	r2, #3
 800155a:	2100      	movs	r1, #0
 800155c:	2001      	movs	r0, #1
 800155e:	f004 ffc1 	bl	80064e4 <xQueueGenericCreate>
 8001562:	4603      	mov	r3, r0
 8001564:	4a12      	ldr	r2, [pc, #72]	; (80015b0 <Task_initialization+0x70>)
 8001566:	6013      	str	r3, [r2, #0]
	//touchScreen_semaphore = xSemaphoreCreateBinary();
	//car_control_semaphore = xSemaphoreCreateBinary();

	CLCD_voidInit();
 8001568:	f7ff fdf0 	bl	800114c <CLCD_voidInit>
	CLCD_voidGoToXY(0, 0);
 800156c:	2100      	movs	r1, #0
 800156e:	2000      	movs	r0, #0
 8001570:	f7ff fe74 	bl	800125c <CLCD_voidGoToXY>
	CLCD_voidSendString("WELCOME TO V2X");
 8001574:	480f      	ldr	r0, [pc, #60]	; (80015b4 <Task_initialization+0x74>)
 8001576:	f7ff fe3e 	bl	80011f6 <CLCD_voidSendString>
	CLCD_voidGoToXY(1, 2);
 800157a:	2102      	movs	r1, #2
 800157c:	2001      	movs	r0, #1
 800157e:	f7ff fe6d 	bl	800125c <CLCD_voidGoToXY>
	CLCD_voidSendString("GP: 2023");
 8001582:	480d      	ldr	r0, [pc, #52]	; (80015b8 <Task_initialization+0x78>)
 8001584:	f7ff fe37 	bl	80011f6 <CLCD_voidSendString>
	NULL);

	xTaskCreate(&Task_directionOfCar, "Car_direction", 240, NULL, 5,
	NULL);
#endif
	xTaskCreate(&Task_controlCar, "Car_Control", 240, NULL, 7,
 8001588:	2300      	movs	r3, #0
 800158a:	9301      	str	r3, [sp, #4]
 800158c:	2307      	movs	r3, #7
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	2300      	movs	r3, #0
 8001592:	22f0      	movs	r2, #240	; 0xf0
 8001594:	4909      	ldr	r1, [pc, #36]	; (80015bc <Task_initialization+0x7c>)
 8001596:	480a      	ldr	r0, [pc, #40]	; (80015c0 <Task_initialization+0x80>)
 8001598:	f005 f8e7 	bl	800676a <xTaskCreate>
#if 0
	xTaskCreate(&Task_touchScreen, "Touch_Screen", 240, NULL, 1,
	NULL);
#endif

	vTaskDelete(NULL);
 800159c:	2000      	movs	r0, #0
 800159e:	f005 fa31 	bl	8006a04 <vTaskDelete>
}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	200007b8 	.word	0x200007b8
 80015b0:	200007bc 	.word	0x200007bc
 80015b4:	0800a880 	.word	0x0800a880
 80015b8:	0800a890 	.word	0x0800a890
 80015bc:	0800a89c 	.word	0x0800a89c
 80015c0:	080012cd 	.word	0x080012cd

080015c4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80015ca:	f000 ffd5 	bl	8002578 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80015ce:	f000 f82f 	bl	8001630 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80015d2:	f000 facd 	bl	8001b70 <MX_GPIO_Init>
	MX_DMA_Init();
 80015d6:	f000 fa8d 	bl	8001af4 <MX_DMA_Init>
	MX_USART1_UART_Init();
 80015da:	f000 fa37 	bl	8001a4c <MX_USART1_UART_Init>
	MX_TIM3_Init();
 80015de:	f000 f899 	bl	8001714 <MX_TIM3_Init>
	MX_TIM4_Init();
 80015e2:	f000 f90d 	bl	8001800 <MX_TIM4_Init>
	MX_TIM12_Init();
 80015e6:	f000 f97b 	bl	80018e0 <MX_TIM12_Init>
	MX_UART4_Init();
 80015ea:	f000 f9db 	bl	80019a4 <MX_UART4_Init>
	MX_UART5_Init();
 80015ee:	f000 fa03 	bl	80019f8 <MX_UART5_Init>
	MX_USART3_UART_Init();
 80015f2:	f000 fa55 	bl	8001aa0 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80015f6:	2100      	movs	r1, #0
 80015f8:	4809      	ldr	r0, [pc, #36]	; (8001620 <main+0x5c>)
 80015fa:	f002 fd63 	bl	80040c4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 80015fe:	2100      	movs	r1, #0
 8001600:	4808      	ldr	r0, [pc, #32]	; (8001624 <main+0x60>)
 8001602:	f002 fd5f 	bl	80040c4 <HAL_TIM_PWM_Start>
	/* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* USER CODE BEGIN RTOS_THREADS */
	xTaskCreate(&Task_initialization, "Initialization", 240, NULL, 8,
 8001606:	2300      	movs	r3, #0
 8001608:	9301      	str	r3, [sp, #4]
 800160a:	2308      	movs	r3, #8
 800160c:	9300      	str	r3, [sp, #0]
 800160e:	2300      	movs	r3, #0
 8001610:	22f0      	movs	r2, #240	; 0xf0
 8001612:	4905      	ldr	r1, [pc, #20]	; (8001628 <main+0x64>)
 8001614:	4805      	ldr	r0, [pc, #20]	; (800162c <main+0x68>)
 8001616:	f005 f8a8 	bl	800676a <xTaskCreate>
	NULL);
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	vTaskStartScheduler();
 800161a:	f005 fb35 	bl	8006c88 <vTaskStartScheduler>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 800161e:	e7fe      	b.n	800161e <main+0x5a>
 8001620:	200004b0 	.word	0x200004b0
 8001624:	20000540 	.word	0x20000540
 8001628:	0800a8a8 	.word	0x0800a8a8
 800162c:	08001541 	.word	0x08001541

08001630 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001630:	b580      	push	{r7, lr}
 8001632:	b094      	sub	sp, #80	; 0x50
 8001634:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001636:	f107 031c 	add.w	r3, r7, #28
 800163a:	2234      	movs	r2, #52	; 0x34
 800163c:	2100      	movs	r1, #0
 800163e:	4618      	mov	r0, r3
 8001640:	f006 fc8d 	bl	8007f5e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001644:	f107 0308 	add.w	r3, r7, #8
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	605a      	str	r2, [r3, #4]
 800164e:	609a      	str	r2, [r3, #8]
 8001650:	60da      	str	r2, [r3, #12]
 8001652:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001654:	2300      	movs	r3, #0
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	4b2c      	ldr	r3, [pc, #176]	; (800170c <SystemClock_Config+0xdc>)
 800165a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165c:	4a2b      	ldr	r2, [pc, #172]	; (800170c <SystemClock_Config+0xdc>)
 800165e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001662:	6413      	str	r3, [r2, #64]	; 0x40
 8001664:	4b29      	ldr	r3, [pc, #164]	; (800170c <SystemClock_Config+0xdc>)
 8001666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001668:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001670:	2300      	movs	r3, #0
 8001672:	603b      	str	r3, [r7, #0]
 8001674:	4b26      	ldr	r3, [pc, #152]	; (8001710 <SystemClock_Config+0xe0>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a25      	ldr	r2, [pc, #148]	; (8001710 <SystemClock_Config+0xe0>)
 800167a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800167e:	6013      	str	r3, [r2, #0]
 8001680:	4b23      	ldr	r3, [pc, #140]	; (8001710 <SystemClock_Config+0xe0>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001688:	603b      	str	r3, [r7, #0]
 800168a:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800168c:	2302      	movs	r3, #2
 800168e:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001690:	2301      	movs	r3, #1
 8001692:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001694:	2310      	movs	r3, #16
 8001696:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001698:	2302      	movs	r3, #2
 800169a:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800169c:	2300      	movs	r3, #0
 800169e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 8;
 80016a0:	2308      	movs	r3, #8
 80016a2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 180;
 80016a4:	23b4      	movs	r3, #180	; 0xb4
 80016a6:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016a8:	2302      	movs	r3, #2
 80016aa:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 80016ac:	2302      	movs	r3, #2
 80016ae:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 80016b0:	2302      	movs	r3, #2
 80016b2:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80016b4:	f107 031c 	add.w	r3, r7, #28
 80016b8:	4618      	mov	r0, r3
 80016ba:	f002 f9bd 	bl	8003a38 <HAL_RCC_OscConfig>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <SystemClock_Config+0x98>
		Error_Handler();
 80016c4:	f000 faf8 	bl	8001cb8 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 80016c8:	f001 fe1c 	bl	8003304 <HAL_PWREx_EnableOverDrive>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <SystemClock_Config+0xa6>
		Error_Handler();
 80016d2:	f000 faf1 	bl	8001cb8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80016d6:	230f      	movs	r3, #15
 80016d8:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016da:	2302      	movs	r3, #2
 80016dc:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016de:	2300      	movs	r3, #0
 80016e0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016e2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016e6:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016ec:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80016ee:	f107 0308 	add.w	r3, r7, #8
 80016f2:	2105      	movs	r1, #5
 80016f4:	4618      	mov	r0, r3
 80016f6:	f001 fe55 	bl	80033a4 <HAL_RCC_ClockConfig>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <SystemClock_Config+0xd4>
		Error_Handler();
 8001700:	f000 fada 	bl	8001cb8 <Error_Handler>
	}
}
 8001704:	bf00      	nop
 8001706:	3750      	adds	r7, #80	; 0x50
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40023800 	.word	0x40023800
 8001710:	40007000 	.word	0x40007000

08001714 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001714:	b580      	push	{r7, lr}
 8001716:	b08e      	sub	sp, #56	; 0x38
 8001718:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800171a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	605a      	str	r2, [r3, #4]
 8001724:	609a      	str	r2, [r3, #8]
 8001726:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001728:	f107 0320 	add.w	r3, r7, #32
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001732:	1d3b      	adds	r3, r7, #4
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]
 800173e:	611a      	str	r2, [r3, #16]
 8001740:	615a      	str	r2, [r3, #20]
 8001742:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001744:	4b2c      	ldr	r3, [pc, #176]	; (80017f8 <MX_TIM3_Init+0xe4>)
 8001746:	4a2d      	ldr	r2, [pc, #180]	; (80017fc <MX_TIM3_Init+0xe8>)
 8001748:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 89;
 800174a:	4b2b      	ldr	r3, [pc, #172]	; (80017f8 <MX_TIM3_Init+0xe4>)
 800174c:	2259      	movs	r2, #89	; 0x59
 800174e:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001750:	4b29      	ldr	r3, [pc, #164]	; (80017f8 <MX_TIM3_Init+0xe4>)
 8001752:	2200      	movs	r2, #0
 8001754:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 99;
 8001756:	4b28      	ldr	r3, [pc, #160]	; (80017f8 <MX_TIM3_Init+0xe4>)
 8001758:	2263      	movs	r2, #99	; 0x63
 800175a:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800175c:	4b26      	ldr	r3, [pc, #152]	; (80017f8 <MX_TIM3_Init+0xe4>)
 800175e:	2200      	movs	r2, #0
 8001760:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001762:	4b25      	ldr	r3, [pc, #148]	; (80017f8 <MX_TIM3_Init+0xe4>)
 8001764:	2200      	movs	r2, #0
 8001766:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001768:	4823      	ldr	r0, [pc, #140]	; (80017f8 <MX_TIM3_Init+0xe4>)
 800176a:	f002 fc03 	bl	8003f74 <HAL_TIM_Base_Init>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_TIM3_Init+0x64>
		Error_Handler();
 8001774:	f000 faa0 	bl	8001cb8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001778:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800177c:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 800177e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001782:	4619      	mov	r1, r3
 8001784:	481c      	ldr	r0, [pc, #112]	; (80017f8 <MX_TIM3_Init+0xe4>)
 8001786:	f003 f825 	bl	80047d4 <HAL_TIM_ConfigClockSource>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <MX_TIM3_Init+0x80>
		Error_Handler();
 8001790:	f000 fa92 	bl	8001cb8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8001794:	4818      	ldr	r0, [pc, #96]	; (80017f8 <MX_TIM3_Init+0xe4>)
 8001796:	f002 fc3c 	bl	8004012 <HAL_TIM_PWM_Init>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_TIM3_Init+0x90>
		Error_Handler();
 80017a0:	f000 fa8a 	bl	8001cb8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017a4:	2300      	movs	r3, #0
 80017a6:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017a8:	2300      	movs	r3, #0
 80017aa:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80017ac:	f107 0320 	add.w	r3, r7, #32
 80017b0:	4619      	mov	r1, r3
 80017b2:	4811      	ldr	r0, [pc, #68]	; (80017f8 <MX_TIM3_Init+0xe4>)
 80017b4:	f003 fd7c 	bl	80052b0 <HAL_TIMEx_MasterConfigSynchronization>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <MX_TIM3_Init+0xae>
			!= HAL_OK) {
		Error_Handler();
 80017be:	f000 fa7b 	bl	8001cb8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017c2:	2360      	movs	r3, #96	; 0x60
 80017c4:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 80017c6:	2300      	movs	r3, #0
 80017c8:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017ca:	2300      	movs	r3, #0
 80017cc:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	2200      	movs	r2, #0
 80017d6:	4619      	mov	r1, r3
 80017d8:	4807      	ldr	r0, [pc, #28]	; (80017f8 <MX_TIM3_Init+0xe4>)
 80017da:	f002 ff39 	bl	8004650 <HAL_TIM_PWM_ConfigChannel>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <MX_TIM3_Init+0xd4>
			!= HAL_OK) {
		Error_Handler();
 80017e4:	f000 fa68 	bl	8001cb8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 80017e8:	4803      	ldr	r0, [pc, #12]	; (80017f8 <MX_TIM3_Init+0xe4>)
 80017ea:	f000 fb13 	bl	8001e14 <HAL_TIM_MspPostInit>

}
 80017ee:	bf00      	nop
 80017f0:	3738      	adds	r7, #56	; 0x38
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	200004b0 	.word	0x200004b0
 80017fc:	40000400 	.word	0x40000400

08001800 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8001800:	b580      	push	{r7, lr}
 8001802:	b08a      	sub	sp, #40	; 0x28
 8001804:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001806:	f107 0318 	add.w	r3, r7, #24
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	605a      	str	r2, [r3, #4]
 8001810:	609a      	str	r2, [r3, #8]
 8001812:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001814:	f107 0310 	add.w	r3, r7, #16
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 800181e:	463b      	mov	r3, r7
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	605a      	str	r2, [r3, #4]
 8001826:	609a      	str	r2, [r3, #8]
 8001828:	60da      	str	r2, [r3, #12]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 800182a:	4b2b      	ldr	r3, [pc, #172]	; (80018d8 <MX_TIM4_Init+0xd8>)
 800182c:	4a2b      	ldr	r2, [pc, #172]	; (80018dc <MX_TIM4_Init+0xdc>)
 800182e:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 89;
 8001830:	4b29      	ldr	r3, [pc, #164]	; (80018d8 <MX_TIM4_Init+0xd8>)
 8001832:	2259      	movs	r2, #89	; 0x59
 8001834:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001836:	4b28      	ldr	r3, [pc, #160]	; (80018d8 <MX_TIM4_Init+0xd8>)
 8001838:	2200      	movs	r2, #0
 800183a:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 65535;
 800183c:	4b26      	ldr	r3, [pc, #152]	; (80018d8 <MX_TIM4_Init+0xd8>)
 800183e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001842:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001844:	4b24      	ldr	r3, [pc, #144]	; (80018d8 <MX_TIM4_Init+0xd8>)
 8001846:	2200      	movs	r2, #0
 8001848:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800184a:	4b23      	ldr	r3, [pc, #140]	; (80018d8 <MX_TIM4_Init+0xd8>)
 800184c:	2200      	movs	r2, #0
 800184e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8001850:	4821      	ldr	r0, [pc, #132]	; (80018d8 <MX_TIM4_Init+0xd8>)
 8001852:	f002 fb8f 	bl	8003f74 <HAL_TIM_Base_Init>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_TIM4_Init+0x60>
		Error_Handler();
 800185c:	f000 fa2c 	bl	8001cb8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001860:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001864:	61bb      	str	r3, [r7, #24]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8001866:	f107 0318 	add.w	r3, r7, #24
 800186a:	4619      	mov	r1, r3
 800186c:	481a      	ldr	r0, [pc, #104]	; (80018d8 <MX_TIM4_Init+0xd8>)
 800186e:	f002 ffb1 	bl	80047d4 <HAL_TIM_ConfigClockSource>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_TIM4_Init+0x7c>
		Error_Handler();
 8001878:	f000 fa1e 	bl	8001cb8 <Error_Handler>
	}
	if (HAL_TIM_IC_Init(&htim4) != HAL_OK) {
 800187c:	4816      	ldr	r0, [pc, #88]	; (80018d8 <MX_TIM4_Init+0xd8>)
 800187e:	f002 fce9 	bl	8004254 <HAL_TIM_IC_Init>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_TIM4_Init+0x8c>
		Error_Handler();
 8001888:	f000 fa16 	bl	8001cb8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800188c:	2300      	movs	r3, #0
 800188e:	613b      	str	r3, [r7, #16]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001890:	2300      	movs	r3, #0
 8001892:	617b      	str	r3, [r7, #20]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8001894:	f107 0310 	add.w	r3, r7, #16
 8001898:	4619      	mov	r1, r3
 800189a:	480f      	ldr	r0, [pc, #60]	; (80018d8 <MX_TIM4_Init+0xd8>)
 800189c:	f003 fd08 	bl	80052b0 <HAL_TIMEx_MasterConfigSynchronization>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_TIM4_Init+0xaa>
			!= HAL_OK) {
		Error_Handler();
 80018a6:	f000 fa07 	bl	8001cb8 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80018aa:	230a      	movs	r3, #10
 80018ac:	603b      	str	r3, [r7, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80018ae:	2301      	movs	r3, #1
 80018b0:	607b      	str	r3, [r7, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80018b2:	2300      	movs	r3, #0
 80018b4:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICFilter = 4;
 80018b6:	2304      	movs	r3, #4
 80018b8:	60fb      	str	r3, [r7, #12]
	if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 80018ba:	463b      	mov	r3, r7
 80018bc:	2200      	movs	r2, #0
 80018be:	4619      	mov	r1, r3
 80018c0:	4805      	ldr	r0, [pc, #20]	; (80018d8 <MX_TIM4_Init+0xd8>)
 80018c2:	f002 fe28 	bl	8004516 <HAL_TIM_IC_ConfigChannel>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <MX_TIM4_Init+0xd0>
		Error_Handler();
 80018cc:	f000 f9f4 	bl	8001cb8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 80018d0:	bf00      	nop
 80018d2:	3728      	adds	r7, #40	; 0x28
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	200004f8 	.word	0x200004f8
 80018dc:	40000800 	.word	0x40000800

080018e0 <MX_TIM12_Init>:
/**
 * @brief TIM12 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM12_Init(void) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08c      	sub	sp, #48	; 0x30
 80018e4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM12_Init 0 */

	/* USER CODE END TIM12_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80018e6:	f107 0320 	add.w	r3, r7, #32
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	609a      	str	r2, [r3, #8]
 80018f2:	60da      	str	r2, [r3, #12]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80018f4:	1d3b      	adds	r3, r7, #4
 80018f6:	2200      	movs	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]
 80018fa:	605a      	str	r2, [r3, #4]
 80018fc:	609a      	str	r2, [r3, #8]
 80018fe:	60da      	str	r2, [r3, #12]
 8001900:	611a      	str	r2, [r3, #16]
 8001902:	615a      	str	r2, [r3, #20]
 8001904:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM12_Init 1 */

	/* USER CODE END TIM12_Init 1 */
	htim12.Instance = TIM12;
 8001906:	4b25      	ldr	r3, [pc, #148]	; (800199c <MX_TIM12_Init+0xbc>)
 8001908:	4a25      	ldr	r2, [pc, #148]	; (80019a0 <MX_TIM12_Init+0xc0>)
 800190a:	601a      	str	r2, [r3, #0]
	htim12.Init.Prescaler = 89;
 800190c:	4b23      	ldr	r3, [pc, #140]	; (800199c <MX_TIM12_Init+0xbc>)
 800190e:	2259      	movs	r2, #89	; 0x59
 8001910:	605a      	str	r2, [r3, #4]
	htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001912:	4b22      	ldr	r3, [pc, #136]	; (800199c <MX_TIM12_Init+0xbc>)
 8001914:	2200      	movs	r2, #0
 8001916:	609a      	str	r2, [r3, #8]
	htim12.Init.Period = 99;
 8001918:	4b20      	ldr	r3, [pc, #128]	; (800199c <MX_TIM12_Init+0xbc>)
 800191a:	2263      	movs	r2, #99	; 0x63
 800191c:	60da      	str	r2, [r3, #12]
	htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800191e:	4b1f      	ldr	r3, [pc, #124]	; (800199c <MX_TIM12_Init+0xbc>)
 8001920:	2200      	movs	r2, #0
 8001922:	611a      	str	r2, [r3, #16]
	htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001924:	4b1d      	ldr	r3, [pc, #116]	; (800199c <MX_TIM12_Init+0xbc>)
 8001926:	2200      	movs	r2, #0
 8001928:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim12) != HAL_OK) {
 800192a:	481c      	ldr	r0, [pc, #112]	; (800199c <MX_TIM12_Init+0xbc>)
 800192c:	f002 fb22 	bl	8003f74 <HAL_TIM_Base_Init>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <MX_TIM12_Init+0x5a>
		Error_Handler();
 8001936:	f000 f9bf 	bl	8001cb8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800193a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800193e:	623b      	str	r3, [r7, #32]
	if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK) {
 8001940:	f107 0320 	add.w	r3, r7, #32
 8001944:	4619      	mov	r1, r3
 8001946:	4815      	ldr	r0, [pc, #84]	; (800199c <MX_TIM12_Init+0xbc>)
 8001948:	f002 ff44 	bl	80047d4 <HAL_TIM_ConfigClockSource>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_TIM12_Init+0x76>
		Error_Handler();
 8001952:	f000 f9b1 	bl	8001cb8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim12) != HAL_OK) {
 8001956:	4811      	ldr	r0, [pc, #68]	; (800199c <MX_TIM12_Init+0xbc>)
 8001958:	f002 fb5b 	bl	8004012 <HAL_TIM_PWM_Init>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <MX_TIM12_Init+0x86>
		Error_Handler();
 8001962:	f000 f9a9 	bl	8001cb8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001966:	2360      	movs	r3, #96	; 0x60
 8001968:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 800196a:	2300      	movs	r3, #0
 800196c:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1)
 8001976:	1d3b      	adds	r3, r7, #4
 8001978:	2200      	movs	r2, #0
 800197a:	4619      	mov	r1, r3
 800197c:	4807      	ldr	r0, [pc, #28]	; (800199c <MX_TIM12_Init+0xbc>)
 800197e:	f002 fe67 	bl	8004650 <HAL_TIM_PWM_ConfigChannel>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_TIM12_Init+0xac>
			!= HAL_OK) {
		Error_Handler();
 8001988:	f000 f996 	bl	8001cb8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM12_Init 2 */

	/* USER CODE END TIM12_Init 2 */
	HAL_TIM_MspPostInit(&htim12);
 800198c:	4803      	ldr	r0, [pc, #12]	; (800199c <MX_TIM12_Init+0xbc>)
 800198e:	f000 fa41 	bl	8001e14 <HAL_TIM_MspPostInit>

}
 8001992:	bf00      	nop
 8001994:	3730      	adds	r7, #48	; 0x30
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000540 	.word	0x20000540
 80019a0:	40001800 	.word	0x40001800

080019a4 <MX_UART4_Init>:
/**
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void) {
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 80019a8:	4b11      	ldr	r3, [pc, #68]	; (80019f0 <MX_UART4_Init+0x4c>)
 80019aa:	4a12      	ldr	r2, [pc, #72]	; (80019f4 <MX_UART4_Init+0x50>)
 80019ac:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 9600;
 80019ae:	4b10      	ldr	r3, [pc, #64]	; (80019f0 <MX_UART4_Init+0x4c>)
 80019b0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80019b4:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80019b6:	4b0e      	ldr	r3, [pc, #56]	; (80019f0 <MX_UART4_Init+0x4c>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 80019bc:	4b0c      	ldr	r3, [pc, #48]	; (80019f0 <MX_UART4_Init+0x4c>)
 80019be:	2200      	movs	r2, #0
 80019c0:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 80019c2:	4b0b      	ldr	r3, [pc, #44]	; (80019f0 <MX_UART4_Init+0x4c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 80019c8:	4b09      	ldr	r3, [pc, #36]	; (80019f0 <MX_UART4_Init+0x4c>)
 80019ca:	220c      	movs	r2, #12
 80019cc:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ce:	4b08      	ldr	r3, [pc, #32]	; (80019f0 <MX_UART4_Init+0x4c>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d4:	4b06      	ldr	r3, [pc, #24]	; (80019f0 <MX_UART4_Init+0x4c>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 80019da:	4805      	ldr	r0, [pc, #20]	; (80019f0 <MX_UART4_Init+0x4c>)
 80019dc:	f003 fcf8 	bl	80053d0 <HAL_UART_Init>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_UART4_Init+0x46>
		Error_Handler();
 80019e6:	f000 f967 	bl	8001cb8 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	20000588 	.word	0x20000588
 80019f4:	40004c00 	.word	0x40004c00

080019f8 <MX_UART5_Init>:
/**
 * @brief UART5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART5_Init(void) {
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
	/* USER CODE END UART5_Init 0 */

	/* USER CODE BEGIN UART5_Init 1 */

	/* USER CODE END UART5_Init 1 */
	huart5.Instance = UART5;
 80019fc:	4b11      	ldr	r3, [pc, #68]	; (8001a44 <MX_UART5_Init+0x4c>)
 80019fe:	4a12      	ldr	r2, [pc, #72]	; (8001a48 <MX_UART5_Init+0x50>)
 8001a00:	601a      	str	r2, [r3, #0]
	huart5.Init.BaudRate = 115200;
 8001a02:	4b10      	ldr	r3, [pc, #64]	; (8001a44 <MX_UART5_Init+0x4c>)
 8001a04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a08:	605a      	str	r2, [r3, #4]
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001a0a:	4b0e      	ldr	r3, [pc, #56]	; (8001a44 <MX_UART5_Init+0x4c>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	609a      	str	r2, [r3, #8]
	huart5.Init.StopBits = UART_STOPBITS_1;
 8001a10:	4b0c      	ldr	r3, [pc, #48]	; (8001a44 <MX_UART5_Init+0x4c>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	60da      	str	r2, [r3, #12]
	huart5.Init.Parity = UART_PARITY_NONE;
 8001a16:	4b0b      	ldr	r3, [pc, #44]	; (8001a44 <MX_UART5_Init+0x4c>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	611a      	str	r2, [r3, #16]
	huart5.Init.Mode = UART_MODE_TX_RX;
 8001a1c:	4b09      	ldr	r3, [pc, #36]	; (8001a44 <MX_UART5_Init+0x4c>)
 8001a1e:	220c      	movs	r2, #12
 8001a20:	615a      	str	r2, [r3, #20]
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a22:	4b08      	ldr	r3, [pc, #32]	; (8001a44 <MX_UART5_Init+0x4c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	619a      	str	r2, [r3, #24]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a28:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <MX_UART5_Init+0x4c>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8001a2e:	4805      	ldr	r0, [pc, #20]	; (8001a44 <MX_UART5_Init+0x4c>)
 8001a30:	f003 fcce 	bl	80053d0 <HAL_UART_Init>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <MX_UART5_Init+0x46>
		Error_Handler();
 8001a3a:	f000 f93d 	bl	8001cb8 <Error_Handler>
	}
	/* USER CODE BEGIN UART5_Init 2 */

	/* USER CODE END UART5_Init 2 */

}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	200005cc 	.word	0x200005cc
 8001a48:	40005000 	.word	0x40005000

08001a4c <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001a50:	4b11      	ldr	r3, [pc, #68]	; (8001a98 <MX_USART1_UART_Init+0x4c>)
 8001a52:	4a12      	ldr	r2, [pc, #72]	; (8001a9c <MX_USART1_UART_Init+0x50>)
 8001a54:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001a56:	4b10      	ldr	r3, [pc, #64]	; (8001a98 <MX_USART1_UART_Init+0x4c>)
 8001a58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a5c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a5e:	4b0e      	ldr	r3, [pc, #56]	; (8001a98 <MX_USART1_UART_Init+0x4c>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001a64:	4b0c      	ldr	r3, [pc, #48]	; (8001a98 <MX_USART1_UART_Init+0x4c>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001a6a:	4b0b      	ldr	r3, [pc, #44]	; (8001a98 <MX_USART1_UART_Init+0x4c>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001a70:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <MX_USART1_UART_Init+0x4c>)
 8001a72:	220c      	movs	r2, #12
 8001a74:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a76:	4b08      	ldr	r3, [pc, #32]	; (8001a98 <MX_USART1_UART_Init+0x4c>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a7c:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <MX_USART1_UART_Init+0x4c>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001a82:	4805      	ldr	r0, [pc, #20]	; (8001a98 <MX_USART1_UART_Init+0x4c>)
 8001a84:	f003 fca4 	bl	80053d0 <HAL_UART_Init>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001a8e:	f000 f913 	bl	8001cb8 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000610 	.word	0x20000610
 8001a9c:	40011000 	.word	0x40011000

08001aa0 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8001aa4:	4b11      	ldr	r3, [pc, #68]	; (8001aec <MX_USART3_UART_Init+0x4c>)
 8001aa6:	4a12      	ldr	r2, [pc, #72]	; (8001af0 <MX_USART3_UART_Init+0x50>)
 8001aa8:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 9600;
 8001aaa:	4b10      	ldr	r3, [pc, #64]	; (8001aec <MX_USART3_UART_Init+0x4c>)
 8001aac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001ab0:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ab2:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <MX_USART3_UART_Init+0x4c>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001ab8:	4b0c      	ldr	r3, [pc, #48]	; (8001aec <MX_USART3_UART_Init+0x4c>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001abe:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <MX_USART3_UART_Init+0x4c>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001ac4:	4b09      	ldr	r3, [pc, #36]	; (8001aec <MX_USART3_UART_Init+0x4c>)
 8001ac6:	220c      	movs	r2, #12
 8001ac8:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aca:	4b08      	ldr	r3, [pc, #32]	; (8001aec <MX_USART3_UART_Init+0x4c>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ad0:	4b06      	ldr	r3, [pc, #24]	; (8001aec <MX_USART3_UART_Init+0x4c>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8001ad6:	4805      	ldr	r0, [pc, #20]	; (8001aec <MX_USART3_UART_Init+0x4c>)
 8001ad8:	f003 fc7a 	bl	80053d0 <HAL_UART_Init>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <MX_USART3_UART_Init+0x46>
		Error_Handler();
 8001ae2:	f000 f8e9 	bl	8001cb8 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	20000654 	.word	0x20000654
 8001af0:	40004800 	.word	0x40004800

08001af4 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	607b      	str	r3, [r7, #4]
 8001afe:	4b1b      	ldr	r3, [pc, #108]	; (8001b6c <MX_DMA_Init+0x78>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	4a1a      	ldr	r2, [pc, #104]	; (8001b6c <MX_DMA_Init+0x78>)
 8001b04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001b08:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0a:	4b18      	ldr	r3, [pc, #96]	; (8001b6c <MX_DMA_Init+0x78>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b12:	607b      	str	r3, [r7, #4]
 8001b14:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001b16:	2300      	movs	r3, #0
 8001b18:	603b      	str	r3, [r7, #0]
 8001b1a:	4b14      	ldr	r3, [pc, #80]	; (8001b6c <MX_DMA_Init+0x78>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1e:	4a13      	ldr	r2, [pc, #76]	; (8001b6c <MX_DMA_Init+0x78>)
 8001b20:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b24:	6313      	str	r3, [r2, #48]	; 0x30
 8001b26:	4b11      	ldr	r3, [pc, #68]	; (8001b6c <MX_DMA_Init+0x78>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b2e:	603b      	str	r3, [r7, #0]
 8001b30:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001b32:	2200      	movs	r2, #0
 8001b34:	2105      	movs	r1, #5
 8001b36:	200c      	movs	r0, #12
 8001b38:	f000 fe6b 	bl	8002812 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001b3c:	200c      	movs	r0, #12
 8001b3e:	f000 fe84 	bl	800284a <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001b42:	2200      	movs	r2, #0
 8001b44:	2105      	movs	r1, #5
 8001b46:	203a      	movs	r0, #58	; 0x3a
 8001b48:	f000 fe63 	bl	8002812 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001b4c:	203a      	movs	r0, #58	; 0x3a
 8001b4e:	f000 fe7c 	bl	800284a <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8001b52:	2200      	movs	r2, #0
 8001b54:	2105      	movs	r1, #5
 8001b56:	2046      	movs	r0, #70	; 0x46
 8001b58:	f000 fe5b 	bl	8002812 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001b5c:	2046      	movs	r0, #70	; 0x46
 8001b5e:	f000 fe74 	bl	800284a <HAL_NVIC_EnableIRQ>

}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40023800 	.word	0x40023800

08001b70 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08a      	sub	sp, #40	; 0x28
 8001b74:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001b76:	f107 0314 	add.w	r3, r7, #20
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	605a      	str	r2, [r3, #4]
 8001b80:	609a      	str	r2, [r3, #8]
 8001b82:	60da      	str	r2, [r3, #12]
 8001b84:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	613b      	str	r3, [r7, #16]
 8001b8a:	4b47      	ldr	r3, [pc, #284]	; (8001ca8 <MX_GPIO_Init+0x138>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8e:	4a46      	ldr	r2, [pc, #280]	; (8001ca8 <MX_GPIO_Init+0x138>)
 8001b90:	f043 0304 	orr.w	r3, r3, #4
 8001b94:	6313      	str	r3, [r2, #48]	; 0x30
 8001b96:	4b44      	ldr	r3, [pc, #272]	; (8001ca8 <MX_GPIO_Init+0x138>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	f003 0304 	and.w	r3, r3, #4
 8001b9e:	613b      	str	r3, [r7, #16]
 8001ba0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	60fb      	str	r3, [r7, #12]
 8001ba6:	4b40      	ldr	r3, [pc, #256]	; (8001ca8 <MX_GPIO_Init+0x138>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001baa:	4a3f      	ldr	r2, [pc, #252]	; (8001ca8 <MX_GPIO_Init+0x138>)
 8001bac:	f043 0301 	orr.w	r3, r3, #1
 8001bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bb2:	4b3d      	ldr	r3, [pc, #244]	; (8001ca8 <MX_GPIO_Init+0x138>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
 8001bc2:	4b39      	ldr	r3, [pc, #228]	; (8001ca8 <MX_GPIO_Init+0x138>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc6:	4a38      	ldr	r2, [pc, #224]	; (8001ca8 <MX_GPIO_Init+0x138>)
 8001bc8:	f043 0302 	orr.w	r3, r3, #2
 8001bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bce:	4b36      	ldr	r3, [pc, #216]	; (8001ca8 <MX_GPIO_Init+0x138>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd2:	f003 0302 	and.w	r3, r3, #2
 8001bd6:	60bb      	str	r3, [r7, #8]
 8001bd8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	607b      	str	r3, [r7, #4]
 8001bde:	4b32      	ldr	r3, [pc, #200]	; (8001ca8 <MX_GPIO_Init+0x138>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	4a31      	ldr	r2, [pc, #196]	; (8001ca8 <MX_GPIO_Init+0x138>)
 8001be4:	f043 0308 	orr.w	r3, r3, #8
 8001be8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bea:	4b2f      	ldr	r3, [pc, #188]	; (8001ca8 <MX_GPIO_Init+0x138>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	f003 0308 	and.w	r3, r3, #8
 8001bf2:	607b      	str	r3, [r7, #4]
 8001bf4:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC,
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f24c 31cc 	movw	r1, #50124	; 0xc3cc
 8001bfc:	482b      	ldr	r0, [pc, #172]	; (8001cac <MX_GPIO_Init+0x13c>)
 8001bfe:	f001 fb4f 	bl	80032a0 <HAL_GPIO_WritePin>
			GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_6
					| GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2 | GPIO_PIN_11 | GPIO_PIN_12,
 8001c02:	2200      	movs	r2, #0
 8001c04:	f641 0104 	movw	r1, #6148	; 0x1804
 8001c08:	4829      	ldr	r0, [pc, #164]	; (8001cb0 <MX_GPIO_Init+0x140>)
 8001c0a:	f001 fb49 	bl	80032a0 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8001c0e:	2200      	movs	r2, #0
 8001c10:	f24b 01b8 	movw	r1, #45240	; 0xb0b8
 8001c14:	4827      	ldr	r0, [pc, #156]	; (8001cb4 <MX_GPIO_Init+0x144>)
 8001c16:	f001 fb43 	bl	80032a0 <HAL_GPIO_WritePin>
			GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_15 | GPIO_PIN_3 | GPIO_PIN_4
					| GPIO_PIN_5 | GPIO_PIN_7, GPIO_PIN_RESET);

	/*Configure GPIO pins : PC14 PC15 PC2 PC3
	 PC6 PC7 PC8 PC9 */
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_2 | GPIO_PIN_3
 8001c1a:	f24c 33cc 	movw	r3, #50124	; 0xc3cc
 8001c1e:	617b      	str	r3, [r7, #20]
			| GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c20:	2301      	movs	r3, #1
 8001c22:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c2c:	f107 0314 	add.w	r3, r7, #20
 8001c30:	4619      	mov	r1, r3
 8001c32:	481e      	ldr	r0, [pc, #120]	; (8001cac <MX_GPIO_Init+0x13c>)
 8001c34:	f001 f9a0 	bl	8002f78 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c3c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001c40:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c42:	2300      	movs	r3, #0
 8001c44:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c46:	f107 0314 	add.w	r3, r7, #20
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4817      	ldr	r0, [pc, #92]	; (8001cac <MX_GPIO_Init+0x13c>)
 8001c4e:	f001 f993 	bl	8002f78 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA2 PA11 PA12 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_11 | GPIO_PIN_12;
 8001c52:	f641 0304 	movw	r3, #6148	; 0x1804
 8001c56:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c60:	2300      	movs	r3, #0
 8001c62:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c64:	f107 0314 	add.w	r3, r7, #20
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4811      	ldr	r0, [pc, #68]	; (8001cb0 <MX_GPIO_Init+0x140>)
 8001c6c:	f001 f984 	bl	8002f78 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB12 PB13 PB15 PB3
	 PB4 PB5 PB7 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_15 | GPIO_PIN_3
 8001c70:	f24b 03b8 	movw	r3, #45240	; 0xb0b8
 8001c74:	617b      	str	r3, [r7, #20]
			| GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_7;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c76:	2301      	movs	r3, #1
 8001c78:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c82:	f107 0314 	add.w	r3, r7, #20
 8001c86:	4619      	mov	r1, r3
 8001c88:	480a      	ldr	r0, [pc, #40]	; (8001cb4 <MX_GPIO_Init+0x144>)
 8001c8a:	f001 f975 	bl	8002f78 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001c8e:	2200      	movs	r2, #0
 8001c90:	2105      	movs	r1, #5
 8001c92:	2006      	movs	r0, #6
 8001c94:	f000 fdbd 	bl	8002812 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001c98:	2006      	movs	r0, #6
 8001c9a:	f000 fdd6 	bl	800284a <HAL_NVIC_EnableIRQ>

}
 8001c9e:	bf00      	nop
 8001ca0:	3728      	adds	r7, #40	; 0x28
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	40020800 	.word	0x40020800
 8001cb0:	40020000 	.word	0x40020000
 8001cb4:	40020400 	.word	0x40020400

08001cb8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cbc:	b672      	cpsid	i
}
 8001cbe:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001cc0:	e7fe      	b.n	8001cc0 <Error_Handler+0x8>
	...

08001cc4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	607b      	str	r3, [r7, #4]
 8001cce:	4b12      	ldr	r3, [pc, #72]	; (8001d18 <HAL_MspInit+0x54>)
 8001cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cd2:	4a11      	ldr	r2, [pc, #68]	; (8001d18 <HAL_MspInit+0x54>)
 8001cd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cd8:	6453      	str	r3, [r2, #68]	; 0x44
 8001cda:	4b0f      	ldr	r3, [pc, #60]	; (8001d18 <HAL_MspInit+0x54>)
 8001cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ce2:	607b      	str	r3, [r7, #4]
 8001ce4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	603b      	str	r3, [r7, #0]
 8001cea:	4b0b      	ldr	r3, [pc, #44]	; (8001d18 <HAL_MspInit+0x54>)
 8001cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cee:	4a0a      	ldr	r2, [pc, #40]	; (8001d18 <HAL_MspInit+0x54>)
 8001cf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cf4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cf6:	4b08      	ldr	r3, [pc, #32]	; (8001d18 <HAL_MspInit+0x54>)
 8001cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cfe:	603b      	str	r3, [r7, #0]
 8001d00:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d02:	2200      	movs	r2, #0
 8001d04:	210f      	movs	r1, #15
 8001d06:	f06f 0001 	mvn.w	r0, #1
 8001d0a:	f000 fd82 	bl	8002812 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	40023800 	.word	0x40023800

08001d1c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b08c      	sub	sp, #48	; 0x30
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d24:	f107 031c 	add.w	r3, r7, #28
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	605a      	str	r2, [r3, #4]
 8001d2e:	609a      	str	r2, [r3, #8]
 8001d30:	60da      	str	r2, [r3, #12]
 8001d32:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a31      	ldr	r2, [pc, #196]	; (8001e00 <HAL_TIM_Base_MspInit+0xe4>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d10e      	bne.n	8001d5c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d3e:	2300      	movs	r3, #0
 8001d40:	61bb      	str	r3, [r7, #24]
 8001d42:	4b30      	ldr	r3, [pc, #192]	; (8001e04 <HAL_TIM_Base_MspInit+0xe8>)
 8001d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d46:	4a2f      	ldr	r2, [pc, #188]	; (8001e04 <HAL_TIM_Base_MspInit+0xe8>)
 8001d48:	f043 0302 	orr.w	r3, r3, #2
 8001d4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d4e:	4b2d      	ldr	r3, [pc, #180]	; (8001e04 <HAL_TIM_Base_MspInit+0xe8>)
 8001d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	61bb      	str	r3, [r7, #24]
 8001d58:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8001d5a:	e04c      	b.n	8001df6 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM4)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a29      	ldr	r2, [pc, #164]	; (8001e08 <HAL_TIM_Base_MspInit+0xec>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d134      	bne.n	8001dd0 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	617b      	str	r3, [r7, #20]
 8001d6a:	4b26      	ldr	r3, [pc, #152]	; (8001e04 <HAL_TIM_Base_MspInit+0xe8>)
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6e:	4a25      	ldr	r2, [pc, #148]	; (8001e04 <HAL_TIM_Base_MspInit+0xe8>)
 8001d70:	f043 0304 	orr.w	r3, r3, #4
 8001d74:	6413      	str	r3, [r2, #64]	; 0x40
 8001d76:	4b23      	ldr	r3, [pc, #140]	; (8001e04 <HAL_TIM_Base_MspInit+0xe8>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7a:	f003 0304 	and.w	r3, r3, #4
 8001d7e:	617b      	str	r3, [r7, #20]
 8001d80:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	613b      	str	r3, [r7, #16]
 8001d86:	4b1f      	ldr	r3, [pc, #124]	; (8001e04 <HAL_TIM_Base_MspInit+0xe8>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	4a1e      	ldr	r2, [pc, #120]	; (8001e04 <HAL_TIM_Base_MspInit+0xe8>)
 8001d8c:	f043 0302 	orr.w	r3, r3, #2
 8001d90:	6313      	str	r3, [r2, #48]	; 0x30
 8001d92:	4b1c      	ldr	r3, [pc, #112]	; (8001e04 <HAL_TIM_Base_MspInit+0xe8>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d9e:	2340      	movs	r3, #64	; 0x40
 8001da0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da2:	2302      	movs	r3, #2
 8001da4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da6:	2300      	movs	r3, #0
 8001da8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001daa:	2300      	movs	r3, #0
 8001dac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001dae:	2302      	movs	r3, #2
 8001db0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001db2:	f107 031c 	add.w	r3, r7, #28
 8001db6:	4619      	mov	r1, r3
 8001db8:	4814      	ldr	r0, [pc, #80]	; (8001e0c <HAL_TIM_Base_MspInit+0xf0>)
 8001dba:	f001 f8dd 	bl	8002f78 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	2105      	movs	r1, #5
 8001dc2:	201e      	movs	r0, #30
 8001dc4:	f000 fd25 	bl	8002812 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001dc8:	201e      	movs	r0, #30
 8001dca:	f000 fd3e 	bl	800284a <HAL_NVIC_EnableIRQ>
}
 8001dce:	e012      	b.n	8001df6 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM12)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a0e      	ldr	r2, [pc, #56]	; (8001e10 <HAL_TIM_Base_MspInit+0xf4>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d10d      	bne.n	8001df6 <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60fb      	str	r3, [r7, #12]
 8001dde:	4b09      	ldr	r3, [pc, #36]	; (8001e04 <HAL_TIM_Base_MspInit+0xe8>)
 8001de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de2:	4a08      	ldr	r2, [pc, #32]	; (8001e04 <HAL_TIM_Base_MspInit+0xe8>)
 8001de4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001de8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dea:	4b06      	ldr	r3, [pc, #24]	; (8001e04 <HAL_TIM_Base_MspInit+0xe8>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]
}
 8001df6:	bf00      	nop
 8001df8:	3730      	adds	r7, #48	; 0x30
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40000400 	.word	0x40000400
 8001e04:	40023800 	.word	0x40023800
 8001e08:	40000800 	.word	0x40000800
 8001e0c:	40020400 	.word	0x40020400
 8001e10:	40001800 	.word	0x40001800

08001e14 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b08a      	sub	sp, #40	; 0x28
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e1c:	f107 0314 	add.w	r3, r7, #20
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	60da      	str	r2, [r3, #12]
 8001e2a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a24      	ldr	r2, [pc, #144]	; (8001ec4 <HAL_TIM_MspPostInit+0xb0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d11e      	bne.n	8001e74 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
 8001e3a:	4b23      	ldr	r3, [pc, #140]	; (8001ec8 <HAL_TIM_MspPostInit+0xb4>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3e:	4a22      	ldr	r2, [pc, #136]	; (8001ec8 <HAL_TIM_MspPostInit+0xb4>)
 8001e40:	f043 0301 	orr.w	r3, r3, #1
 8001e44:	6313      	str	r3, [r2, #48]	; 0x30
 8001e46:	4b20      	ldr	r3, [pc, #128]	; (8001ec8 <HAL_TIM_MspPostInit+0xb4>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4a:	f003 0301 	and.w	r3, r3, #1
 8001e4e:	613b      	str	r3, [r7, #16]
 8001e50:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e52:	2340      	movs	r3, #64	; 0x40
 8001e54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e56:	2302      	movs	r3, #2
 8001e58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e62:	2302      	movs	r3, #2
 8001e64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e66:	f107 0314 	add.w	r3, r7, #20
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4817      	ldr	r0, [pc, #92]	; (8001ecc <HAL_TIM_MspPostInit+0xb8>)
 8001e6e:	f001 f883 	bl	8002f78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8001e72:	e023      	b.n	8001ebc <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM12)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a15      	ldr	r2, [pc, #84]	; (8001ed0 <HAL_TIM_MspPostInit+0xbc>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d11e      	bne.n	8001ebc <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60fb      	str	r3, [r7, #12]
 8001e82:	4b11      	ldr	r3, [pc, #68]	; (8001ec8 <HAL_TIM_MspPostInit+0xb4>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e86:	4a10      	ldr	r2, [pc, #64]	; (8001ec8 <HAL_TIM_MspPostInit+0xb4>)
 8001e88:	f043 0302 	orr.w	r3, r3, #2
 8001e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e8e:	4b0e      	ldr	r3, [pc, #56]	; (8001ec8 <HAL_TIM_MspPostInit+0xb4>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	60fb      	str	r3, [r7, #12]
 8001e98:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001e9a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001eac:	2309      	movs	r3, #9
 8001eae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb0:	f107 0314 	add.w	r3, r7, #20
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	4807      	ldr	r0, [pc, #28]	; (8001ed4 <HAL_TIM_MspPostInit+0xc0>)
 8001eb8:	f001 f85e 	bl	8002f78 <HAL_GPIO_Init>
}
 8001ebc:	bf00      	nop
 8001ebe:	3728      	adds	r7, #40	; 0x28
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	40000400 	.word	0x40000400
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	40020000 	.word	0x40020000
 8001ed0:	40001800 	.word	0x40001800
 8001ed4:	40020400 	.word	0x40020400

08001ed8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b092      	sub	sp, #72	; 0x48
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	60da      	str	r2, [r3, #12]
 8001eee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a94      	ldr	r2, [pc, #592]	; (8002148 <HAL_UART_MspInit+0x270>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d135      	bne.n	8001f66 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001efa:	2300      	movs	r3, #0
 8001efc:	633b      	str	r3, [r7, #48]	; 0x30
 8001efe:	4b93      	ldr	r3, [pc, #588]	; (800214c <HAL_UART_MspInit+0x274>)
 8001f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f02:	4a92      	ldr	r2, [pc, #584]	; (800214c <HAL_UART_MspInit+0x274>)
 8001f04:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001f08:	6413      	str	r3, [r2, #64]	; 0x40
 8001f0a:	4b90      	ldr	r3, [pc, #576]	; (800214c <HAL_UART_MspInit+0x274>)
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f12:	633b      	str	r3, [r7, #48]	; 0x30
 8001f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f16:	2300      	movs	r3, #0
 8001f18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f1a:	4b8c      	ldr	r3, [pc, #560]	; (800214c <HAL_UART_MspInit+0x274>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1e:	4a8b      	ldr	r2, [pc, #556]	; (800214c <HAL_UART_MspInit+0x274>)
 8001f20:	f043 0304 	orr.w	r3, r3, #4
 8001f24:	6313      	str	r3, [r2, #48]	; 0x30
 8001f26:	4b89      	ldr	r3, [pc, #548]	; (800214c <HAL_UART_MspInit+0x274>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2a:	f003 0304 	and.w	r3, r3, #4
 8001f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f32:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001f36:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f38:	2302      	movs	r3, #2
 8001f3a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f40:	2303      	movs	r3, #3
 8001f42:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001f44:	2308      	movs	r3, #8
 8001f46:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f48:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	4880      	ldr	r0, [pc, #512]	; (8002150 <HAL_UART_MspInit+0x278>)
 8001f50:	f001 f812 	bl	8002f78 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8001f54:	2200      	movs	r2, #0
 8001f56:	2105      	movs	r1, #5
 8001f58:	2034      	movs	r0, #52	; 0x34
 8001f5a:	f000 fc5a 	bl	8002812 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001f5e:	2034      	movs	r0, #52	; 0x34
 8001f60:	f000 fc73 	bl	800284a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001f64:	e185      	b.n	8002272 <HAL_UART_MspInit+0x39a>
  else if(huart->Instance==UART5)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a7a      	ldr	r2, [pc, #488]	; (8002154 <HAL_UART_MspInit+0x27c>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d153      	bne.n	8002018 <HAL_UART_MspInit+0x140>
    __HAL_RCC_UART5_CLK_ENABLE();
 8001f70:	2300      	movs	r3, #0
 8001f72:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f74:	4b75      	ldr	r3, [pc, #468]	; (800214c <HAL_UART_MspInit+0x274>)
 8001f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f78:	4a74      	ldr	r2, [pc, #464]	; (800214c <HAL_UART_MspInit+0x274>)
 8001f7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f7e:	6413      	str	r3, [r2, #64]	; 0x40
 8001f80:	4b72      	ldr	r3, [pc, #456]	; (800214c <HAL_UART_MspInit+0x274>)
 8001f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f88:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f90:	4b6e      	ldr	r3, [pc, #440]	; (800214c <HAL_UART_MspInit+0x274>)
 8001f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f94:	4a6d      	ldr	r2, [pc, #436]	; (800214c <HAL_UART_MspInit+0x274>)
 8001f96:	f043 0304 	orr.w	r3, r3, #4
 8001f9a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9c:	4b6b      	ldr	r3, [pc, #428]	; (800214c <HAL_UART_MspInit+0x274>)
 8001f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa0:	f003 0304 	and.w	r3, r3, #4
 8001fa4:	627b      	str	r3, [r7, #36]	; 0x24
 8001fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fa8:	2300      	movs	r3, #0
 8001faa:	623b      	str	r3, [r7, #32]
 8001fac:	4b67      	ldr	r3, [pc, #412]	; (800214c <HAL_UART_MspInit+0x274>)
 8001fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb0:	4a66      	ldr	r2, [pc, #408]	; (800214c <HAL_UART_MspInit+0x274>)
 8001fb2:	f043 0308 	orr.w	r3, r3, #8
 8001fb6:	6313      	str	r3, [r2, #48]	; 0x30
 8001fb8:	4b64      	ldr	r3, [pc, #400]	; (800214c <HAL_UART_MspInit+0x274>)
 8001fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbc:	f003 0308 	and.w	r3, r3, #8
 8001fc0:	623b      	str	r3, [r7, #32]
 8001fc2:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001fc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fc8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001fd6:	2308      	movs	r3, #8
 8001fd8:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fda:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001fde:	4619      	mov	r1, r3
 8001fe0:	485b      	ldr	r0, [pc, #364]	; (8002150 <HAL_UART_MspInit+0x278>)
 8001fe2:	f000 ffc9 	bl	8002f78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001fe6:	2304      	movs	r3, #4
 8001fe8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fea:	2302      	movs	r3, #2
 8001fec:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001ff6:	2308      	movs	r3, #8
 8001ff8:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ffa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ffe:	4619      	mov	r1, r3
 8002000:	4855      	ldr	r0, [pc, #340]	; (8002158 <HAL_UART_MspInit+0x280>)
 8002002:	f000 ffb9 	bl	8002f78 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8002006:	2200      	movs	r2, #0
 8002008:	2105      	movs	r1, #5
 800200a:	2035      	movs	r0, #53	; 0x35
 800200c:	f000 fc01 	bl	8002812 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002010:	2035      	movs	r0, #53	; 0x35
 8002012:	f000 fc1a 	bl	800284a <HAL_NVIC_EnableIRQ>
}
 8002016:	e12c      	b.n	8002272 <HAL_UART_MspInit+0x39a>
  else if(huart->Instance==USART1)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a4f      	ldr	r2, [pc, #316]	; (800215c <HAL_UART_MspInit+0x284>)
 800201e:	4293      	cmp	r3, r2
 8002020:	f040 80a8 	bne.w	8002174 <HAL_UART_MspInit+0x29c>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002024:	2300      	movs	r3, #0
 8002026:	61fb      	str	r3, [r7, #28]
 8002028:	4b48      	ldr	r3, [pc, #288]	; (800214c <HAL_UART_MspInit+0x274>)
 800202a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800202c:	4a47      	ldr	r2, [pc, #284]	; (800214c <HAL_UART_MspInit+0x274>)
 800202e:	f043 0310 	orr.w	r3, r3, #16
 8002032:	6453      	str	r3, [r2, #68]	; 0x44
 8002034:	4b45      	ldr	r3, [pc, #276]	; (800214c <HAL_UART_MspInit+0x274>)
 8002036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002038:	f003 0310 	and.w	r3, r3, #16
 800203c:	61fb      	str	r3, [r7, #28]
 800203e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002040:	2300      	movs	r3, #0
 8002042:	61bb      	str	r3, [r7, #24]
 8002044:	4b41      	ldr	r3, [pc, #260]	; (800214c <HAL_UART_MspInit+0x274>)
 8002046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002048:	4a40      	ldr	r2, [pc, #256]	; (800214c <HAL_UART_MspInit+0x274>)
 800204a:	f043 0301 	orr.w	r3, r3, #1
 800204e:	6313      	str	r3, [r2, #48]	; 0x30
 8002050:	4b3e      	ldr	r3, [pc, #248]	; (800214c <HAL_UART_MspInit+0x274>)
 8002052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002054:	f003 0301 	and.w	r3, r3, #1
 8002058:	61bb      	str	r3, [r7, #24]
 800205a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800205c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002060:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002062:	2302      	movs	r3, #2
 8002064:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800206a:	2303      	movs	r3, #3
 800206c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800206e:	2307      	movs	r3, #7
 8002070:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002072:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002076:	4619      	mov	r1, r3
 8002078:	4839      	ldr	r0, [pc, #228]	; (8002160 <HAL_UART_MspInit+0x288>)
 800207a:	f000 ff7d 	bl	8002f78 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800207e:	4b39      	ldr	r3, [pc, #228]	; (8002164 <HAL_UART_MspInit+0x28c>)
 8002080:	4a39      	ldr	r2, [pc, #228]	; (8002168 <HAL_UART_MspInit+0x290>)
 8002082:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002084:	4b37      	ldr	r3, [pc, #220]	; (8002164 <HAL_UART_MspInit+0x28c>)
 8002086:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800208a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800208c:	4b35      	ldr	r3, [pc, #212]	; (8002164 <HAL_UART_MspInit+0x28c>)
 800208e:	2200      	movs	r2, #0
 8002090:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002092:	4b34      	ldr	r3, [pc, #208]	; (8002164 <HAL_UART_MspInit+0x28c>)
 8002094:	2200      	movs	r2, #0
 8002096:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002098:	4b32      	ldr	r3, [pc, #200]	; (8002164 <HAL_UART_MspInit+0x28c>)
 800209a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800209e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020a0:	4b30      	ldr	r3, [pc, #192]	; (8002164 <HAL_UART_MspInit+0x28c>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020a6:	4b2f      	ldr	r3, [pc, #188]	; (8002164 <HAL_UART_MspInit+0x28c>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80020ac:	4b2d      	ldr	r3, [pc, #180]	; (8002164 <HAL_UART_MspInit+0x28c>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80020b2:	4b2c      	ldr	r3, [pc, #176]	; (8002164 <HAL_UART_MspInit+0x28c>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020b8:	4b2a      	ldr	r3, [pc, #168]	; (8002164 <HAL_UART_MspInit+0x28c>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80020be:	4829      	ldr	r0, [pc, #164]	; (8002164 <HAL_UART_MspInit+0x28c>)
 80020c0:	f000 fbde 	bl	8002880 <HAL_DMA_Init>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <HAL_UART_MspInit+0x1f6>
      Error_Handler();
 80020ca:	f7ff fdf5 	bl	8001cb8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a24      	ldr	r2, [pc, #144]	; (8002164 <HAL_UART_MspInit+0x28c>)
 80020d2:	639a      	str	r2, [r3, #56]	; 0x38
 80020d4:	4a23      	ldr	r2, [pc, #140]	; (8002164 <HAL_UART_MspInit+0x28c>)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80020da:	4b24      	ldr	r3, [pc, #144]	; (800216c <HAL_UART_MspInit+0x294>)
 80020dc:	4a24      	ldr	r2, [pc, #144]	; (8002170 <HAL_UART_MspInit+0x298>)
 80020de:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80020e0:	4b22      	ldr	r3, [pc, #136]	; (800216c <HAL_UART_MspInit+0x294>)
 80020e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80020e6:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020e8:	4b20      	ldr	r3, [pc, #128]	; (800216c <HAL_UART_MspInit+0x294>)
 80020ea:	2240      	movs	r2, #64	; 0x40
 80020ec:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020ee:	4b1f      	ldr	r3, [pc, #124]	; (800216c <HAL_UART_MspInit+0x294>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80020f4:	4b1d      	ldr	r3, [pc, #116]	; (800216c <HAL_UART_MspInit+0x294>)
 80020f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020fa:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020fc:	4b1b      	ldr	r3, [pc, #108]	; (800216c <HAL_UART_MspInit+0x294>)
 80020fe:	2200      	movs	r2, #0
 8002100:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002102:	4b1a      	ldr	r3, [pc, #104]	; (800216c <HAL_UART_MspInit+0x294>)
 8002104:	2200      	movs	r2, #0
 8002106:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002108:	4b18      	ldr	r3, [pc, #96]	; (800216c <HAL_UART_MspInit+0x294>)
 800210a:	2200      	movs	r2, #0
 800210c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800210e:	4b17      	ldr	r3, [pc, #92]	; (800216c <HAL_UART_MspInit+0x294>)
 8002110:	2200      	movs	r2, #0
 8002112:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002114:	4b15      	ldr	r3, [pc, #84]	; (800216c <HAL_UART_MspInit+0x294>)
 8002116:	2200      	movs	r2, #0
 8002118:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800211a:	4814      	ldr	r0, [pc, #80]	; (800216c <HAL_UART_MspInit+0x294>)
 800211c:	f000 fbb0 	bl	8002880 <HAL_DMA_Init>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <HAL_UART_MspInit+0x252>
      Error_Handler();
 8002126:	f7ff fdc7 	bl	8001cb8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a0f      	ldr	r2, [pc, #60]	; (800216c <HAL_UART_MspInit+0x294>)
 800212e:	635a      	str	r2, [r3, #52]	; 0x34
 8002130:	4a0e      	ldr	r2, [pc, #56]	; (800216c <HAL_UART_MspInit+0x294>)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002136:	2200      	movs	r2, #0
 8002138:	2105      	movs	r1, #5
 800213a:	2025      	movs	r0, #37	; 0x25
 800213c:	f000 fb69 	bl	8002812 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002140:	2025      	movs	r0, #37	; 0x25
 8002142:	f000 fb82 	bl	800284a <HAL_NVIC_EnableIRQ>
}
 8002146:	e094      	b.n	8002272 <HAL_UART_MspInit+0x39a>
 8002148:	40004c00 	.word	0x40004c00
 800214c:	40023800 	.word	0x40023800
 8002150:	40020800 	.word	0x40020800
 8002154:	40005000 	.word	0x40005000
 8002158:	40020c00 	.word	0x40020c00
 800215c:	40011000 	.word	0x40011000
 8002160:	40020000 	.word	0x40020000
 8002164:	20000698 	.word	0x20000698
 8002168:	40026440 	.word	0x40026440
 800216c:	200006f8 	.word	0x200006f8
 8002170:	400264b8 	.word	0x400264b8
  else if(huart->Instance==USART3)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a40      	ldr	r2, [pc, #256]	; (800227c <HAL_UART_MspInit+0x3a4>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d179      	bne.n	8002272 <HAL_UART_MspInit+0x39a>
    __HAL_RCC_USART3_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	617b      	str	r3, [r7, #20]
 8002182:	4b3f      	ldr	r3, [pc, #252]	; (8002280 <HAL_UART_MspInit+0x3a8>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002186:	4a3e      	ldr	r2, [pc, #248]	; (8002280 <HAL_UART_MspInit+0x3a8>)
 8002188:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800218c:	6413      	str	r3, [r2, #64]	; 0x40
 800218e:	4b3c      	ldr	r3, [pc, #240]	; (8002280 <HAL_UART_MspInit+0x3a8>)
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002196:	617b      	str	r3, [r7, #20]
 8002198:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	613b      	str	r3, [r7, #16]
 800219e:	4b38      	ldr	r3, [pc, #224]	; (8002280 <HAL_UART_MspInit+0x3a8>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	4a37      	ldr	r2, [pc, #220]	; (8002280 <HAL_UART_MspInit+0x3a8>)
 80021a4:	f043 0304 	orr.w	r3, r3, #4
 80021a8:	6313      	str	r3, [r2, #48]	; 0x30
 80021aa:	4b35      	ldr	r3, [pc, #212]	; (8002280 <HAL_UART_MspInit+0x3a8>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	f003 0304 	and.w	r3, r3, #4
 80021b2:	613b      	str	r3, [r7, #16]
 80021b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	60fb      	str	r3, [r7, #12]
 80021ba:	4b31      	ldr	r3, [pc, #196]	; (8002280 <HAL_UART_MspInit+0x3a8>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	4a30      	ldr	r2, [pc, #192]	; (8002280 <HAL_UART_MspInit+0x3a8>)
 80021c0:	f043 0302 	orr.w	r3, r3, #2
 80021c4:	6313      	str	r3, [r2, #48]	; 0x30
 80021c6:	4b2e      	ldr	r3, [pc, #184]	; (8002280 <HAL_UART_MspInit+0x3a8>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80021d2:	2320      	movs	r3, #32
 80021d4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d6:	2302      	movs	r3, #2
 80021d8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021da:	2300      	movs	r3, #0
 80021dc:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021de:	2303      	movs	r3, #3
 80021e0:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021e2:	2307      	movs	r3, #7
 80021e4:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021e6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80021ea:	4619      	mov	r1, r3
 80021ec:	4825      	ldr	r0, [pc, #148]	; (8002284 <HAL_UART_MspInit+0x3ac>)
 80021ee:	f000 fec3 	bl	8002f78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021f6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f8:	2302      	movs	r3, #2
 80021fa:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fc:	2300      	movs	r3, #0
 80021fe:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002200:	2303      	movs	r3, #3
 8002202:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002204:	2307      	movs	r3, #7
 8002206:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002208:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800220c:	4619      	mov	r1, r3
 800220e:	481e      	ldr	r0, [pc, #120]	; (8002288 <HAL_UART_MspInit+0x3b0>)
 8002210:	f000 feb2 	bl	8002f78 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002214:	4b1d      	ldr	r3, [pc, #116]	; (800228c <HAL_UART_MspInit+0x3b4>)
 8002216:	4a1e      	ldr	r2, [pc, #120]	; (8002290 <HAL_UART_MspInit+0x3b8>)
 8002218:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800221a:	4b1c      	ldr	r3, [pc, #112]	; (800228c <HAL_UART_MspInit+0x3b4>)
 800221c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002220:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002222:	4b1a      	ldr	r3, [pc, #104]	; (800228c <HAL_UART_MspInit+0x3b4>)
 8002224:	2200      	movs	r2, #0
 8002226:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002228:	4b18      	ldr	r3, [pc, #96]	; (800228c <HAL_UART_MspInit+0x3b4>)
 800222a:	2200      	movs	r2, #0
 800222c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800222e:	4b17      	ldr	r3, [pc, #92]	; (800228c <HAL_UART_MspInit+0x3b4>)
 8002230:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002234:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002236:	4b15      	ldr	r3, [pc, #84]	; (800228c <HAL_UART_MspInit+0x3b4>)
 8002238:	2200      	movs	r2, #0
 800223a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800223c:	4b13      	ldr	r3, [pc, #76]	; (800228c <HAL_UART_MspInit+0x3b4>)
 800223e:	2200      	movs	r2, #0
 8002240:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002242:	4b12      	ldr	r3, [pc, #72]	; (800228c <HAL_UART_MspInit+0x3b4>)
 8002244:	2200      	movs	r2, #0
 8002246:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002248:	4b10      	ldr	r3, [pc, #64]	; (800228c <HAL_UART_MspInit+0x3b4>)
 800224a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800224e:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002250:	4b0e      	ldr	r3, [pc, #56]	; (800228c <HAL_UART_MspInit+0x3b4>)
 8002252:	2200      	movs	r2, #0
 8002254:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002256:	480d      	ldr	r0, [pc, #52]	; (800228c <HAL_UART_MspInit+0x3b4>)
 8002258:	f000 fb12 	bl	8002880 <HAL_DMA_Init>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <HAL_UART_MspInit+0x38e>
      Error_Handler();
 8002262:	f7ff fd29 	bl	8001cb8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a08      	ldr	r2, [pc, #32]	; (800228c <HAL_UART_MspInit+0x3b4>)
 800226a:	639a      	str	r2, [r3, #56]	; 0x38
 800226c:	4a07      	ldr	r2, [pc, #28]	; (800228c <HAL_UART_MspInit+0x3b4>)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002272:	bf00      	nop
 8002274:	3748      	adds	r7, #72	; 0x48
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40004800 	.word	0x40004800
 8002280:	40023800 	.word	0x40023800
 8002284:	40020800 	.word	0x40020800
 8002288:	40020400 	.word	0x40020400
 800228c:	20000758 	.word	0x20000758
 8002290:	40026028 	.word	0x40026028

08002294 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002298:	e7fe      	b.n	8002298 <NMI_Handler+0x4>

0800229a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800229a:	b480      	push	{r7}
 800229c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800229e:	e7fe      	b.n	800229e <HardFault_Handler+0x4>

080022a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022a4:	e7fe      	b.n	80022a4 <MemManage_Handler+0x4>

080022a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022a6:	b480      	push	{r7}
 80022a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022aa:	e7fe      	b.n	80022aa <BusFault_Handler+0x4>

080022ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022b0:	e7fe      	b.n	80022b0 <UsageFault_Handler+0x4>

080022b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022b2:	b480      	push	{r7}
 80022b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022b6:	bf00      	nop
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022c4:	f000 f9aa 	bl	800261c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80022c8:	f005 f858 	bl	800737c <xTaskGetSchedulerState>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d001      	beq.n	80022d6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80022d2:	f005 fa99 	bl	8007808 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022d6:	bf00      	nop
 80022d8:	bd80      	pop	{r7, pc}

080022da <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80022da:	b580      	push	{r7, lr}
 80022dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80022de:	2001      	movs	r0, #1
 80022e0:	f000 fff8 	bl	80032d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80022e4:	bf00      	nop
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80022ec:	4802      	ldr	r0, [pc, #8]	; (80022f8 <DMA1_Stream1_IRQHandler+0x10>)
 80022ee:	f000 fc07 	bl	8002b00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	20000758 	.word	0x20000758

080022fc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002300:	4802      	ldr	r0, [pc, #8]	; (800230c <TIM4_IRQHandler+0x10>)
 8002302:	f002 f800 	bl	8004306 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	200004f8 	.word	0x200004f8

08002310 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002314:	4802      	ldr	r0, [pc, #8]	; (8002320 <USART1_IRQHandler+0x10>)
 8002316:	f003 f8d9 	bl	80054cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800231a:	bf00      	nop
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	20000610 	.word	0x20000610

08002324 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002328:	4802      	ldr	r0, [pc, #8]	; (8002334 <UART4_IRQHandler+0x10>)
 800232a:	f003 f8cf 	bl	80054cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800232e:	bf00      	nop
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	20000588 	.word	0x20000588

08002338 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 800233c:	4802      	ldr	r0, [pc, #8]	; (8002348 <UART5_IRQHandler+0x10>)
 800233e:	f003 f8c5 	bl	80054cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002342:	bf00      	nop
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	200005cc 	.word	0x200005cc

0800234c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002350:	4802      	ldr	r0, [pc, #8]	; (800235c <DMA2_Stream2_IRQHandler+0x10>)
 8002352:	f000 fbd5 	bl	8002b00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002356:	bf00      	nop
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	20000698 	.word	0x20000698

08002360 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002364:	4802      	ldr	r0, [pc, #8]	; (8002370 <DMA2_Stream7_IRQHandler+0x10>)
 8002366:	f000 fbcb 	bl	8002b00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800236a:	bf00      	nop
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	200006f8 	.word	0x200006f8

08002374 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
	return 1;
 8002378:	2301      	movs	r3, #1
}
 800237a:	4618      	mov	r0, r3
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <_kill>:

int _kill(int pid, int sig)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800238e:	f005 fcb5 	bl	8007cfc <__errno>
 8002392:	4603      	mov	r3, r0
 8002394:	2216      	movs	r2, #22
 8002396:	601a      	str	r2, [r3, #0]
	return -1;
 8002398:	f04f 33ff 	mov.w	r3, #4294967295
}
 800239c:	4618      	mov	r0, r3
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <_exit>:

void _exit (int status)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80023ac:	f04f 31ff 	mov.w	r1, #4294967295
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f7ff ffe7 	bl	8002384 <_kill>
	while (1) {}		/* Make sure we hang here */
 80023b6:	e7fe      	b.n	80023b6 <_exit+0x12>

080023b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b086      	sub	sp, #24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023c4:	2300      	movs	r3, #0
 80023c6:	617b      	str	r3, [r7, #20]
 80023c8:	e00a      	b.n	80023e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80023ca:	f3af 8000 	nop.w
 80023ce:	4601      	mov	r1, r0
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	1c5a      	adds	r2, r3, #1
 80023d4:	60ba      	str	r2, [r7, #8]
 80023d6:	b2ca      	uxtb	r2, r1
 80023d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	3301      	adds	r3, #1
 80023de:	617b      	str	r3, [r7, #20]
 80023e0:	697a      	ldr	r2, [r7, #20]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	dbf0      	blt.n	80023ca <_read+0x12>
	}

return len;
 80023e8:	687b      	ldr	r3, [r7, #4]
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3718      	adds	r7, #24
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}

080023f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023f2:	b580      	push	{r7, lr}
 80023f4:	b086      	sub	sp, #24
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	60f8      	str	r0, [r7, #12]
 80023fa:	60b9      	str	r1, [r7, #8]
 80023fc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023fe:	2300      	movs	r3, #0
 8002400:	617b      	str	r3, [r7, #20]
 8002402:	e009      	b.n	8002418 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	1c5a      	adds	r2, r3, #1
 8002408:	60ba      	str	r2, [r7, #8]
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	4618      	mov	r0, r3
 800240e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	3301      	adds	r3, #1
 8002416:	617b      	str	r3, [r7, #20]
 8002418:	697a      	ldr	r2, [r7, #20]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	429a      	cmp	r2, r3
 800241e:	dbf1      	blt.n	8002404 <_write+0x12>
	}
	return len;
 8002420:	687b      	ldr	r3, [r7, #4]
}
 8002422:	4618      	mov	r0, r3
 8002424:	3718      	adds	r7, #24
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <_close>:

int _close(int file)
{
 800242a:	b480      	push	{r7}
 800242c:	b083      	sub	sp, #12
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
	return -1;
 8002432:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002436:	4618      	mov	r0, r3
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr

08002442 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002442:	b480      	push	{r7}
 8002444:	b083      	sub	sp, #12
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
 800244a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002452:	605a      	str	r2, [r3, #4]
	return 0;
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	370c      	adds	r7, #12
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr

08002462 <_isatty>:

int _isatty(int file)
{
 8002462:	b480      	push	{r7}
 8002464:	b083      	sub	sp, #12
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
	return 1;
 800246a:	2301      	movs	r3, #1
}
 800246c:	4618      	mov	r0, r3
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002478:	b480      	push	{r7}
 800247a:	b085      	sub	sp, #20
 800247c:	af00      	add	r7, sp, #0
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	60b9      	str	r1, [r7, #8]
 8002482:	607a      	str	r2, [r7, #4]
	return 0;
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3714      	adds	r7, #20
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
	...

08002494 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800249c:	4a14      	ldr	r2, [pc, #80]	; (80024f0 <_sbrk+0x5c>)
 800249e:	4b15      	ldr	r3, [pc, #84]	; (80024f4 <_sbrk+0x60>)
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024a8:	4b13      	ldr	r3, [pc, #76]	; (80024f8 <_sbrk+0x64>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d102      	bne.n	80024b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024b0:	4b11      	ldr	r3, [pc, #68]	; (80024f8 <_sbrk+0x64>)
 80024b2:	4a12      	ldr	r2, [pc, #72]	; (80024fc <_sbrk+0x68>)
 80024b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024b6:	4b10      	ldr	r3, [pc, #64]	; (80024f8 <_sbrk+0x64>)
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4413      	add	r3, r2
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d207      	bcs.n	80024d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024c4:	f005 fc1a 	bl	8007cfc <__errno>
 80024c8:	4603      	mov	r3, r0
 80024ca:	220c      	movs	r2, #12
 80024cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024ce:	f04f 33ff 	mov.w	r3, #4294967295
 80024d2:	e009      	b.n	80024e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024d4:	4b08      	ldr	r3, [pc, #32]	; (80024f8 <_sbrk+0x64>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024da:	4b07      	ldr	r3, [pc, #28]	; (80024f8 <_sbrk+0x64>)
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4413      	add	r3, r2
 80024e2:	4a05      	ldr	r2, [pc, #20]	; (80024f8 <_sbrk+0x64>)
 80024e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024e6:	68fb      	ldr	r3, [r7, #12]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3718      	adds	r7, #24
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	20020000 	.word	0x20020000
 80024f4:	00000400 	.word	0x00000400
 80024f8:	200007cc 	.word	0x200007cc
 80024fc:	20004550 	.word	0x20004550

08002500 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002504:	4b06      	ldr	r3, [pc, #24]	; (8002520 <SystemInit+0x20>)
 8002506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800250a:	4a05      	ldr	r2, [pc, #20]	; (8002520 <SystemInit+0x20>)
 800250c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002510:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002514:	bf00      	nop
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	e000ed00 	.word	0xe000ed00

08002524 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002524:	f8df d034 	ldr.w	sp, [pc, #52]	; 800255c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002528:	480d      	ldr	r0, [pc, #52]	; (8002560 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800252a:	490e      	ldr	r1, [pc, #56]	; (8002564 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800252c:	4a0e      	ldr	r2, [pc, #56]	; (8002568 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800252e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002530:	e002      	b.n	8002538 <LoopCopyDataInit>

08002532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002536:	3304      	adds	r3, #4

08002538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800253a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800253c:	d3f9      	bcc.n	8002532 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800253e:	4a0b      	ldr	r2, [pc, #44]	; (800256c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002540:	4c0b      	ldr	r4, [pc, #44]	; (8002570 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002542:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002544:	e001      	b.n	800254a <LoopFillZerobss>

08002546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002548:	3204      	adds	r2, #4

0800254a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800254a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800254c:	d3fb      	bcc.n	8002546 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800254e:	f7ff ffd7 	bl	8002500 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002552:	f005 fccf 	bl	8007ef4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002556:	f7ff f835 	bl	80015c4 <main>
  bx  lr    
 800255a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800255c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002560:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002564:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002568:	0800accc 	.word	0x0800accc
  ldr r2, =_sbss
 800256c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002570:	2000454c 	.word	0x2000454c

08002574 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002574:	e7fe      	b.n	8002574 <ADC_IRQHandler>
	...

08002578 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800257c:	4b0e      	ldr	r3, [pc, #56]	; (80025b8 <HAL_Init+0x40>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a0d      	ldr	r2, [pc, #52]	; (80025b8 <HAL_Init+0x40>)
 8002582:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002586:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002588:	4b0b      	ldr	r3, [pc, #44]	; (80025b8 <HAL_Init+0x40>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a0a      	ldr	r2, [pc, #40]	; (80025b8 <HAL_Init+0x40>)
 800258e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002592:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002594:	4b08      	ldr	r3, [pc, #32]	; (80025b8 <HAL_Init+0x40>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a07      	ldr	r2, [pc, #28]	; (80025b8 <HAL_Init+0x40>)
 800259a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800259e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025a0:	2003      	movs	r0, #3
 80025a2:	f000 f92b 	bl	80027fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025a6:	200f      	movs	r0, #15
 80025a8:	f000 f808 	bl	80025bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025ac:	f7ff fb8a 	bl	8001cc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40023c00 	.word	0x40023c00

080025bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025c4:	4b12      	ldr	r3, [pc, #72]	; (8002610 <HAL_InitTick+0x54>)
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	4b12      	ldr	r3, [pc, #72]	; (8002614 <HAL_InitTick+0x58>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	4619      	mov	r1, r3
 80025ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80025d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025da:	4618      	mov	r0, r3
 80025dc:	f000 f943 	bl	8002866 <HAL_SYSTICK_Config>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d001      	beq.n	80025ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e00e      	b.n	8002608 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2b0f      	cmp	r3, #15
 80025ee:	d80a      	bhi.n	8002606 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025f0:	2200      	movs	r2, #0
 80025f2:	6879      	ldr	r1, [r7, #4]
 80025f4:	f04f 30ff 	mov.w	r0, #4294967295
 80025f8:	f000 f90b 	bl	8002812 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025fc:	4a06      	ldr	r2, [pc, #24]	; (8002618 <HAL_InitTick+0x5c>)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002602:	2300      	movs	r3, #0
 8002604:	e000      	b.n	8002608 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
}
 8002608:	4618      	mov	r0, r3
 800260a:	3708      	adds	r7, #8
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	20000000 	.word	0x20000000
 8002614:	20000008 	.word	0x20000008
 8002618:	20000004 	.word	0x20000004

0800261c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002620:	4b06      	ldr	r3, [pc, #24]	; (800263c <HAL_IncTick+0x20>)
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	461a      	mov	r2, r3
 8002626:	4b06      	ldr	r3, [pc, #24]	; (8002640 <HAL_IncTick+0x24>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4413      	add	r3, r2
 800262c:	4a04      	ldr	r2, [pc, #16]	; (8002640 <HAL_IncTick+0x24>)
 800262e:	6013      	str	r3, [r2, #0]
}
 8002630:	bf00      	nop
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	20000008 	.word	0x20000008
 8002640:	200007d0 	.word	0x200007d0

08002644 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  return uwTick;
 8002648:	4b03      	ldr	r3, [pc, #12]	; (8002658 <HAL_GetTick+0x14>)
 800264a:	681b      	ldr	r3, [r3, #0]
}
 800264c:	4618      	mov	r0, r3
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	200007d0 	.word	0x200007d0

0800265c <__NVIC_SetPriorityGrouping>:
{
 800265c:	b480      	push	{r7}
 800265e:	b085      	sub	sp, #20
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f003 0307 	and.w	r3, r3, #7
 800266a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800266c:	4b0c      	ldr	r3, [pc, #48]	; (80026a0 <__NVIC_SetPriorityGrouping+0x44>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002672:	68ba      	ldr	r2, [r7, #8]
 8002674:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002678:	4013      	ands	r3, r2
 800267a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002684:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002688:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800268c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800268e:	4a04      	ldr	r2, [pc, #16]	; (80026a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	60d3      	str	r3, [r2, #12]
}
 8002694:	bf00      	nop
 8002696:	3714      	adds	r7, #20
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr
 80026a0:	e000ed00 	.word	0xe000ed00

080026a4 <__NVIC_GetPriorityGrouping>:
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026a8:	4b04      	ldr	r3, [pc, #16]	; (80026bc <__NVIC_GetPriorityGrouping+0x18>)
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	0a1b      	lsrs	r3, r3, #8
 80026ae:	f003 0307 	and.w	r3, r3, #7
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <__NVIC_EnableIRQ>:
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	db0b      	blt.n	80026ea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026d2:	79fb      	ldrb	r3, [r7, #7]
 80026d4:	f003 021f 	and.w	r2, r3, #31
 80026d8:	4907      	ldr	r1, [pc, #28]	; (80026f8 <__NVIC_EnableIRQ+0x38>)
 80026da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026de:	095b      	lsrs	r3, r3, #5
 80026e0:	2001      	movs	r0, #1
 80026e2:	fa00 f202 	lsl.w	r2, r0, r2
 80026e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80026ea:	bf00      	nop
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	e000e100 	.word	0xe000e100

080026fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	4603      	mov	r3, r0
 8002704:	6039      	str	r1, [r7, #0]
 8002706:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002708:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270c:	2b00      	cmp	r3, #0
 800270e:	db0a      	blt.n	8002726 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	b2da      	uxtb	r2, r3
 8002714:	490c      	ldr	r1, [pc, #48]	; (8002748 <__NVIC_SetPriority+0x4c>)
 8002716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800271a:	0112      	lsls	r2, r2, #4
 800271c:	b2d2      	uxtb	r2, r2
 800271e:	440b      	add	r3, r1
 8002720:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002724:	e00a      	b.n	800273c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	b2da      	uxtb	r2, r3
 800272a:	4908      	ldr	r1, [pc, #32]	; (800274c <__NVIC_SetPriority+0x50>)
 800272c:	79fb      	ldrb	r3, [r7, #7]
 800272e:	f003 030f 	and.w	r3, r3, #15
 8002732:	3b04      	subs	r3, #4
 8002734:	0112      	lsls	r2, r2, #4
 8002736:	b2d2      	uxtb	r2, r2
 8002738:	440b      	add	r3, r1
 800273a:	761a      	strb	r2, [r3, #24]
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr
 8002748:	e000e100 	.word	0xe000e100
 800274c:	e000ed00 	.word	0xe000ed00

08002750 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002750:	b480      	push	{r7}
 8002752:	b089      	sub	sp, #36	; 0x24
 8002754:	af00      	add	r7, sp, #0
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	60b9      	str	r1, [r7, #8]
 800275a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	f003 0307 	and.w	r3, r3, #7
 8002762:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002764:	69fb      	ldr	r3, [r7, #28]
 8002766:	f1c3 0307 	rsb	r3, r3, #7
 800276a:	2b04      	cmp	r3, #4
 800276c:	bf28      	it	cs
 800276e:	2304      	movcs	r3, #4
 8002770:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	3304      	adds	r3, #4
 8002776:	2b06      	cmp	r3, #6
 8002778:	d902      	bls.n	8002780 <NVIC_EncodePriority+0x30>
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	3b03      	subs	r3, #3
 800277e:	e000      	b.n	8002782 <NVIC_EncodePriority+0x32>
 8002780:	2300      	movs	r3, #0
 8002782:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002784:	f04f 32ff 	mov.w	r2, #4294967295
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	fa02 f303 	lsl.w	r3, r2, r3
 800278e:	43da      	mvns	r2, r3
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	401a      	ands	r2, r3
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002798:	f04f 31ff 	mov.w	r1, #4294967295
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	fa01 f303 	lsl.w	r3, r1, r3
 80027a2:	43d9      	mvns	r1, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a8:	4313      	orrs	r3, r2
         );
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3724      	adds	r7, #36	; 0x24
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
	...

080027b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	3b01      	subs	r3, #1
 80027c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027c8:	d301      	bcc.n	80027ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ca:	2301      	movs	r3, #1
 80027cc:	e00f      	b.n	80027ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027ce:	4a0a      	ldr	r2, [pc, #40]	; (80027f8 <SysTick_Config+0x40>)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	3b01      	subs	r3, #1
 80027d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027d6:	210f      	movs	r1, #15
 80027d8:	f04f 30ff 	mov.w	r0, #4294967295
 80027dc:	f7ff ff8e 	bl	80026fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027e0:	4b05      	ldr	r3, [pc, #20]	; (80027f8 <SysTick_Config+0x40>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027e6:	4b04      	ldr	r3, [pc, #16]	; (80027f8 <SysTick_Config+0x40>)
 80027e8:	2207      	movs	r2, #7
 80027ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027ec:	2300      	movs	r3, #0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	e000e010 	.word	0xe000e010

080027fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f7ff ff29 	bl	800265c <__NVIC_SetPriorityGrouping>
}
 800280a:	bf00      	nop
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002812:	b580      	push	{r7, lr}
 8002814:	b086      	sub	sp, #24
 8002816:	af00      	add	r7, sp, #0
 8002818:	4603      	mov	r3, r0
 800281a:	60b9      	str	r1, [r7, #8]
 800281c:	607a      	str	r2, [r7, #4]
 800281e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002820:	2300      	movs	r3, #0
 8002822:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002824:	f7ff ff3e 	bl	80026a4 <__NVIC_GetPriorityGrouping>
 8002828:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	68b9      	ldr	r1, [r7, #8]
 800282e:	6978      	ldr	r0, [r7, #20]
 8002830:	f7ff ff8e 	bl	8002750 <NVIC_EncodePriority>
 8002834:	4602      	mov	r2, r0
 8002836:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800283a:	4611      	mov	r1, r2
 800283c:	4618      	mov	r0, r3
 800283e:	f7ff ff5d 	bl	80026fc <__NVIC_SetPriority>
}
 8002842:	bf00      	nop
 8002844:	3718      	adds	r7, #24
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b082      	sub	sp, #8
 800284e:	af00      	add	r7, sp, #0
 8002850:	4603      	mov	r3, r0
 8002852:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002858:	4618      	mov	r0, r3
 800285a:	f7ff ff31 	bl	80026c0 <__NVIC_EnableIRQ>
}
 800285e:	bf00      	nop
 8002860:	3708      	adds	r7, #8
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}

08002866 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002866:	b580      	push	{r7, lr}
 8002868:	b082      	sub	sp, #8
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f7ff ffa2 	bl	80027b8 <SysTick_Config>
 8002874:	4603      	mov	r3, r0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
	...

08002880 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b086      	sub	sp, #24
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002888:	2300      	movs	r3, #0
 800288a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800288c:	f7ff feda 	bl	8002644 <HAL_GetTick>
 8002890:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d101      	bne.n	800289c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e099      	b.n	80029d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2202      	movs	r2, #2
 80028a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0201 	bic.w	r2, r2, #1
 80028ba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028bc:	e00f      	b.n	80028de <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028be:	f7ff fec1 	bl	8002644 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	2b05      	cmp	r3, #5
 80028ca:	d908      	bls.n	80028de <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2220      	movs	r2, #32
 80028d0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2203      	movs	r2, #3
 80028d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e078      	b.n	80029d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d1e8      	bne.n	80028be <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80028f4:	697a      	ldr	r2, [r7, #20]
 80028f6:	4b38      	ldr	r3, [pc, #224]	; (80029d8 <HAL_DMA_Init+0x158>)
 80028f8:	4013      	ands	r3, r2
 80028fa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685a      	ldr	r2, [r3, #4]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800290a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	691b      	ldr	r3, [r3, #16]
 8002910:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002916:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	699b      	ldr	r3, [r3, #24]
 800291c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002922:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a1b      	ldr	r3, [r3, #32]
 8002928:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800292a:	697a      	ldr	r2, [r7, #20]
 800292c:	4313      	orrs	r3, r2
 800292e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002934:	2b04      	cmp	r3, #4
 8002936:	d107      	bne.n	8002948 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002940:	4313      	orrs	r3, r2
 8002942:	697a      	ldr	r2, [r7, #20]
 8002944:	4313      	orrs	r3, r2
 8002946:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	697a      	ldr	r2, [r7, #20]
 800294e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	695b      	ldr	r3, [r3, #20]
 8002956:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	f023 0307 	bic.w	r3, r3, #7
 800295e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002964:	697a      	ldr	r2, [r7, #20]
 8002966:	4313      	orrs	r3, r2
 8002968:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296e:	2b04      	cmp	r3, #4
 8002970:	d117      	bne.n	80029a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002976:	697a      	ldr	r2, [r7, #20]
 8002978:	4313      	orrs	r3, r2
 800297a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002980:	2b00      	cmp	r3, #0
 8002982:	d00e      	beq.n	80029a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f000 fa7b 	bl	8002e80 <DMA_CheckFifoParam>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d008      	beq.n	80029a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2240      	movs	r2, #64	; 0x40
 8002994:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2201      	movs	r2, #1
 800299a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800299e:	2301      	movs	r3, #1
 80029a0:	e016      	b.n	80029d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	697a      	ldr	r2, [r7, #20]
 80029a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 fa32 	bl	8002e14 <DMA_CalcBaseAndBitshift>
 80029b0:	4603      	mov	r3, r0
 80029b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029b8:	223f      	movs	r2, #63	; 0x3f
 80029ba:	409a      	lsls	r2, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2201      	movs	r2, #1
 80029ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3718      	adds	r7, #24
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	f010803f 	.word	0xf010803f

080029dc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029e8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80029ea:	f7ff fe2b 	bl	8002644 <HAL_GetTick>
 80029ee:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d008      	beq.n	8002a0e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2280      	movs	r2, #128	; 0x80
 8002a00:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e052      	b.n	8002ab4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f022 0216 	bic.w	r2, r2, #22
 8002a1c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	695a      	ldr	r2, [r3, #20]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a2c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d103      	bne.n	8002a3e <HAL_DMA_Abort+0x62>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d007      	beq.n	8002a4e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f022 0208 	bic.w	r2, r2, #8
 8002a4c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f022 0201 	bic.w	r2, r2, #1
 8002a5c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a5e:	e013      	b.n	8002a88 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a60:	f7ff fdf0 	bl	8002644 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	2b05      	cmp	r3, #5
 8002a6c:	d90c      	bls.n	8002a88 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2220      	movs	r2, #32
 8002a72:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2203      	movs	r2, #3
 8002a78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e015      	b.n	8002ab4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1e4      	bne.n	8002a60 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a9a:	223f      	movs	r2, #63	; 0x3f
 8002a9c:	409a      	lsls	r2, r3
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002ab2:	2300      	movs	r3, #0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3710      	adds	r7, #16
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d004      	beq.n	8002ada <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2280      	movs	r2, #128	; 0x80
 8002ad4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e00c      	b.n	8002af4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2205      	movs	r2, #5
 8002ade:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 0201 	bic.w	r2, r2, #1
 8002af0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002af2:	2300      	movs	r3, #0
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	370c      	adds	r7, #12
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b086      	sub	sp, #24
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b0c:	4b8e      	ldr	r3, [pc, #568]	; (8002d48 <HAL_DMA_IRQHandler+0x248>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a8e      	ldr	r2, [pc, #568]	; (8002d4c <HAL_DMA_IRQHandler+0x24c>)
 8002b12:	fba2 2303 	umull	r2, r3, r2, r3
 8002b16:	0a9b      	lsrs	r3, r3, #10
 8002b18:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b1e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b2a:	2208      	movs	r2, #8
 8002b2c:	409a      	lsls	r2, r3
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	4013      	ands	r3, r2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d01a      	beq.n	8002b6c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0304 	and.w	r3, r3, #4
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d013      	beq.n	8002b6c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f022 0204 	bic.w	r2, r2, #4
 8002b52:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b58:	2208      	movs	r2, #8
 8002b5a:	409a      	lsls	r2, r3
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b64:	f043 0201 	orr.w	r2, r3, #1
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b70:	2201      	movs	r2, #1
 8002b72:	409a      	lsls	r2, r3
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	4013      	ands	r3, r2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d012      	beq.n	8002ba2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	695b      	ldr	r3, [r3, #20]
 8002b82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d00b      	beq.n	8002ba2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b8e:	2201      	movs	r2, #1
 8002b90:	409a      	lsls	r2, r3
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b9a:	f043 0202 	orr.w	r2, r3, #2
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ba6:	2204      	movs	r2, #4
 8002ba8:	409a      	lsls	r2, r3
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	4013      	ands	r3, r2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d012      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0302 	and.w	r3, r3, #2
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d00b      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bc4:	2204      	movs	r2, #4
 8002bc6:	409a      	lsls	r2, r3
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bd0:	f043 0204 	orr.w	r2, r3, #4
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bdc:	2210      	movs	r2, #16
 8002bde:	409a      	lsls	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	4013      	ands	r3, r2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d043      	beq.n	8002c70 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0308 	and.w	r3, r3, #8
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d03c      	beq.n	8002c70 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bfa:	2210      	movs	r2, #16
 8002bfc:	409a      	lsls	r2, r3
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d018      	beq.n	8002c42 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d108      	bne.n	8002c30 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d024      	beq.n	8002c70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	4798      	blx	r3
 8002c2e:	e01f      	b.n	8002c70 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d01b      	beq.n	8002c70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	4798      	blx	r3
 8002c40:	e016      	b.n	8002c70 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d107      	bne.n	8002c60 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f022 0208 	bic.w	r2, r2, #8
 8002c5e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d003      	beq.n	8002c70 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c74:	2220      	movs	r2, #32
 8002c76:	409a      	lsls	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	f000 808f 	beq.w	8002da0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0310 	and.w	r3, r3, #16
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f000 8087 	beq.w	8002da0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c96:	2220      	movs	r2, #32
 8002c98:	409a      	lsls	r2, r3
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	2b05      	cmp	r3, #5
 8002ca8:	d136      	bne.n	8002d18 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f022 0216 	bic.w	r2, r2, #22
 8002cb8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	695a      	ldr	r2, [r3, #20]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002cc8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d103      	bne.n	8002cda <HAL_DMA_IRQHandler+0x1da>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d007      	beq.n	8002cea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f022 0208 	bic.w	r2, r2, #8
 8002ce8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cee:	223f      	movs	r2, #63	; 0x3f
 8002cf0:	409a      	lsls	r2, r3
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d07e      	beq.n	8002e0c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	4798      	blx	r3
        }
        return;
 8002d16:	e079      	b.n	8002e0c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d01d      	beq.n	8002d62 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d10d      	bne.n	8002d50 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d031      	beq.n	8002da0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	4798      	blx	r3
 8002d44:	e02c      	b.n	8002da0 <HAL_DMA_IRQHandler+0x2a0>
 8002d46:	bf00      	nop
 8002d48:	20000000 	.word	0x20000000
 8002d4c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d023      	beq.n	8002da0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	4798      	blx	r3
 8002d60:	e01e      	b.n	8002da0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d10f      	bne.n	8002d90 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f022 0210 	bic.w	r2, r2, #16
 8002d7e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d003      	beq.n	8002da0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d032      	beq.n	8002e0e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dac:	f003 0301 	and.w	r3, r3, #1
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d022      	beq.n	8002dfa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2205      	movs	r2, #5
 8002db8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f022 0201 	bic.w	r2, r2, #1
 8002dca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	3301      	adds	r3, #1
 8002dd0:	60bb      	str	r3, [r7, #8]
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d307      	bcc.n	8002de8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0301 	and.w	r3, r3, #1
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1f2      	bne.n	8002dcc <HAL_DMA_IRQHandler+0x2cc>
 8002de6:	e000      	b.n	8002dea <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002de8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2201      	movs	r2, #1
 8002dee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d005      	beq.n	8002e0e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	4798      	blx	r3
 8002e0a:	e000      	b.n	8002e0e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002e0c:	bf00      	nop
    }
  }
}
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b085      	sub	sp, #20
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	3b10      	subs	r3, #16
 8002e24:	4a14      	ldr	r2, [pc, #80]	; (8002e78 <DMA_CalcBaseAndBitshift+0x64>)
 8002e26:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2a:	091b      	lsrs	r3, r3, #4
 8002e2c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e2e:	4a13      	ldr	r2, [pc, #76]	; (8002e7c <DMA_CalcBaseAndBitshift+0x68>)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	4413      	add	r3, r2
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	461a      	mov	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2b03      	cmp	r3, #3
 8002e40:	d909      	bls.n	8002e56 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e4a:	f023 0303 	bic.w	r3, r3, #3
 8002e4e:	1d1a      	adds	r2, r3, #4
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	659a      	str	r2, [r3, #88]	; 0x58
 8002e54:	e007      	b.n	8002e66 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e5e:	f023 0303 	bic.w	r3, r3, #3
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3714      	adds	r7, #20
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	aaaaaaab 	.word	0xaaaaaaab
 8002e7c:	0800a8d8 	.word	0x0800a8d8

08002e80 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e90:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	699b      	ldr	r3, [r3, #24]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d11f      	bne.n	8002eda <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	2b03      	cmp	r3, #3
 8002e9e:	d856      	bhi.n	8002f4e <DMA_CheckFifoParam+0xce>
 8002ea0:	a201      	add	r2, pc, #4	; (adr r2, 8002ea8 <DMA_CheckFifoParam+0x28>)
 8002ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea6:	bf00      	nop
 8002ea8:	08002eb9 	.word	0x08002eb9
 8002eac:	08002ecb 	.word	0x08002ecb
 8002eb0:	08002eb9 	.word	0x08002eb9
 8002eb4:	08002f4f 	.word	0x08002f4f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ebc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d046      	beq.n	8002f52 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ec8:	e043      	b.n	8002f52 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ece:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ed2:	d140      	bne.n	8002f56 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ed8:	e03d      	b.n	8002f56 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ee2:	d121      	bne.n	8002f28 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	2b03      	cmp	r3, #3
 8002ee8:	d837      	bhi.n	8002f5a <DMA_CheckFifoParam+0xda>
 8002eea:	a201      	add	r2, pc, #4	; (adr r2, 8002ef0 <DMA_CheckFifoParam+0x70>)
 8002eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef0:	08002f01 	.word	0x08002f01
 8002ef4:	08002f07 	.word	0x08002f07
 8002ef8:	08002f01 	.word	0x08002f01
 8002efc:	08002f19 	.word	0x08002f19
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	73fb      	strb	r3, [r7, #15]
      break;
 8002f04:	e030      	b.n	8002f68 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d025      	beq.n	8002f5e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f16:	e022      	b.n	8002f5e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f20:	d11f      	bne.n	8002f62 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f26:	e01c      	b.n	8002f62 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d903      	bls.n	8002f36 <DMA_CheckFifoParam+0xb6>
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	2b03      	cmp	r3, #3
 8002f32:	d003      	beq.n	8002f3c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f34:	e018      	b.n	8002f68 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	73fb      	strb	r3, [r7, #15]
      break;
 8002f3a:	e015      	b.n	8002f68 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f40:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d00e      	beq.n	8002f66 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f4c:	e00b      	b.n	8002f66 <DMA_CheckFifoParam+0xe6>
      break;
 8002f4e:	bf00      	nop
 8002f50:	e00a      	b.n	8002f68 <DMA_CheckFifoParam+0xe8>
      break;
 8002f52:	bf00      	nop
 8002f54:	e008      	b.n	8002f68 <DMA_CheckFifoParam+0xe8>
      break;
 8002f56:	bf00      	nop
 8002f58:	e006      	b.n	8002f68 <DMA_CheckFifoParam+0xe8>
      break;
 8002f5a:	bf00      	nop
 8002f5c:	e004      	b.n	8002f68 <DMA_CheckFifoParam+0xe8>
      break;
 8002f5e:	bf00      	nop
 8002f60:	e002      	b.n	8002f68 <DMA_CheckFifoParam+0xe8>
      break;   
 8002f62:	bf00      	nop
 8002f64:	e000      	b.n	8002f68 <DMA_CheckFifoParam+0xe8>
      break;
 8002f66:	bf00      	nop
    }
  } 
  
  return status; 
 8002f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3714      	adds	r7, #20
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop

08002f78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b089      	sub	sp, #36	; 0x24
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f82:	2300      	movs	r3, #0
 8002f84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f86:	2300      	movs	r3, #0
 8002f88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f8e:	2300      	movs	r3, #0
 8002f90:	61fb      	str	r3, [r7, #28]
 8002f92:	e165      	b.n	8003260 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f94:	2201      	movs	r2, #1
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	697a      	ldr	r2, [r7, #20]
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	f040 8154 	bne.w	800325a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f003 0303 	and.w	r3, r3, #3
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d005      	beq.n	8002fca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d130      	bne.n	800302c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	2203      	movs	r2, #3
 8002fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fda:	43db      	mvns	r3, r3
 8002fdc:	69ba      	ldr	r2, [r7, #24]
 8002fde:	4013      	ands	r3, r2
 8002fe0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	68da      	ldr	r2, [r3, #12]
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	fa02 f303 	lsl.w	r3, r2, r3
 8002fee:	69ba      	ldr	r2, [r7, #24]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	69ba      	ldr	r2, [r7, #24]
 8002ff8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003000:	2201      	movs	r2, #1
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	fa02 f303 	lsl.w	r3, r2, r3
 8003008:	43db      	mvns	r3, r3
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	4013      	ands	r3, r2
 800300e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	091b      	lsrs	r3, r3, #4
 8003016:	f003 0201 	and.w	r2, r3, #1
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	fa02 f303 	lsl.w	r3, r2, r3
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	4313      	orrs	r3, r2
 8003024:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f003 0303 	and.w	r3, r3, #3
 8003034:	2b03      	cmp	r3, #3
 8003036:	d017      	beq.n	8003068 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	2203      	movs	r2, #3
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	43db      	mvns	r3, r3
 800304a:	69ba      	ldr	r2, [r7, #24]
 800304c:	4013      	ands	r3, r2
 800304e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	689a      	ldr	r2, [r3, #8]
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	005b      	lsls	r3, r3, #1
 8003058:	fa02 f303 	lsl.w	r3, r2, r3
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	4313      	orrs	r3, r2
 8003060:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	69ba      	ldr	r2, [r7, #24]
 8003066:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f003 0303 	and.w	r3, r3, #3
 8003070:	2b02      	cmp	r3, #2
 8003072:	d123      	bne.n	80030bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	08da      	lsrs	r2, r3, #3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	3208      	adds	r2, #8
 800307c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003080:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	f003 0307 	and.w	r3, r3, #7
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	220f      	movs	r2, #15
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	43db      	mvns	r3, r3
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	4013      	ands	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	691a      	ldr	r2, [r3, #16]
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	f003 0307 	and.w	r3, r3, #7
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	69ba      	ldr	r2, [r7, #24]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	08da      	lsrs	r2, r3, #3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	3208      	adds	r2, #8
 80030b6:	69b9      	ldr	r1, [r7, #24]
 80030b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030c2:	69fb      	ldr	r3, [r7, #28]
 80030c4:	005b      	lsls	r3, r3, #1
 80030c6:	2203      	movs	r2, #3
 80030c8:	fa02 f303 	lsl.w	r3, r2, r3
 80030cc:	43db      	mvns	r3, r3
 80030ce:	69ba      	ldr	r2, [r7, #24]
 80030d0:	4013      	ands	r3, r2
 80030d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f003 0203 	and.w	r2, r3, #3
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	005b      	lsls	r3, r3, #1
 80030e0:	fa02 f303 	lsl.w	r3, r2, r3
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	f000 80ae 	beq.w	800325a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030fe:	2300      	movs	r3, #0
 8003100:	60fb      	str	r3, [r7, #12]
 8003102:	4b5d      	ldr	r3, [pc, #372]	; (8003278 <HAL_GPIO_Init+0x300>)
 8003104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003106:	4a5c      	ldr	r2, [pc, #368]	; (8003278 <HAL_GPIO_Init+0x300>)
 8003108:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800310c:	6453      	str	r3, [r2, #68]	; 0x44
 800310e:	4b5a      	ldr	r3, [pc, #360]	; (8003278 <HAL_GPIO_Init+0x300>)
 8003110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003112:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003116:	60fb      	str	r3, [r7, #12]
 8003118:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800311a:	4a58      	ldr	r2, [pc, #352]	; (800327c <HAL_GPIO_Init+0x304>)
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	089b      	lsrs	r3, r3, #2
 8003120:	3302      	adds	r3, #2
 8003122:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003126:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	f003 0303 	and.w	r3, r3, #3
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	220f      	movs	r2, #15
 8003132:	fa02 f303 	lsl.w	r3, r2, r3
 8003136:	43db      	mvns	r3, r3
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	4013      	ands	r3, r2
 800313c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a4f      	ldr	r2, [pc, #316]	; (8003280 <HAL_GPIO_Init+0x308>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d025      	beq.n	8003192 <HAL_GPIO_Init+0x21a>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a4e      	ldr	r2, [pc, #312]	; (8003284 <HAL_GPIO_Init+0x30c>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d01f      	beq.n	800318e <HAL_GPIO_Init+0x216>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a4d      	ldr	r2, [pc, #308]	; (8003288 <HAL_GPIO_Init+0x310>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d019      	beq.n	800318a <HAL_GPIO_Init+0x212>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a4c      	ldr	r2, [pc, #304]	; (800328c <HAL_GPIO_Init+0x314>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d013      	beq.n	8003186 <HAL_GPIO_Init+0x20e>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a4b      	ldr	r2, [pc, #300]	; (8003290 <HAL_GPIO_Init+0x318>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d00d      	beq.n	8003182 <HAL_GPIO_Init+0x20a>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a4a      	ldr	r2, [pc, #296]	; (8003294 <HAL_GPIO_Init+0x31c>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d007      	beq.n	800317e <HAL_GPIO_Init+0x206>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a49      	ldr	r2, [pc, #292]	; (8003298 <HAL_GPIO_Init+0x320>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d101      	bne.n	800317a <HAL_GPIO_Init+0x202>
 8003176:	2306      	movs	r3, #6
 8003178:	e00c      	b.n	8003194 <HAL_GPIO_Init+0x21c>
 800317a:	2307      	movs	r3, #7
 800317c:	e00a      	b.n	8003194 <HAL_GPIO_Init+0x21c>
 800317e:	2305      	movs	r3, #5
 8003180:	e008      	b.n	8003194 <HAL_GPIO_Init+0x21c>
 8003182:	2304      	movs	r3, #4
 8003184:	e006      	b.n	8003194 <HAL_GPIO_Init+0x21c>
 8003186:	2303      	movs	r3, #3
 8003188:	e004      	b.n	8003194 <HAL_GPIO_Init+0x21c>
 800318a:	2302      	movs	r3, #2
 800318c:	e002      	b.n	8003194 <HAL_GPIO_Init+0x21c>
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <HAL_GPIO_Init+0x21c>
 8003192:	2300      	movs	r3, #0
 8003194:	69fa      	ldr	r2, [r7, #28]
 8003196:	f002 0203 	and.w	r2, r2, #3
 800319a:	0092      	lsls	r2, r2, #2
 800319c:	4093      	lsls	r3, r2
 800319e:	69ba      	ldr	r2, [r7, #24]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031a4:	4935      	ldr	r1, [pc, #212]	; (800327c <HAL_GPIO_Init+0x304>)
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	089b      	lsrs	r3, r3, #2
 80031aa:	3302      	adds	r3, #2
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031b2:	4b3a      	ldr	r3, [pc, #232]	; (800329c <HAL_GPIO_Init+0x324>)
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	43db      	mvns	r3, r3
 80031bc:	69ba      	ldr	r2, [r7, #24]
 80031be:	4013      	ands	r3, r2
 80031c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d003      	beq.n	80031d6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031d6:	4a31      	ldr	r2, [pc, #196]	; (800329c <HAL_GPIO_Init+0x324>)
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031dc:	4b2f      	ldr	r3, [pc, #188]	; (800329c <HAL_GPIO_Init+0x324>)
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	43db      	mvns	r3, r3
 80031e6:	69ba      	ldr	r2, [r7, #24]
 80031e8:	4013      	ands	r3, r2
 80031ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d003      	beq.n	8003200 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003200:	4a26      	ldr	r2, [pc, #152]	; (800329c <HAL_GPIO_Init+0x324>)
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003206:	4b25      	ldr	r3, [pc, #148]	; (800329c <HAL_GPIO_Init+0x324>)
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	43db      	mvns	r3, r3
 8003210:	69ba      	ldr	r2, [r7, #24]
 8003212:	4013      	ands	r3, r2
 8003214:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d003      	beq.n	800322a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003222:	69ba      	ldr	r2, [r7, #24]
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	4313      	orrs	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800322a:	4a1c      	ldr	r2, [pc, #112]	; (800329c <HAL_GPIO_Init+0x324>)
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003230:	4b1a      	ldr	r3, [pc, #104]	; (800329c <HAL_GPIO_Init+0x324>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	43db      	mvns	r3, r3
 800323a:	69ba      	ldr	r2, [r7, #24]
 800323c:	4013      	ands	r3, r2
 800323e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d003      	beq.n	8003254 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800324c:	69ba      	ldr	r2, [r7, #24]
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	4313      	orrs	r3, r2
 8003252:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003254:	4a11      	ldr	r2, [pc, #68]	; (800329c <HAL_GPIO_Init+0x324>)
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	3301      	adds	r3, #1
 800325e:	61fb      	str	r3, [r7, #28]
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	2b0f      	cmp	r3, #15
 8003264:	f67f ae96 	bls.w	8002f94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003268:	bf00      	nop
 800326a:	bf00      	nop
 800326c:	3724      	adds	r7, #36	; 0x24
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	40023800 	.word	0x40023800
 800327c:	40013800 	.word	0x40013800
 8003280:	40020000 	.word	0x40020000
 8003284:	40020400 	.word	0x40020400
 8003288:	40020800 	.word	0x40020800
 800328c:	40020c00 	.word	0x40020c00
 8003290:	40021000 	.word	0x40021000
 8003294:	40021400 	.word	0x40021400
 8003298:	40021800 	.word	0x40021800
 800329c:	40013c00 	.word	0x40013c00

080032a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	460b      	mov	r3, r1
 80032aa:	807b      	strh	r3, [r7, #2]
 80032ac:	4613      	mov	r3, r2
 80032ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032b0:	787b      	ldrb	r3, [r7, #1]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d003      	beq.n	80032be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032b6:	887a      	ldrh	r2, [r7, #2]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032bc:	e003      	b.n	80032c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032be:	887b      	ldrh	r3, [r7, #2]
 80032c0:	041a      	lsls	r2, r3, #16
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	619a      	str	r2, [r3, #24]
}
 80032c6:	bf00      	nop
 80032c8:	370c      	adds	r7, #12
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
	...

080032d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	4603      	mov	r3, r0
 80032dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80032de:	4b08      	ldr	r3, [pc, #32]	; (8003300 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032e0:	695a      	ldr	r2, [r3, #20]
 80032e2:	88fb      	ldrh	r3, [r7, #6]
 80032e4:	4013      	ands	r3, r2
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d006      	beq.n	80032f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80032ea:	4a05      	ldr	r2, [pc, #20]	; (8003300 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032ec:	88fb      	ldrh	r3, [r7, #6]
 80032ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80032f0:	88fb      	ldrh	r3, [r7, #6]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7fe f8dc 	bl	80014b0 <HAL_GPIO_EXTI_Callback>
  }
}
 80032f8:	bf00      	nop
 80032fa:	3708      	adds	r7, #8
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	40013c00 	.word	0x40013c00

08003304 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800330a:	2300      	movs	r3, #0
 800330c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800330e:	2300      	movs	r3, #0
 8003310:	603b      	str	r3, [r7, #0]
 8003312:	4b20      	ldr	r3, [pc, #128]	; (8003394 <HAL_PWREx_EnableOverDrive+0x90>)
 8003314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003316:	4a1f      	ldr	r2, [pc, #124]	; (8003394 <HAL_PWREx_EnableOverDrive+0x90>)
 8003318:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800331c:	6413      	str	r3, [r2, #64]	; 0x40
 800331e:	4b1d      	ldr	r3, [pc, #116]	; (8003394 <HAL_PWREx_EnableOverDrive+0x90>)
 8003320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003326:	603b      	str	r3, [r7, #0]
 8003328:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800332a:	4b1b      	ldr	r3, [pc, #108]	; (8003398 <HAL_PWREx_EnableOverDrive+0x94>)
 800332c:	2201      	movs	r2, #1
 800332e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003330:	f7ff f988 	bl	8002644 <HAL_GetTick>
 8003334:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003336:	e009      	b.n	800334c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003338:	f7ff f984 	bl	8002644 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003346:	d901      	bls.n	800334c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e01f      	b.n	800338c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800334c:	4b13      	ldr	r3, [pc, #76]	; (800339c <HAL_PWREx_EnableOverDrive+0x98>)
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003354:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003358:	d1ee      	bne.n	8003338 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800335a:	4b11      	ldr	r3, [pc, #68]	; (80033a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800335c:	2201      	movs	r2, #1
 800335e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003360:	f7ff f970 	bl	8002644 <HAL_GetTick>
 8003364:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003366:	e009      	b.n	800337c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003368:	f7ff f96c 	bl	8002644 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003376:	d901      	bls.n	800337c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e007      	b.n	800338c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800337c:	4b07      	ldr	r3, [pc, #28]	; (800339c <HAL_PWREx_EnableOverDrive+0x98>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003384:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003388:	d1ee      	bne.n	8003368 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800338a:	2300      	movs	r3, #0
}
 800338c:	4618      	mov	r0, r3
 800338e:	3708      	adds	r7, #8
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	40023800 	.word	0x40023800
 8003398:	420e0040 	.word	0x420e0040
 800339c:	40007000 	.word	0x40007000
 80033a0:	420e0044 	.word	0x420e0044

080033a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d101      	bne.n	80033b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e0cc      	b.n	8003552 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033b8:	4b68      	ldr	r3, [pc, #416]	; (800355c <HAL_RCC_ClockConfig+0x1b8>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 030f 	and.w	r3, r3, #15
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d90c      	bls.n	80033e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033c6:	4b65      	ldr	r3, [pc, #404]	; (800355c <HAL_RCC_ClockConfig+0x1b8>)
 80033c8:	683a      	ldr	r2, [r7, #0]
 80033ca:	b2d2      	uxtb	r2, r2
 80033cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ce:	4b63      	ldr	r3, [pc, #396]	; (800355c <HAL_RCC_ClockConfig+0x1b8>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 030f 	and.w	r3, r3, #15
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	429a      	cmp	r2, r3
 80033da:	d001      	beq.n	80033e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e0b8      	b.n	8003552 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0302 	and.w	r3, r3, #2
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d020      	beq.n	800342e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0304 	and.w	r3, r3, #4
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d005      	beq.n	8003404 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033f8:	4b59      	ldr	r3, [pc, #356]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	4a58      	ldr	r2, [pc, #352]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 80033fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003402:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0308 	and.w	r3, r3, #8
 800340c:	2b00      	cmp	r3, #0
 800340e:	d005      	beq.n	800341c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003410:	4b53      	ldr	r3, [pc, #332]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	4a52      	ldr	r2, [pc, #328]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 8003416:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800341a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800341c:	4b50      	ldr	r3, [pc, #320]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	494d      	ldr	r1, [pc, #308]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 800342a:	4313      	orrs	r3, r2
 800342c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b00      	cmp	r3, #0
 8003438:	d044      	beq.n	80034c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	2b01      	cmp	r3, #1
 8003440:	d107      	bne.n	8003452 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003442:	4b47      	ldr	r3, [pc, #284]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d119      	bne.n	8003482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e07f      	b.n	8003552 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	2b02      	cmp	r3, #2
 8003458:	d003      	beq.n	8003462 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800345e:	2b03      	cmp	r3, #3
 8003460:	d107      	bne.n	8003472 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003462:	4b3f      	ldr	r3, [pc, #252]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d109      	bne.n	8003482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e06f      	b.n	8003552 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003472:	4b3b      	ldr	r3, [pc, #236]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b00      	cmp	r3, #0
 800347c:	d101      	bne.n	8003482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e067      	b.n	8003552 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003482:	4b37      	ldr	r3, [pc, #220]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	f023 0203 	bic.w	r2, r3, #3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	4934      	ldr	r1, [pc, #208]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 8003490:	4313      	orrs	r3, r2
 8003492:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003494:	f7ff f8d6 	bl	8002644 <HAL_GetTick>
 8003498:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800349a:	e00a      	b.n	80034b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800349c:	f7ff f8d2 	bl	8002644 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e04f      	b.n	8003552 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034b2:	4b2b      	ldr	r3, [pc, #172]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f003 020c 	and.w	r2, r3, #12
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d1eb      	bne.n	800349c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034c4:	4b25      	ldr	r3, [pc, #148]	; (800355c <HAL_RCC_ClockConfig+0x1b8>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 030f 	and.w	r3, r3, #15
 80034cc:	683a      	ldr	r2, [r7, #0]
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d20c      	bcs.n	80034ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034d2:	4b22      	ldr	r3, [pc, #136]	; (800355c <HAL_RCC_ClockConfig+0x1b8>)
 80034d4:	683a      	ldr	r2, [r7, #0]
 80034d6:	b2d2      	uxtb	r2, r2
 80034d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034da:	4b20      	ldr	r3, [pc, #128]	; (800355c <HAL_RCC_ClockConfig+0x1b8>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 030f 	and.w	r3, r3, #15
 80034e2:	683a      	ldr	r2, [r7, #0]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d001      	beq.n	80034ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e032      	b.n	8003552 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0304 	and.w	r3, r3, #4
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d008      	beq.n	800350a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034f8:	4b19      	ldr	r3, [pc, #100]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	4916      	ldr	r1, [pc, #88]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 8003506:	4313      	orrs	r3, r2
 8003508:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0308 	and.w	r3, r3, #8
 8003512:	2b00      	cmp	r3, #0
 8003514:	d009      	beq.n	800352a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003516:	4b12      	ldr	r3, [pc, #72]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	00db      	lsls	r3, r3, #3
 8003524:	490e      	ldr	r1, [pc, #56]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 8003526:	4313      	orrs	r3, r2
 8003528:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800352a:	f000 f855 	bl	80035d8 <HAL_RCC_GetSysClockFreq>
 800352e:	4602      	mov	r2, r0
 8003530:	4b0b      	ldr	r3, [pc, #44]	; (8003560 <HAL_RCC_ClockConfig+0x1bc>)
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	091b      	lsrs	r3, r3, #4
 8003536:	f003 030f 	and.w	r3, r3, #15
 800353a:	490a      	ldr	r1, [pc, #40]	; (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 800353c:	5ccb      	ldrb	r3, [r1, r3]
 800353e:	fa22 f303 	lsr.w	r3, r2, r3
 8003542:	4a09      	ldr	r2, [pc, #36]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003544:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003546:	4b09      	ldr	r3, [pc, #36]	; (800356c <HAL_RCC_ClockConfig+0x1c8>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4618      	mov	r0, r3
 800354c:	f7ff f836 	bl	80025bc <HAL_InitTick>

  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	40023c00 	.word	0x40023c00
 8003560:	40023800 	.word	0x40023800
 8003564:	0800a8c0 	.word	0x0800a8c0
 8003568:	20000000 	.word	0x20000000
 800356c:	20000004 	.word	0x20000004

08003570 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003570:	b480      	push	{r7}
 8003572:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003574:	4b03      	ldr	r3, [pc, #12]	; (8003584 <HAL_RCC_GetHCLKFreq+0x14>)
 8003576:	681b      	ldr	r3, [r3, #0]
}
 8003578:	4618      	mov	r0, r3
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop
 8003584:	20000000 	.word	0x20000000

08003588 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800358c:	f7ff fff0 	bl	8003570 <HAL_RCC_GetHCLKFreq>
 8003590:	4602      	mov	r2, r0
 8003592:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	0a9b      	lsrs	r3, r3, #10
 8003598:	f003 0307 	and.w	r3, r3, #7
 800359c:	4903      	ldr	r1, [pc, #12]	; (80035ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800359e:	5ccb      	ldrb	r3, [r1, r3]
 80035a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	40023800 	.word	0x40023800
 80035ac:	0800a8d0 	.word	0x0800a8d0

080035b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80035b4:	f7ff ffdc 	bl	8003570 <HAL_RCC_GetHCLKFreq>
 80035b8:	4602      	mov	r2, r0
 80035ba:	4b05      	ldr	r3, [pc, #20]	; (80035d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	0b5b      	lsrs	r3, r3, #13
 80035c0:	f003 0307 	and.w	r3, r3, #7
 80035c4:	4903      	ldr	r1, [pc, #12]	; (80035d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035c6:	5ccb      	ldrb	r3, [r1, r3]
 80035c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	40023800 	.word	0x40023800
 80035d4:	0800a8d0 	.word	0x0800a8d0

080035d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035dc:	b0ae      	sub	sp, #184	; 0xb8
 80035de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80035e0:	2300      	movs	r3, #0
 80035e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80035e6:	2300      	movs	r3, #0
 80035e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80035ec:	2300      	movs	r3, #0
 80035ee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80035f2:	2300      	movs	r3, #0
 80035f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80035f8:	2300      	movs	r3, #0
 80035fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80035fe:	4bcb      	ldr	r3, [pc, #812]	; (800392c <HAL_RCC_GetSysClockFreq+0x354>)
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f003 030c 	and.w	r3, r3, #12
 8003606:	2b0c      	cmp	r3, #12
 8003608:	f200 8206 	bhi.w	8003a18 <HAL_RCC_GetSysClockFreq+0x440>
 800360c:	a201      	add	r2, pc, #4	; (adr r2, 8003614 <HAL_RCC_GetSysClockFreq+0x3c>)
 800360e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003612:	bf00      	nop
 8003614:	08003649 	.word	0x08003649
 8003618:	08003a19 	.word	0x08003a19
 800361c:	08003a19 	.word	0x08003a19
 8003620:	08003a19 	.word	0x08003a19
 8003624:	08003651 	.word	0x08003651
 8003628:	08003a19 	.word	0x08003a19
 800362c:	08003a19 	.word	0x08003a19
 8003630:	08003a19 	.word	0x08003a19
 8003634:	08003659 	.word	0x08003659
 8003638:	08003a19 	.word	0x08003a19
 800363c:	08003a19 	.word	0x08003a19
 8003640:	08003a19 	.word	0x08003a19
 8003644:	08003849 	.word	0x08003849
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003648:	4bb9      	ldr	r3, [pc, #740]	; (8003930 <HAL_RCC_GetSysClockFreq+0x358>)
 800364a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800364e:	e1e7      	b.n	8003a20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003650:	4bb8      	ldr	r3, [pc, #736]	; (8003934 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003652:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003656:	e1e3      	b.n	8003a20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003658:	4bb4      	ldr	r3, [pc, #720]	; (800392c <HAL_RCC_GetSysClockFreq+0x354>)
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003660:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003664:	4bb1      	ldr	r3, [pc, #708]	; (800392c <HAL_RCC_GetSysClockFreq+0x354>)
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800366c:	2b00      	cmp	r3, #0
 800366e:	d071      	beq.n	8003754 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003670:	4bae      	ldr	r3, [pc, #696]	; (800392c <HAL_RCC_GetSysClockFreq+0x354>)
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	099b      	lsrs	r3, r3, #6
 8003676:	2200      	movs	r2, #0
 8003678:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800367c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003680:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003684:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003688:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800368c:	2300      	movs	r3, #0
 800368e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003692:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003696:	4622      	mov	r2, r4
 8003698:	462b      	mov	r3, r5
 800369a:	f04f 0000 	mov.w	r0, #0
 800369e:	f04f 0100 	mov.w	r1, #0
 80036a2:	0159      	lsls	r1, r3, #5
 80036a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036a8:	0150      	lsls	r0, r2, #5
 80036aa:	4602      	mov	r2, r0
 80036ac:	460b      	mov	r3, r1
 80036ae:	4621      	mov	r1, r4
 80036b0:	1a51      	subs	r1, r2, r1
 80036b2:	6439      	str	r1, [r7, #64]	; 0x40
 80036b4:	4629      	mov	r1, r5
 80036b6:	eb63 0301 	sbc.w	r3, r3, r1
 80036ba:	647b      	str	r3, [r7, #68]	; 0x44
 80036bc:	f04f 0200 	mov.w	r2, #0
 80036c0:	f04f 0300 	mov.w	r3, #0
 80036c4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80036c8:	4649      	mov	r1, r9
 80036ca:	018b      	lsls	r3, r1, #6
 80036cc:	4641      	mov	r1, r8
 80036ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80036d2:	4641      	mov	r1, r8
 80036d4:	018a      	lsls	r2, r1, #6
 80036d6:	4641      	mov	r1, r8
 80036d8:	1a51      	subs	r1, r2, r1
 80036da:	63b9      	str	r1, [r7, #56]	; 0x38
 80036dc:	4649      	mov	r1, r9
 80036de:	eb63 0301 	sbc.w	r3, r3, r1
 80036e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036e4:	f04f 0200 	mov.w	r2, #0
 80036e8:	f04f 0300 	mov.w	r3, #0
 80036ec:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80036f0:	4649      	mov	r1, r9
 80036f2:	00cb      	lsls	r3, r1, #3
 80036f4:	4641      	mov	r1, r8
 80036f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036fa:	4641      	mov	r1, r8
 80036fc:	00ca      	lsls	r2, r1, #3
 80036fe:	4610      	mov	r0, r2
 8003700:	4619      	mov	r1, r3
 8003702:	4603      	mov	r3, r0
 8003704:	4622      	mov	r2, r4
 8003706:	189b      	adds	r3, r3, r2
 8003708:	633b      	str	r3, [r7, #48]	; 0x30
 800370a:	462b      	mov	r3, r5
 800370c:	460a      	mov	r2, r1
 800370e:	eb42 0303 	adc.w	r3, r2, r3
 8003712:	637b      	str	r3, [r7, #52]	; 0x34
 8003714:	f04f 0200 	mov.w	r2, #0
 8003718:	f04f 0300 	mov.w	r3, #0
 800371c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003720:	4629      	mov	r1, r5
 8003722:	024b      	lsls	r3, r1, #9
 8003724:	4621      	mov	r1, r4
 8003726:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800372a:	4621      	mov	r1, r4
 800372c:	024a      	lsls	r2, r1, #9
 800372e:	4610      	mov	r0, r2
 8003730:	4619      	mov	r1, r3
 8003732:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003736:	2200      	movs	r2, #0
 8003738:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800373c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003740:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003744:	f7fd fa50 	bl	8000be8 <__aeabi_uldivmod>
 8003748:	4602      	mov	r2, r0
 800374a:	460b      	mov	r3, r1
 800374c:	4613      	mov	r3, r2
 800374e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003752:	e067      	b.n	8003824 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003754:	4b75      	ldr	r3, [pc, #468]	; (800392c <HAL_RCC_GetSysClockFreq+0x354>)
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	099b      	lsrs	r3, r3, #6
 800375a:	2200      	movs	r2, #0
 800375c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003760:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003764:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003768:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800376c:	67bb      	str	r3, [r7, #120]	; 0x78
 800376e:	2300      	movs	r3, #0
 8003770:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003772:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003776:	4622      	mov	r2, r4
 8003778:	462b      	mov	r3, r5
 800377a:	f04f 0000 	mov.w	r0, #0
 800377e:	f04f 0100 	mov.w	r1, #0
 8003782:	0159      	lsls	r1, r3, #5
 8003784:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003788:	0150      	lsls	r0, r2, #5
 800378a:	4602      	mov	r2, r0
 800378c:	460b      	mov	r3, r1
 800378e:	4621      	mov	r1, r4
 8003790:	1a51      	subs	r1, r2, r1
 8003792:	62b9      	str	r1, [r7, #40]	; 0x28
 8003794:	4629      	mov	r1, r5
 8003796:	eb63 0301 	sbc.w	r3, r3, r1
 800379a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800379c:	f04f 0200 	mov.w	r2, #0
 80037a0:	f04f 0300 	mov.w	r3, #0
 80037a4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80037a8:	4649      	mov	r1, r9
 80037aa:	018b      	lsls	r3, r1, #6
 80037ac:	4641      	mov	r1, r8
 80037ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80037b2:	4641      	mov	r1, r8
 80037b4:	018a      	lsls	r2, r1, #6
 80037b6:	4641      	mov	r1, r8
 80037b8:	ebb2 0a01 	subs.w	sl, r2, r1
 80037bc:	4649      	mov	r1, r9
 80037be:	eb63 0b01 	sbc.w	fp, r3, r1
 80037c2:	f04f 0200 	mov.w	r2, #0
 80037c6:	f04f 0300 	mov.w	r3, #0
 80037ca:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80037ce:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80037d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80037d6:	4692      	mov	sl, r2
 80037d8:	469b      	mov	fp, r3
 80037da:	4623      	mov	r3, r4
 80037dc:	eb1a 0303 	adds.w	r3, sl, r3
 80037e0:	623b      	str	r3, [r7, #32]
 80037e2:	462b      	mov	r3, r5
 80037e4:	eb4b 0303 	adc.w	r3, fp, r3
 80037e8:	627b      	str	r3, [r7, #36]	; 0x24
 80037ea:	f04f 0200 	mov.w	r2, #0
 80037ee:	f04f 0300 	mov.w	r3, #0
 80037f2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80037f6:	4629      	mov	r1, r5
 80037f8:	028b      	lsls	r3, r1, #10
 80037fa:	4621      	mov	r1, r4
 80037fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003800:	4621      	mov	r1, r4
 8003802:	028a      	lsls	r2, r1, #10
 8003804:	4610      	mov	r0, r2
 8003806:	4619      	mov	r1, r3
 8003808:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800380c:	2200      	movs	r2, #0
 800380e:	673b      	str	r3, [r7, #112]	; 0x70
 8003810:	677a      	str	r2, [r7, #116]	; 0x74
 8003812:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003816:	f7fd f9e7 	bl	8000be8 <__aeabi_uldivmod>
 800381a:	4602      	mov	r2, r0
 800381c:	460b      	mov	r3, r1
 800381e:	4613      	mov	r3, r2
 8003820:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003824:	4b41      	ldr	r3, [pc, #260]	; (800392c <HAL_RCC_GetSysClockFreq+0x354>)
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	0c1b      	lsrs	r3, r3, #16
 800382a:	f003 0303 	and.w	r3, r3, #3
 800382e:	3301      	adds	r3, #1
 8003830:	005b      	lsls	r3, r3, #1
 8003832:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003836:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800383a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800383e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003842:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003846:	e0eb      	b.n	8003a20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003848:	4b38      	ldr	r3, [pc, #224]	; (800392c <HAL_RCC_GetSysClockFreq+0x354>)
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003850:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003854:	4b35      	ldr	r3, [pc, #212]	; (800392c <HAL_RCC_GetSysClockFreq+0x354>)
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d06b      	beq.n	8003938 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003860:	4b32      	ldr	r3, [pc, #200]	; (800392c <HAL_RCC_GetSysClockFreq+0x354>)
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	099b      	lsrs	r3, r3, #6
 8003866:	2200      	movs	r2, #0
 8003868:	66bb      	str	r3, [r7, #104]	; 0x68
 800386a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800386c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800386e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003872:	663b      	str	r3, [r7, #96]	; 0x60
 8003874:	2300      	movs	r3, #0
 8003876:	667b      	str	r3, [r7, #100]	; 0x64
 8003878:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800387c:	4622      	mov	r2, r4
 800387e:	462b      	mov	r3, r5
 8003880:	f04f 0000 	mov.w	r0, #0
 8003884:	f04f 0100 	mov.w	r1, #0
 8003888:	0159      	lsls	r1, r3, #5
 800388a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800388e:	0150      	lsls	r0, r2, #5
 8003890:	4602      	mov	r2, r0
 8003892:	460b      	mov	r3, r1
 8003894:	4621      	mov	r1, r4
 8003896:	1a51      	subs	r1, r2, r1
 8003898:	61b9      	str	r1, [r7, #24]
 800389a:	4629      	mov	r1, r5
 800389c:	eb63 0301 	sbc.w	r3, r3, r1
 80038a0:	61fb      	str	r3, [r7, #28]
 80038a2:	f04f 0200 	mov.w	r2, #0
 80038a6:	f04f 0300 	mov.w	r3, #0
 80038aa:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80038ae:	4659      	mov	r1, fp
 80038b0:	018b      	lsls	r3, r1, #6
 80038b2:	4651      	mov	r1, sl
 80038b4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038b8:	4651      	mov	r1, sl
 80038ba:	018a      	lsls	r2, r1, #6
 80038bc:	4651      	mov	r1, sl
 80038be:	ebb2 0801 	subs.w	r8, r2, r1
 80038c2:	4659      	mov	r1, fp
 80038c4:	eb63 0901 	sbc.w	r9, r3, r1
 80038c8:	f04f 0200 	mov.w	r2, #0
 80038cc:	f04f 0300 	mov.w	r3, #0
 80038d0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038d4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038d8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038dc:	4690      	mov	r8, r2
 80038de:	4699      	mov	r9, r3
 80038e0:	4623      	mov	r3, r4
 80038e2:	eb18 0303 	adds.w	r3, r8, r3
 80038e6:	613b      	str	r3, [r7, #16]
 80038e8:	462b      	mov	r3, r5
 80038ea:	eb49 0303 	adc.w	r3, r9, r3
 80038ee:	617b      	str	r3, [r7, #20]
 80038f0:	f04f 0200 	mov.w	r2, #0
 80038f4:	f04f 0300 	mov.w	r3, #0
 80038f8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80038fc:	4629      	mov	r1, r5
 80038fe:	024b      	lsls	r3, r1, #9
 8003900:	4621      	mov	r1, r4
 8003902:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003906:	4621      	mov	r1, r4
 8003908:	024a      	lsls	r2, r1, #9
 800390a:	4610      	mov	r0, r2
 800390c:	4619      	mov	r1, r3
 800390e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003912:	2200      	movs	r2, #0
 8003914:	65bb      	str	r3, [r7, #88]	; 0x58
 8003916:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003918:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800391c:	f7fd f964 	bl	8000be8 <__aeabi_uldivmod>
 8003920:	4602      	mov	r2, r0
 8003922:	460b      	mov	r3, r1
 8003924:	4613      	mov	r3, r2
 8003926:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800392a:	e065      	b.n	80039f8 <HAL_RCC_GetSysClockFreq+0x420>
 800392c:	40023800 	.word	0x40023800
 8003930:	00f42400 	.word	0x00f42400
 8003934:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003938:	4b3d      	ldr	r3, [pc, #244]	; (8003a30 <HAL_RCC_GetSysClockFreq+0x458>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	099b      	lsrs	r3, r3, #6
 800393e:	2200      	movs	r2, #0
 8003940:	4618      	mov	r0, r3
 8003942:	4611      	mov	r1, r2
 8003944:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003948:	653b      	str	r3, [r7, #80]	; 0x50
 800394a:	2300      	movs	r3, #0
 800394c:	657b      	str	r3, [r7, #84]	; 0x54
 800394e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003952:	4642      	mov	r2, r8
 8003954:	464b      	mov	r3, r9
 8003956:	f04f 0000 	mov.w	r0, #0
 800395a:	f04f 0100 	mov.w	r1, #0
 800395e:	0159      	lsls	r1, r3, #5
 8003960:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003964:	0150      	lsls	r0, r2, #5
 8003966:	4602      	mov	r2, r0
 8003968:	460b      	mov	r3, r1
 800396a:	4641      	mov	r1, r8
 800396c:	1a51      	subs	r1, r2, r1
 800396e:	60b9      	str	r1, [r7, #8]
 8003970:	4649      	mov	r1, r9
 8003972:	eb63 0301 	sbc.w	r3, r3, r1
 8003976:	60fb      	str	r3, [r7, #12]
 8003978:	f04f 0200 	mov.w	r2, #0
 800397c:	f04f 0300 	mov.w	r3, #0
 8003980:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003984:	4659      	mov	r1, fp
 8003986:	018b      	lsls	r3, r1, #6
 8003988:	4651      	mov	r1, sl
 800398a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800398e:	4651      	mov	r1, sl
 8003990:	018a      	lsls	r2, r1, #6
 8003992:	4651      	mov	r1, sl
 8003994:	1a54      	subs	r4, r2, r1
 8003996:	4659      	mov	r1, fp
 8003998:	eb63 0501 	sbc.w	r5, r3, r1
 800399c:	f04f 0200 	mov.w	r2, #0
 80039a0:	f04f 0300 	mov.w	r3, #0
 80039a4:	00eb      	lsls	r3, r5, #3
 80039a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039aa:	00e2      	lsls	r2, r4, #3
 80039ac:	4614      	mov	r4, r2
 80039ae:	461d      	mov	r5, r3
 80039b0:	4643      	mov	r3, r8
 80039b2:	18e3      	adds	r3, r4, r3
 80039b4:	603b      	str	r3, [r7, #0]
 80039b6:	464b      	mov	r3, r9
 80039b8:	eb45 0303 	adc.w	r3, r5, r3
 80039bc:	607b      	str	r3, [r7, #4]
 80039be:	f04f 0200 	mov.w	r2, #0
 80039c2:	f04f 0300 	mov.w	r3, #0
 80039c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039ca:	4629      	mov	r1, r5
 80039cc:	028b      	lsls	r3, r1, #10
 80039ce:	4621      	mov	r1, r4
 80039d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039d4:	4621      	mov	r1, r4
 80039d6:	028a      	lsls	r2, r1, #10
 80039d8:	4610      	mov	r0, r2
 80039da:	4619      	mov	r1, r3
 80039dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80039e0:	2200      	movs	r2, #0
 80039e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80039e4:	64fa      	str	r2, [r7, #76]	; 0x4c
 80039e6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80039ea:	f7fd f8fd 	bl	8000be8 <__aeabi_uldivmod>
 80039ee:	4602      	mov	r2, r0
 80039f0:	460b      	mov	r3, r1
 80039f2:	4613      	mov	r3, r2
 80039f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80039f8:	4b0d      	ldr	r3, [pc, #52]	; (8003a30 <HAL_RCC_GetSysClockFreq+0x458>)
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	0f1b      	lsrs	r3, r3, #28
 80039fe:	f003 0307 	and.w	r3, r3, #7
 8003a02:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003a06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003a0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a12:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003a16:	e003      	b.n	8003a20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a18:	4b06      	ldr	r3, [pc, #24]	; (8003a34 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003a1a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003a1e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a20:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	37b8      	adds	r7, #184	; 0xb8
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a2e:	bf00      	nop
 8003a30:	40023800 	.word	0x40023800
 8003a34:	00f42400 	.word	0x00f42400

08003a38 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e28d      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0301 	and.w	r3, r3, #1
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	f000 8083 	beq.w	8003b5e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003a58:	4b94      	ldr	r3, [pc, #592]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	f003 030c 	and.w	r3, r3, #12
 8003a60:	2b04      	cmp	r3, #4
 8003a62:	d019      	beq.n	8003a98 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003a64:	4b91      	ldr	r3, [pc, #580]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003a6c:	2b08      	cmp	r3, #8
 8003a6e:	d106      	bne.n	8003a7e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003a70:	4b8e      	ldr	r3, [pc, #568]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a78:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a7c:	d00c      	beq.n	8003a98 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a7e:	4b8b      	ldr	r3, [pc, #556]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003a86:	2b0c      	cmp	r3, #12
 8003a88:	d112      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a8a:	4b88      	ldr	r3, [pc, #544]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a96:	d10b      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a98:	4b84      	ldr	r3, [pc, #528]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d05b      	beq.n	8003b5c <HAL_RCC_OscConfig+0x124>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d157      	bne.n	8003b5c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e25a      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ab8:	d106      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x90>
 8003aba:	4b7c      	ldr	r3, [pc, #496]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a7b      	ldr	r2, [pc, #492]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003ac0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ac4:	6013      	str	r3, [r2, #0]
 8003ac6:	e01d      	b.n	8003b04 <HAL_RCC_OscConfig+0xcc>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ad0:	d10c      	bne.n	8003aec <HAL_RCC_OscConfig+0xb4>
 8003ad2:	4b76      	ldr	r3, [pc, #472]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a75      	ldr	r2, [pc, #468]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003ad8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003adc:	6013      	str	r3, [r2, #0]
 8003ade:	4b73      	ldr	r3, [pc, #460]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a72      	ldr	r2, [pc, #456]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003ae4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ae8:	6013      	str	r3, [r2, #0]
 8003aea:	e00b      	b.n	8003b04 <HAL_RCC_OscConfig+0xcc>
 8003aec:	4b6f      	ldr	r3, [pc, #444]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a6e      	ldr	r2, [pc, #440]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003af2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003af6:	6013      	str	r3, [r2, #0]
 8003af8:	4b6c      	ldr	r3, [pc, #432]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a6b      	ldr	r2, [pc, #428]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003afe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d013      	beq.n	8003b34 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b0c:	f7fe fd9a 	bl	8002644 <HAL_GetTick>
 8003b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b12:	e008      	b.n	8003b26 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b14:	f7fe fd96 	bl	8002644 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b64      	cmp	r3, #100	; 0x64
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e21f      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b26:	4b61      	ldr	r3, [pc, #388]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d0f0      	beq.n	8003b14 <HAL_RCC_OscConfig+0xdc>
 8003b32:	e014      	b.n	8003b5e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b34:	f7fe fd86 	bl	8002644 <HAL_GetTick>
 8003b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b3a:	e008      	b.n	8003b4e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b3c:	f7fe fd82 	bl	8002644 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b64      	cmp	r3, #100	; 0x64
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e20b      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b4e:	4b57      	ldr	r3, [pc, #348]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d1f0      	bne.n	8003b3c <HAL_RCC_OscConfig+0x104>
 8003b5a:	e000      	b.n	8003b5e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d06f      	beq.n	8003c4a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003b6a:	4b50      	ldr	r3, [pc, #320]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f003 030c 	and.w	r3, r3, #12
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d017      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003b76:	4b4d      	ldr	r3, [pc, #308]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003b7e:	2b08      	cmp	r3, #8
 8003b80:	d105      	bne.n	8003b8e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003b82:	4b4a      	ldr	r3, [pc, #296]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00b      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b8e:	4b47      	ldr	r3, [pc, #284]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003b96:	2b0c      	cmp	r3, #12
 8003b98:	d11c      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b9a:	4b44      	ldr	r3, [pc, #272]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d116      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ba6:	4b41      	ldr	r3, [pc, #260]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0302 	and.w	r3, r3, #2
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d005      	beq.n	8003bbe <HAL_RCC_OscConfig+0x186>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	68db      	ldr	r3, [r3, #12]
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d001      	beq.n	8003bbe <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e1d3      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bbe:	4b3b      	ldr	r3, [pc, #236]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	691b      	ldr	r3, [r3, #16]
 8003bca:	00db      	lsls	r3, r3, #3
 8003bcc:	4937      	ldr	r1, [pc, #220]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bd2:	e03a      	b.n	8003c4a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d020      	beq.n	8003c1e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bdc:	4b34      	ldr	r3, [pc, #208]	; (8003cb0 <HAL_RCC_OscConfig+0x278>)
 8003bde:	2201      	movs	r2, #1
 8003be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be2:	f7fe fd2f 	bl	8002644 <HAL_GetTick>
 8003be6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003be8:	e008      	b.n	8003bfc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bea:	f7fe fd2b 	bl	8002644 <HAL_GetTick>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d901      	bls.n	8003bfc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	e1b4      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bfc:	4b2b      	ldr	r3, [pc, #172]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0302 	and.w	r3, r3, #2
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d0f0      	beq.n	8003bea <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c08:	4b28      	ldr	r3, [pc, #160]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	00db      	lsls	r3, r3, #3
 8003c16:	4925      	ldr	r1, [pc, #148]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	600b      	str	r3, [r1, #0]
 8003c1c:	e015      	b.n	8003c4a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c1e:	4b24      	ldr	r3, [pc, #144]	; (8003cb0 <HAL_RCC_OscConfig+0x278>)
 8003c20:	2200      	movs	r2, #0
 8003c22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c24:	f7fe fd0e 	bl	8002644 <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c2a:	e008      	b.n	8003c3e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c2c:	f7fe fd0a 	bl	8002644 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e193      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c3e:	4b1b      	ldr	r3, [pc, #108]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1f0      	bne.n	8003c2c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0308 	and.w	r3, r3, #8
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d036      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d016      	beq.n	8003c8c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c5e:	4b15      	ldr	r3, [pc, #84]	; (8003cb4 <HAL_RCC_OscConfig+0x27c>)
 8003c60:	2201      	movs	r2, #1
 8003c62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c64:	f7fe fcee 	bl	8002644 <HAL_GetTick>
 8003c68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c6a:	e008      	b.n	8003c7e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c6c:	f7fe fcea 	bl	8002644 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e173      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c7e:	4b0b      	ldr	r3, [pc, #44]	; (8003cac <HAL_RCC_OscConfig+0x274>)
 8003c80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d0f0      	beq.n	8003c6c <HAL_RCC_OscConfig+0x234>
 8003c8a:	e01b      	b.n	8003cc4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c8c:	4b09      	ldr	r3, [pc, #36]	; (8003cb4 <HAL_RCC_OscConfig+0x27c>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c92:	f7fe fcd7 	bl	8002644 <HAL_GetTick>
 8003c96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c98:	e00e      	b.n	8003cb8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c9a:	f7fe fcd3 	bl	8002644 <HAL_GetTick>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d907      	bls.n	8003cb8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003ca8:	2303      	movs	r3, #3
 8003caa:	e15c      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
 8003cac:	40023800 	.word	0x40023800
 8003cb0:	42470000 	.word	0x42470000
 8003cb4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cb8:	4b8a      	ldr	r3, [pc, #552]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003cba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cbc:	f003 0302 	and.w	r3, r3, #2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d1ea      	bne.n	8003c9a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0304 	and.w	r3, r3, #4
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	f000 8097 	beq.w	8003e00 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cd6:	4b83      	ldr	r3, [pc, #524]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d10f      	bne.n	8003d02 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	60bb      	str	r3, [r7, #8]
 8003ce6:	4b7f      	ldr	r3, [pc, #508]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cea:	4a7e      	ldr	r2, [pc, #504]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003cec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cf0:	6413      	str	r3, [r2, #64]	; 0x40
 8003cf2:	4b7c      	ldr	r3, [pc, #496]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cfa:	60bb      	str	r3, [r7, #8]
 8003cfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d02:	4b79      	ldr	r3, [pc, #484]	; (8003ee8 <HAL_RCC_OscConfig+0x4b0>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d118      	bne.n	8003d40 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d0e:	4b76      	ldr	r3, [pc, #472]	; (8003ee8 <HAL_RCC_OscConfig+0x4b0>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a75      	ldr	r2, [pc, #468]	; (8003ee8 <HAL_RCC_OscConfig+0x4b0>)
 8003d14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d1a:	f7fe fc93 	bl	8002644 <HAL_GetTick>
 8003d1e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d20:	e008      	b.n	8003d34 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d22:	f7fe fc8f 	bl	8002644 <HAL_GetTick>
 8003d26:	4602      	mov	r2, r0
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d901      	bls.n	8003d34 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e118      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d34:	4b6c      	ldr	r3, [pc, #432]	; (8003ee8 <HAL_RCC_OscConfig+0x4b0>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d0f0      	beq.n	8003d22 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d106      	bne.n	8003d56 <HAL_RCC_OscConfig+0x31e>
 8003d48:	4b66      	ldr	r3, [pc, #408]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003d4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d4c:	4a65      	ldr	r2, [pc, #404]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003d4e:	f043 0301 	orr.w	r3, r3, #1
 8003d52:	6713      	str	r3, [r2, #112]	; 0x70
 8003d54:	e01c      	b.n	8003d90 <HAL_RCC_OscConfig+0x358>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	2b05      	cmp	r3, #5
 8003d5c:	d10c      	bne.n	8003d78 <HAL_RCC_OscConfig+0x340>
 8003d5e:	4b61      	ldr	r3, [pc, #388]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d62:	4a60      	ldr	r2, [pc, #384]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003d64:	f043 0304 	orr.w	r3, r3, #4
 8003d68:	6713      	str	r3, [r2, #112]	; 0x70
 8003d6a:	4b5e      	ldr	r3, [pc, #376]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003d6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d6e:	4a5d      	ldr	r2, [pc, #372]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003d70:	f043 0301 	orr.w	r3, r3, #1
 8003d74:	6713      	str	r3, [r2, #112]	; 0x70
 8003d76:	e00b      	b.n	8003d90 <HAL_RCC_OscConfig+0x358>
 8003d78:	4b5a      	ldr	r3, [pc, #360]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d7c:	4a59      	ldr	r2, [pc, #356]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003d7e:	f023 0301 	bic.w	r3, r3, #1
 8003d82:	6713      	str	r3, [r2, #112]	; 0x70
 8003d84:	4b57      	ldr	r3, [pc, #348]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003d86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d88:	4a56      	ldr	r2, [pc, #344]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003d8a:	f023 0304 	bic.w	r3, r3, #4
 8003d8e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d015      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d98:	f7fe fc54 	bl	8002644 <HAL_GetTick>
 8003d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d9e:	e00a      	b.n	8003db6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003da0:	f7fe fc50 	bl	8002644 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d901      	bls.n	8003db6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	e0d7      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003db6:	4b4b      	ldr	r3, [pc, #300]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003db8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d0ee      	beq.n	8003da0 <HAL_RCC_OscConfig+0x368>
 8003dc2:	e014      	b.n	8003dee <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dc4:	f7fe fc3e 	bl	8002644 <HAL_GetTick>
 8003dc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dca:	e00a      	b.n	8003de2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003dcc:	f7fe fc3a 	bl	8002644 <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d901      	bls.n	8003de2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e0c1      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003de2:	4b40      	ldr	r3, [pc, #256]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d1ee      	bne.n	8003dcc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003dee:	7dfb      	ldrb	r3, [r7, #23]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d105      	bne.n	8003e00 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003df4:	4b3b      	ldr	r3, [pc, #236]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df8:	4a3a      	ldr	r2, [pc, #232]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003dfa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dfe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	699b      	ldr	r3, [r3, #24]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	f000 80ad 	beq.w	8003f64 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e0a:	4b36      	ldr	r3, [pc, #216]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	f003 030c 	and.w	r3, r3, #12
 8003e12:	2b08      	cmp	r3, #8
 8003e14:	d060      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	699b      	ldr	r3, [r3, #24]
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d145      	bne.n	8003eaa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e1e:	4b33      	ldr	r3, [pc, #204]	; (8003eec <HAL_RCC_OscConfig+0x4b4>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e24:	f7fe fc0e 	bl	8002644 <HAL_GetTick>
 8003e28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e2a:	e008      	b.n	8003e3e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e2c:	f7fe fc0a 	bl	8002644 <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e093      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e3e:	4b29      	ldr	r3, [pc, #164]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1f0      	bne.n	8003e2c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	69da      	ldr	r2, [r3, #28]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a1b      	ldr	r3, [r3, #32]
 8003e52:	431a      	orrs	r2, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e58:	019b      	lsls	r3, r3, #6
 8003e5a:	431a      	orrs	r2, r3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e60:	085b      	lsrs	r3, r3, #1
 8003e62:	3b01      	subs	r3, #1
 8003e64:	041b      	lsls	r3, r3, #16
 8003e66:	431a      	orrs	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e6c:	061b      	lsls	r3, r3, #24
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e74:	071b      	lsls	r3, r3, #28
 8003e76:	491b      	ldr	r1, [pc, #108]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e7c:	4b1b      	ldr	r3, [pc, #108]	; (8003eec <HAL_RCC_OscConfig+0x4b4>)
 8003e7e:	2201      	movs	r2, #1
 8003e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e82:	f7fe fbdf 	bl	8002644 <HAL_GetTick>
 8003e86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e88:	e008      	b.n	8003e9c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e8a:	f7fe fbdb 	bl	8002644 <HAL_GetTick>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d901      	bls.n	8003e9c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e064      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e9c:	4b11      	ldr	r3, [pc, #68]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d0f0      	beq.n	8003e8a <HAL_RCC_OscConfig+0x452>
 8003ea8:	e05c      	b.n	8003f64 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eaa:	4b10      	ldr	r3, [pc, #64]	; (8003eec <HAL_RCC_OscConfig+0x4b4>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb0:	f7fe fbc8 	bl	8002644 <HAL_GetTick>
 8003eb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eb6:	e008      	b.n	8003eca <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003eb8:	f7fe fbc4 	bl	8002644 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e04d      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eca:	4b06      	ldr	r3, [pc, #24]	; (8003ee4 <HAL_RCC_OscConfig+0x4ac>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1f0      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x480>
 8003ed6:	e045      	b.n	8003f64 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d107      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e040      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
 8003ee4:	40023800 	.word	0x40023800
 8003ee8:	40007000 	.word	0x40007000
 8003eec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ef0:	4b1f      	ldr	r3, [pc, #124]	; (8003f70 <HAL_RCC_OscConfig+0x538>)
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	699b      	ldr	r3, [r3, #24]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d030      	beq.n	8003f60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d129      	bne.n	8003f60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d122      	bne.n	8003f60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f1a:	68fa      	ldr	r2, [r7, #12]
 8003f1c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003f20:	4013      	ands	r3, r2
 8003f22:	687a      	ldr	r2, [r7, #4]
 8003f24:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003f26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d119      	bne.n	8003f60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f36:	085b      	lsrs	r3, r3, #1
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d10f      	bne.n	8003f60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d107      	bne.n	8003f60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f5a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d001      	beq.n	8003f64 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e000      	b.n	8003f66 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3718      	adds	r7, #24
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	bf00      	nop
 8003f70:	40023800 	.word	0x40023800

08003f74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d101      	bne.n	8003f86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e041      	b.n	800400a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d106      	bne.n	8003fa0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f7fd febe 	bl	8001d1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	3304      	adds	r3, #4
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	4610      	mov	r0, r2
 8003fb4:	f000 fd42 	bl	8004a3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3708      	adds	r7, #8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004012:	b580      	push	{r7, lr}
 8004014:	b082      	sub	sp, #8
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d101      	bne.n	8004024 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e041      	b.n	80040a8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800402a:	b2db      	uxtb	r3, r3
 800402c:	2b00      	cmp	r3, #0
 800402e:	d106      	bne.n	800403e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f000 f839 	bl	80040b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2202      	movs	r2, #2
 8004042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	3304      	adds	r3, #4
 800404e:	4619      	mov	r1, r3
 8004050:	4610      	mov	r0, r2
 8004052:	f000 fcf3 	bl	8004a3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2201      	movs	r2, #1
 8004062:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2201      	movs	r2, #1
 800406a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2201      	movs	r2, #1
 8004072:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2201      	movs	r2, #1
 800407a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2201      	movs	r2, #1
 800408a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2201      	movs	r2, #1
 8004092:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2201      	movs	r2, #1
 800409a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3708      	adds	r7, #8
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d109      	bne.n	80040e8 <HAL_TIM_PWM_Start+0x24>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b01      	cmp	r3, #1
 80040de:	bf14      	ite	ne
 80040e0:	2301      	movne	r3, #1
 80040e2:	2300      	moveq	r3, #0
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	e022      	b.n	800412e <HAL_TIM_PWM_Start+0x6a>
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	d109      	bne.n	8004102 <HAL_TIM_PWM_Start+0x3e>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	bf14      	ite	ne
 80040fa:	2301      	movne	r3, #1
 80040fc:	2300      	moveq	r3, #0
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	e015      	b.n	800412e <HAL_TIM_PWM_Start+0x6a>
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	2b08      	cmp	r3, #8
 8004106:	d109      	bne.n	800411c <HAL_TIM_PWM_Start+0x58>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800410e:	b2db      	uxtb	r3, r3
 8004110:	2b01      	cmp	r3, #1
 8004112:	bf14      	ite	ne
 8004114:	2301      	movne	r3, #1
 8004116:	2300      	moveq	r3, #0
 8004118:	b2db      	uxtb	r3, r3
 800411a:	e008      	b.n	800412e <HAL_TIM_PWM_Start+0x6a>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004122:	b2db      	uxtb	r3, r3
 8004124:	2b01      	cmp	r3, #1
 8004126:	bf14      	ite	ne
 8004128:	2301      	movne	r3, #1
 800412a:	2300      	moveq	r3, #0
 800412c:	b2db      	uxtb	r3, r3
 800412e:	2b00      	cmp	r3, #0
 8004130:	d001      	beq.n	8004136 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e07c      	b.n	8004230 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d104      	bne.n	8004146 <HAL_TIM_PWM_Start+0x82>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2202      	movs	r2, #2
 8004140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004144:	e013      	b.n	800416e <HAL_TIM_PWM_Start+0xaa>
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	2b04      	cmp	r3, #4
 800414a:	d104      	bne.n	8004156 <HAL_TIM_PWM_Start+0x92>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2202      	movs	r2, #2
 8004150:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004154:	e00b      	b.n	800416e <HAL_TIM_PWM_Start+0xaa>
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	2b08      	cmp	r3, #8
 800415a:	d104      	bne.n	8004166 <HAL_TIM_PWM_Start+0xa2>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2202      	movs	r2, #2
 8004160:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004164:	e003      	b.n	800416e <HAL_TIM_PWM_Start+0xaa>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2202      	movs	r2, #2
 800416a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	2201      	movs	r2, #1
 8004174:	6839      	ldr	r1, [r7, #0]
 8004176:	4618      	mov	r0, r3
 8004178:	f001 f874 	bl	8005264 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a2d      	ldr	r2, [pc, #180]	; (8004238 <HAL_TIM_PWM_Start+0x174>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d004      	beq.n	8004190 <HAL_TIM_PWM_Start+0xcc>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a2c      	ldr	r2, [pc, #176]	; (800423c <HAL_TIM_PWM_Start+0x178>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d101      	bne.n	8004194 <HAL_TIM_PWM_Start+0xd0>
 8004190:	2301      	movs	r3, #1
 8004192:	e000      	b.n	8004196 <HAL_TIM_PWM_Start+0xd2>
 8004194:	2300      	movs	r3, #0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d007      	beq.n	80041aa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a22      	ldr	r2, [pc, #136]	; (8004238 <HAL_TIM_PWM_Start+0x174>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d022      	beq.n	80041fa <HAL_TIM_PWM_Start+0x136>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041bc:	d01d      	beq.n	80041fa <HAL_TIM_PWM_Start+0x136>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a1f      	ldr	r2, [pc, #124]	; (8004240 <HAL_TIM_PWM_Start+0x17c>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d018      	beq.n	80041fa <HAL_TIM_PWM_Start+0x136>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a1d      	ldr	r2, [pc, #116]	; (8004244 <HAL_TIM_PWM_Start+0x180>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d013      	beq.n	80041fa <HAL_TIM_PWM_Start+0x136>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a1c      	ldr	r2, [pc, #112]	; (8004248 <HAL_TIM_PWM_Start+0x184>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d00e      	beq.n	80041fa <HAL_TIM_PWM_Start+0x136>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a16      	ldr	r2, [pc, #88]	; (800423c <HAL_TIM_PWM_Start+0x178>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d009      	beq.n	80041fa <HAL_TIM_PWM_Start+0x136>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a18      	ldr	r2, [pc, #96]	; (800424c <HAL_TIM_PWM_Start+0x188>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d004      	beq.n	80041fa <HAL_TIM_PWM_Start+0x136>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a16      	ldr	r2, [pc, #88]	; (8004250 <HAL_TIM_PWM_Start+0x18c>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d111      	bne.n	800421e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f003 0307 	and.w	r3, r3, #7
 8004204:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2b06      	cmp	r3, #6
 800420a:	d010      	beq.n	800422e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0201 	orr.w	r2, r2, #1
 800421a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800421c:	e007      	b.n	800422e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f042 0201 	orr.w	r2, r2, #1
 800422c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800422e:	2300      	movs	r3, #0
}
 8004230:	4618      	mov	r0, r3
 8004232:	3710      	adds	r7, #16
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	40010000 	.word	0x40010000
 800423c:	40010400 	.word	0x40010400
 8004240:	40000400 	.word	0x40000400
 8004244:	40000800 	.word	0x40000800
 8004248:	40000c00 	.word	0x40000c00
 800424c:	40014000 	.word	0x40014000
 8004250:	40001800 	.word	0x40001800

08004254 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b082      	sub	sp, #8
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d101      	bne.n	8004266 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e041      	b.n	80042ea <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800426c:	b2db      	uxtb	r3, r3
 800426e:	2b00      	cmp	r3, #0
 8004270:	d106      	bne.n	8004280 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f000 f839 	bl	80042f2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2202      	movs	r2, #2
 8004284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	3304      	adds	r3, #4
 8004290:	4619      	mov	r1, r3
 8004292:	4610      	mov	r0, r2
 8004294:	f000 fbd2 	bl	8004a3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2201      	movs	r2, #1
 80042bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3708      	adds	r7, #8
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80042f2:	b480      	push	{r7}
 80042f4:	b083      	sub	sp, #12
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80042fa:	bf00      	nop
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr

08004306 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004306:	b580      	push	{r7, lr}
 8004308:	b082      	sub	sp, #8
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	691b      	ldr	r3, [r3, #16]
 8004314:	f003 0302 	and.w	r3, r3, #2
 8004318:	2b02      	cmp	r3, #2
 800431a:	d122      	bne.n	8004362 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	f003 0302 	and.w	r3, r3, #2
 8004326:	2b02      	cmp	r3, #2
 8004328:	d11b      	bne.n	8004362 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f06f 0202 	mvn.w	r2, #2
 8004332:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	f003 0303 	and.w	r3, r3, #3
 8004344:	2b00      	cmp	r3, #0
 8004346:	d003      	beq.n	8004350 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	f7fd f8c9 	bl	80014e0 <HAL_TIM_IC_CaptureCallback>
 800434e:	e005      	b.n	800435c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f000 fb55 	bl	8004a00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 fb5c 	bl	8004a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	691b      	ldr	r3, [r3, #16]
 8004368:	f003 0304 	and.w	r3, r3, #4
 800436c:	2b04      	cmp	r3, #4
 800436e:	d122      	bne.n	80043b6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	f003 0304 	and.w	r3, r3, #4
 800437a:	2b04      	cmp	r3, #4
 800437c:	d11b      	bne.n	80043b6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f06f 0204 	mvn.w	r2, #4
 8004386:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2202      	movs	r2, #2
 800438c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	699b      	ldr	r3, [r3, #24]
 8004394:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004398:	2b00      	cmp	r3, #0
 800439a:	d003      	beq.n	80043a4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f7fd f89f 	bl	80014e0 <HAL_TIM_IC_CaptureCallback>
 80043a2:	e005      	b.n	80043b0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f000 fb2b 	bl	8004a00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f000 fb32 	bl	8004a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	691b      	ldr	r3, [r3, #16]
 80043bc:	f003 0308 	and.w	r3, r3, #8
 80043c0:	2b08      	cmp	r3, #8
 80043c2:	d122      	bne.n	800440a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	f003 0308 	and.w	r3, r3, #8
 80043ce:	2b08      	cmp	r3, #8
 80043d0:	d11b      	bne.n	800440a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f06f 0208 	mvn.w	r2, #8
 80043da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2204      	movs	r2, #4
 80043e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	69db      	ldr	r3, [r3, #28]
 80043e8:	f003 0303 	and.w	r3, r3, #3
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d003      	beq.n	80043f8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f7fd f875 	bl	80014e0 <HAL_TIM_IC_CaptureCallback>
 80043f6:	e005      	b.n	8004404 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f000 fb01 	bl	8004a00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f000 fb08 	bl	8004a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	691b      	ldr	r3, [r3, #16]
 8004410:	f003 0310 	and.w	r3, r3, #16
 8004414:	2b10      	cmp	r3, #16
 8004416:	d122      	bne.n	800445e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	f003 0310 	and.w	r3, r3, #16
 8004422:	2b10      	cmp	r3, #16
 8004424:	d11b      	bne.n	800445e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f06f 0210 	mvn.w	r2, #16
 800442e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2208      	movs	r2, #8
 8004434:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	69db      	ldr	r3, [r3, #28]
 800443c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004440:	2b00      	cmp	r3, #0
 8004442:	d003      	beq.n	800444c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f7fd f84b 	bl	80014e0 <HAL_TIM_IC_CaptureCallback>
 800444a:	e005      	b.n	8004458 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f000 fad7 	bl	8004a00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 fade 	bl	8004a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	691b      	ldr	r3, [r3, #16]
 8004464:	f003 0301 	and.w	r3, r3, #1
 8004468:	2b01      	cmp	r3, #1
 800446a:	d10e      	bne.n	800448a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	f003 0301 	and.w	r3, r3, #1
 8004476:	2b01      	cmp	r3, #1
 8004478:	d107      	bne.n	800448a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f06f 0201 	mvn.w	r2, #1
 8004482:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f000 fab1 	bl	80049ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004494:	2b80      	cmp	r3, #128	; 0x80
 8004496:	d10e      	bne.n	80044b6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044a2:	2b80      	cmp	r3, #128	; 0x80
 80044a4:	d107      	bne.n	80044b6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80044ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f000 ff83 	bl	80053bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	691b      	ldr	r3, [r3, #16]
 80044bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044c0:	2b40      	cmp	r3, #64	; 0x40
 80044c2:	d10e      	bne.n	80044e2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ce:	2b40      	cmp	r3, #64	; 0x40
 80044d0:	d107      	bne.n	80044e2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80044da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f000 faa3 	bl	8004a28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	691b      	ldr	r3, [r3, #16]
 80044e8:	f003 0320 	and.w	r3, r3, #32
 80044ec:	2b20      	cmp	r3, #32
 80044ee:	d10e      	bne.n	800450e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	68db      	ldr	r3, [r3, #12]
 80044f6:	f003 0320 	and.w	r3, r3, #32
 80044fa:	2b20      	cmp	r3, #32
 80044fc:	d107      	bne.n	800450e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f06f 0220 	mvn.w	r2, #32
 8004506:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f000 ff4d 	bl	80053a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800450e:	bf00      	nop
 8004510:	3708      	adds	r7, #8
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}

08004516 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004516:	b580      	push	{r7, lr}
 8004518:	b086      	sub	sp, #24
 800451a:	af00      	add	r7, sp, #0
 800451c:	60f8      	str	r0, [r7, #12]
 800451e:	60b9      	str	r1, [r7, #8]
 8004520:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004522:	2300      	movs	r3, #0
 8004524:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800452c:	2b01      	cmp	r3, #1
 800452e:	d101      	bne.n	8004534 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004530:	2302      	movs	r3, #2
 8004532:	e088      	b.n	8004646 <HAL_TIM_IC_ConfigChannel+0x130>
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d11b      	bne.n	800457a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6818      	ldr	r0, [r3, #0]
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	6819      	ldr	r1, [r3, #0]
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	685a      	ldr	r2, [r3, #4]
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	f000 fcc3 	bl	8004edc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	699a      	ldr	r2, [r3, #24]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f022 020c 	bic.w	r2, r2, #12
 8004564:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	6999      	ldr	r1, [r3, #24]
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	689a      	ldr	r2, [r3, #8]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	430a      	orrs	r2, r1
 8004576:	619a      	str	r2, [r3, #24]
 8004578:	e060      	b.n	800463c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2b04      	cmp	r3, #4
 800457e:	d11c      	bne.n	80045ba <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6818      	ldr	r0, [r3, #0]
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	6819      	ldr	r1, [r3, #0]
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	685a      	ldr	r2, [r3, #4]
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	f000 fd47 	bl	8005022 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	699a      	ldr	r2, [r3, #24]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80045a2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	6999      	ldr	r1, [r3, #24]
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	021a      	lsls	r2, r3, #8
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	430a      	orrs	r2, r1
 80045b6:	619a      	str	r2, [r3, #24]
 80045b8:	e040      	b.n	800463c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2b08      	cmp	r3, #8
 80045be:	d11b      	bne.n	80045f8 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6818      	ldr	r0, [r3, #0]
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	6819      	ldr	r1, [r3, #0]
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	f000 fd94 	bl	80050fc <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	69da      	ldr	r2, [r3, #28]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f022 020c 	bic.w	r2, r2, #12
 80045e2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	69d9      	ldr	r1, [r3, #28]
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	689a      	ldr	r2, [r3, #8]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	430a      	orrs	r2, r1
 80045f4:	61da      	str	r2, [r3, #28]
 80045f6:	e021      	b.n	800463c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2b0c      	cmp	r3, #12
 80045fc:	d11c      	bne.n	8004638 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6818      	ldr	r0, [r3, #0]
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	6819      	ldr	r1, [r3, #0]
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	685a      	ldr	r2, [r3, #4]
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	f000 fdb1 	bl	8005174 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	69da      	ldr	r2, [r3, #28]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004620:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	69d9      	ldr	r1, [r3, #28]
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	021a      	lsls	r2, r3, #8
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	430a      	orrs	r2, r1
 8004634:	61da      	str	r2, [r3, #28]
 8004636:	e001      	b.n	800463c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004644:	7dfb      	ldrb	r3, [r7, #23]
}
 8004646:	4618      	mov	r0, r3
 8004648:	3718      	adds	r7, #24
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
	...

08004650 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b086      	sub	sp, #24
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800465c:	2300      	movs	r3, #0
 800465e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004666:	2b01      	cmp	r3, #1
 8004668:	d101      	bne.n	800466e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800466a:	2302      	movs	r3, #2
 800466c:	e0ae      	b.n	80047cc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2b0c      	cmp	r3, #12
 800467a:	f200 809f 	bhi.w	80047bc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800467e:	a201      	add	r2, pc, #4	; (adr r2, 8004684 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004684:	080046b9 	.word	0x080046b9
 8004688:	080047bd 	.word	0x080047bd
 800468c:	080047bd 	.word	0x080047bd
 8004690:	080047bd 	.word	0x080047bd
 8004694:	080046f9 	.word	0x080046f9
 8004698:	080047bd 	.word	0x080047bd
 800469c:	080047bd 	.word	0x080047bd
 80046a0:	080047bd 	.word	0x080047bd
 80046a4:	0800473b 	.word	0x0800473b
 80046a8:	080047bd 	.word	0x080047bd
 80046ac:	080047bd 	.word	0x080047bd
 80046b0:	080047bd 	.word	0x080047bd
 80046b4:	0800477b 	.word	0x0800477b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	68b9      	ldr	r1, [r7, #8]
 80046be:	4618      	mov	r0, r3
 80046c0:	f000 fa5c 	bl	8004b7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	699a      	ldr	r2, [r3, #24]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f042 0208 	orr.w	r2, r2, #8
 80046d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	699a      	ldr	r2, [r3, #24]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f022 0204 	bic.w	r2, r2, #4
 80046e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	6999      	ldr	r1, [r3, #24]
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	691a      	ldr	r2, [r3, #16]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	430a      	orrs	r2, r1
 80046f4:	619a      	str	r2, [r3, #24]
      break;
 80046f6:	e064      	b.n	80047c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	68b9      	ldr	r1, [r7, #8]
 80046fe:	4618      	mov	r0, r3
 8004700:	f000 faac 	bl	8004c5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	699a      	ldr	r2, [r3, #24]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004712:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	699a      	ldr	r2, [r3, #24]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004722:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	6999      	ldr	r1, [r3, #24]
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	021a      	lsls	r2, r3, #8
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	430a      	orrs	r2, r1
 8004736:	619a      	str	r2, [r3, #24]
      break;
 8004738:	e043      	b.n	80047c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68b9      	ldr	r1, [r7, #8]
 8004740:	4618      	mov	r0, r3
 8004742:	f000 fb01 	bl	8004d48 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	69da      	ldr	r2, [r3, #28]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f042 0208 	orr.w	r2, r2, #8
 8004754:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	69da      	ldr	r2, [r3, #28]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f022 0204 	bic.w	r2, r2, #4
 8004764:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	69d9      	ldr	r1, [r3, #28]
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	691a      	ldr	r2, [r3, #16]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	430a      	orrs	r2, r1
 8004776:	61da      	str	r2, [r3, #28]
      break;
 8004778:	e023      	b.n	80047c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	68b9      	ldr	r1, [r7, #8]
 8004780:	4618      	mov	r0, r3
 8004782:	f000 fb55 	bl	8004e30 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	69da      	ldr	r2, [r3, #28]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004794:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	69da      	ldr	r2, [r3, #28]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	69d9      	ldr	r1, [r3, #28]
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	021a      	lsls	r2, r3, #8
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	430a      	orrs	r2, r1
 80047b8:	61da      	str	r2, [r3, #28]
      break;
 80047ba:	e002      	b.n	80047c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	75fb      	strb	r3, [r7, #23]
      break;
 80047c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80047ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3718      	adds	r7, #24
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047de:	2300      	movs	r3, #0
 80047e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d101      	bne.n	80047f0 <HAL_TIM_ConfigClockSource+0x1c>
 80047ec:	2302      	movs	r3, #2
 80047ee:	e0b4      	b.n	800495a <HAL_TIM_ConfigClockSource+0x186>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2202      	movs	r2, #2
 80047fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800480e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004816:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004828:	d03e      	beq.n	80048a8 <HAL_TIM_ConfigClockSource+0xd4>
 800482a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800482e:	f200 8087 	bhi.w	8004940 <HAL_TIM_ConfigClockSource+0x16c>
 8004832:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004836:	f000 8086 	beq.w	8004946 <HAL_TIM_ConfigClockSource+0x172>
 800483a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800483e:	d87f      	bhi.n	8004940 <HAL_TIM_ConfigClockSource+0x16c>
 8004840:	2b70      	cmp	r3, #112	; 0x70
 8004842:	d01a      	beq.n	800487a <HAL_TIM_ConfigClockSource+0xa6>
 8004844:	2b70      	cmp	r3, #112	; 0x70
 8004846:	d87b      	bhi.n	8004940 <HAL_TIM_ConfigClockSource+0x16c>
 8004848:	2b60      	cmp	r3, #96	; 0x60
 800484a:	d050      	beq.n	80048ee <HAL_TIM_ConfigClockSource+0x11a>
 800484c:	2b60      	cmp	r3, #96	; 0x60
 800484e:	d877      	bhi.n	8004940 <HAL_TIM_ConfigClockSource+0x16c>
 8004850:	2b50      	cmp	r3, #80	; 0x50
 8004852:	d03c      	beq.n	80048ce <HAL_TIM_ConfigClockSource+0xfa>
 8004854:	2b50      	cmp	r3, #80	; 0x50
 8004856:	d873      	bhi.n	8004940 <HAL_TIM_ConfigClockSource+0x16c>
 8004858:	2b40      	cmp	r3, #64	; 0x40
 800485a:	d058      	beq.n	800490e <HAL_TIM_ConfigClockSource+0x13a>
 800485c:	2b40      	cmp	r3, #64	; 0x40
 800485e:	d86f      	bhi.n	8004940 <HAL_TIM_ConfigClockSource+0x16c>
 8004860:	2b30      	cmp	r3, #48	; 0x30
 8004862:	d064      	beq.n	800492e <HAL_TIM_ConfigClockSource+0x15a>
 8004864:	2b30      	cmp	r3, #48	; 0x30
 8004866:	d86b      	bhi.n	8004940 <HAL_TIM_ConfigClockSource+0x16c>
 8004868:	2b20      	cmp	r3, #32
 800486a:	d060      	beq.n	800492e <HAL_TIM_ConfigClockSource+0x15a>
 800486c:	2b20      	cmp	r3, #32
 800486e:	d867      	bhi.n	8004940 <HAL_TIM_ConfigClockSource+0x16c>
 8004870:	2b00      	cmp	r3, #0
 8004872:	d05c      	beq.n	800492e <HAL_TIM_ConfigClockSource+0x15a>
 8004874:	2b10      	cmp	r3, #16
 8004876:	d05a      	beq.n	800492e <HAL_TIM_ConfigClockSource+0x15a>
 8004878:	e062      	b.n	8004940 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6818      	ldr	r0, [r3, #0]
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	6899      	ldr	r1, [r3, #8]
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	685a      	ldr	r2, [r3, #4]
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	f000 fccb 	bl	8005224 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800489c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68ba      	ldr	r2, [r7, #8]
 80048a4:	609a      	str	r2, [r3, #8]
      break;
 80048a6:	e04f      	b.n	8004948 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6818      	ldr	r0, [r3, #0]
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	6899      	ldr	r1, [r3, #8]
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	685a      	ldr	r2, [r3, #4]
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	f000 fcb4 	bl	8005224 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	689a      	ldr	r2, [r3, #8]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048ca:	609a      	str	r2, [r3, #8]
      break;
 80048cc:	e03c      	b.n	8004948 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6818      	ldr	r0, [r3, #0]
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	6859      	ldr	r1, [r3, #4]
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	461a      	mov	r2, r3
 80048dc:	f000 fb72 	bl	8004fc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2150      	movs	r1, #80	; 0x50
 80048e6:	4618      	mov	r0, r3
 80048e8:	f000 fc81 	bl	80051ee <TIM_ITRx_SetConfig>
      break;
 80048ec:	e02c      	b.n	8004948 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6818      	ldr	r0, [r3, #0]
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	6859      	ldr	r1, [r3, #4]
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	68db      	ldr	r3, [r3, #12]
 80048fa:	461a      	mov	r2, r3
 80048fc:	f000 fbce 	bl	800509c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2160      	movs	r1, #96	; 0x60
 8004906:	4618      	mov	r0, r3
 8004908:	f000 fc71 	bl	80051ee <TIM_ITRx_SetConfig>
      break;
 800490c:	e01c      	b.n	8004948 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6818      	ldr	r0, [r3, #0]
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	6859      	ldr	r1, [r3, #4]
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	461a      	mov	r2, r3
 800491c:	f000 fb52 	bl	8004fc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2140      	movs	r1, #64	; 0x40
 8004926:	4618      	mov	r0, r3
 8004928:	f000 fc61 	bl	80051ee <TIM_ITRx_SetConfig>
      break;
 800492c:	e00c      	b.n	8004948 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4619      	mov	r1, r3
 8004938:	4610      	mov	r0, r2
 800493a:	f000 fc58 	bl	80051ee <TIM_ITRx_SetConfig>
      break;
 800493e:	e003      	b.n	8004948 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	73fb      	strb	r3, [r7, #15]
      break;
 8004944:	e000      	b.n	8004948 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004946:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004958:	7bfb      	ldrb	r3, [r7, #15]
}
 800495a:	4618      	mov	r0, r3
 800495c:	3710      	adds	r7, #16
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
	...

08004964 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004964:	b480      	push	{r7}
 8004966:	b085      	sub	sp, #20
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800496e:	2300      	movs	r3, #0
 8004970:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	2b0c      	cmp	r3, #12
 8004976:	d831      	bhi.n	80049dc <HAL_TIM_ReadCapturedValue+0x78>
 8004978:	a201      	add	r2, pc, #4	; (adr r2, 8004980 <HAL_TIM_ReadCapturedValue+0x1c>)
 800497a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800497e:	bf00      	nop
 8004980:	080049b5 	.word	0x080049b5
 8004984:	080049dd 	.word	0x080049dd
 8004988:	080049dd 	.word	0x080049dd
 800498c:	080049dd 	.word	0x080049dd
 8004990:	080049bf 	.word	0x080049bf
 8004994:	080049dd 	.word	0x080049dd
 8004998:	080049dd 	.word	0x080049dd
 800499c:	080049dd 	.word	0x080049dd
 80049a0:	080049c9 	.word	0x080049c9
 80049a4:	080049dd 	.word	0x080049dd
 80049a8:	080049dd 	.word	0x080049dd
 80049ac:	080049dd 	.word	0x080049dd
 80049b0:	080049d3 	.word	0x080049d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ba:	60fb      	str	r3, [r7, #12]

      break;
 80049bc:	e00f      	b.n	80049de <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c4:	60fb      	str	r3, [r7, #12]

      break;
 80049c6:	e00a      	b.n	80049de <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ce:	60fb      	str	r3, [r7, #12]

      break;
 80049d0:	e005      	b.n	80049de <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d8:	60fb      	str	r3, [r7, #12]

      break;
 80049da:	e000      	b.n	80049de <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80049dc:	bf00      	nop
  }

  return tmpreg;
 80049de:	68fb      	ldr	r3, [r7, #12]
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3714      	adds	r7, #20
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b083      	sub	sp, #12
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80049f4:	bf00      	nop
 80049f6:	370c      	adds	r7, #12
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a08:	bf00      	nop
 8004a0a:	370c      	adds	r7, #12
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a12:	4770      	bx	lr

08004a14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a1c:	bf00      	nop
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr

08004a28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a30:	bf00      	nop
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b085      	sub	sp, #20
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	4a40      	ldr	r2, [pc, #256]	; (8004b50 <TIM_Base_SetConfig+0x114>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d013      	beq.n	8004a7c <TIM_Base_SetConfig+0x40>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a5a:	d00f      	beq.n	8004a7c <TIM_Base_SetConfig+0x40>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a3d      	ldr	r2, [pc, #244]	; (8004b54 <TIM_Base_SetConfig+0x118>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d00b      	beq.n	8004a7c <TIM_Base_SetConfig+0x40>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a3c      	ldr	r2, [pc, #240]	; (8004b58 <TIM_Base_SetConfig+0x11c>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d007      	beq.n	8004a7c <TIM_Base_SetConfig+0x40>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	4a3b      	ldr	r2, [pc, #236]	; (8004b5c <TIM_Base_SetConfig+0x120>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d003      	beq.n	8004a7c <TIM_Base_SetConfig+0x40>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	4a3a      	ldr	r2, [pc, #232]	; (8004b60 <TIM_Base_SetConfig+0x124>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d108      	bne.n	8004a8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	68fa      	ldr	r2, [r7, #12]
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a2f      	ldr	r2, [pc, #188]	; (8004b50 <TIM_Base_SetConfig+0x114>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d02b      	beq.n	8004aee <TIM_Base_SetConfig+0xb2>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a9c:	d027      	beq.n	8004aee <TIM_Base_SetConfig+0xb2>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a2c      	ldr	r2, [pc, #176]	; (8004b54 <TIM_Base_SetConfig+0x118>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d023      	beq.n	8004aee <TIM_Base_SetConfig+0xb2>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a2b      	ldr	r2, [pc, #172]	; (8004b58 <TIM_Base_SetConfig+0x11c>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d01f      	beq.n	8004aee <TIM_Base_SetConfig+0xb2>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a2a      	ldr	r2, [pc, #168]	; (8004b5c <TIM_Base_SetConfig+0x120>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d01b      	beq.n	8004aee <TIM_Base_SetConfig+0xb2>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4a29      	ldr	r2, [pc, #164]	; (8004b60 <TIM_Base_SetConfig+0x124>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d017      	beq.n	8004aee <TIM_Base_SetConfig+0xb2>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a28      	ldr	r2, [pc, #160]	; (8004b64 <TIM_Base_SetConfig+0x128>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d013      	beq.n	8004aee <TIM_Base_SetConfig+0xb2>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a27      	ldr	r2, [pc, #156]	; (8004b68 <TIM_Base_SetConfig+0x12c>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d00f      	beq.n	8004aee <TIM_Base_SetConfig+0xb2>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a26      	ldr	r2, [pc, #152]	; (8004b6c <TIM_Base_SetConfig+0x130>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d00b      	beq.n	8004aee <TIM_Base_SetConfig+0xb2>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a25      	ldr	r2, [pc, #148]	; (8004b70 <TIM_Base_SetConfig+0x134>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d007      	beq.n	8004aee <TIM_Base_SetConfig+0xb2>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a24      	ldr	r2, [pc, #144]	; (8004b74 <TIM_Base_SetConfig+0x138>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d003      	beq.n	8004aee <TIM_Base_SetConfig+0xb2>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a23      	ldr	r2, [pc, #140]	; (8004b78 <TIM_Base_SetConfig+0x13c>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d108      	bne.n	8004b00 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004af4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	695b      	ldr	r3, [r3, #20]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	689a      	ldr	r2, [r3, #8]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a0a      	ldr	r2, [pc, #40]	; (8004b50 <TIM_Base_SetConfig+0x114>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d003      	beq.n	8004b34 <TIM_Base_SetConfig+0xf8>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	4a0c      	ldr	r2, [pc, #48]	; (8004b60 <TIM_Base_SetConfig+0x124>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d103      	bne.n	8004b3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	691a      	ldr	r2, [r3, #16]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	615a      	str	r2, [r3, #20]
}
 8004b42:	bf00      	nop
 8004b44:	3714      	adds	r7, #20
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	40010000 	.word	0x40010000
 8004b54:	40000400 	.word	0x40000400
 8004b58:	40000800 	.word	0x40000800
 8004b5c:	40000c00 	.word	0x40000c00
 8004b60:	40010400 	.word	0x40010400
 8004b64:	40014000 	.word	0x40014000
 8004b68:	40014400 	.word	0x40014400
 8004b6c:	40014800 	.word	0x40014800
 8004b70:	40001800 	.word	0x40001800
 8004b74:	40001c00 	.word	0x40001c00
 8004b78:	40002000 	.word	0x40002000

08004b7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b087      	sub	sp, #28
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	f023 0201 	bic.w	r2, r3, #1
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f023 0303 	bic.w	r3, r3, #3
 8004bb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	68fa      	ldr	r2, [r7, #12]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	f023 0302 	bic.w	r3, r3, #2
 8004bc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	697a      	ldr	r2, [r7, #20]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a20      	ldr	r2, [pc, #128]	; (8004c54 <TIM_OC1_SetConfig+0xd8>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d003      	beq.n	8004be0 <TIM_OC1_SetConfig+0x64>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	4a1f      	ldr	r2, [pc, #124]	; (8004c58 <TIM_OC1_SetConfig+0xdc>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d10c      	bne.n	8004bfa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	f023 0308 	bic.w	r3, r3, #8
 8004be6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	697a      	ldr	r2, [r7, #20]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	f023 0304 	bic.w	r3, r3, #4
 8004bf8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a15      	ldr	r2, [pc, #84]	; (8004c54 <TIM_OC1_SetConfig+0xd8>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d003      	beq.n	8004c0a <TIM_OC1_SetConfig+0x8e>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a14      	ldr	r2, [pc, #80]	; (8004c58 <TIM_OC1_SetConfig+0xdc>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d111      	bne.n	8004c2e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	699b      	ldr	r3, [r3, #24]
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	685a      	ldr	r2, [r3, #4]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	697a      	ldr	r2, [r7, #20]
 8004c46:	621a      	str	r2, [r3, #32]
}
 8004c48:	bf00      	nop
 8004c4a:	371c      	adds	r7, #28
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c52:	4770      	bx	lr
 8004c54:	40010000 	.word	0x40010000
 8004c58:	40010400 	.word	0x40010400

08004c5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b087      	sub	sp, #28
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6a1b      	ldr	r3, [r3, #32]
 8004c6a:	f023 0210 	bic.w	r2, r3, #16
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a1b      	ldr	r3, [r3, #32]
 8004c76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	021b      	lsls	r3, r3, #8
 8004c9a:	68fa      	ldr	r2, [r7, #12]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	f023 0320 	bic.w	r3, r3, #32
 8004ca6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	011b      	lsls	r3, r3, #4
 8004cae:	697a      	ldr	r2, [r7, #20]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a22      	ldr	r2, [pc, #136]	; (8004d40 <TIM_OC2_SetConfig+0xe4>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d003      	beq.n	8004cc4 <TIM_OC2_SetConfig+0x68>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4a21      	ldr	r2, [pc, #132]	; (8004d44 <TIM_OC2_SetConfig+0xe8>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d10d      	bne.n	8004ce0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	011b      	lsls	r3, r3, #4
 8004cd2:	697a      	ldr	r2, [r7, #20]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cde:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a17      	ldr	r2, [pc, #92]	; (8004d40 <TIM_OC2_SetConfig+0xe4>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d003      	beq.n	8004cf0 <TIM_OC2_SetConfig+0x94>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a16      	ldr	r2, [pc, #88]	; (8004d44 <TIM_OC2_SetConfig+0xe8>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d113      	bne.n	8004d18 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004cf6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004cfe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	693a      	ldr	r2, [r7, #16]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	699b      	ldr	r3, [r3, #24]
 8004d10:	009b      	lsls	r3, r3, #2
 8004d12:	693a      	ldr	r2, [r7, #16]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	693a      	ldr	r2, [r7, #16]
 8004d1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	68fa      	ldr	r2, [r7, #12]
 8004d22:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	697a      	ldr	r2, [r7, #20]
 8004d30:	621a      	str	r2, [r3, #32]
}
 8004d32:	bf00      	nop
 8004d34:	371c      	adds	r7, #28
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	40010000 	.word	0x40010000
 8004d44:	40010400 	.word	0x40010400

08004d48 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b087      	sub	sp, #28
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a1b      	ldr	r3, [r3, #32]
 8004d56:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6a1b      	ldr	r3, [r3, #32]
 8004d62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	69db      	ldr	r3, [r3, #28]
 8004d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f023 0303 	bic.w	r3, r3, #3
 8004d7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	68fa      	ldr	r2, [r7, #12]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	021b      	lsls	r3, r3, #8
 8004d98:	697a      	ldr	r2, [r7, #20]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	4a21      	ldr	r2, [pc, #132]	; (8004e28 <TIM_OC3_SetConfig+0xe0>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d003      	beq.n	8004dae <TIM_OC3_SetConfig+0x66>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4a20      	ldr	r2, [pc, #128]	; (8004e2c <TIM_OC3_SetConfig+0xe4>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d10d      	bne.n	8004dca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004db4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	021b      	lsls	r3, r3, #8
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004dc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a16      	ldr	r2, [pc, #88]	; (8004e28 <TIM_OC3_SetConfig+0xe0>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d003      	beq.n	8004dda <TIM_OC3_SetConfig+0x92>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a15      	ldr	r2, [pc, #84]	; (8004e2c <TIM_OC3_SetConfig+0xe4>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d113      	bne.n	8004e02 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004de0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004de8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	011b      	lsls	r3, r3, #4
 8004df0:	693a      	ldr	r2, [r7, #16]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	699b      	ldr	r3, [r3, #24]
 8004dfa:	011b      	lsls	r3, r3, #4
 8004dfc:	693a      	ldr	r2, [r7, #16]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	693a      	ldr	r2, [r7, #16]
 8004e06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	68fa      	ldr	r2, [r7, #12]
 8004e0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	685a      	ldr	r2, [r3, #4]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	697a      	ldr	r2, [r7, #20]
 8004e1a:	621a      	str	r2, [r3, #32]
}
 8004e1c:	bf00      	nop
 8004e1e:	371c      	adds	r7, #28
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr
 8004e28:	40010000 	.word	0x40010000
 8004e2c:	40010400 	.word	0x40010400

08004e30 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b087      	sub	sp, #28
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6a1b      	ldr	r3, [r3, #32]
 8004e3e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a1b      	ldr	r3, [r3, #32]
 8004e4a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	69db      	ldr	r3, [r3, #28]
 8004e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	021b      	lsls	r3, r3, #8
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	031b      	lsls	r3, r3, #12
 8004e82:	693a      	ldr	r2, [r7, #16]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	4a12      	ldr	r2, [pc, #72]	; (8004ed4 <TIM_OC4_SetConfig+0xa4>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d003      	beq.n	8004e98 <TIM_OC4_SetConfig+0x68>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4a11      	ldr	r2, [pc, #68]	; (8004ed8 <TIM_OC4_SetConfig+0xa8>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d109      	bne.n	8004eac <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e9e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	695b      	ldr	r3, [r3, #20]
 8004ea4:	019b      	lsls	r3, r3, #6
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	697a      	ldr	r2, [r7, #20]
 8004eb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	68fa      	ldr	r2, [r7, #12]
 8004eb6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	685a      	ldr	r2, [r3, #4]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	693a      	ldr	r2, [r7, #16]
 8004ec4:	621a      	str	r2, [r3, #32]
}
 8004ec6:	bf00      	nop
 8004ec8:	371c      	adds	r7, #28
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	40010000 	.word	0x40010000
 8004ed8:	40010400 	.word	0x40010400

08004edc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b087      	sub	sp, #28
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
 8004ee8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6a1b      	ldr	r3, [r3, #32]
 8004eee:	f023 0201 	bic.w	r2, r3, #1
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6a1b      	ldr	r3, [r3, #32]
 8004f00:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	4a28      	ldr	r2, [pc, #160]	; (8004fa8 <TIM_TI1_SetConfig+0xcc>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d01b      	beq.n	8004f42 <TIM_TI1_SetConfig+0x66>
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f10:	d017      	beq.n	8004f42 <TIM_TI1_SetConfig+0x66>
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	4a25      	ldr	r2, [pc, #148]	; (8004fac <TIM_TI1_SetConfig+0xd0>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d013      	beq.n	8004f42 <TIM_TI1_SetConfig+0x66>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	4a24      	ldr	r2, [pc, #144]	; (8004fb0 <TIM_TI1_SetConfig+0xd4>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d00f      	beq.n	8004f42 <TIM_TI1_SetConfig+0x66>
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	4a23      	ldr	r2, [pc, #140]	; (8004fb4 <TIM_TI1_SetConfig+0xd8>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d00b      	beq.n	8004f42 <TIM_TI1_SetConfig+0x66>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	4a22      	ldr	r2, [pc, #136]	; (8004fb8 <TIM_TI1_SetConfig+0xdc>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d007      	beq.n	8004f42 <TIM_TI1_SetConfig+0x66>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	4a21      	ldr	r2, [pc, #132]	; (8004fbc <TIM_TI1_SetConfig+0xe0>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d003      	beq.n	8004f42 <TIM_TI1_SetConfig+0x66>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	4a20      	ldr	r2, [pc, #128]	; (8004fc0 <TIM_TI1_SetConfig+0xe4>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d101      	bne.n	8004f46 <TIM_TI1_SetConfig+0x6a>
 8004f42:	2301      	movs	r3, #1
 8004f44:	e000      	b.n	8004f48 <TIM_TI1_SetConfig+0x6c>
 8004f46:	2300      	movs	r3, #0
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d008      	beq.n	8004f5e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	f023 0303 	bic.w	r3, r3, #3
 8004f52:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004f54:	697a      	ldr	r2, [r7, #20]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	617b      	str	r3, [r7, #20]
 8004f5c:	e003      	b.n	8004f66 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	f043 0301 	orr.w	r3, r3, #1
 8004f64:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	011b      	lsls	r3, r3, #4
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	697a      	ldr	r2, [r7, #20]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	f023 030a 	bic.w	r3, r3, #10
 8004f80:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	f003 030a 	and.w	r3, r3, #10
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	697a      	ldr	r2, [r7, #20]
 8004f92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	693a      	ldr	r2, [r7, #16]
 8004f98:	621a      	str	r2, [r3, #32]
}
 8004f9a:	bf00      	nop
 8004f9c:	371c      	adds	r7, #28
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	40010000 	.word	0x40010000
 8004fac:	40000400 	.word	0x40000400
 8004fb0:	40000800 	.word	0x40000800
 8004fb4:	40000c00 	.word	0x40000c00
 8004fb8:	40010400 	.word	0x40010400
 8004fbc:	40014000 	.word	0x40014000
 8004fc0:	40001800 	.word	0x40001800

08004fc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b087      	sub	sp, #28
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	60f8      	str	r0, [r7, #12]
 8004fcc:	60b9      	str	r1, [r7, #8]
 8004fce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6a1b      	ldr	r3, [r3, #32]
 8004fd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6a1b      	ldr	r3, [r3, #32]
 8004fda:	f023 0201 	bic.w	r2, r3, #1
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	699b      	ldr	r3, [r3, #24]
 8004fe6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	011b      	lsls	r3, r3, #4
 8004ff4:	693a      	ldr	r2, [r7, #16]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	f023 030a 	bic.w	r3, r3, #10
 8005000:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005002:	697a      	ldr	r2, [r7, #20]
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	4313      	orrs	r3, r2
 8005008:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	697a      	ldr	r2, [r7, #20]
 8005014:	621a      	str	r2, [r3, #32]
}
 8005016:	bf00      	nop
 8005018:	371c      	adds	r7, #28
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr

08005022 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005022:	b480      	push	{r7}
 8005024:	b087      	sub	sp, #28
 8005026:	af00      	add	r7, sp, #0
 8005028:	60f8      	str	r0, [r7, #12]
 800502a:	60b9      	str	r1, [r7, #8]
 800502c:	607a      	str	r2, [r7, #4]
 800502e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6a1b      	ldr	r3, [r3, #32]
 8005034:	f023 0210 	bic.w	r2, r3, #16
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	699b      	ldr	r3, [r3, #24]
 8005040:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800504e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	021b      	lsls	r3, r3, #8
 8005054:	697a      	ldr	r2, [r7, #20]
 8005056:	4313      	orrs	r3, r2
 8005058:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005060:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	031b      	lsls	r3, r3, #12
 8005066:	b29b      	uxth	r3, r3
 8005068:	697a      	ldr	r2, [r7, #20]
 800506a:	4313      	orrs	r3, r2
 800506c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005074:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	011b      	lsls	r3, r3, #4
 800507a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800507e:	693a      	ldr	r2, [r7, #16]
 8005080:	4313      	orrs	r3, r2
 8005082:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	697a      	ldr	r2, [r7, #20]
 8005088:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	693a      	ldr	r2, [r7, #16]
 800508e:	621a      	str	r2, [r3, #32]
}
 8005090:	bf00      	nop
 8005092:	371c      	adds	r7, #28
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800509c:	b480      	push	{r7}
 800509e:	b087      	sub	sp, #28
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6a1b      	ldr	r3, [r3, #32]
 80050ac:	f023 0210 	bic.w	r2, r3, #16
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	699b      	ldr	r3, [r3, #24]
 80050b8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6a1b      	ldr	r3, [r3, #32]
 80050be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80050c6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	031b      	lsls	r3, r3, #12
 80050cc:	697a      	ldr	r2, [r7, #20]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80050d8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	011b      	lsls	r3, r3, #4
 80050de:	693a      	ldr	r2, [r7, #16]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	697a      	ldr	r2, [r7, #20]
 80050e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	693a      	ldr	r2, [r7, #16]
 80050ee:	621a      	str	r2, [r3, #32]
}
 80050f0:	bf00      	nop
 80050f2:	371c      	adds	r7, #28
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr

080050fc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b087      	sub	sp, #28
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	607a      	str	r2, [r7, #4]
 8005108:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6a1b      	ldr	r3, [r3, #32]
 800510e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	69db      	ldr	r3, [r3, #28]
 800511a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6a1b      	ldr	r3, [r3, #32]
 8005120:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	f023 0303 	bic.w	r3, r3, #3
 8005128:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800512a:	697a      	ldr	r2, [r7, #20]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4313      	orrs	r3, r2
 8005130:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005138:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	011b      	lsls	r3, r3, #4
 800513e:	b2db      	uxtb	r3, r3
 8005140:	697a      	ldr	r2, [r7, #20]
 8005142:	4313      	orrs	r3, r2
 8005144:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800514c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	021b      	lsls	r3, r3, #8
 8005152:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005156:	693a      	ldr	r2, [r7, #16]
 8005158:	4313      	orrs	r3, r2
 800515a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	697a      	ldr	r2, [r7, #20]
 8005160:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	693a      	ldr	r2, [r7, #16]
 8005166:	621a      	str	r2, [r3, #32]
}
 8005168:	bf00      	nop
 800516a:	371c      	adds	r7, #28
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr

08005174 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005174:	b480      	push	{r7}
 8005176:	b087      	sub	sp, #28
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
 8005180:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	69db      	ldr	r3, [r3, #28]
 8005192:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6a1b      	ldr	r3, [r3, #32]
 8005198:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051a0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	021b      	lsls	r3, r3, #8
 80051a6:	697a      	ldr	r2, [r7, #20]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051b2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	031b      	lsls	r3, r3, #12
 80051b8:	b29b      	uxth	r3, r3
 80051ba:	697a      	ldr	r2, [r7, #20]
 80051bc:	4313      	orrs	r3, r2
 80051be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80051c6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	031b      	lsls	r3, r3, #12
 80051cc:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	697a      	ldr	r2, [r7, #20]
 80051da:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	693a      	ldr	r2, [r7, #16]
 80051e0:	621a      	str	r2, [r3, #32]
}
 80051e2:	bf00      	nop
 80051e4:	371c      	adds	r7, #28
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr

080051ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051ee:	b480      	push	{r7}
 80051f0:	b085      	sub	sp, #20
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
 80051f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005204:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005206:	683a      	ldr	r2, [r7, #0]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	4313      	orrs	r3, r2
 800520c:	f043 0307 	orr.w	r3, r3, #7
 8005210:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	68fa      	ldr	r2, [r7, #12]
 8005216:	609a      	str	r2, [r3, #8]
}
 8005218:	bf00      	nop
 800521a:	3714      	adds	r7, #20
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005224:	b480      	push	{r7}
 8005226:	b087      	sub	sp, #28
 8005228:	af00      	add	r7, sp, #0
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	60b9      	str	r1, [r7, #8]
 800522e:	607a      	str	r2, [r7, #4]
 8005230:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800523e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	021a      	lsls	r2, r3, #8
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	431a      	orrs	r2, r3
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	4313      	orrs	r3, r2
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	4313      	orrs	r3, r2
 8005250:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	697a      	ldr	r2, [r7, #20]
 8005256:	609a      	str	r2, [r3, #8]
}
 8005258:	bf00      	nop
 800525a:	371c      	adds	r7, #28
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005264:	b480      	push	{r7}
 8005266:	b087      	sub	sp, #28
 8005268:	af00      	add	r7, sp, #0
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	f003 031f 	and.w	r3, r3, #31
 8005276:	2201      	movs	r2, #1
 8005278:	fa02 f303 	lsl.w	r3, r2, r3
 800527c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6a1a      	ldr	r2, [r3, #32]
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	43db      	mvns	r3, r3
 8005286:	401a      	ands	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6a1a      	ldr	r2, [r3, #32]
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	f003 031f 	and.w	r3, r3, #31
 8005296:	6879      	ldr	r1, [r7, #4]
 8005298:	fa01 f303 	lsl.w	r3, r1, r3
 800529c:	431a      	orrs	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	621a      	str	r2, [r3, #32]
}
 80052a2:	bf00      	nop
 80052a4:	371c      	adds	r7, #28
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr
	...

080052b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b085      	sub	sp, #20
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d101      	bne.n	80052c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052c4:	2302      	movs	r3, #2
 80052c6:	e05a      	b.n	800537e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2202      	movs	r2, #2
 80052d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a21      	ldr	r2, [pc, #132]	; (800538c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d022      	beq.n	8005352 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005314:	d01d      	beq.n	8005352 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a1d      	ldr	r2, [pc, #116]	; (8005390 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d018      	beq.n	8005352 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a1b      	ldr	r2, [pc, #108]	; (8005394 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d013      	beq.n	8005352 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a1a      	ldr	r2, [pc, #104]	; (8005398 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d00e      	beq.n	8005352 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a18      	ldr	r2, [pc, #96]	; (800539c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d009      	beq.n	8005352 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a17      	ldr	r2, [pc, #92]	; (80053a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d004      	beq.n	8005352 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a15      	ldr	r2, [pc, #84]	; (80053a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d10c      	bne.n	800536c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005358:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	4313      	orrs	r3, r2
 8005362:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800537c:	2300      	movs	r3, #0
}
 800537e:	4618      	mov	r0, r3
 8005380:	3714      	adds	r7, #20
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr
 800538a:	bf00      	nop
 800538c:	40010000 	.word	0x40010000
 8005390:	40000400 	.word	0x40000400
 8005394:	40000800 	.word	0x40000800
 8005398:	40000c00 	.word	0x40000c00
 800539c:	40010400 	.word	0x40010400
 80053a0:	40014000 	.word	0x40014000
 80053a4:	40001800 	.word	0x40001800

080053a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053b0:	bf00      	nop
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053bc:	b480      	push	{r7}
 80053be:	b083      	sub	sp, #12
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053c4:	bf00      	nop
 80053c6:	370c      	adds	r7, #12
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr

080053d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b082      	sub	sp, #8
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d101      	bne.n	80053e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e03f      	b.n	8005462 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d106      	bne.n	80053fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f7fc fd6e 	bl	8001ed8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2224      	movs	r2, #36	; 0x24
 8005400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68da      	ldr	r2, [r3, #12]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005412:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 fcd5 	bl	8005dc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	691a      	ldr	r2, [r3, #16]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005428:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	695a      	ldr	r2, [r3, #20]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005438:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68da      	ldr	r2, [r3, #12]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005448:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2220      	movs	r2, #32
 8005454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2220      	movs	r2, #32
 800545c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3708      	adds	r7, #8
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}

0800546a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800546a:	b580      	push	{r7, lr}
 800546c:	b084      	sub	sp, #16
 800546e:	af00      	add	r7, sp, #0
 8005470:	60f8      	str	r0, [r7, #12]
 8005472:	60b9      	str	r1, [r7, #8]
 8005474:	4613      	mov	r3, r2
 8005476:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800547e:	b2db      	uxtb	r3, r3
 8005480:	2b20      	cmp	r3, #32
 8005482:	d11d      	bne.n	80054c0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d002      	beq.n	8005490 <HAL_UART_Receive_IT+0x26>
 800548a:	88fb      	ldrh	r3, [r7, #6]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d101      	bne.n	8005494 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e016      	b.n	80054c2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800549a:	2b01      	cmp	r3, #1
 800549c:	d101      	bne.n	80054a2 <HAL_UART_Receive_IT+0x38>
 800549e:	2302      	movs	r3, #2
 80054a0:	e00f      	b.n	80054c2 <HAL_UART_Receive_IT+0x58>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2201      	movs	r2, #1
 80054a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2200      	movs	r2, #0
 80054ae:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80054b0:	88fb      	ldrh	r3, [r7, #6]
 80054b2:	461a      	mov	r2, r3
 80054b4:	68b9      	ldr	r1, [r7, #8]
 80054b6:	68f8      	ldr	r0, [r7, #12]
 80054b8:	f000 faac 	bl	8005a14 <UART_Start_Receive_IT>
 80054bc:	4603      	mov	r3, r0
 80054be:	e000      	b.n	80054c2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80054c0:	2302      	movs	r3, #2
  }
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
	...

080054cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b0ba      	sub	sp, #232	; 0xe8
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	695b      	ldr	r3, [r3, #20]
 80054ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80054f2:	2300      	movs	r3, #0
 80054f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80054f8:	2300      	movs	r3, #0
 80054fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80054fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005502:	f003 030f 	and.w	r3, r3, #15
 8005506:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800550a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800550e:	2b00      	cmp	r3, #0
 8005510:	d10f      	bne.n	8005532 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005516:	f003 0320 	and.w	r3, r3, #32
 800551a:	2b00      	cmp	r3, #0
 800551c:	d009      	beq.n	8005532 <HAL_UART_IRQHandler+0x66>
 800551e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005522:	f003 0320 	and.w	r3, r3, #32
 8005526:	2b00      	cmp	r3, #0
 8005528:	d003      	beq.n	8005532 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 fb8f 	bl	8005c4e <UART_Receive_IT>
      return;
 8005530:	e256      	b.n	80059e0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005532:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005536:	2b00      	cmp	r3, #0
 8005538:	f000 80de 	beq.w	80056f8 <HAL_UART_IRQHandler+0x22c>
 800553c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005540:	f003 0301 	and.w	r3, r3, #1
 8005544:	2b00      	cmp	r3, #0
 8005546:	d106      	bne.n	8005556 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005548:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800554c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005550:	2b00      	cmp	r3, #0
 8005552:	f000 80d1 	beq.w	80056f8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800555a:	f003 0301 	and.w	r3, r3, #1
 800555e:	2b00      	cmp	r3, #0
 8005560:	d00b      	beq.n	800557a <HAL_UART_IRQHandler+0xae>
 8005562:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800556a:	2b00      	cmp	r3, #0
 800556c:	d005      	beq.n	800557a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005572:	f043 0201 	orr.w	r2, r3, #1
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800557a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800557e:	f003 0304 	and.w	r3, r3, #4
 8005582:	2b00      	cmp	r3, #0
 8005584:	d00b      	beq.n	800559e <HAL_UART_IRQHandler+0xd2>
 8005586:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800558a:	f003 0301 	and.w	r3, r3, #1
 800558e:	2b00      	cmp	r3, #0
 8005590:	d005      	beq.n	800559e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005596:	f043 0202 	orr.w	r2, r3, #2
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800559e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055a2:	f003 0302 	and.w	r3, r3, #2
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00b      	beq.n	80055c2 <HAL_UART_IRQHandler+0xf6>
 80055aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d005      	beq.n	80055c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ba:	f043 0204 	orr.w	r2, r3, #4
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80055c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055c6:	f003 0308 	and.w	r3, r3, #8
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d011      	beq.n	80055f2 <HAL_UART_IRQHandler+0x126>
 80055ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055d2:	f003 0320 	and.w	r3, r3, #32
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d105      	bne.n	80055e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80055da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055de:	f003 0301 	and.w	r3, r3, #1
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d005      	beq.n	80055f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ea:	f043 0208 	orr.w	r2, r3, #8
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	f000 81ed 	beq.w	80059d6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005600:	f003 0320 	and.w	r3, r3, #32
 8005604:	2b00      	cmp	r3, #0
 8005606:	d008      	beq.n	800561a <HAL_UART_IRQHandler+0x14e>
 8005608:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800560c:	f003 0320 	and.w	r3, r3, #32
 8005610:	2b00      	cmp	r3, #0
 8005612:	d002      	beq.n	800561a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f000 fb1a 	bl	8005c4e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	695b      	ldr	r3, [r3, #20]
 8005620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005624:	2b40      	cmp	r3, #64	; 0x40
 8005626:	bf0c      	ite	eq
 8005628:	2301      	moveq	r3, #1
 800562a:	2300      	movne	r3, #0
 800562c:	b2db      	uxtb	r3, r3
 800562e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005636:	f003 0308 	and.w	r3, r3, #8
 800563a:	2b00      	cmp	r3, #0
 800563c:	d103      	bne.n	8005646 <HAL_UART_IRQHandler+0x17a>
 800563e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005642:	2b00      	cmp	r3, #0
 8005644:	d04f      	beq.n	80056e6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f000 fa22 	bl	8005a90 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	695b      	ldr	r3, [r3, #20]
 8005652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005656:	2b40      	cmp	r3, #64	; 0x40
 8005658:	d141      	bne.n	80056de <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	3314      	adds	r3, #20
 8005660:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005664:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005668:	e853 3f00 	ldrex	r3, [r3]
 800566c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005670:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005674:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005678:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	3314      	adds	r3, #20
 8005682:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005686:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800568a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800568e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005692:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005696:	e841 2300 	strex	r3, r2, [r1]
 800569a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800569e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d1d9      	bne.n	800565a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d013      	beq.n	80056d6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056b2:	4a7d      	ldr	r2, [pc, #500]	; (80058a8 <HAL_UART_IRQHandler+0x3dc>)
 80056b4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ba:	4618      	mov	r0, r3
 80056bc:	f7fd f9fe 	bl	8002abc <HAL_DMA_Abort_IT>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d016      	beq.n	80056f4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056cc:	687a      	ldr	r2, [r7, #4]
 80056ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80056d0:	4610      	mov	r0, r2
 80056d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056d4:	e00e      	b.n	80056f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 f986 	bl	80059e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056dc:	e00a      	b.n	80056f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f982 	bl	80059e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056e4:	e006      	b.n	80056f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 f97e 	bl	80059e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80056f2:	e170      	b.n	80059d6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056f4:	bf00      	nop
    return;
 80056f6:	e16e      	b.n	80059d6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	f040 814a 	bne.w	8005996 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005706:	f003 0310 	and.w	r3, r3, #16
 800570a:	2b00      	cmp	r3, #0
 800570c:	f000 8143 	beq.w	8005996 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005714:	f003 0310 	and.w	r3, r3, #16
 8005718:	2b00      	cmp	r3, #0
 800571a:	f000 813c 	beq.w	8005996 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800571e:	2300      	movs	r3, #0
 8005720:	60bb      	str	r3, [r7, #8]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	60bb      	str	r3, [r7, #8]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	60bb      	str	r3, [r7, #8]
 8005732:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800573e:	2b40      	cmp	r3, #64	; 0x40
 8005740:	f040 80b4 	bne.w	80058ac <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005750:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005754:	2b00      	cmp	r3, #0
 8005756:	f000 8140 	beq.w	80059da <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800575e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005762:	429a      	cmp	r2, r3
 8005764:	f080 8139 	bcs.w	80059da <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800576e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005774:	69db      	ldr	r3, [r3, #28]
 8005776:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800577a:	f000 8088 	beq.w	800588e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	330c      	adds	r3, #12
 8005784:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005788:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800578c:	e853 3f00 	ldrex	r3, [r3]
 8005790:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005794:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005798:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800579c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	330c      	adds	r3, #12
 80057a6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80057aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80057ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80057b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80057ba:	e841 2300 	strex	r3, r2, [r1]
 80057be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80057c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d1d9      	bne.n	800577e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	3314      	adds	r3, #20
 80057d0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057d4:	e853 3f00 	ldrex	r3, [r3]
 80057d8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80057da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80057dc:	f023 0301 	bic.w	r3, r3, #1
 80057e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	3314      	adds	r3, #20
 80057ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80057ee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80057f2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80057f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80057fa:	e841 2300 	strex	r3, r2, [r1]
 80057fe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005800:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005802:	2b00      	cmp	r3, #0
 8005804:	d1e1      	bne.n	80057ca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	3314      	adds	r3, #20
 800580c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800580e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005810:	e853 3f00 	ldrex	r3, [r3]
 8005814:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005816:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005818:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800581c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	3314      	adds	r3, #20
 8005826:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800582a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800582c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005830:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005832:	e841 2300 	strex	r3, r2, [r1]
 8005836:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005838:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800583a:	2b00      	cmp	r3, #0
 800583c:	d1e3      	bne.n	8005806 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2220      	movs	r2, #32
 8005842:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	330c      	adds	r3, #12
 8005852:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005854:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005856:	e853 3f00 	ldrex	r3, [r3]
 800585a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800585c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800585e:	f023 0310 	bic.w	r3, r3, #16
 8005862:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	330c      	adds	r3, #12
 800586c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005870:	65ba      	str	r2, [r7, #88]	; 0x58
 8005872:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005874:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005876:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005878:	e841 2300 	strex	r3, r2, [r1]
 800587c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800587e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005880:	2b00      	cmp	r3, #0
 8005882:	d1e3      	bne.n	800584c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005888:	4618      	mov	r0, r3
 800588a:	f7fd f8a7 	bl	80029dc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005896:	b29b      	uxth	r3, r3
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	b29b      	uxth	r3, r3
 800589c:	4619      	mov	r1, r3
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 f8ac 	bl	80059fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058a4:	e099      	b.n	80059da <HAL_UART_IRQHandler+0x50e>
 80058a6:	bf00      	nop
 80058a8:	08005b57 	.word	0x08005b57
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	f000 808b 	beq.w	80059de <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80058c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	f000 8086 	beq.w	80059de <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	330c      	adds	r3, #12
 80058d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058dc:	e853 3f00 	ldrex	r3, [r3]
 80058e0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80058e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80058e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	330c      	adds	r3, #12
 80058f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80058f6:	647a      	str	r2, [r7, #68]	; 0x44
 80058f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80058fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80058fe:	e841 2300 	strex	r3, r2, [r1]
 8005902:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005904:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005906:	2b00      	cmp	r3, #0
 8005908:	d1e3      	bne.n	80058d2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	3314      	adds	r3, #20
 8005910:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005914:	e853 3f00 	ldrex	r3, [r3]
 8005918:	623b      	str	r3, [r7, #32]
   return(result);
 800591a:	6a3b      	ldr	r3, [r7, #32]
 800591c:	f023 0301 	bic.w	r3, r3, #1
 8005920:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	3314      	adds	r3, #20
 800592a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800592e:	633a      	str	r2, [r7, #48]	; 0x30
 8005930:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005932:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005934:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005936:	e841 2300 	strex	r3, r2, [r1]
 800593a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800593c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1e3      	bne.n	800590a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2220      	movs	r2, #32
 8005946:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	330c      	adds	r3, #12
 8005956:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	e853 3f00 	ldrex	r3, [r3]
 800595e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f023 0310 	bic.w	r3, r3, #16
 8005966:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	330c      	adds	r3, #12
 8005970:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005974:	61fa      	str	r2, [r7, #28]
 8005976:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005978:	69b9      	ldr	r1, [r7, #24]
 800597a:	69fa      	ldr	r2, [r7, #28]
 800597c:	e841 2300 	strex	r3, r2, [r1]
 8005980:	617b      	str	r3, [r7, #20]
   return(result);
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1e3      	bne.n	8005950 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005988:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800598c:	4619      	mov	r1, r3
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 f834 	bl	80059fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005994:	e023      	b.n	80059de <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800599a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d009      	beq.n	80059b6 <HAL_UART_IRQHandler+0x4ea>
 80059a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d003      	beq.n	80059b6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 f8e5 	bl	8005b7e <UART_Transmit_IT>
    return;
 80059b4:	e014      	b.n	80059e0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80059b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d00e      	beq.n	80059e0 <HAL_UART_IRQHandler+0x514>
 80059c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d008      	beq.n	80059e0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 f925 	bl	8005c1e <UART_EndTransmit_IT>
    return;
 80059d4:	e004      	b.n	80059e0 <HAL_UART_IRQHandler+0x514>
    return;
 80059d6:	bf00      	nop
 80059d8:	e002      	b.n	80059e0 <HAL_UART_IRQHandler+0x514>
      return;
 80059da:	bf00      	nop
 80059dc:	e000      	b.n	80059e0 <HAL_UART_IRQHandler+0x514>
      return;
 80059de:	bf00      	nop
  }
}
 80059e0:	37e8      	adds	r7, #232	; 0xe8
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}
 80059e6:	bf00      	nop

080059e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80059f0:	bf00      	nop
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr

080059fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
 8005a04:	460b      	mov	r3, r1
 8005a06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a08:	bf00      	nop
 8005a0a:	370c      	adds	r7, #12
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr

08005a14 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b085      	sub	sp, #20
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	60f8      	str	r0, [r7, #12]
 8005a1c:	60b9      	str	r1, [r7, #8]
 8005a1e:	4613      	mov	r3, r2
 8005a20:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	68ba      	ldr	r2, [r7, #8]
 8005a26:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	88fa      	ldrh	r2, [r7, #6]
 8005a2c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	88fa      	ldrh	r2, [r7, #6]
 8005a32:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2200      	movs	r2, #0
 8005a38:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2222      	movs	r2, #34	; 0x22
 8005a3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d007      	beq.n	8005a62 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68da      	ldr	r2, [r3, #12]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a60:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	695a      	ldr	r2, [r3, #20]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f042 0201 	orr.w	r2, r2, #1
 8005a70:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68da      	ldr	r2, [r3, #12]
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f042 0220 	orr.w	r2, r2, #32
 8005a80:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a82:	2300      	movs	r3, #0
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3714      	adds	r7, #20
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b095      	sub	sp, #84	; 0x54
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	330c      	adds	r3, #12
 8005a9e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aa2:	e853 3f00 	ldrex	r3, [r3]
 8005aa6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005aa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aaa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005aae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	330c      	adds	r3, #12
 8005ab6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005ab8:	643a      	str	r2, [r7, #64]	; 0x40
 8005aba:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005abc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005abe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ac0:	e841 2300 	strex	r3, r2, [r1]
 8005ac4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d1e5      	bne.n	8005a98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	3314      	adds	r3, #20
 8005ad2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad4:	6a3b      	ldr	r3, [r7, #32]
 8005ad6:	e853 3f00 	ldrex	r3, [r3]
 8005ada:	61fb      	str	r3, [r7, #28]
   return(result);
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	f023 0301 	bic.w	r3, r3, #1
 8005ae2:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	3314      	adds	r3, #20
 8005aea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005aec:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005aee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005af2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005af4:	e841 2300 	strex	r3, r2, [r1]
 8005af8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d1e5      	bne.n	8005acc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d119      	bne.n	8005b3c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	330c      	adds	r3, #12
 8005b0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	e853 3f00 	ldrex	r3, [r3]
 8005b16:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	f023 0310 	bic.w	r3, r3, #16
 8005b1e:	647b      	str	r3, [r7, #68]	; 0x44
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	330c      	adds	r3, #12
 8005b26:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b28:	61ba      	str	r2, [r7, #24]
 8005b2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2c:	6979      	ldr	r1, [r7, #20]
 8005b2e:	69ba      	ldr	r2, [r7, #24]
 8005b30:	e841 2300 	strex	r3, r2, [r1]
 8005b34:	613b      	str	r3, [r7, #16]
   return(result);
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1e5      	bne.n	8005b08 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2220      	movs	r2, #32
 8005b40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005b4a:	bf00      	nop
 8005b4c:	3754      	adds	r7, #84	; 0x54
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b54:	4770      	bx	lr

08005b56 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b56:	b580      	push	{r7, lr}
 8005b58:	b084      	sub	sp, #16
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b62:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2200      	movs	r2, #0
 8005b68:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b70:	68f8      	ldr	r0, [r7, #12]
 8005b72:	f7ff ff39 	bl	80059e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b76:	bf00      	nop
 8005b78:	3710      	adds	r7, #16
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}

08005b7e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b7e:	b480      	push	{r7}
 8005b80:	b085      	sub	sp, #20
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	2b21      	cmp	r3, #33	; 0x21
 8005b90:	d13e      	bne.n	8005c10 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b9a:	d114      	bne.n	8005bc6 <UART_Transmit_IT+0x48>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	691b      	ldr	r3, [r3, #16]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d110      	bne.n	8005bc6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6a1b      	ldr	r3, [r3, #32]
 8005ba8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	881b      	ldrh	r3, [r3, #0]
 8005bae:	461a      	mov	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bb8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a1b      	ldr	r3, [r3, #32]
 8005bbe:	1c9a      	adds	r2, r3, #2
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	621a      	str	r2, [r3, #32]
 8005bc4:	e008      	b.n	8005bd8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	1c59      	adds	r1, r3, #1
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	6211      	str	r1, [r2, #32]
 8005bd0:	781a      	ldrb	r2, [r3, #0]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	3b01      	subs	r3, #1
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	687a      	ldr	r2, [r7, #4]
 8005be4:	4619      	mov	r1, r3
 8005be6:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d10f      	bne.n	8005c0c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	68da      	ldr	r2, [r3, #12]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bfa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68da      	ldr	r2, [r3, #12]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c0a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	e000      	b.n	8005c12 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c10:	2302      	movs	r3, #2
  }
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3714      	adds	r7, #20
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr

08005c1e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c1e:	b580      	push	{r7, lr}
 8005c20:	b082      	sub	sp, #8
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	68da      	ldr	r2, [r3, #12]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c34:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2220      	movs	r2, #32
 8005c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f7fb fc18 	bl	8001474 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c44:	2300      	movs	r3, #0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3708      	adds	r7, #8
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}

08005c4e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c4e:	b580      	push	{r7, lr}
 8005c50:	b08c      	sub	sp, #48	; 0x30
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	2b22      	cmp	r3, #34	; 0x22
 8005c60:	f040 80ab 	bne.w	8005dba <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c6c:	d117      	bne.n	8005c9e <UART_Receive_IT+0x50>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	691b      	ldr	r3, [r3, #16]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d113      	bne.n	8005c9e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005c76:	2300      	movs	r3, #0
 8005c78:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c7e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c8c:	b29a      	uxth	r2, r3
 8005c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c90:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c96:	1c9a      	adds	r2, r3, #2
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	629a      	str	r2, [r3, #40]	; 0x28
 8005c9c:	e026      	b.n	8005cec <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cb0:	d007      	beq.n	8005cc2 <UART_Receive_IT+0x74>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d10a      	bne.n	8005cd0 <UART_Receive_IT+0x82>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d106      	bne.n	8005cd0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	b2da      	uxtb	r2, r3
 8005cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ccc:	701a      	strb	r2, [r3, #0]
 8005cce:	e008      	b.n	8005ce2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cdc:	b2da      	uxtb	r2, r3
 8005cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ce0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ce6:	1c5a      	adds	r2, r3, #1
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	3b01      	subs	r3, #1
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d15a      	bne.n	8005db6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68da      	ldr	r2, [r3, #12]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f022 0220 	bic.w	r2, r2, #32
 8005d0e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68da      	ldr	r2, [r3, #12]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d1e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	695a      	ldr	r2, [r3, #20]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f022 0201 	bic.w	r2, r2, #1
 8005d2e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2220      	movs	r2, #32
 8005d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d135      	bne.n	8005dac <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	330c      	adds	r3, #12
 8005d4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	e853 3f00 	ldrex	r3, [r3]
 8005d54:	613b      	str	r3, [r7, #16]
   return(result);
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	f023 0310 	bic.w	r3, r3, #16
 8005d5c:	627b      	str	r3, [r7, #36]	; 0x24
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	330c      	adds	r3, #12
 8005d64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d66:	623a      	str	r2, [r7, #32]
 8005d68:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6a:	69f9      	ldr	r1, [r7, #28]
 8005d6c:	6a3a      	ldr	r2, [r7, #32]
 8005d6e:	e841 2300 	strex	r3, r2, [r1]
 8005d72:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d74:	69bb      	ldr	r3, [r7, #24]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1e5      	bne.n	8005d46 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 0310 	and.w	r3, r3, #16
 8005d84:	2b10      	cmp	r3, #16
 8005d86:	d10a      	bne.n	8005d9e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d88:	2300      	movs	r3, #0
 8005d8a:	60fb      	str	r3, [r7, #12]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	60fb      	str	r3, [r7, #12]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	60fb      	str	r3, [r7, #12]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005da2:	4619      	mov	r1, r3
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f7ff fe29 	bl	80059fc <HAL_UARTEx_RxEventCallback>
 8005daa:	e002      	b.n	8005db2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f7fb fb2f 	bl	8001410 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005db2:	2300      	movs	r3, #0
 8005db4:	e002      	b.n	8005dbc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005db6:	2300      	movs	r3, #0
 8005db8:	e000      	b.n	8005dbc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005dba:	2302      	movs	r3, #2
  }
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3730      	adds	r7, #48	; 0x30
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005dc8:	b0c0      	sub	sp, #256	; 0x100
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	691b      	ldr	r3, [r3, #16]
 8005dd8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005de0:	68d9      	ldr	r1, [r3, #12]
 8005de2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	ea40 0301 	orr.w	r3, r0, r1
 8005dec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005df2:	689a      	ldr	r2, [r3, #8]
 8005df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005df8:	691b      	ldr	r3, [r3, #16]
 8005dfa:	431a      	orrs	r2, r3
 8005dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e00:	695b      	ldr	r3, [r3, #20]
 8005e02:	431a      	orrs	r2, r3
 8005e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e08:	69db      	ldr	r3, [r3, #28]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005e1c:	f021 010c 	bic.w	r1, r1, #12
 8005e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005e2a:	430b      	orrs	r3, r1
 8005e2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	695b      	ldr	r3, [r3, #20]
 8005e36:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e3e:	6999      	ldr	r1, [r3, #24]
 8005e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	ea40 0301 	orr.w	r3, r0, r1
 8005e4a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	4b8f      	ldr	r3, [pc, #572]	; (8006090 <UART_SetConfig+0x2cc>)
 8005e54:	429a      	cmp	r2, r3
 8005e56:	d005      	beq.n	8005e64 <UART_SetConfig+0xa0>
 8005e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	4b8d      	ldr	r3, [pc, #564]	; (8006094 <UART_SetConfig+0x2d0>)
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d104      	bne.n	8005e6e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e64:	f7fd fba4 	bl	80035b0 <HAL_RCC_GetPCLK2Freq>
 8005e68:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005e6c:	e003      	b.n	8005e76 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e6e:	f7fd fb8b 	bl	8003588 <HAL_RCC_GetPCLK1Freq>
 8005e72:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e7a:	69db      	ldr	r3, [r3, #28]
 8005e7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e80:	f040 810c 	bne.w	800609c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005e8e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005e92:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005e96:	4622      	mov	r2, r4
 8005e98:	462b      	mov	r3, r5
 8005e9a:	1891      	adds	r1, r2, r2
 8005e9c:	65b9      	str	r1, [r7, #88]	; 0x58
 8005e9e:	415b      	adcs	r3, r3
 8005ea0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ea2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005ea6:	4621      	mov	r1, r4
 8005ea8:	eb12 0801 	adds.w	r8, r2, r1
 8005eac:	4629      	mov	r1, r5
 8005eae:	eb43 0901 	adc.w	r9, r3, r1
 8005eb2:	f04f 0200 	mov.w	r2, #0
 8005eb6:	f04f 0300 	mov.w	r3, #0
 8005eba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ebe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ec2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ec6:	4690      	mov	r8, r2
 8005ec8:	4699      	mov	r9, r3
 8005eca:	4623      	mov	r3, r4
 8005ecc:	eb18 0303 	adds.w	r3, r8, r3
 8005ed0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005ed4:	462b      	mov	r3, r5
 8005ed6:	eb49 0303 	adc.w	r3, r9, r3
 8005eda:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005eea:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005eee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005ef2:	460b      	mov	r3, r1
 8005ef4:	18db      	adds	r3, r3, r3
 8005ef6:	653b      	str	r3, [r7, #80]	; 0x50
 8005ef8:	4613      	mov	r3, r2
 8005efa:	eb42 0303 	adc.w	r3, r2, r3
 8005efe:	657b      	str	r3, [r7, #84]	; 0x54
 8005f00:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005f04:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005f08:	f7fa fe6e 	bl	8000be8 <__aeabi_uldivmod>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	460b      	mov	r3, r1
 8005f10:	4b61      	ldr	r3, [pc, #388]	; (8006098 <UART_SetConfig+0x2d4>)
 8005f12:	fba3 2302 	umull	r2, r3, r3, r2
 8005f16:	095b      	lsrs	r3, r3, #5
 8005f18:	011c      	lsls	r4, r3, #4
 8005f1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005f24:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005f28:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005f2c:	4642      	mov	r2, r8
 8005f2e:	464b      	mov	r3, r9
 8005f30:	1891      	adds	r1, r2, r2
 8005f32:	64b9      	str	r1, [r7, #72]	; 0x48
 8005f34:	415b      	adcs	r3, r3
 8005f36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f38:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005f3c:	4641      	mov	r1, r8
 8005f3e:	eb12 0a01 	adds.w	sl, r2, r1
 8005f42:	4649      	mov	r1, r9
 8005f44:	eb43 0b01 	adc.w	fp, r3, r1
 8005f48:	f04f 0200 	mov.w	r2, #0
 8005f4c:	f04f 0300 	mov.w	r3, #0
 8005f50:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f54:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f5c:	4692      	mov	sl, r2
 8005f5e:	469b      	mov	fp, r3
 8005f60:	4643      	mov	r3, r8
 8005f62:	eb1a 0303 	adds.w	r3, sl, r3
 8005f66:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005f6a:	464b      	mov	r3, r9
 8005f6c:	eb4b 0303 	adc.w	r3, fp, r3
 8005f70:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005f80:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005f84:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005f88:	460b      	mov	r3, r1
 8005f8a:	18db      	adds	r3, r3, r3
 8005f8c:	643b      	str	r3, [r7, #64]	; 0x40
 8005f8e:	4613      	mov	r3, r2
 8005f90:	eb42 0303 	adc.w	r3, r2, r3
 8005f94:	647b      	str	r3, [r7, #68]	; 0x44
 8005f96:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005f9a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005f9e:	f7fa fe23 	bl	8000be8 <__aeabi_uldivmod>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	460b      	mov	r3, r1
 8005fa6:	4611      	mov	r1, r2
 8005fa8:	4b3b      	ldr	r3, [pc, #236]	; (8006098 <UART_SetConfig+0x2d4>)
 8005faa:	fba3 2301 	umull	r2, r3, r3, r1
 8005fae:	095b      	lsrs	r3, r3, #5
 8005fb0:	2264      	movs	r2, #100	; 0x64
 8005fb2:	fb02 f303 	mul.w	r3, r2, r3
 8005fb6:	1acb      	subs	r3, r1, r3
 8005fb8:	00db      	lsls	r3, r3, #3
 8005fba:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005fbe:	4b36      	ldr	r3, [pc, #216]	; (8006098 <UART_SetConfig+0x2d4>)
 8005fc0:	fba3 2302 	umull	r2, r3, r3, r2
 8005fc4:	095b      	lsrs	r3, r3, #5
 8005fc6:	005b      	lsls	r3, r3, #1
 8005fc8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005fcc:	441c      	add	r4, r3
 8005fce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005fd8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005fdc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005fe0:	4642      	mov	r2, r8
 8005fe2:	464b      	mov	r3, r9
 8005fe4:	1891      	adds	r1, r2, r2
 8005fe6:	63b9      	str	r1, [r7, #56]	; 0x38
 8005fe8:	415b      	adcs	r3, r3
 8005fea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005fec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005ff0:	4641      	mov	r1, r8
 8005ff2:	1851      	adds	r1, r2, r1
 8005ff4:	6339      	str	r1, [r7, #48]	; 0x30
 8005ff6:	4649      	mov	r1, r9
 8005ff8:	414b      	adcs	r3, r1
 8005ffa:	637b      	str	r3, [r7, #52]	; 0x34
 8005ffc:	f04f 0200 	mov.w	r2, #0
 8006000:	f04f 0300 	mov.w	r3, #0
 8006004:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006008:	4659      	mov	r1, fp
 800600a:	00cb      	lsls	r3, r1, #3
 800600c:	4651      	mov	r1, sl
 800600e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006012:	4651      	mov	r1, sl
 8006014:	00ca      	lsls	r2, r1, #3
 8006016:	4610      	mov	r0, r2
 8006018:	4619      	mov	r1, r3
 800601a:	4603      	mov	r3, r0
 800601c:	4642      	mov	r2, r8
 800601e:	189b      	adds	r3, r3, r2
 8006020:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006024:	464b      	mov	r3, r9
 8006026:	460a      	mov	r2, r1
 8006028:	eb42 0303 	adc.w	r3, r2, r3
 800602c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	2200      	movs	r2, #0
 8006038:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800603c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006040:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006044:	460b      	mov	r3, r1
 8006046:	18db      	adds	r3, r3, r3
 8006048:	62bb      	str	r3, [r7, #40]	; 0x28
 800604a:	4613      	mov	r3, r2
 800604c:	eb42 0303 	adc.w	r3, r2, r3
 8006050:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006052:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006056:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800605a:	f7fa fdc5 	bl	8000be8 <__aeabi_uldivmod>
 800605e:	4602      	mov	r2, r0
 8006060:	460b      	mov	r3, r1
 8006062:	4b0d      	ldr	r3, [pc, #52]	; (8006098 <UART_SetConfig+0x2d4>)
 8006064:	fba3 1302 	umull	r1, r3, r3, r2
 8006068:	095b      	lsrs	r3, r3, #5
 800606a:	2164      	movs	r1, #100	; 0x64
 800606c:	fb01 f303 	mul.w	r3, r1, r3
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	00db      	lsls	r3, r3, #3
 8006074:	3332      	adds	r3, #50	; 0x32
 8006076:	4a08      	ldr	r2, [pc, #32]	; (8006098 <UART_SetConfig+0x2d4>)
 8006078:	fba2 2303 	umull	r2, r3, r2, r3
 800607c:	095b      	lsrs	r3, r3, #5
 800607e:	f003 0207 	and.w	r2, r3, #7
 8006082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4422      	add	r2, r4
 800608a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800608c:	e105      	b.n	800629a <UART_SetConfig+0x4d6>
 800608e:	bf00      	nop
 8006090:	40011000 	.word	0x40011000
 8006094:	40011400 	.word	0x40011400
 8006098:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800609c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060a0:	2200      	movs	r2, #0
 80060a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80060a6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80060aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80060ae:	4642      	mov	r2, r8
 80060b0:	464b      	mov	r3, r9
 80060b2:	1891      	adds	r1, r2, r2
 80060b4:	6239      	str	r1, [r7, #32]
 80060b6:	415b      	adcs	r3, r3
 80060b8:	627b      	str	r3, [r7, #36]	; 0x24
 80060ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060be:	4641      	mov	r1, r8
 80060c0:	1854      	adds	r4, r2, r1
 80060c2:	4649      	mov	r1, r9
 80060c4:	eb43 0501 	adc.w	r5, r3, r1
 80060c8:	f04f 0200 	mov.w	r2, #0
 80060cc:	f04f 0300 	mov.w	r3, #0
 80060d0:	00eb      	lsls	r3, r5, #3
 80060d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060d6:	00e2      	lsls	r2, r4, #3
 80060d8:	4614      	mov	r4, r2
 80060da:	461d      	mov	r5, r3
 80060dc:	4643      	mov	r3, r8
 80060de:	18e3      	adds	r3, r4, r3
 80060e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80060e4:	464b      	mov	r3, r9
 80060e6:	eb45 0303 	adc.w	r3, r5, r3
 80060ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80060ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80060fa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80060fe:	f04f 0200 	mov.w	r2, #0
 8006102:	f04f 0300 	mov.w	r3, #0
 8006106:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800610a:	4629      	mov	r1, r5
 800610c:	008b      	lsls	r3, r1, #2
 800610e:	4621      	mov	r1, r4
 8006110:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006114:	4621      	mov	r1, r4
 8006116:	008a      	lsls	r2, r1, #2
 8006118:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800611c:	f7fa fd64 	bl	8000be8 <__aeabi_uldivmod>
 8006120:	4602      	mov	r2, r0
 8006122:	460b      	mov	r3, r1
 8006124:	4b60      	ldr	r3, [pc, #384]	; (80062a8 <UART_SetConfig+0x4e4>)
 8006126:	fba3 2302 	umull	r2, r3, r3, r2
 800612a:	095b      	lsrs	r3, r3, #5
 800612c:	011c      	lsls	r4, r3, #4
 800612e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006132:	2200      	movs	r2, #0
 8006134:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006138:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800613c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006140:	4642      	mov	r2, r8
 8006142:	464b      	mov	r3, r9
 8006144:	1891      	adds	r1, r2, r2
 8006146:	61b9      	str	r1, [r7, #24]
 8006148:	415b      	adcs	r3, r3
 800614a:	61fb      	str	r3, [r7, #28]
 800614c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006150:	4641      	mov	r1, r8
 8006152:	1851      	adds	r1, r2, r1
 8006154:	6139      	str	r1, [r7, #16]
 8006156:	4649      	mov	r1, r9
 8006158:	414b      	adcs	r3, r1
 800615a:	617b      	str	r3, [r7, #20]
 800615c:	f04f 0200 	mov.w	r2, #0
 8006160:	f04f 0300 	mov.w	r3, #0
 8006164:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006168:	4659      	mov	r1, fp
 800616a:	00cb      	lsls	r3, r1, #3
 800616c:	4651      	mov	r1, sl
 800616e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006172:	4651      	mov	r1, sl
 8006174:	00ca      	lsls	r2, r1, #3
 8006176:	4610      	mov	r0, r2
 8006178:	4619      	mov	r1, r3
 800617a:	4603      	mov	r3, r0
 800617c:	4642      	mov	r2, r8
 800617e:	189b      	adds	r3, r3, r2
 8006180:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006184:	464b      	mov	r3, r9
 8006186:	460a      	mov	r2, r1
 8006188:	eb42 0303 	adc.w	r3, r2, r3
 800618c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	67bb      	str	r3, [r7, #120]	; 0x78
 800619a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800619c:	f04f 0200 	mov.w	r2, #0
 80061a0:	f04f 0300 	mov.w	r3, #0
 80061a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80061a8:	4649      	mov	r1, r9
 80061aa:	008b      	lsls	r3, r1, #2
 80061ac:	4641      	mov	r1, r8
 80061ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061b2:	4641      	mov	r1, r8
 80061b4:	008a      	lsls	r2, r1, #2
 80061b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80061ba:	f7fa fd15 	bl	8000be8 <__aeabi_uldivmod>
 80061be:	4602      	mov	r2, r0
 80061c0:	460b      	mov	r3, r1
 80061c2:	4b39      	ldr	r3, [pc, #228]	; (80062a8 <UART_SetConfig+0x4e4>)
 80061c4:	fba3 1302 	umull	r1, r3, r3, r2
 80061c8:	095b      	lsrs	r3, r3, #5
 80061ca:	2164      	movs	r1, #100	; 0x64
 80061cc:	fb01 f303 	mul.w	r3, r1, r3
 80061d0:	1ad3      	subs	r3, r2, r3
 80061d2:	011b      	lsls	r3, r3, #4
 80061d4:	3332      	adds	r3, #50	; 0x32
 80061d6:	4a34      	ldr	r2, [pc, #208]	; (80062a8 <UART_SetConfig+0x4e4>)
 80061d8:	fba2 2303 	umull	r2, r3, r2, r3
 80061dc:	095b      	lsrs	r3, r3, #5
 80061de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80061e2:	441c      	add	r4, r3
 80061e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061e8:	2200      	movs	r2, #0
 80061ea:	673b      	str	r3, [r7, #112]	; 0x70
 80061ec:	677a      	str	r2, [r7, #116]	; 0x74
 80061ee:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80061f2:	4642      	mov	r2, r8
 80061f4:	464b      	mov	r3, r9
 80061f6:	1891      	adds	r1, r2, r2
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	415b      	adcs	r3, r3
 80061fc:	60fb      	str	r3, [r7, #12]
 80061fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006202:	4641      	mov	r1, r8
 8006204:	1851      	adds	r1, r2, r1
 8006206:	6039      	str	r1, [r7, #0]
 8006208:	4649      	mov	r1, r9
 800620a:	414b      	adcs	r3, r1
 800620c:	607b      	str	r3, [r7, #4]
 800620e:	f04f 0200 	mov.w	r2, #0
 8006212:	f04f 0300 	mov.w	r3, #0
 8006216:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800621a:	4659      	mov	r1, fp
 800621c:	00cb      	lsls	r3, r1, #3
 800621e:	4651      	mov	r1, sl
 8006220:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006224:	4651      	mov	r1, sl
 8006226:	00ca      	lsls	r2, r1, #3
 8006228:	4610      	mov	r0, r2
 800622a:	4619      	mov	r1, r3
 800622c:	4603      	mov	r3, r0
 800622e:	4642      	mov	r2, r8
 8006230:	189b      	adds	r3, r3, r2
 8006232:	66bb      	str	r3, [r7, #104]	; 0x68
 8006234:	464b      	mov	r3, r9
 8006236:	460a      	mov	r2, r1
 8006238:	eb42 0303 	adc.w	r3, r2, r3
 800623c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800623e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	2200      	movs	r2, #0
 8006246:	663b      	str	r3, [r7, #96]	; 0x60
 8006248:	667a      	str	r2, [r7, #100]	; 0x64
 800624a:	f04f 0200 	mov.w	r2, #0
 800624e:	f04f 0300 	mov.w	r3, #0
 8006252:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006256:	4649      	mov	r1, r9
 8006258:	008b      	lsls	r3, r1, #2
 800625a:	4641      	mov	r1, r8
 800625c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006260:	4641      	mov	r1, r8
 8006262:	008a      	lsls	r2, r1, #2
 8006264:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006268:	f7fa fcbe 	bl	8000be8 <__aeabi_uldivmod>
 800626c:	4602      	mov	r2, r0
 800626e:	460b      	mov	r3, r1
 8006270:	4b0d      	ldr	r3, [pc, #52]	; (80062a8 <UART_SetConfig+0x4e4>)
 8006272:	fba3 1302 	umull	r1, r3, r3, r2
 8006276:	095b      	lsrs	r3, r3, #5
 8006278:	2164      	movs	r1, #100	; 0x64
 800627a:	fb01 f303 	mul.w	r3, r1, r3
 800627e:	1ad3      	subs	r3, r2, r3
 8006280:	011b      	lsls	r3, r3, #4
 8006282:	3332      	adds	r3, #50	; 0x32
 8006284:	4a08      	ldr	r2, [pc, #32]	; (80062a8 <UART_SetConfig+0x4e4>)
 8006286:	fba2 2303 	umull	r2, r3, r2, r3
 800628a:	095b      	lsrs	r3, r3, #5
 800628c:	f003 020f 	and.w	r2, r3, #15
 8006290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4422      	add	r2, r4
 8006298:	609a      	str	r2, [r3, #8]
}
 800629a:	bf00      	nop
 800629c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80062a0:	46bd      	mov	sp, r7
 80062a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062a6:	bf00      	nop
 80062a8:	51eb851f 	.word	0x51eb851f

080062ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f103 0208 	add.w	r2, r3, #8
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f04f 32ff 	mov.w	r2, #4294967295
 80062c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f103 0208 	add.w	r2, r3, #8
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f103 0208 	add.w	r2, r3, #8
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80062e0:	bf00      	nop
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80062fa:	bf00      	nop
 80062fc:	370c      	adds	r7, #12
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr

08006306 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006306:	b480      	push	{r7}
 8006308:	b085      	sub	sp, #20
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]
 800630e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	68fa      	ldr	r2, [r7, #12]
 800631a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	689a      	ldr	r2, [r3, #8]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	683a      	ldr	r2, [r7, #0]
 800632a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	683a      	ldr	r2, [r7, #0]
 8006330:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	687a      	ldr	r2, [r7, #4]
 8006336:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	1c5a      	adds	r2, r3, #1
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	601a      	str	r2, [r3, #0]
}
 8006342:	bf00      	nop
 8006344:	3714      	adds	r7, #20
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr

0800634e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800634e:	b480      	push	{r7}
 8006350:	b085      	sub	sp, #20
 8006352:	af00      	add	r7, sp, #0
 8006354:	6078      	str	r0, [r7, #4]
 8006356:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006364:	d103      	bne.n	800636e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	691b      	ldr	r3, [r3, #16]
 800636a:	60fb      	str	r3, [r7, #12]
 800636c:	e00c      	b.n	8006388 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	3308      	adds	r3, #8
 8006372:	60fb      	str	r3, [r7, #12]
 8006374:	e002      	b.n	800637c <vListInsert+0x2e>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	60fb      	str	r3, [r7, #12]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	68ba      	ldr	r2, [r7, #8]
 8006384:	429a      	cmp	r2, r3
 8006386:	d2f6      	bcs.n	8006376 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	685a      	ldr	r2, [r3, #4]
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	683a      	ldr	r2, [r7, #0]
 8006396:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	683a      	ldr	r2, [r7, #0]
 80063a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	1c5a      	adds	r2, r3, #1
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	601a      	str	r2, [r3, #0]
}
 80063b4:	bf00      	nop
 80063b6:	3714      	adds	r7, #20
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80063c0:	b480      	push	{r7}
 80063c2:	b085      	sub	sp, #20
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	691b      	ldr	r3, [r3, #16]
 80063cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	6892      	ldr	r2, [r2, #8]
 80063d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	6852      	ldr	r2, [r2, #4]
 80063e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d103      	bne.n	80063f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	689a      	ldr	r2, [r3, #8]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	1e5a      	subs	r2, r3, #1
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
}
 8006408:	4618      	mov	r0, r3
 800640a:	3714      	adds	r7, #20
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b084      	sub	sp, #16
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d10a      	bne.n	800643e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800642c:	f383 8811 	msr	BASEPRI, r3
 8006430:	f3bf 8f6f 	isb	sy
 8006434:	f3bf 8f4f 	dsb	sy
 8006438:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800643a:	bf00      	nop
 800643c:	e7fe      	b.n	800643c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800643e:	f001 f951 	bl	80076e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800644a:	68f9      	ldr	r1, [r7, #12]
 800644c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800644e:	fb01 f303 	mul.w	r3, r1, r3
 8006452:	441a      	add	r2, r3
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2200      	movs	r2, #0
 800645c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800646e:	3b01      	subs	r3, #1
 8006470:	68f9      	ldr	r1, [r7, #12]
 8006472:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006474:	fb01 f303 	mul.w	r3, r1, r3
 8006478:	441a      	add	r2, r3
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	22ff      	movs	r2, #255	; 0xff
 8006482:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	22ff      	movs	r2, #255	; 0xff
 800648a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d114      	bne.n	80064be <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	691b      	ldr	r3, [r3, #16]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d01a      	beq.n	80064d2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	3310      	adds	r3, #16
 80064a0:	4618      	mov	r0, r3
 80064a2:	f000 fe2f 	bl	8007104 <xTaskRemoveFromEventList>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d012      	beq.n	80064d2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80064ac:	4b0c      	ldr	r3, [pc, #48]	; (80064e0 <xQueueGenericReset+0xcc>)
 80064ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064b2:	601a      	str	r2, [r3, #0]
 80064b4:	f3bf 8f4f 	dsb	sy
 80064b8:	f3bf 8f6f 	isb	sy
 80064bc:	e009      	b.n	80064d2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	3310      	adds	r3, #16
 80064c2:	4618      	mov	r0, r3
 80064c4:	f7ff fef2 	bl	80062ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	3324      	adds	r3, #36	; 0x24
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7ff feed 	bl	80062ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80064d2:	f001 f937 	bl	8007744 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80064d6:	2301      	movs	r3, #1
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3710      	adds	r7, #16
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}
 80064e0:	e000ed04 	.word	0xe000ed04

080064e4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b08a      	sub	sp, #40	; 0x28
 80064e8:	af02      	add	r7, sp, #8
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	4613      	mov	r3, r2
 80064f0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d10a      	bne.n	800650e <xQueueGenericCreate+0x2a>
	__asm volatile
 80064f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064fc:	f383 8811 	msr	BASEPRI, r3
 8006500:	f3bf 8f6f 	isb	sy
 8006504:	f3bf 8f4f 	dsb	sy
 8006508:	613b      	str	r3, [r7, #16]
}
 800650a:	bf00      	nop
 800650c:	e7fe      	b.n	800650c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	68ba      	ldr	r2, [r7, #8]
 8006512:	fb02 f303 	mul.w	r3, r2, r3
 8006516:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006518:	69fb      	ldr	r3, [r7, #28]
 800651a:	3348      	adds	r3, #72	; 0x48
 800651c:	4618      	mov	r0, r3
 800651e:	f001 fa03 	bl	8007928 <pvPortMalloc>
 8006522:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d011      	beq.n	800654e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800652a:	69bb      	ldr	r3, [r7, #24]
 800652c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	3348      	adds	r3, #72	; 0x48
 8006532:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006534:	69bb      	ldr	r3, [r7, #24]
 8006536:	2200      	movs	r2, #0
 8006538:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800653c:	79fa      	ldrb	r2, [r7, #7]
 800653e:	69bb      	ldr	r3, [r7, #24]
 8006540:	9300      	str	r3, [sp, #0]
 8006542:	4613      	mov	r3, r2
 8006544:	697a      	ldr	r2, [r7, #20]
 8006546:	68b9      	ldr	r1, [r7, #8]
 8006548:	68f8      	ldr	r0, [r7, #12]
 800654a:	f000 f805 	bl	8006558 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800654e:	69bb      	ldr	r3, [r7, #24]
	}
 8006550:	4618      	mov	r0, r3
 8006552:	3720      	adds	r7, #32
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}

08006558 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b084      	sub	sp, #16
 800655c:	af00      	add	r7, sp, #0
 800655e:	60f8      	str	r0, [r7, #12]
 8006560:	60b9      	str	r1, [r7, #8]
 8006562:	607a      	str	r2, [r7, #4]
 8006564:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d103      	bne.n	8006574 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	69ba      	ldr	r2, [r7, #24]
 8006570:	601a      	str	r2, [r3, #0]
 8006572:	e002      	b.n	800657a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006574:	69bb      	ldr	r3, [r7, #24]
 8006576:	687a      	ldr	r2, [r7, #4]
 8006578:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	68fa      	ldr	r2, [r7, #12]
 800657e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006580:	69bb      	ldr	r3, [r7, #24]
 8006582:	68ba      	ldr	r2, [r7, #8]
 8006584:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006586:	2101      	movs	r1, #1
 8006588:	69b8      	ldr	r0, [r7, #24]
 800658a:	f7ff ff43 	bl	8006414 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800658e:	bf00      	nop
 8006590:	3710      	adds	r7, #16
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}

08006596 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006596:	b580      	push	{r7, lr}
 8006598:	b08e      	sub	sp, #56	; 0x38
 800659a:	af00      	add	r7, sp, #0
 800659c:	6078      	str	r0, [r7, #4]
 800659e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80065a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d10a      	bne.n	80065c0 <xQueueGiveFromISR+0x2a>
	__asm volatile
 80065aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ae:	f383 8811 	msr	BASEPRI, r3
 80065b2:	f3bf 8f6f 	isb	sy
 80065b6:	f3bf 8f4f 	dsb	sy
 80065ba:	623b      	str	r3, [r7, #32]
}
 80065bc:	bf00      	nop
 80065be:	e7fe      	b.n	80065be <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80065c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d00a      	beq.n	80065de <xQueueGiveFromISR+0x48>
	__asm volatile
 80065c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065cc:	f383 8811 	msr	BASEPRI, r3
 80065d0:	f3bf 8f6f 	isb	sy
 80065d4:	f3bf 8f4f 	dsb	sy
 80065d8:	61fb      	str	r3, [r7, #28]
}
 80065da:	bf00      	nop
 80065dc:	e7fe      	b.n	80065dc <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80065de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d103      	bne.n	80065ee <xQueueGiveFromISR+0x58>
 80065e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d101      	bne.n	80065f2 <xQueueGiveFromISR+0x5c>
 80065ee:	2301      	movs	r3, #1
 80065f0:	e000      	b.n	80065f4 <xQueueGiveFromISR+0x5e>
 80065f2:	2300      	movs	r3, #0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d10a      	bne.n	800660e <xQueueGiveFromISR+0x78>
	__asm volatile
 80065f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065fc:	f383 8811 	msr	BASEPRI, r3
 8006600:	f3bf 8f6f 	isb	sy
 8006604:	f3bf 8f4f 	dsb	sy
 8006608:	61bb      	str	r3, [r7, #24]
}
 800660a:	bf00      	nop
 800660c:	e7fe      	b.n	800660c <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800660e:	f001 f94b 	bl	80078a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006612:	f3ef 8211 	mrs	r2, BASEPRI
 8006616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800661a:	f383 8811 	msr	BASEPRI, r3
 800661e:	f3bf 8f6f 	isb	sy
 8006622:	f3bf 8f4f 	dsb	sy
 8006626:	617a      	str	r2, [r7, #20]
 8006628:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800662a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800662c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800662e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006632:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006636:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006638:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800663a:	429a      	cmp	r2, r3
 800663c:	d22b      	bcs.n	8006696 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800663e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006640:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006644:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800664a:	1c5a      	adds	r2, r3, #1
 800664c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800664e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006650:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006658:	d112      	bne.n	8006680 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800665a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800665c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800665e:	2b00      	cmp	r3, #0
 8006660:	d016      	beq.n	8006690 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006664:	3324      	adds	r3, #36	; 0x24
 8006666:	4618      	mov	r0, r3
 8006668:	f000 fd4c 	bl	8007104 <xTaskRemoveFromEventList>
 800666c:	4603      	mov	r3, r0
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00e      	beq.n	8006690 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d00b      	beq.n	8006690 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	2201      	movs	r2, #1
 800667c:	601a      	str	r2, [r3, #0]
 800667e:	e007      	b.n	8006690 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006680:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006684:	3301      	adds	r3, #1
 8006686:	b2db      	uxtb	r3, r3
 8006688:	b25a      	sxtb	r2, r3
 800668a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800668c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006690:	2301      	movs	r3, #1
 8006692:	637b      	str	r3, [r7, #52]	; 0x34
 8006694:	e001      	b.n	800669a <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006696:	2300      	movs	r3, #0
 8006698:	637b      	str	r3, [r7, #52]	; 0x34
 800669a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800669c:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80066a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80066a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3738      	adds	r7, #56	; 0x38
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}

080066b0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b08e      	sub	sp, #56	; 0x38
 80066b4:	af04      	add	r7, sp, #16
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	607a      	str	r2, [r7, #4]
 80066bc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80066be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d10a      	bne.n	80066da <xTaskCreateStatic+0x2a>
	__asm volatile
 80066c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066c8:	f383 8811 	msr	BASEPRI, r3
 80066cc:	f3bf 8f6f 	isb	sy
 80066d0:	f3bf 8f4f 	dsb	sy
 80066d4:	623b      	str	r3, [r7, #32]
}
 80066d6:	bf00      	nop
 80066d8:	e7fe      	b.n	80066d8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80066da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d10a      	bne.n	80066f6 <xTaskCreateStatic+0x46>
	__asm volatile
 80066e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066e4:	f383 8811 	msr	BASEPRI, r3
 80066e8:	f3bf 8f6f 	isb	sy
 80066ec:	f3bf 8f4f 	dsb	sy
 80066f0:	61fb      	str	r3, [r7, #28]
}
 80066f2:	bf00      	nop
 80066f4:	e7fe      	b.n	80066f4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80066f6:	23b4      	movs	r3, #180	; 0xb4
 80066f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	2bb4      	cmp	r3, #180	; 0xb4
 80066fe:	d00a      	beq.n	8006716 <xTaskCreateStatic+0x66>
	__asm volatile
 8006700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006704:	f383 8811 	msr	BASEPRI, r3
 8006708:	f3bf 8f6f 	isb	sy
 800670c:	f3bf 8f4f 	dsb	sy
 8006710:	61bb      	str	r3, [r7, #24]
}
 8006712:	bf00      	nop
 8006714:	e7fe      	b.n	8006714 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006716:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800671a:	2b00      	cmp	r3, #0
 800671c:	d01e      	beq.n	800675c <xTaskCreateStatic+0xac>
 800671e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006720:	2b00      	cmp	r3, #0
 8006722:	d01b      	beq.n	800675c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006726:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800672a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800672c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800672e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006730:	2202      	movs	r2, #2
 8006732:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006736:	2300      	movs	r3, #0
 8006738:	9303      	str	r3, [sp, #12]
 800673a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800673c:	9302      	str	r3, [sp, #8]
 800673e:	f107 0314 	add.w	r3, r7, #20
 8006742:	9301      	str	r3, [sp, #4]
 8006744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006746:	9300      	str	r3, [sp, #0]
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	687a      	ldr	r2, [r7, #4]
 800674c:	68b9      	ldr	r1, [r7, #8]
 800674e:	68f8      	ldr	r0, [r7, #12]
 8006750:	f000 f850 	bl	80067f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006754:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006756:	f000 f8eb 	bl	8006930 <prvAddNewTaskToReadyList>
 800675a:	e001      	b.n	8006760 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800675c:	2300      	movs	r3, #0
 800675e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006760:	697b      	ldr	r3, [r7, #20]
	}
 8006762:	4618      	mov	r0, r3
 8006764:	3728      	adds	r7, #40	; 0x28
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}

0800676a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800676a:	b580      	push	{r7, lr}
 800676c:	b08c      	sub	sp, #48	; 0x30
 800676e:	af04      	add	r7, sp, #16
 8006770:	60f8      	str	r0, [r7, #12]
 8006772:	60b9      	str	r1, [r7, #8]
 8006774:	603b      	str	r3, [r7, #0]
 8006776:	4613      	mov	r3, r2
 8006778:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800677a:	88fb      	ldrh	r3, [r7, #6]
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	4618      	mov	r0, r3
 8006780:	f001 f8d2 	bl	8007928 <pvPortMalloc>
 8006784:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d00e      	beq.n	80067aa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800678c:	20b4      	movs	r0, #180	; 0xb4
 800678e:	f001 f8cb 	bl	8007928 <pvPortMalloc>
 8006792:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006794:	69fb      	ldr	r3, [r7, #28]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d003      	beq.n	80067a2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800679a:	69fb      	ldr	r3, [r7, #28]
 800679c:	697a      	ldr	r2, [r7, #20]
 800679e:	631a      	str	r2, [r3, #48]	; 0x30
 80067a0:	e005      	b.n	80067ae <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80067a2:	6978      	ldr	r0, [r7, #20]
 80067a4:	f001 f98c 	bl	8007ac0 <vPortFree>
 80067a8:	e001      	b.n	80067ae <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80067aa:	2300      	movs	r3, #0
 80067ac:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80067ae:	69fb      	ldr	r3, [r7, #28]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d017      	beq.n	80067e4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80067b4:	69fb      	ldr	r3, [r7, #28]
 80067b6:	2200      	movs	r2, #0
 80067b8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80067bc:	88fa      	ldrh	r2, [r7, #6]
 80067be:	2300      	movs	r3, #0
 80067c0:	9303      	str	r3, [sp, #12]
 80067c2:	69fb      	ldr	r3, [r7, #28]
 80067c4:	9302      	str	r3, [sp, #8]
 80067c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067c8:	9301      	str	r3, [sp, #4]
 80067ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067cc:	9300      	str	r3, [sp, #0]
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	68b9      	ldr	r1, [r7, #8]
 80067d2:	68f8      	ldr	r0, [r7, #12]
 80067d4:	f000 f80e 	bl	80067f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80067d8:	69f8      	ldr	r0, [r7, #28]
 80067da:	f000 f8a9 	bl	8006930 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80067de:	2301      	movs	r3, #1
 80067e0:	61bb      	str	r3, [r7, #24]
 80067e2:	e002      	b.n	80067ea <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80067e4:	f04f 33ff 	mov.w	r3, #4294967295
 80067e8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80067ea:	69bb      	ldr	r3, [r7, #24]
	}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3720      	adds	r7, #32
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b088      	sub	sp, #32
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	60f8      	str	r0, [r7, #12]
 80067fc:	60b9      	str	r1, [r7, #8]
 80067fe:	607a      	str	r2, [r7, #4]
 8006800:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006804:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800680c:	3b01      	subs	r3, #1
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	4413      	add	r3, r2
 8006812:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006814:	69bb      	ldr	r3, [r7, #24]
 8006816:	f023 0307 	bic.w	r3, r3, #7
 800681a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800681c:	69bb      	ldr	r3, [r7, #24]
 800681e:	f003 0307 	and.w	r3, r3, #7
 8006822:	2b00      	cmp	r3, #0
 8006824:	d00a      	beq.n	800683c <prvInitialiseNewTask+0x48>
	__asm volatile
 8006826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800682a:	f383 8811 	msr	BASEPRI, r3
 800682e:	f3bf 8f6f 	isb	sy
 8006832:	f3bf 8f4f 	dsb	sy
 8006836:	617b      	str	r3, [r7, #20]
}
 8006838:	bf00      	nop
 800683a:	e7fe      	b.n	800683a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d01f      	beq.n	8006882 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006842:	2300      	movs	r3, #0
 8006844:	61fb      	str	r3, [r7, #28]
 8006846:	e012      	b.n	800686e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006848:	68ba      	ldr	r2, [r7, #8]
 800684a:	69fb      	ldr	r3, [r7, #28]
 800684c:	4413      	add	r3, r2
 800684e:	7819      	ldrb	r1, [r3, #0]
 8006850:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006852:	69fb      	ldr	r3, [r7, #28]
 8006854:	4413      	add	r3, r2
 8006856:	3334      	adds	r3, #52	; 0x34
 8006858:	460a      	mov	r2, r1
 800685a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800685c:	68ba      	ldr	r2, [r7, #8]
 800685e:	69fb      	ldr	r3, [r7, #28]
 8006860:	4413      	add	r3, r2
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d006      	beq.n	8006876 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	3301      	adds	r3, #1
 800686c:	61fb      	str	r3, [r7, #28]
 800686e:	69fb      	ldr	r3, [r7, #28]
 8006870:	2b0f      	cmp	r3, #15
 8006872:	d9e9      	bls.n	8006848 <prvInitialiseNewTask+0x54>
 8006874:	e000      	b.n	8006878 <prvInitialiseNewTask+0x84>
			{
				break;
 8006876:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800687a:	2200      	movs	r2, #0
 800687c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006880:	e003      	b.n	800688a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006884:	2200      	movs	r2, #0
 8006886:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800688a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800688c:	2b07      	cmp	r3, #7
 800688e:	d901      	bls.n	8006894 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006890:	2307      	movs	r3, #7
 8006892:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006896:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006898:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800689a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800689c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800689e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80068a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068a2:	2200      	movs	r2, #0
 80068a4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80068a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068a8:	3304      	adds	r3, #4
 80068aa:	4618      	mov	r0, r3
 80068ac:	f7ff fd1e 	bl	80062ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80068b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068b2:	3318      	adds	r3, #24
 80068b4:	4618      	mov	r0, r3
 80068b6:	f7ff fd19 	bl	80062ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80068ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068be:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068c2:	f1c3 0208 	rsb	r2, r3, #8
 80068c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068c8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80068ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068ce:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80068d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068d2:	2200      	movs	r2, #0
 80068d4:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80068d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068da:	2200      	movs	r2, #0
 80068dc:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80068e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068e2:	334c      	adds	r3, #76	; 0x4c
 80068e4:	2260      	movs	r2, #96	; 0x60
 80068e6:	2100      	movs	r1, #0
 80068e8:	4618      	mov	r0, r3
 80068ea:	f001 fb38 	bl	8007f5e <memset>
 80068ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068f0:	4a0c      	ldr	r2, [pc, #48]	; (8006924 <prvInitialiseNewTask+0x130>)
 80068f2:	651a      	str	r2, [r3, #80]	; 0x50
 80068f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068f6:	4a0c      	ldr	r2, [pc, #48]	; (8006928 <prvInitialiseNewTask+0x134>)
 80068f8:	655a      	str	r2, [r3, #84]	; 0x54
 80068fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068fc:	4a0b      	ldr	r2, [pc, #44]	; (800692c <prvInitialiseNewTask+0x138>)
 80068fe:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006900:	683a      	ldr	r2, [r7, #0]
 8006902:	68f9      	ldr	r1, [r7, #12]
 8006904:	69b8      	ldr	r0, [r7, #24]
 8006906:	f000 fdbd 	bl	8007484 <pxPortInitialiseStack>
 800690a:	4602      	mov	r2, r0
 800690c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800690e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006912:	2b00      	cmp	r3, #0
 8006914:	d002      	beq.n	800691c <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006918:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800691a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800691c:	bf00      	nop
 800691e:	3720      	adds	r7, #32
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}
 8006924:	0800a900 	.word	0x0800a900
 8006928:	0800a920 	.word	0x0800a920
 800692c:	0800a8e0 	.word	0x0800a8e0

08006930 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b082      	sub	sp, #8
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006938:	f000 fed4 	bl	80076e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800693c:	4b2a      	ldr	r3, [pc, #168]	; (80069e8 <prvAddNewTaskToReadyList+0xb8>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	3301      	adds	r3, #1
 8006942:	4a29      	ldr	r2, [pc, #164]	; (80069e8 <prvAddNewTaskToReadyList+0xb8>)
 8006944:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006946:	4b29      	ldr	r3, [pc, #164]	; (80069ec <prvAddNewTaskToReadyList+0xbc>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d109      	bne.n	8006962 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800694e:	4a27      	ldr	r2, [pc, #156]	; (80069ec <prvAddNewTaskToReadyList+0xbc>)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006954:	4b24      	ldr	r3, [pc, #144]	; (80069e8 <prvAddNewTaskToReadyList+0xb8>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	2b01      	cmp	r3, #1
 800695a:	d110      	bne.n	800697e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800695c:	f000 fc4c 	bl	80071f8 <prvInitialiseTaskLists>
 8006960:	e00d      	b.n	800697e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006962:	4b23      	ldr	r3, [pc, #140]	; (80069f0 <prvAddNewTaskToReadyList+0xc0>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d109      	bne.n	800697e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800696a:	4b20      	ldr	r3, [pc, #128]	; (80069ec <prvAddNewTaskToReadyList+0xbc>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006974:	429a      	cmp	r2, r3
 8006976:	d802      	bhi.n	800697e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006978:	4a1c      	ldr	r2, [pc, #112]	; (80069ec <prvAddNewTaskToReadyList+0xbc>)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800697e:	4b1d      	ldr	r3, [pc, #116]	; (80069f4 <prvAddNewTaskToReadyList+0xc4>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	3301      	adds	r3, #1
 8006984:	4a1b      	ldr	r2, [pc, #108]	; (80069f4 <prvAddNewTaskToReadyList+0xc4>)
 8006986:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800698c:	2201      	movs	r2, #1
 800698e:	409a      	lsls	r2, r3
 8006990:	4b19      	ldr	r3, [pc, #100]	; (80069f8 <prvAddNewTaskToReadyList+0xc8>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4313      	orrs	r3, r2
 8006996:	4a18      	ldr	r2, [pc, #96]	; (80069f8 <prvAddNewTaskToReadyList+0xc8>)
 8006998:	6013      	str	r3, [r2, #0]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800699e:	4613      	mov	r3, r2
 80069a0:	009b      	lsls	r3, r3, #2
 80069a2:	4413      	add	r3, r2
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	4a15      	ldr	r2, [pc, #84]	; (80069fc <prvAddNewTaskToReadyList+0xcc>)
 80069a8:	441a      	add	r2, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	3304      	adds	r3, #4
 80069ae:	4619      	mov	r1, r3
 80069b0:	4610      	mov	r0, r2
 80069b2:	f7ff fca8 	bl	8006306 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80069b6:	f000 fec5 	bl	8007744 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80069ba:	4b0d      	ldr	r3, [pc, #52]	; (80069f0 <prvAddNewTaskToReadyList+0xc0>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d00e      	beq.n	80069e0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80069c2:	4b0a      	ldr	r3, [pc, #40]	; (80069ec <prvAddNewTaskToReadyList+0xbc>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d207      	bcs.n	80069e0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80069d0:	4b0b      	ldr	r3, [pc, #44]	; (8006a00 <prvAddNewTaskToReadyList+0xd0>)
 80069d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069d6:	601a      	str	r2, [r3, #0]
 80069d8:	f3bf 8f4f 	dsb	sy
 80069dc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80069e0:	bf00      	nop
 80069e2:	3708      	adds	r7, #8
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}
 80069e8:	200008e8 	.word	0x200008e8
 80069ec:	200007d4 	.word	0x200007d4
 80069f0:	200008f4 	.word	0x200008f4
 80069f4:	20000904 	.word	0x20000904
 80069f8:	200008f0 	.word	0x200008f0
 80069fc:	200007d8 	.word	0x200007d8
 8006a00:	e000ed04 	.word	0xe000ed04

08006a04 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b084      	sub	sp, #16
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006a0c:	f000 fe6a 	bl	80076e4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d102      	bne.n	8006a1c <vTaskDelete+0x18>
 8006a16:	4b39      	ldr	r3, [pc, #228]	; (8006afc <vTaskDelete+0xf8>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	e000      	b.n	8006a1e <vTaskDelete+0x1a>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	3304      	adds	r3, #4
 8006a24:	4618      	mov	r0, r3
 8006a26:	f7ff fccb 	bl	80063c0 <uxListRemove>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d115      	bne.n	8006a5c <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a34:	4932      	ldr	r1, [pc, #200]	; (8006b00 <vTaskDelete+0xfc>)
 8006a36:	4613      	mov	r3, r2
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	4413      	add	r3, r2
 8006a3c:	009b      	lsls	r3, r3, #2
 8006a3e:	440b      	add	r3, r1
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d10a      	bne.n	8006a5c <vTaskDelete+0x58>
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a50:	43da      	mvns	r2, r3
 8006a52:	4b2c      	ldr	r3, [pc, #176]	; (8006b04 <vTaskDelete+0x100>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4013      	ands	r3, r2
 8006a58:	4a2a      	ldr	r2, [pc, #168]	; (8006b04 <vTaskDelete+0x100>)
 8006a5a:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d004      	beq.n	8006a6e <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	3318      	adds	r3, #24
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f7ff fca9 	bl	80063c0 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8006a6e:	4b26      	ldr	r3, [pc, #152]	; (8006b08 <vTaskDelete+0x104>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	3301      	adds	r3, #1
 8006a74:	4a24      	ldr	r2, [pc, #144]	; (8006b08 <vTaskDelete+0x104>)
 8006a76:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8006a78:	4b20      	ldr	r3, [pc, #128]	; (8006afc <vTaskDelete+0xf8>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d10b      	bne.n	8006a9a <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	3304      	adds	r3, #4
 8006a86:	4619      	mov	r1, r3
 8006a88:	4820      	ldr	r0, [pc, #128]	; (8006b0c <vTaskDelete+0x108>)
 8006a8a:	f7ff fc3c 	bl	8006306 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8006a8e:	4b20      	ldr	r3, [pc, #128]	; (8006b10 <vTaskDelete+0x10c>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	3301      	adds	r3, #1
 8006a94:	4a1e      	ldr	r2, [pc, #120]	; (8006b10 <vTaskDelete+0x10c>)
 8006a96:	6013      	str	r3, [r2, #0]
 8006a98:	e009      	b.n	8006aae <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8006a9a:	4b1e      	ldr	r3, [pc, #120]	; (8006b14 <vTaskDelete+0x110>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	3b01      	subs	r3, #1
 8006aa0:	4a1c      	ldr	r2, [pc, #112]	; (8006b14 <vTaskDelete+0x110>)
 8006aa2:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8006aa4:	68f8      	ldr	r0, [r7, #12]
 8006aa6:	f000 fc15 	bl	80072d4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8006aaa:	f000 fc47 	bl	800733c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8006aae:	f000 fe49 	bl	8007744 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8006ab2:	4b19      	ldr	r3, [pc, #100]	; (8006b18 <vTaskDelete+0x114>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d01b      	beq.n	8006af2 <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 8006aba:	4b10      	ldr	r3, [pc, #64]	; (8006afc <vTaskDelete+0xf8>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	68fa      	ldr	r2, [r7, #12]
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	d116      	bne.n	8006af2 <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8006ac4:	4b15      	ldr	r3, [pc, #84]	; (8006b1c <vTaskDelete+0x118>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d00a      	beq.n	8006ae2 <vTaskDelete+0xde>
	__asm volatile
 8006acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad0:	f383 8811 	msr	BASEPRI, r3
 8006ad4:	f3bf 8f6f 	isb	sy
 8006ad8:	f3bf 8f4f 	dsb	sy
 8006adc:	60bb      	str	r3, [r7, #8]
}
 8006ade:	bf00      	nop
 8006ae0:	e7fe      	b.n	8006ae0 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 8006ae2:	4b0f      	ldr	r3, [pc, #60]	; (8006b20 <vTaskDelete+0x11c>)
 8006ae4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ae8:	601a      	str	r2, [r3, #0]
 8006aea:	f3bf 8f4f 	dsb	sy
 8006aee:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006af2:	bf00      	nop
 8006af4:	3710      	adds	r7, #16
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}
 8006afa:	bf00      	nop
 8006afc:	200007d4 	.word	0x200007d4
 8006b00:	200007d8 	.word	0x200007d8
 8006b04:	200008f0 	.word	0x200008f0
 8006b08:	20000904 	.word	0x20000904
 8006b0c:	200008bc 	.word	0x200008bc
 8006b10:	200008d0 	.word	0x200008d0
 8006b14:	200008e8 	.word	0x200008e8
 8006b18:	200008f4 	.word	0x200008f4
 8006b1c:	20000910 	.word	0x20000910
 8006b20:	e000ed04 	.word	0xe000ed04

08006b24 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b08a      	sub	sp, #40	; 0x28
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d10a      	bne.n	8006b4e <vTaskDelayUntil+0x2a>
	__asm volatile
 8006b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b3c:	f383 8811 	msr	BASEPRI, r3
 8006b40:	f3bf 8f6f 	isb	sy
 8006b44:	f3bf 8f4f 	dsb	sy
 8006b48:	617b      	str	r3, [r7, #20]
}
 8006b4a:	bf00      	nop
 8006b4c:	e7fe      	b.n	8006b4c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d10a      	bne.n	8006b6a <vTaskDelayUntil+0x46>
	__asm volatile
 8006b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b58:	f383 8811 	msr	BASEPRI, r3
 8006b5c:	f3bf 8f6f 	isb	sy
 8006b60:	f3bf 8f4f 	dsb	sy
 8006b64:	613b      	str	r3, [r7, #16]
}
 8006b66:	bf00      	nop
 8006b68:	e7fe      	b.n	8006b68 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8006b6a:	4b2a      	ldr	r3, [pc, #168]	; (8006c14 <vTaskDelayUntil+0xf0>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00a      	beq.n	8006b88 <vTaskDelayUntil+0x64>
	__asm volatile
 8006b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b76:	f383 8811 	msr	BASEPRI, r3
 8006b7a:	f3bf 8f6f 	isb	sy
 8006b7e:	f3bf 8f4f 	dsb	sy
 8006b82:	60fb      	str	r3, [r7, #12]
}
 8006b84:	bf00      	nop
 8006b86:	e7fe      	b.n	8006b86 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8006b88:	f000 f8e8 	bl	8006d5c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8006b8c:	4b22      	ldr	r3, [pc, #136]	; (8006c18 <vTaskDelayUntil+0xf4>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	683a      	ldr	r2, [r7, #0]
 8006b98:	4413      	add	r3, r2
 8006b9a:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	6a3a      	ldr	r2, [r7, #32]
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d20b      	bcs.n	8006bbe <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	69fa      	ldr	r2, [r7, #28]
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d211      	bcs.n	8006bd4 <vTaskDelayUntil+0xb0>
 8006bb0:	69fa      	ldr	r2, [r7, #28]
 8006bb2:	6a3b      	ldr	r3, [r7, #32]
 8006bb4:	429a      	cmp	r2, r3
 8006bb6:	d90d      	bls.n	8006bd4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	627b      	str	r3, [r7, #36]	; 0x24
 8006bbc:	e00a      	b.n	8006bd4 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	69fa      	ldr	r2, [r7, #28]
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d303      	bcc.n	8006bd0 <vTaskDelayUntil+0xac>
 8006bc8:	69fa      	ldr	r2, [r7, #28]
 8006bca:	6a3b      	ldr	r3, [r7, #32]
 8006bcc:	429a      	cmp	r2, r3
 8006bce:	d901      	bls.n	8006bd4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	69fa      	ldr	r2, [r7, #28]
 8006bd8:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8006bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d006      	beq.n	8006bee <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006be0:	69fa      	ldr	r2, [r7, #28]
 8006be2:	6a3b      	ldr	r3, [r7, #32]
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	2100      	movs	r1, #0
 8006be8:	4618      	mov	r0, r3
 8006bea:	f000 fbe5 	bl	80073b8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006bee:	f000 f8c3 	bl	8006d78 <xTaskResumeAll>
 8006bf2:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006bf4:	69bb      	ldr	r3, [r7, #24]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d107      	bne.n	8006c0a <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8006bfa:	4b08      	ldr	r3, [pc, #32]	; (8006c1c <vTaskDelayUntil+0xf8>)
 8006bfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c00:	601a      	str	r2, [r3, #0]
 8006c02:	f3bf 8f4f 	dsb	sy
 8006c06:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006c0a:	bf00      	nop
 8006c0c:	3728      	adds	r7, #40	; 0x28
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}
 8006c12:	bf00      	nop
 8006c14:	20000910 	.word	0x20000910
 8006c18:	200008ec 	.word	0x200008ec
 8006c1c:	e000ed04 	.word	0xe000ed04

08006c20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b084      	sub	sp, #16
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d017      	beq.n	8006c62 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006c32:	4b13      	ldr	r3, [pc, #76]	; (8006c80 <vTaskDelay+0x60>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d00a      	beq.n	8006c50 <vTaskDelay+0x30>
	__asm volatile
 8006c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c3e:	f383 8811 	msr	BASEPRI, r3
 8006c42:	f3bf 8f6f 	isb	sy
 8006c46:	f3bf 8f4f 	dsb	sy
 8006c4a:	60bb      	str	r3, [r7, #8]
}
 8006c4c:	bf00      	nop
 8006c4e:	e7fe      	b.n	8006c4e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006c50:	f000 f884 	bl	8006d5c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006c54:	2100      	movs	r1, #0
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f000 fbae 	bl	80073b8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006c5c:	f000 f88c 	bl	8006d78 <xTaskResumeAll>
 8006c60:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d107      	bne.n	8006c78 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006c68:	4b06      	ldr	r3, [pc, #24]	; (8006c84 <vTaskDelay+0x64>)
 8006c6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c6e:	601a      	str	r2, [r3, #0]
 8006c70:	f3bf 8f4f 	dsb	sy
 8006c74:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006c78:	bf00      	nop
 8006c7a:	3710      	adds	r7, #16
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}
 8006c80:	20000910 	.word	0x20000910
 8006c84:	e000ed04 	.word	0xe000ed04

08006c88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b08a      	sub	sp, #40	; 0x28
 8006c8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006c92:	2300      	movs	r3, #0
 8006c94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006c96:	463a      	mov	r2, r7
 8006c98:	1d39      	adds	r1, r7, #4
 8006c9a:	f107 0308 	add.w	r3, r7, #8
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f7fa fb7e 	bl	80013a0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006ca4:	6839      	ldr	r1, [r7, #0]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	68ba      	ldr	r2, [r7, #8]
 8006caa:	9202      	str	r2, [sp, #8]
 8006cac:	9301      	str	r3, [sp, #4]
 8006cae:	2300      	movs	r3, #0
 8006cb0:	9300      	str	r3, [sp, #0]
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	460a      	mov	r2, r1
 8006cb6:	4921      	ldr	r1, [pc, #132]	; (8006d3c <vTaskStartScheduler+0xb4>)
 8006cb8:	4821      	ldr	r0, [pc, #132]	; (8006d40 <vTaskStartScheduler+0xb8>)
 8006cba:	f7ff fcf9 	bl	80066b0 <xTaskCreateStatic>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	4a20      	ldr	r2, [pc, #128]	; (8006d44 <vTaskStartScheduler+0xbc>)
 8006cc2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006cc4:	4b1f      	ldr	r3, [pc, #124]	; (8006d44 <vTaskStartScheduler+0xbc>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d002      	beq.n	8006cd2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	617b      	str	r3, [r7, #20]
 8006cd0:	e001      	b.n	8006cd6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d11b      	bne.n	8006d14 <vTaskStartScheduler+0x8c>
	__asm volatile
 8006cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ce0:	f383 8811 	msr	BASEPRI, r3
 8006ce4:	f3bf 8f6f 	isb	sy
 8006ce8:	f3bf 8f4f 	dsb	sy
 8006cec:	613b      	str	r3, [r7, #16]
}
 8006cee:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006cf0:	4b15      	ldr	r3, [pc, #84]	; (8006d48 <vTaskStartScheduler+0xc0>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	334c      	adds	r3, #76	; 0x4c
 8006cf6:	4a15      	ldr	r2, [pc, #84]	; (8006d4c <vTaskStartScheduler+0xc4>)
 8006cf8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006cfa:	4b15      	ldr	r3, [pc, #84]	; (8006d50 <vTaskStartScheduler+0xc8>)
 8006cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8006d00:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006d02:	4b14      	ldr	r3, [pc, #80]	; (8006d54 <vTaskStartScheduler+0xcc>)
 8006d04:	2201      	movs	r2, #1
 8006d06:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006d08:	4b13      	ldr	r3, [pc, #76]	; (8006d58 <vTaskStartScheduler+0xd0>)
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006d0e:	f000 fc47 	bl	80075a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006d12:	e00e      	b.n	8006d32 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d1a:	d10a      	bne.n	8006d32 <vTaskStartScheduler+0xaa>
	__asm volatile
 8006d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d20:	f383 8811 	msr	BASEPRI, r3
 8006d24:	f3bf 8f6f 	isb	sy
 8006d28:	f3bf 8f4f 	dsb	sy
 8006d2c:	60fb      	str	r3, [r7, #12]
}
 8006d2e:	bf00      	nop
 8006d30:	e7fe      	b.n	8006d30 <vTaskStartScheduler+0xa8>
}
 8006d32:	bf00      	nop
 8006d34:	3718      	adds	r7, #24
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
 8006d3a:	bf00      	nop
 8006d3c:	0800a8b8 	.word	0x0800a8b8
 8006d40:	080071c9 	.word	0x080071c9
 8006d44:	2000090c 	.word	0x2000090c
 8006d48:	200007d4 	.word	0x200007d4
 8006d4c:	20000010 	.word	0x20000010
 8006d50:	20000908 	.word	0x20000908
 8006d54:	200008f4 	.word	0x200008f4
 8006d58:	200008ec 	.word	0x200008ec

08006d5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006d60:	4b04      	ldr	r3, [pc, #16]	; (8006d74 <vTaskSuspendAll+0x18>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	3301      	adds	r3, #1
 8006d66:	4a03      	ldr	r2, [pc, #12]	; (8006d74 <vTaskSuspendAll+0x18>)
 8006d68:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006d6a:	bf00      	nop
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr
 8006d74:	20000910 	.word	0x20000910

08006d78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b084      	sub	sp, #16
 8006d7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006d82:	2300      	movs	r3, #0
 8006d84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006d86:	4b41      	ldr	r3, [pc, #260]	; (8006e8c <xTaskResumeAll+0x114>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d10a      	bne.n	8006da4 <xTaskResumeAll+0x2c>
	__asm volatile
 8006d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d92:	f383 8811 	msr	BASEPRI, r3
 8006d96:	f3bf 8f6f 	isb	sy
 8006d9a:	f3bf 8f4f 	dsb	sy
 8006d9e:	603b      	str	r3, [r7, #0]
}
 8006da0:	bf00      	nop
 8006da2:	e7fe      	b.n	8006da2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006da4:	f000 fc9e 	bl	80076e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006da8:	4b38      	ldr	r3, [pc, #224]	; (8006e8c <xTaskResumeAll+0x114>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	3b01      	subs	r3, #1
 8006dae:	4a37      	ldr	r2, [pc, #220]	; (8006e8c <xTaskResumeAll+0x114>)
 8006db0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006db2:	4b36      	ldr	r3, [pc, #216]	; (8006e8c <xTaskResumeAll+0x114>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d161      	bne.n	8006e7e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006dba:	4b35      	ldr	r3, [pc, #212]	; (8006e90 <xTaskResumeAll+0x118>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d05d      	beq.n	8006e7e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006dc2:	e02e      	b.n	8006e22 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dc4:	4b33      	ldr	r3, [pc, #204]	; (8006e94 <xTaskResumeAll+0x11c>)
 8006dc6:	68db      	ldr	r3, [r3, #12]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	3318      	adds	r3, #24
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f7ff faf5 	bl	80063c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	3304      	adds	r3, #4
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f7ff faf0 	bl	80063c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de4:	2201      	movs	r2, #1
 8006de6:	409a      	lsls	r2, r3
 8006de8:	4b2b      	ldr	r3, [pc, #172]	; (8006e98 <xTaskResumeAll+0x120>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	4a2a      	ldr	r2, [pc, #168]	; (8006e98 <xTaskResumeAll+0x120>)
 8006df0:	6013      	str	r3, [r2, #0]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006df6:	4613      	mov	r3, r2
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	4413      	add	r3, r2
 8006dfc:	009b      	lsls	r3, r3, #2
 8006dfe:	4a27      	ldr	r2, [pc, #156]	; (8006e9c <xTaskResumeAll+0x124>)
 8006e00:	441a      	add	r2, r3
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	3304      	adds	r3, #4
 8006e06:	4619      	mov	r1, r3
 8006e08:	4610      	mov	r0, r2
 8006e0a:	f7ff fa7c 	bl	8006306 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e12:	4b23      	ldr	r3, [pc, #140]	; (8006ea0 <xTaskResumeAll+0x128>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	d302      	bcc.n	8006e22 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006e1c:	4b21      	ldr	r3, [pc, #132]	; (8006ea4 <xTaskResumeAll+0x12c>)
 8006e1e:	2201      	movs	r2, #1
 8006e20:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e22:	4b1c      	ldr	r3, [pc, #112]	; (8006e94 <xTaskResumeAll+0x11c>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d1cc      	bne.n	8006dc4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d001      	beq.n	8006e34 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006e30:	f000 fa84 	bl	800733c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006e34:	4b1c      	ldr	r3, [pc, #112]	; (8006ea8 <xTaskResumeAll+0x130>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d010      	beq.n	8006e62 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006e40:	f000 f846 	bl	8006ed0 <xTaskIncrementTick>
 8006e44:	4603      	mov	r3, r0
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d002      	beq.n	8006e50 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006e4a:	4b16      	ldr	r3, [pc, #88]	; (8006ea4 <xTaskResumeAll+0x12c>)
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	3b01      	subs	r3, #1
 8006e54:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d1f1      	bne.n	8006e40 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006e5c:	4b12      	ldr	r3, [pc, #72]	; (8006ea8 <xTaskResumeAll+0x130>)
 8006e5e:	2200      	movs	r2, #0
 8006e60:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006e62:	4b10      	ldr	r3, [pc, #64]	; (8006ea4 <xTaskResumeAll+0x12c>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d009      	beq.n	8006e7e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006e6e:	4b0f      	ldr	r3, [pc, #60]	; (8006eac <xTaskResumeAll+0x134>)
 8006e70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e74:	601a      	str	r2, [r3, #0]
 8006e76:	f3bf 8f4f 	dsb	sy
 8006e7a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006e7e:	f000 fc61 	bl	8007744 <vPortExitCritical>

	return xAlreadyYielded;
 8006e82:	68bb      	ldr	r3, [r7, #8]
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3710      	adds	r7, #16
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}
 8006e8c:	20000910 	.word	0x20000910
 8006e90:	200008e8 	.word	0x200008e8
 8006e94:	200008a8 	.word	0x200008a8
 8006e98:	200008f0 	.word	0x200008f0
 8006e9c:	200007d8 	.word	0x200007d8
 8006ea0:	200007d4 	.word	0x200007d4
 8006ea4:	200008fc 	.word	0x200008fc
 8006ea8:	200008f8 	.word	0x200008f8
 8006eac:	e000ed04 	.word	0xe000ed04

08006eb0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b083      	sub	sp, #12
 8006eb4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006eb6:	4b05      	ldr	r3, [pc, #20]	; (8006ecc <xTaskGetTickCount+0x1c>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006ebc:	687b      	ldr	r3, [r7, #4]
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	370c      	adds	r7, #12
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr
 8006eca:	bf00      	nop
 8006ecc:	200008ec 	.word	0x200008ec

08006ed0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b086      	sub	sp, #24
 8006ed4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006eda:	4b4e      	ldr	r3, [pc, #312]	; (8007014 <xTaskIncrementTick+0x144>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	f040 808e 	bne.w	8007000 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006ee4:	4b4c      	ldr	r3, [pc, #304]	; (8007018 <xTaskIncrementTick+0x148>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	3301      	adds	r3, #1
 8006eea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006eec:	4a4a      	ldr	r2, [pc, #296]	; (8007018 <xTaskIncrementTick+0x148>)
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d120      	bne.n	8006f3a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006ef8:	4b48      	ldr	r3, [pc, #288]	; (800701c <xTaskIncrementTick+0x14c>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d00a      	beq.n	8006f18 <xTaskIncrementTick+0x48>
	__asm volatile
 8006f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f06:	f383 8811 	msr	BASEPRI, r3
 8006f0a:	f3bf 8f6f 	isb	sy
 8006f0e:	f3bf 8f4f 	dsb	sy
 8006f12:	603b      	str	r3, [r7, #0]
}
 8006f14:	bf00      	nop
 8006f16:	e7fe      	b.n	8006f16 <xTaskIncrementTick+0x46>
 8006f18:	4b40      	ldr	r3, [pc, #256]	; (800701c <xTaskIncrementTick+0x14c>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	60fb      	str	r3, [r7, #12]
 8006f1e:	4b40      	ldr	r3, [pc, #256]	; (8007020 <xTaskIncrementTick+0x150>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a3e      	ldr	r2, [pc, #248]	; (800701c <xTaskIncrementTick+0x14c>)
 8006f24:	6013      	str	r3, [r2, #0]
 8006f26:	4a3e      	ldr	r2, [pc, #248]	; (8007020 <xTaskIncrementTick+0x150>)
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6013      	str	r3, [r2, #0]
 8006f2c:	4b3d      	ldr	r3, [pc, #244]	; (8007024 <xTaskIncrementTick+0x154>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	3301      	adds	r3, #1
 8006f32:	4a3c      	ldr	r2, [pc, #240]	; (8007024 <xTaskIncrementTick+0x154>)
 8006f34:	6013      	str	r3, [r2, #0]
 8006f36:	f000 fa01 	bl	800733c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006f3a:	4b3b      	ldr	r3, [pc, #236]	; (8007028 <xTaskIncrementTick+0x158>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	693a      	ldr	r2, [r7, #16]
 8006f40:	429a      	cmp	r2, r3
 8006f42:	d348      	bcc.n	8006fd6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f44:	4b35      	ldr	r3, [pc, #212]	; (800701c <xTaskIncrementTick+0x14c>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d104      	bne.n	8006f58 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f4e:	4b36      	ldr	r3, [pc, #216]	; (8007028 <xTaskIncrementTick+0x158>)
 8006f50:	f04f 32ff 	mov.w	r2, #4294967295
 8006f54:	601a      	str	r2, [r3, #0]
					break;
 8006f56:	e03e      	b.n	8006fd6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f58:	4b30      	ldr	r3, [pc, #192]	; (800701c <xTaskIncrementTick+0x14c>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68db      	ldr	r3, [r3, #12]
 8006f5e:	68db      	ldr	r3, [r3, #12]
 8006f60:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006f68:	693a      	ldr	r2, [r7, #16]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	429a      	cmp	r2, r3
 8006f6e:	d203      	bcs.n	8006f78 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006f70:	4a2d      	ldr	r2, [pc, #180]	; (8007028 <xTaskIncrementTick+0x158>)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006f76:	e02e      	b.n	8006fd6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	3304      	adds	r3, #4
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	f7ff fa1f 	bl	80063c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d004      	beq.n	8006f94 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	3318      	adds	r3, #24
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f7ff fa16 	bl	80063c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f98:	2201      	movs	r2, #1
 8006f9a:	409a      	lsls	r2, r3
 8006f9c:	4b23      	ldr	r3, [pc, #140]	; (800702c <xTaskIncrementTick+0x15c>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	4a22      	ldr	r2, [pc, #136]	; (800702c <xTaskIncrementTick+0x15c>)
 8006fa4:	6013      	str	r3, [r2, #0]
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006faa:	4613      	mov	r3, r2
 8006fac:	009b      	lsls	r3, r3, #2
 8006fae:	4413      	add	r3, r2
 8006fb0:	009b      	lsls	r3, r3, #2
 8006fb2:	4a1f      	ldr	r2, [pc, #124]	; (8007030 <xTaskIncrementTick+0x160>)
 8006fb4:	441a      	add	r2, r3
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	3304      	adds	r3, #4
 8006fba:	4619      	mov	r1, r3
 8006fbc:	4610      	mov	r0, r2
 8006fbe:	f7ff f9a2 	bl	8006306 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fc6:	4b1b      	ldr	r3, [pc, #108]	; (8007034 <xTaskIncrementTick+0x164>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d3b9      	bcc.n	8006f44 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fd4:	e7b6      	b.n	8006f44 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006fd6:	4b17      	ldr	r3, [pc, #92]	; (8007034 <xTaskIncrementTick+0x164>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fdc:	4914      	ldr	r1, [pc, #80]	; (8007030 <xTaskIncrementTick+0x160>)
 8006fde:	4613      	mov	r3, r2
 8006fe0:	009b      	lsls	r3, r3, #2
 8006fe2:	4413      	add	r3, r2
 8006fe4:	009b      	lsls	r3, r3, #2
 8006fe6:	440b      	add	r3, r1
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d901      	bls.n	8006ff2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006ff2:	4b11      	ldr	r3, [pc, #68]	; (8007038 <xTaskIncrementTick+0x168>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d007      	beq.n	800700a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	617b      	str	r3, [r7, #20]
 8006ffe:	e004      	b.n	800700a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007000:	4b0e      	ldr	r3, [pc, #56]	; (800703c <xTaskIncrementTick+0x16c>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	3301      	adds	r3, #1
 8007006:	4a0d      	ldr	r2, [pc, #52]	; (800703c <xTaskIncrementTick+0x16c>)
 8007008:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800700a:	697b      	ldr	r3, [r7, #20]
}
 800700c:	4618      	mov	r0, r3
 800700e:	3718      	adds	r7, #24
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}
 8007014:	20000910 	.word	0x20000910
 8007018:	200008ec 	.word	0x200008ec
 800701c:	200008a0 	.word	0x200008a0
 8007020:	200008a4 	.word	0x200008a4
 8007024:	20000900 	.word	0x20000900
 8007028:	20000908 	.word	0x20000908
 800702c:	200008f0 	.word	0x200008f0
 8007030:	200007d8 	.word	0x200007d8
 8007034:	200007d4 	.word	0x200007d4
 8007038:	200008fc 	.word	0x200008fc
 800703c:	200008f8 	.word	0x200008f8

08007040 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007040:	b480      	push	{r7}
 8007042:	b087      	sub	sp, #28
 8007044:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007046:	4b29      	ldr	r3, [pc, #164]	; (80070ec <vTaskSwitchContext+0xac>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d003      	beq.n	8007056 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800704e:	4b28      	ldr	r3, [pc, #160]	; (80070f0 <vTaskSwitchContext+0xb0>)
 8007050:	2201      	movs	r2, #1
 8007052:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007054:	e044      	b.n	80070e0 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8007056:	4b26      	ldr	r3, [pc, #152]	; (80070f0 <vTaskSwitchContext+0xb0>)
 8007058:	2200      	movs	r2, #0
 800705a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800705c:	4b25      	ldr	r3, [pc, #148]	; (80070f4 <vTaskSwitchContext+0xb4>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	fab3 f383 	clz	r3, r3
 8007068:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800706a:	7afb      	ldrb	r3, [r7, #11]
 800706c:	f1c3 031f 	rsb	r3, r3, #31
 8007070:	617b      	str	r3, [r7, #20]
 8007072:	4921      	ldr	r1, [pc, #132]	; (80070f8 <vTaskSwitchContext+0xb8>)
 8007074:	697a      	ldr	r2, [r7, #20]
 8007076:	4613      	mov	r3, r2
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	4413      	add	r3, r2
 800707c:	009b      	lsls	r3, r3, #2
 800707e:	440b      	add	r3, r1
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10a      	bne.n	800709c <vTaskSwitchContext+0x5c>
	__asm volatile
 8007086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800708a:	f383 8811 	msr	BASEPRI, r3
 800708e:	f3bf 8f6f 	isb	sy
 8007092:	f3bf 8f4f 	dsb	sy
 8007096:	607b      	str	r3, [r7, #4]
}
 8007098:	bf00      	nop
 800709a:	e7fe      	b.n	800709a <vTaskSwitchContext+0x5a>
 800709c:	697a      	ldr	r2, [r7, #20]
 800709e:	4613      	mov	r3, r2
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	4413      	add	r3, r2
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	4a14      	ldr	r2, [pc, #80]	; (80070f8 <vTaskSwitchContext+0xb8>)
 80070a8:	4413      	add	r3, r2
 80070aa:	613b      	str	r3, [r7, #16]
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	685a      	ldr	r2, [r3, #4]
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	605a      	str	r2, [r3, #4]
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	685a      	ldr	r2, [r3, #4]
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	3308      	adds	r3, #8
 80070be:	429a      	cmp	r2, r3
 80070c0:	d104      	bne.n	80070cc <vTaskSwitchContext+0x8c>
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	685a      	ldr	r2, [r3, #4]
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	605a      	str	r2, [r3, #4]
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	4a0a      	ldr	r2, [pc, #40]	; (80070fc <vTaskSwitchContext+0xbc>)
 80070d4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80070d6:	4b09      	ldr	r3, [pc, #36]	; (80070fc <vTaskSwitchContext+0xbc>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	334c      	adds	r3, #76	; 0x4c
 80070dc:	4a08      	ldr	r2, [pc, #32]	; (8007100 <vTaskSwitchContext+0xc0>)
 80070de:	6013      	str	r3, [r2, #0]
}
 80070e0:	bf00      	nop
 80070e2:	371c      	adds	r7, #28
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	20000910 	.word	0x20000910
 80070f0:	200008fc 	.word	0x200008fc
 80070f4:	200008f0 	.word	0x200008f0
 80070f8:	200007d8 	.word	0x200007d8
 80070fc:	200007d4 	.word	0x200007d4
 8007100:	20000010 	.word	0x20000010

08007104 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b086      	sub	sp, #24
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	68db      	ldr	r3, [r3, #12]
 8007110:	68db      	ldr	r3, [r3, #12]
 8007112:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d10a      	bne.n	8007130 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800711a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800711e:	f383 8811 	msr	BASEPRI, r3
 8007122:	f3bf 8f6f 	isb	sy
 8007126:	f3bf 8f4f 	dsb	sy
 800712a:	60fb      	str	r3, [r7, #12]
}
 800712c:	bf00      	nop
 800712e:	e7fe      	b.n	800712e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	3318      	adds	r3, #24
 8007134:	4618      	mov	r0, r3
 8007136:	f7ff f943 	bl	80063c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800713a:	4b1d      	ldr	r3, [pc, #116]	; (80071b0 <xTaskRemoveFromEventList+0xac>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d11c      	bne.n	800717c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	3304      	adds	r3, #4
 8007146:	4618      	mov	r0, r3
 8007148:	f7ff f93a 	bl	80063c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007150:	2201      	movs	r2, #1
 8007152:	409a      	lsls	r2, r3
 8007154:	4b17      	ldr	r3, [pc, #92]	; (80071b4 <xTaskRemoveFromEventList+0xb0>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4313      	orrs	r3, r2
 800715a:	4a16      	ldr	r2, [pc, #88]	; (80071b4 <xTaskRemoveFromEventList+0xb0>)
 800715c:	6013      	str	r3, [r2, #0]
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007162:	4613      	mov	r3, r2
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	4413      	add	r3, r2
 8007168:	009b      	lsls	r3, r3, #2
 800716a:	4a13      	ldr	r2, [pc, #76]	; (80071b8 <xTaskRemoveFromEventList+0xb4>)
 800716c:	441a      	add	r2, r3
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	3304      	adds	r3, #4
 8007172:	4619      	mov	r1, r3
 8007174:	4610      	mov	r0, r2
 8007176:	f7ff f8c6 	bl	8006306 <vListInsertEnd>
 800717a:	e005      	b.n	8007188 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	3318      	adds	r3, #24
 8007180:	4619      	mov	r1, r3
 8007182:	480e      	ldr	r0, [pc, #56]	; (80071bc <xTaskRemoveFromEventList+0xb8>)
 8007184:	f7ff f8bf 	bl	8006306 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800718c:	4b0c      	ldr	r3, [pc, #48]	; (80071c0 <xTaskRemoveFromEventList+0xbc>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007192:	429a      	cmp	r2, r3
 8007194:	d905      	bls.n	80071a2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007196:	2301      	movs	r3, #1
 8007198:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800719a:	4b0a      	ldr	r3, [pc, #40]	; (80071c4 <xTaskRemoveFromEventList+0xc0>)
 800719c:	2201      	movs	r2, #1
 800719e:	601a      	str	r2, [r3, #0]
 80071a0:	e001      	b.n	80071a6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80071a2:	2300      	movs	r3, #0
 80071a4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80071a6:	697b      	ldr	r3, [r7, #20]
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3718      	adds	r7, #24
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	20000910 	.word	0x20000910
 80071b4:	200008f0 	.word	0x200008f0
 80071b8:	200007d8 	.word	0x200007d8
 80071bc:	200008a8 	.word	0x200008a8
 80071c0:	200007d4 	.word	0x200007d4
 80071c4:	200008fc 	.word	0x200008fc

080071c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b082      	sub	sp, #8
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80071d0:	f000 f852 	bl	8007278 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80071d4:	4b06      	ldr	r3, [pc, #24]	; (80071f0 <prvIdleTask+0x28>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d9f9      	bls.n	80071d0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80071dc:	4b05      	ldr	r3, [pc, #20]	; (80071f4 <prvIdleTask+0x2c>)
 80071de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071e2:	601a      	str	r2, [r3, #0]
 80071e4:	f3bf 8f4f 	dsb	sy
 80071e8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80071ec:	e7f0      	b.n	80071d0 <prvIdleTask+0x8>
 80071ee:	bf00      	nop
 80071f0:	200007d8 	.word	0x200007d8
 80071f4:	e000ed04 	.word	0xe000ed04

080071f8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b082      	sub	sp, #8
 80071fc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071fe:	2300      	movs	r3, #0
 8007200:	607b      	str	r3, [r7, #4]
 8007202:	e00c      	b.n	800721e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007204:	687a      	ldr	r2, [r7, #4]
 8007206:	4613      	mov	r3, r2
 8007208:	009b      	lsls	r3, r3, #2
 800720a:	4413      	add	r3, r2
 800720c:	009b      	lsls	r3, r3, #2
 800720e:	4a12      	ldr	r2, [pc, #72]	; (8007258 <prvInitialiseTaskLists+0x60>)
 8007210:	4413      	add	r3, r2
 8007212:	4618      	mov	r0, r3
 8007214:	f7ff f84a 	bl	80062ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	3301      	adds	r3, #1
 800721c:	607b      	str	r3, [r7, #4]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2b07      	cmp	r3, #7
 8007222:	d9ef      	bls.n	8007204 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007224:	480d      	ldr	r0, [pc, #52]	; (800725c <prvInitialiseTaskLists+0x64>)
 8007226:	f7ff f841 	bl	80062ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800722a:	480d      	ldr	r0, [pc, #52]	; (8007260 <prvInitialiseTaskLists+0x68>)
 800722c:	f7ff f83e 	bl	80062ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007230:	480c      	ldr	r0, [pc, #48]	; (8007264 <prvInitialiseTaskLists+0x6c>)
 8007232:	f7ff f83b 	bl	80062ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007236:	480c      	ldr	r0, [pc, #48]	; (8007268 <prvInitialiseTaskLists+0x70>)
 8007238:	f7ff f838 	bl	80062ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800723c:	480b      	ldr	r0, [pc, #44]	; (800726c <prvInitialiseTaskLists+0x74>)
 800723e:	f7ff f835 	bl	80062ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007242:	4b0b      	ldr	r3, [pc, #44]	; (8007270 <prvInitialiseTaskLists+0x78>)
 8007244:	4a05      	ldr	r2, [pc, #20]	; (800725c <prvInitialiseTaskLists+0x64>)
 8007246:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007248:	4b0a      	ldr	r3, [pc, #40]	; (8007274 <prvInitialiseTaskLists+0x7c>)
 800724a:	4a05      	ldr	r2, [pc, #20]	; (8007260 <prvInitialiseTaskLists+0x68>)
 800724c:	601a      	str	r2, [r3, #0]
}
 800724e:	bf00      	nop
 8007250:	3708      	adds	r7, #8
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
 8007256:	bf00      	nop
 8007258:	200007d8 	.word	0x200007d8
 800725c:	20000878 	.word	0x20000878
 8007260:	2000088c 	.word	0x2000088c
 8007264:	200008a8 	.word	0x200008a8
 8007268:	200008bc 	.word	0x200008bc
 800726c:	200008d4 	.word	0x200008d4
 8007270:	200008a0 	.word	0x200008a0
 8007274:	200008a4 	.word	0x200008a4

08007278 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b082      	sub	sp, #8
 800727c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800727e:	e019      	b.n	80072b4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007280:	f000 fa30 	bl	80076e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007284:	4b10      	ldr	r3, [pc, #64]	; (80072c8 <prvCheckTasksWaitingTermination+0x50>)
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	3304      	adds	r3, #4
 8007290:	4618      	mov	r0, r3
 8007292:	f7ff f895 	bl	80063c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007296:	4b0d      	ldr	r3, [pc, #52]	; (80072cc <prvCheckTasksWaitingTermination+0x54>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	3b01      	subs	r3, #1
 800729c:	4a0b      	ldr	r2, [pc, #44]	; (80072cc <prvCheckTasksWaitingTermination+0x54>)
 800729e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80072a0:	4b0b      	ldr	r3, [pc, #44]	; (80072d0 <prvCheckTasksWaitingTermination+0x58>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	3b01      	subs	r3, #1
 80072a6:	4a0a      	ldr	r2, [pc, #40]	; (80072d0 <prvCheckTasksWaitingTermination+0x58>)
 80072a8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80072aa:	f000 fa4b 	bl	8007744 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f000 f810 	bl	80072d4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80072b4:	4b06      	ldr	r3, [pc, #24]	; (80072d0 <prvCheckTasksWaitingTermination+0x58>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d1e1      	bne.n	8007280 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80072bc:	bf00      	nop
 80072be:	bf00      	nop
 80072c0:	3708      	adds	r7, #8
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bd80      	pop	{r7, pc}
 80072c6:	bf00      	nop
 80072c8:	200008bc 	.word	0x200008bc
 80072cc:	200008e8 	.word	0x200008e8
 80072d0:	200008d0 	.word	0x200008d0

080072d4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b084      	sub	sp, #16
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	334c      	adds	r3, #76	; 0x4c
 80072e0:	4618      	mov	r0, r3
 80072e2:	f001 fb51 	bl	8008988 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d108      	bne.n	8007302 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072f4:	4618      	mov	r0, r3
 80072f6:	f000 fbe3 	bl	8007ac0 <vPortFree>
				vPortFree( pxTCB );
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f000 fbe0 	bl	8007ac0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007300:	e018      	b.n	8007334 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007308:	2b01      	cmp	r3, #1
 800730a:	d103      	bne.n	8007314 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f000 fbd7 	bl	8007ac0 <vPortFree>
	}
 8007312:	e00f      	b.n	8007334 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800731a:	2b02      	cmp	r3, #2
 800731c:	d00a      	beq.n	8007334 <prvDeleteTCB+0x60>
	__asm volatile
 800731e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007322:	f383 8811 	msr	BASEPRI, r3
 8007326:	f3bf 8f6f 	isb	sy
 800732a:	f3bf 8f4f 	dsb	sy
 800732e:	60fb      	str	r3, [r7, #12]
}
 8007330:	bf00      	nop
 8007332:	e7fe      	b.n	8007332 <prvDeleteTCB+0x5e>
	}
 8007334:	bf00      	nop
 8007336:	3710      	adds	r7, #16
 8007338:	46bd      	mov	sp, r7
 800733a:	bd80      	pop	{r7, pc}

0800733c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007342:	4b0c      	ldr	r3, [pc, #48]	; (8007374 <prvResetNextTaskUnblockTime+0x38>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d104      	bne.n	8007356 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800734c:	4b0a      	ldr	r3, [pc, #40]	; (8007378 <prvResetNextTaskUnblockTime+0x3c>)
 800734e:	f04f 32ff 	mov.w	r2, #4294967295
 8007352:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007354:	e008      	b.n	8007368 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007356:	4b07      	ldr	r3, [pc, #28]	; (8007374 <prvResetNextTaskUnblockTime+0x38>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	68db      	ldr	r3, [r3, #12]
 800735c:	68db      	ldr	r3, [r3, #12]
 800735e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	4a04      	ldr	r2, [pc, #16]	; (8007378 <prvResetNextTaskUnblockTime+0x3c>)
 8007366:	6013      	str	r3, [r2, #0]
}
 8007368:	bf00      	nop
 800736a:	370c      	adds	r7, #12
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr
 8007374:	200008a0 	.word	0x200008a0
 8007378:	20000908 	.word	0x20000908

0800737c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800737c:	b480      	push	{r7}
 800737e:	b083      	sub	sp, #12
 8007380:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007382:	4b0b      	ldr	r3, [pc, #44]	; (80073b0 <xTaskGetSchedulerState+0x34>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d102      	bne.n	8007390 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800738a:	2301      	movs	r3, #1
 800738c:	607b      	str	r3, [r7, #4]
 800738e:	e008      	b.n	80073a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007390:	4b08      	ldr	r3, [pc, #32]	; (80073b4 <xTaskGetSchedulerState+0x38>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d102      	bne.n	800739e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007398:	2302      	movs	r3, #2
 800739a:	607b      	str	r3, [r7, #4]
 800739c:	e001      	b.n	80073a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800739e:	2300      	movs	r3, #0
 80073a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80073a2:	687b      	ldr	r3, [r7, #4]
	}
 80073a4:	4618      	mov	r0, r3
 80073a6:	370c      	adds	r7, #12
 80073a8:	46bd      	mov	sp, r7
 80073aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ae:	4770      	bx	lr
 80073b0:	200008f4 	.word	0x200008f4
 80073b4:	20000910 	.word	0x20000910

080073b8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b084      	sub	sp, #16
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80073c2:	4b29      	ldr	r3, [pc, #164]	; (8007468 <prvAddCurrentTaskToDelayedList+0xb0>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073c8:	4b28      	ldr	r3, [pc, #160]	; (800746c <prvAddCurrentTaskToDelayedList+0xb4>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	3304      	adds	r3, #4
 80073ce:	4618      	mov	r0, r3
 80073d0:	f7fe fff6 	bl	80063c0 <uxListRemove>
 80073d4:	4603      	mov	r3, r0
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d10b      	bne.n	80073f2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80073da:	4b24      	ldr	r3, [pc, #144]	; (800746c <prvAddCurrentTaskToDelayedList+0xb4>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e0:	2201      	movs	r2, #1
 80073e2:	fa02 f303 	lsl.w	r3, r2, r3
 80073e6:	43da      	mvns	r2, r3
 80073e8:	4b21      	ldr	r3, [pc, #132]	; (8007470 <prvAddCurrentTaskToDelayedList+0xb8>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4013      	ands	r3, r2
 80073ee:	4a20      	ldr	r2, [pc, #128]	; (8007470 <prvAddCurrentTaskToDelayedList+0xb8>)
 80073f0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073f8:	d10a      	bne.n	8007410 <prvAddCurrentTaskToDelayedList+0x58>
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d007      	beq.n	8007410 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007400:	4b1a      	ldr	r3, [pc, #104]	; (800746c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	3304      	adds	r3, #4
 8007406:	4619      	mov	r1, r3
 8007408:	481a      	ldr	r0, [pc, #104]	; (8007474 <prvAddCurrentTaskToDelayedList+0xbc>)
 800740a:	f7fe ff7c 	bl	8006306 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800740e:	e026      	b.n	800745e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007410:	68fa      	ldr	r2, [r7, #12]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4413      	add	r3, r2
 8007416:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007418:	4b14      	ldr	r3, [pc, #80]	; (800746c <prvAddCurrentTaskToDelayedList+0xb4>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	68ba      	ldr	r2, [r7, #8]
 800741e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007420:	68ba      	ldr	r2, [r7, #8]
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	429a      	cmp	r2, r3
 8007426:	d209      	bcs.n	800743c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007428:	4b13      	ldr	r3, [pc, #76]	; (8007478 <prvAddCurrentTaskToDelayedList+0xc0>)
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	4b0f      	ldr	r3, [pc, #60]	; (800746c <prvAddCurrentTaskToDelayedList+0xb4>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	3304      	adds	r3, #4
 8007432:	4619      	mov	r1, r3
 8007434:	4610      	mov	r0, r2
 8007436:	f7fe ff8a 	bl	800634e <vListInsert>
}
 800743a:	e010      	b.n	800745e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800743c:	4b0f      	ldr	r3, [pc, #60]	; (800747c <prvAddCurrentTaskToDelayedList+0xc4>)
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	4b0a      	ldr	r3, [pc, #40]	; (800746c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	3304      	adds	r3, #4
 8007446:	4619      	mov	r1, r3
 8007448:	4610      	mov	r0, r2
 800744a:	f7fe ff80 	bl	800634e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800744e:	4b0c      	ldr	r3, [pc, #48]	; (8007480 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	68ba      	ldr	r2, [r7, #8]
 8007454:	429a      	cmp	r2, r3
 8007456:	d202      	bcs.n	800745e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007458:	4a09      	ldr	r2, [pc, #36]	; (8007480 <prvAddCurrentTaskToDelayedList+0xc8>)
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	6013      	str	r3, [r2, #0]
}
 800745e:	bf00      	nop
 8007460:	3710      	adds	r7, #16
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	200008ec 	.word	0x200008ec
 800746c:	200007d4 	.word	0x200007d4
 8007470:	200008f0 	.word	0x200008f0
 8007474:	200008d4 	.word	0x200008d4
 8007478:	200008a4 	.word	0x200008a4
 800747c:	200008a0 	.word	0x200008a0
 8007480:	20000908 	.word	0x20000908

08007484 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007484:	b480      	push	{r7}
 8007486:	b085      	sub	sp, #20
 8007488:	af00      	add	r7, sp, #0
 800748a:	60f8      	str	r0, [r7, #12]
 800748c:	60b9      	str	r1, [r7, #8]
 800748e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	3b04      	subs	r3, #4
 8007494:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800749c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	3b04      	subs	r3, #4
 80074a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	f023 0201 	bic.w	r2, r3, #1
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	3b04      	subs	r3, #4
 80074b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80074b4:	4a0c      	ldr	r2, [pc, #48]	; (80074e8 <pxPortInitialiseStack+0x64>)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	3b14      	subs	r3, #20
 80074be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80074c0:	687a      	ldr	r2, [r7, #4]
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	3b04      	subs	r3, #4
 80074ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f06f 0202 	mvn.w	r2, #2
 80074d2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	3b20      	subs	r3, #32
 80074d8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80074da:	68fb      	ldr	r3, [r7, #12]
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3714      	adds	r7, #20
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr
 80074e8:	080074ed 	.word	0x080074ed

080074ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80074ec:	b480      	push	{r7}
 80074ee:	b085      	sub	sp, #20
 80074f0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80074f2:	2300      	movs	r3, #0
 80074f4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80074f6:	4b12      	ldr	r3, [pc, #72]	; (8007540 <prvTaskExitError+0x54>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074fe:	d00a      	beq.n	8007516 <prvTaskExitError+0x2a>
	__asm volatile
 8007500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007504:	f383 8811 	msr	BASEPRI, r3
 8007508:	f3bf 8f6f 	isb	sy
 800750c:	f3bf 8f4f 	dsb	sy
 8007510:	60fb      	str	r3, [r7, #12]
}
 8007512:	bf00      	nop
 8007514:	e7fe      	b.n	8007514 <prvTaskExitError+0x28>
	__asm volatile
 8007516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800751a:	f383 8811 	msr	BASEPRI, r3
 800751e:	f3bf 8f6f 	isb	sy
 8007522:	f3bf 8f4f 	dsb	sy
 8007526:	60bb      	str	r3, [r7, #8]
}
 8007528:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800752a:	bf00      	nop
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d0fc      	beq.n	800752c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007532:	bf00      	nop
 8007534:	bf00      	nop
 8007536:	3714      	adds	r7, #20
 8007538:	46bd      	mov	sp, r7
 800753a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753e:	4770      	bx	lr
 8007540:	2000000c 	.word	0x2000000c
	...

08007550 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007550:	4b07      	ldr	r3, [pc, #28]	; (8007570 <pxCurrentTCBConst2>)
 8007552:	6819      	ldr	r1, [r3, #0]
 8007554:	6808      	ldr	r0, [r1, #0]
 8007556:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800755a:	f380 8809 	msr	PSP, r0
 800755e:	f3bf 8f6f 	isb	sy
 8007562:	f04f 0000 	mov.w	r0, #0
 8007566:	f380 8811 	msr	BASEPRI, r0
 800756a:	4770      	bx	lr
 800756c:	f3af 8000 	nop.w

08007570 <pxCurrentTCBConst2>:
 8007570:	200007d4 	.word	0x200007d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007574:	bf00      	nop
 8007576:	bf00      	nop

08007578 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007578:	4808      	ldr	r0, [pc, #32]	; (800759c <prvPortStartFirstTask+0x24>)
 800757a:	6800      	ldr	r0, [r0, #0]
 800757c:	6800      	ldr	r0, [r0, #0]
 800757e:	f380 8808 	msr	MSP, r0
 8007582:	f04f 0000 	mov.w	r0, #0
 8007586:	f380 8814 	msr	CONTROL, r0
 800758a:	b662      	cpsie	i
 800758c:	b661      	cpsie	f
 800758e:	f3bf 8f4f 	dsb	sy
 8007592:	f3bf 8f6f 	isb	sy
 8007596:	df00      	svc	0
 8007598:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800759a:	bf00      	nop
 800759c:	e000ed08 	.word	0xe000ed08

080075a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b086      	sub	sp, #24
 80075a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80075a6:	4b46      	ldr	r3, [pc, #280]	; (80076c0 <xPortStartScheduler+0x120>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4a46      	ldr	r2, [pc, #280]	; (80076c4 <xPortStartScheduler+0x124>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d10a      	bne.n	80075c6 <xPortStartScheduler+0x26>
	__asm volatile
 80075b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075b4:	f383 8811 	msr	BASEPRI, r3
 80075b8:	f3bf 8f6f 	isb	sy
 80075bc:	f3bf 8f4f 	dsb	sy
 80075c0:	613b      	str	r3, [r7, #16]
}
 80075c2:	bf00      	nop
 80075c4:	e7fe      	b.n	80075c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80075c6:	4b3e      	ldr	r3, [pc, #248]	; (80076c0 <xPortStartScheduler+0x120>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a3f      	ldr	r2, [pc, #252]	; (80076c8 <xPortStartScheduler+0x128>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d10a      	bne.n	80075e6 <xPortStartScheduler+0x46>
	__asm volatile
 80075d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075d4:	f383 8811 	msr	BASEPRI, r3
 80075d8:	f3bf 8f6f 	isb	sy
 80075dc:	f3bf 8f4f 	dsb	sy
 80075e0:	60fb      	str	r3, [r7, #12]
}
 80075e2:	bf00      	nop
 80075e4:	e7fe      	b.n	80075e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80075e6:	4b39      	ldr	r3, [pc, #228]	; (80076cc <xPortStartScheduler+0x12c>)
 80075e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	22ff      	movs	r2, #255	; 0xff
 80075f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	781b      	ldrb	r3, [r3, #0]
 80075fc:	b2db      	uxtb	r3, r3
 80075fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007600:	78fb      	ldrb	r3, [r7, #3]
 8007602:	b2db      	uxtb	r3, r3
 8007604:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007608:	b2da      	uxtb	r2, r3
 800760a:	4b31      	ldr	r3, [pc, #196]	; (80076d0 <xPortStartScheduler+0x130>)
 800760c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800760e:	4b31      	ldr	r3, [pc, #196]	; (80076d4 <xPortStartScheduler+0x134>)
 8007610:	2207      	movs	r2, #7
 8007612:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007614:	e009      	b.n	800762a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007616:	4b2f      	ldr	r3, [pc, #188]	; (80076d4 <xPortStartScheduler+0x134>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	3b01      	subs	r3, #1
 800761c:	4a2d      	ldr	r2, [pc, #180]	; (80076d4 <xPortStartScheduler+0x134>)
 800761e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007620:	78fb      	ldrb	r3, [r7, #3]
 8007622:	b2db      	uxtb	r3, r3
 8007624:	005b      	lsls	r3, r3, #1
 8007626:	b2db      	uxtb	r3, r3
 8007628:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800762a:	78fb      	ldrb	r3, [r7, #3]
 800762c:	b2db      	uxtb	r3, r3
 800762e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007632:	2b80      	cmp	r3, #128	; 0x80
 8007634:	d0ef      	beq.n	8007616 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007636:	4b27      	ldr	r3, [pc, #156]	; (80076d4 <xPortStartScheduler+0x134>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f1c3 0307 	rsb	r3, r3, #7
 800763e:	2b04      	cmp	r3, #4
 8007640:	d00a      	beq.n	8007658 <xPortStartScheduler+0xb8>
	__asm volatile
 8007642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007646:	f383 8811 	msr	BASEPRI, r3
 800764a:	f3bf 8f6f 	isb	sy
 800764e:	f3bf 8f4f 	dsb	sy
 8007652:	60bb      	str	r3, [r7, #8]
}
 8007654:	bf00      	nop
 8007656:	e7fe      	b.n	8007656 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007658:	4b1e      	ldr	r3, [pc, #120]	; (80076d4 <xPortStartScheduler+0x134>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	021b      	lsls	r3, r3, #8
 800765e:	4a1d      	ldr	r2, [pc, #116]	; (80076d4 <xPortStartScheduler+0x134>)
 8007660:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007662:	4b1c      	ldr	r3, [pc, #112]	; (80076d4 <xPortStartScheduler+0x134>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800766a:	4a1a      	ldr	r2, [pc, #104]	; (80076d4 <xPortStartScheduler+0x134>)
 800766c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	b2da      	uxtb	r2, r3
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007676:	4b18      	ldr	r3, [pc, #96]	; (80076d8 <xPortStartScheduler+0x138>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4a17      	ldr	r2, [pc, #92]	; (80076d8 <xPortStartScheduler+0x138>)
 800767c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007680:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007682:	4b15      	ldr	r3, [pc, #84]	; (80076d8 <xPortStartScheduler+0x138>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a14      	ldr	r2, [pc, #80]	; (80076d8 <xPortStartScheduler+0x138>)
 8007688:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800768c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800768e:	f000 f8dd 	bl	800784c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007692:	4b12      	ldr	r3, [pc, #72]	; (80076dc <xPortStartScheduler+0x13c>)
 8007694:	2200      	movs	r2, #0
 8007696:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007698:	f000 f8fc 	bl	8007894 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800769c:	4b10      	ldr	r3, [pc, #64]	; (80076e0 <xPortStartScheduler+0x140>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4a0f      	ldr	r2, [pc, #60]	; (80076e0 <xPortStartScheduler+0x140>)
 80076a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80076a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80076a8:	f7ff ff66 	bl	8007578 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80076ac:	f7ff fcc8 	bl	8007040 <vTaskSwitchContext>
	prvTaskExitError();
 80076b0:	f7ff ff1c 	bl	80074ec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80076b4:	2300      	movs	r3, #0
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3718      	adds	r7, #24
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}
 80076be:	bf00      	nop
 80076c0:	e000ed00 	.word	0xe000ed00
 80076c4:	410fc271 	.word	0x410fc271
 80076c8:	410fc270 	.word	0x410fc270
 80076cc:	e000e400 	.word	0xe000e400
 80076d0:	20000914 	.word	0x20000914
 80076d4:	20000918 	.word	0x20000918
 80076d8:	e000ed20 	.word	0xe000ed20
 80076dc:	2000000c 	.word	0x2000000c
 80076e0:	e000ef34 	.word	0xe000ef34

080076e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
	__asm volatile
 80076ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076ee:	f383 8811 	msr	BASEPRI, r3
 80076f2:	f3bf 8f6f 	isb	sy
 80076f6:	f3bf 8f4f 	dsb	sy
 80076fa:	607b      	str	r3, [r7, #4]
}
 80076fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80076fe:	4b0f      	ldr	r3, [pc, #60]	; (800773c <vPortEnterCritical+0x58>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	3301      	adds	r3, #1
 8007704:	4a0d      	ldr	r2, [pc, #52]	; (800773c <vPortEnterCritical+0x58>)
 8007706:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007708:	4b0c      	ldr	r3, [pc, #48]	; (800773c <vPortEnterCritical+0x58>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	2b01      	cmp	r3, #1
 800770e:	d10f      	bne.n	8007730 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007710:	4b0b      	ldr	r3, [pc, #44]	; (8007740 <vPortEnterCritical+0x5c>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	b2db      	uxtb	r3, r3
 8007716:	2b00      	cmp	r3, #0
 8007718:	d00a      	beq.n	8007730 <vPortEnterCritical+0x4c>
	__asm volatile
 800771a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800771e:	f383 8811 	msr	BASEPRI, r3
 8007722:	f3bf 8f6f 	isb	sy
 8007726:	f3bf 8f4f 	dsb	sy
 800772a:	603b      	str	r3, [r7, #0]
}
 800772c:	bf00      	nop
 800772e:	e7fe      	b.n	800772e <vPortEnterCritical+0x4a>
	}
}
 8007730:	bf00      	nop
 8007732:	370c      	adds	r7, #12
 8007734:	46bd      	mov	sp, r7
 8007736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773a:	4770      	bx	lr
 800773c:	2000000c 	.word	0x2000000c
 8007740:	e000ed04 	.word	0xe000ed04

08007744 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007744:	b480      	push	{r7}
 8007746:	b083      	sub	sp, #12
 8007748:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800774a:	4b12      	ldr	r3, [pc, #72]	; (8007794 <vPortExitCritical+0x50>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d10a      	bne.n	8007768 <vPortExitCritical+0x24>
	__asm volatile
 8007752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007756:	f383 8811 	msr	BASEPRI, r3
 800775a:	f3bf 8f6f 	isb	sy
 800775e:	f3bf 8f4f 	dsb	sy
 8007762:	607b      	str	r3, [r7, #4]
}
 8007764:	bf00      	nop
 8007766:	e7fe      	b.n	8007766 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007768:	4b0a      	ldr	r3, [pc, #40]	; (8007794 <vPortExitCritical+0x50>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	3b01      	subs	r3, #1
 800776e:	4a09      	ldr	r2, [pc, #36]	; (8007794 <vPortExitCritical+0x50>)
 8007770:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007772:	4b08      	ldr	r3, [pc, #32]	; (8007794 <vPortExitCritical+0x50>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d105      	bne.n	8007786 <vPortExitCritical+0x42>
 800777a:	2300      	movs	r3, #0
 800777c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	f383 8811 	msr	BASEPRI, r3
}
 8007784:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007786:	bf00      	nop
 8007788:	370c      	adds	r7, #12
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr
 8007792:	bf00      	nop
 8007794:	2000000c 	.word	0x2000000c
	...

080077a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80077a0:	f3ef 8009 	mrs	r0, PSP
 80077a4:	f3bf 8f6f 	isb	sy
 80077a8:	4b15      	ldr	r3, [pc, #84]	; (8007800 <pxCurrentTCBConst>)
 80077aa:	681a      	ldr	r2, [r3, #0]
 80077ac:	f01e 0f10 	tst.w	lr, #16
 80077b0:	bf08      	it	eq
 80077b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80077b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077ba:	6010      	str	r0, [r2, #0]
 80077bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80077c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80077c4:	f380 8811 	msr	BASEPRI, r0
 80077c8:	f3bf 8f4f 	dsb	sy
 80077cc:	f3bf 8f6f 	isb	sy
 80077d0:	f7ff fc36 	bl	8007040 <vTaskSwitchContext>
 80077d4:	f04f 0000 	mov.w	r0, #0
 80077d8:	f380 8811 	msr	BASEPRI, r0
 80077dc:	bc09      	pop	{r0, r3}
 80077de:	6819      	ldr	r1, [r3, #0]
 80077e0:	6808      	ldr	r0, [r1, #0]
 80077e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077e6:	f01e 0f10 	tst.w	lr, #16
 80077ea:	bf08      	it	eq
 80077ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80077f0:	f380 8809 	msr	PSP, r0
 80077f4:	f3bf 8f6f 	isb	sy
 80077f8:	4770      	bx	lr
 80077fa:	bf00      	nop
 80077fc:	f3af 8000 	nop.w

08007800 <pxCurrentTCBConst>:
 8007800:	200007d4 	.word	0x200007d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007804:	bf00      	nop
 8007806:	bf00      	nop

08007808 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af00      	add	r7, sp, #0
	__asm volatile
 800780e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007812:	f383 8811 	msr	BASEPRI, r3
 8007816:	f3bf 8f6f 	isb	sy
 800781a:	f3bf 8f4f 	dsb	sy
 800781e:	607b      	str	r3, [r7, #4]
}
 8007820:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007822:	f7ff fb55 	bl	8006ed0 <xTaskIncrementTick>
 8007826:	4603      	mov	r3, r0
 8007828:	2b00      	cmp	r3, #0
 800782a:	d003      	beq.n	8007834 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800782c:	4b06      	ldr	r3, [pc, #24]	; (8007848 <xPortSysTickHandler+0x40>)
 800782e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007832:	601a      	str	r2, [r3, #0]
 8007834:	2300      	movs	r3, #0
 8007836:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	f383 8811 	msr	BASEPRI, r3
}
 800783e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007840:	bf00      	nop
 8007842:	3708      	adds	r7, #8
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}
 8007848:	e000ed04 	.word	0xe000ed04

0800784c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800784c:	b480      	push	{r7}
 800784e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007850:	4b0b      	ldr	r3, [pc, #44]	; (8007880 <vPortSetupTimerInterrupt+0x34>)
 8007852:	2200      	movs	r2, #0
 8007854:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007856:	4b0b      	ldr	r3, [pc, #44]	; (8007884 <vPortSetupTimerInterrupt+0x38>)
 8007858:	2200      	movs	r2, #0
 800785a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800785c:	4b0a      	ldr	r3, [pc, #40]	; (8007888 <vPortSetupTimerInterrupt+0x3c>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4a0a      	ldr	r2, [pc, #40]	; (800788c <vPortSetupTimerInterrupt+0x40>)
 8007862:	fba2 2303 	umull	r2, r3, r2, r3
 8007866:	099b      	lsrs	r3, r3, #6
 8007868:	4a09      	ldr	r2, [pc, #36]	; (8007890 <vPortSetupTimerInterrupt+0x44>)
 800786a:	3b01      	subs	r3, #1
 800786c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800786e:	4b04      	ldr	r3, [pc, #16]	; (8007880 <vPortSetupTimerInterrupt+0x34>)
 8007870:	2207      	movs	r2, #7
 8007872:	601a      	str	r2, [r3, #0]
}
 8007874:	bf00      	nop
 8007876:	46bd      	mov	sp, r7
 8007878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787c:	4770      	bx	lr
 800787e:	bf00      	nop
 8007880:	e000e010 	.word	0xe000e010
 8007884:	e000e018 	.word	0xe000e018
 8007888:	20000000 	.word	0x20000000
 800788c:	10624dd3 	.word	0x10624dd3
 8007890:	e000e014 	.word	0xe000e014

08007894 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007894:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80078a4 <vPortEnableVFP+0x10>
 8007898:	6801      	ldr	r1, [r0, #0]
 800789a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800789e:	6001      	str	r1, [r0, #0]
 80078a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80078a2:	bf00      	nop
 80078a4:	e000ed88 	.word	0xe000ed88

080078a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80078a8:	b480      	push	{r7}
 80078aa:	b085      	sub	sp, #20
 80078ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80078ae:	f3ef 8305 	mrs	r3, IPSR
 80078b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2b0f      	cmp	r3, #15
 80078b8:	d914      	bls.n	80078e4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80078ba:	4a17      	ldr	r2, [pc, #92]	; (8007918 <vPortValidateInterruptPriority+0x70>)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	4413      	add	r3, r2
 80078c0:	781b      	ldrb	r3, [r3, #0]
 80078c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80078c4:	4b15      	ldr	r3, [pc, #84]	; (800791c <vPortValidateInterruptPriority+0x74>)
 80078c6:	781b      	ldrb	r3, [r3, #0]
 80078c8:	7afa      	ldrb	r2, [r7, #11]
 80078ca:	429a      	cmp	r2, r3
 80078cc:	d20a      	bcs.n	80078e4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80078ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078d2:	f383 8811 	msr	BASEPRI, r3
 80078d6:	f3bf 8f6f 	isb	sy
 80078da:	f3bf 8f4f 	dsb	sy
 80078de:	607b      	str	r3, [r7, #4]
}
 80078e0:	bf00      	nop
 80078e2:	e7fe      	b.n	80078e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80078e4:	4b0e      	ldr	r3, [pc, #56]	; (8007920 <vPortValidateInterruptPriority+0x78>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80078ec:	4b0d      	ldr	r3, [pc, #52]	; (8007924 <vPortValidateInterruptPriority+0x7c>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	429a      	cmp	r2, r3
 80078f2:	d90a      	bls.n	800790a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80078f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078f8:	f383 8811 	msr	BASEPRI, r3
 80078fc:	f3bf 8f6f 	isb	sy
 8007900:	f3bf 8f4f 	dsb	sy
 8007904:	603b      	str	r3, [r7, #0]
}
 8007906:	bf00      	nop
 8007908:	e7fe      	b.n	8007908 <vPortValidateInterruptPriority+0x60>
	}
 800790a:	bf00      	nop
 800790c:	3714      	adds	r7, #20
 800790e:	46bd      	mov	sp, r7
 8007910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007914:	4770      	bx	lr
 8007916:	bf00      	nop
 8007918:	e000e3f0 	.word	0xe000e3f0
 800791c:	20000914 	.word	0x20000914
 8007920:	e000ed0c 	.word	0xe000ed0c
 8007924:	20000918 	.word	0x20000918

08007928 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b08a      	sub	sp, #40	; 0x28
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007930:	2300      	movs	r3, #0
 8007932:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007934:	f7ff fa12 	bl	8006d5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007938:	4b5b      	ldr	r3, [pc, #364]	; (8007aa8 <pvPortMalloc+0x180>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d101      	bne.n	8007944 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007940:	f000 f920 	bl	8007b84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007944:	4b59      	ldr	r3, [pc, #356]	; (8007aac <pvPortMalloc+0x184>)
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	4013      	ands	r3, r2
 800794c:	2b00      	cmp	r3, #0
 800794e:	f040 8093 	bne.w	8007a78 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d01d      	beq.n	8007994 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007958:	2208      	movs	r2, #8
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	4413      	add	r3, r2
 800795e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f003 0307 	and.w	r3, r3, #7
 8007966:	2b00      	cmp	r3, #0
 8007968:	d014      	beq.n	8007994 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f023 0307 	bic.w	r3, r3, #7
 8007970:	3308      	adds	r3, #8
 8007972:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f003 0307 	and.w	r3, r3, #7
 800797a:	2b00      	cmp	r3, #0
 800797c:	d00a      	beq.n	8007994 <pvPortMalloc+0x6c>
	__asm volatile
 800797e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007982:	f383 8811 	msr	BASEPRI, r3
 8007986:	f3bf 8f6f 	isb	sy
 800798a:	f3bf 8f4f 	dsb	sy
 800798e:	617b      	str	r3, [r7, #20]
}
 8007990:	bf00      	nop
 8007992:	e7fe      	b.n	8007992 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d06e      	beq.n	8007a78 <pvPortMalloc+0x150>
 800799a:	4b45      	ldr	r3, [pc, #276]	; (8007ab0 <pvPortMalloc+0x188>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d869      	bhi.n	8007a78 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80079a4:	4b43      	ldr	r3, [pc, #268]	; (8007ab4 <pvPortMalloc+0x18c>)
 80079a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80079a8:	4b42      	ldr	r3, [pc, #264]	; (8007ab4 <pvPortMalloc+0x18c>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80079ae:	e004      	b.n	80079ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80079b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80079b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80079ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	687a      	ldr	r2, [r7, #4]
 80079c0:	429a      	cmp	r2, r3
 80079c2:	d903      	bls.n	80079cc <pvPortMalloc+0xa4>
 80079c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d1f1      	bne.n	80079b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80079cc:	4b36      	ldr	r3, [pc, #216]	; (8007aa8 <pvPortMalloc+0x180>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079d2:	429a      	cmp	r2, r3
 80079d4:	d050      	beq.n	8007a78 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80079d6:	6a3b      	ldr	r3, [r7, #32]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2208      	movs	r2, #8
 80079dc:	4413      	add	r3, r2
 80079de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80079e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	6a3b      	ldr	r3, [r7, #32]
 80079e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80079e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ea:	685a      	ldr	r2, [r3, #4]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	1ad2      	subs	r2, r2, r3
 80079f0:	2308      	movs	r3, #8
 80079f2:	005b      	lsls	r3, r3, #1
 80079f4:	429a      	cmp	r2, r3
 80079f6:	d91f      	bls.n	8007a38 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80079f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	4413      	add	r3, r2
 80079fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a00:	69bb      	ldr	r3, [r7, #24]
 8007a02:	f003 0307 	and.w	r3, r3, #7
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d00a      	beq.n	8007a20 <pvPortMalloc+0xf8>
	__asm volatile
 8007a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a0e:	f383 8811 	msr	BASEPRI, r3
 8007a12:	f3bf 8f6f 	isb	sy
 8007a16:	f3bf 8f4f 	dsb	sy
 8007a1a:	613b      	str	r3, [r7, #16]
}
 8007a1c:	bf00      	nop
 8007a1e:	e7fe      	b.n	8007a1e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a22:	685a      	ldr	r2, [r3, #4]
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	1ad2      	subs	r2, r2, r3
 8007a28:	69bb      	ldr	r3, [r7, #24]
 8007a2a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a2e:	687a      	ldr	r2, [r7, #4]
 8007a30:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007a32:	69b8      	ldr	r0, [r7, #24]
 8007a34:	f000 f908 	bl	8007c48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007a38:	4b1d      	ldr	r3, [pc, #116]	; (8007ab0 <pvPortMalloc+0x188>)
 8007a3a:	681a      	ldr	r2, [r3, #0]
 8007a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	1ad3      	subs	r3, r2, r3
 8007a42:	4a1b      	ldr	r2, [pc, #108]	; (8007ab0 <pvPortMalloc+0x188>)
 8007a44:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007a46:	4b1a      	ldr	r3, [pc, #104]	; (8007ab0 <pvPortMalloc+0x188>)
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	4b1b      	ldr	r3, [pc, #108]	; (8007ab8 <pvPortMalloc+0x190>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	d203      	bcs.n	8007a5a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007a52:	4b17      	ldr	r3, [pc, #92]	; (8007ab0 <pvPortMalloc+0x188>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4a18      	ldr	r2, [pc, #96]	; (8007ab8 <pvPortMalloc+0x190>)
 8007a58:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a5c:	685a      	ldr	r2, [r3, #4]
 8007a5e:	4b13      	ldr	r3, [pc, #76]	; (8007aac <pvPortMalloc+0x184>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	431a      	orrs	r2, r3
 8007a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a66:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007a6e:	4b13      	ldr	r3, [pc, #76]	; (8007abc <pvPortMalloc+0x194>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	3301      	adds	r3, #1
 8007a74:	4a11      	ldr	r2, [pc, #68]	; (8007abc <pvPortMalloc+0x194>)
 8007a76:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007a78:	f7ff f97e 	bl	8006d78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a7c:	69fb      	ldr	r3, [r7, #28]
 8007a7e:	f003 0307 	and.w	r3, r3, #7
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d00a      	beq.n	8007a9c <pvPortMalloc+0x174>
	__asm volatile
 8007a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a8a:	f383 8811 	msr	BASEPRI, r3
 8007a8e:	f3bf 8f6f 	isb	sy
 8007a92:	f3bf 8f4f 	dsb	sy
 8007a96:	60fb      	str	r3, [r7, #12]
}
 8007a98:	bf00      	nop
 8007a9a:	e7fe      	b.n	8007a9a <pvPortMalloc+0x172>
	return pvReturn;
 8007a9c:	69fb      	ldr	r3, [r7, #28]
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3728      	adds	r7, #40	; 0x28
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}
 8007aa6:	bf00      	nop
 8007aa8:	20004524 	.word	0x20004524
 8007aac:	20004538 	.word	0x20004538
 8007ab0:	20004528 	.word	0x20004528
 8007ab4:	2000451c 	.word	0x2000451c
 8007ab8:	2000452c 	.word	0x2000452c
 8007abc:	20004530 	.word	0x20004530

08007ac0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b086      	sub	sp, #24
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d04d      	beq.n	8007b6e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007ad2:	2308      	movs	r3, #8
 8007ad4:	425b      	negs	r3, r3
 8007ad6:	697a      	ldr	r2, [r7, #20]
 8007ad8:	4413      	add	r3, r2
 8007ada:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	685a      	ldr	r2, [r3, #4]
 8007ae4:	4b24      	ldr	r3, [pc, #144]	; (8007b78 <vPortFree+0xb8>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4013      	ands	r3, r2
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d10a      	bne.n	8007b04 <vPortFree+0x44>
	__asm volatile
 8007aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007af2:	f383 8811 	msr	BASEPRI, r3
 8007af6:	f3bf 8f6f 	isb	sy
 8007afa:	f3bf 8f4f 	dsb	sy
 8007afe:	60fb      	str	r3, [r7, #12]
}
 8007b00:	bf00      	nop
 8007b02:	e7fe      	b.n	8007b02 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d00a      	beq.n	8007b22 <vPortFree+0x62>
	__asm volatile
 8007b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b10:	f383 8811 	msr	BASEPRI, r3
 8007b14:	f3bf 8f6f 	isb	sy
 8007b18:	f3bf 8f4f 	dsb	sy
 8007b1c:	60bb      	str	r3, [r7, #8]
}
 8007b1e:	bf00      	nop
 8007b20:	e7fe      	b.n	8007b20 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	685a      	ldr	r2, [r3, #4]
 8007b26:	4b14      	ldr	r3, [pc, #80]	; (8007b78 <vPortFree+0xb8>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4013      	ands	r3, r2
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d01e      	beq.n	8007b6e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d11a      	bne.n	8007b6e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007b38:	693b      	ldr	r3, [r7, #16]
 8007b3a:	685a      	ldr	r2, [r3, #4]
 8007b3c:	4b0e      	ldr	r3, [pc, #56]	; (8007b78 <vPortFree+0xb8>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	43db      	mvns	r3, r3
 8007b42:	401a      	ands	r2, r3
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007b48:	f7ff f908 	bl	8006d5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	685a      	ldr	r2, [r3, #4]
 8007b50:	4b0a      	ldr	r3, [pc, #40]	; (8007b7c <vPortFree+0xbc>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4413      	add	r3, r2
 8007b56:	4a09      	ldr	r2, [pc, #36]	; (8007b7c <vPortFree+0xbc>)
 8007b58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007b5a:	6938      	ldr	r0, [r7, #16]
 8007b5c:	f000 f874 	bl	8007c48 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007b60:	4b07      	ldr	r3, [pc, #28]	; (8007b80 <vPortFree+0xc0>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	3301      	adds	r3, #1
 8007b66:	4a06      	ldr	r2, [pc, #24]	; (8007b80 <vPortFree+0xc0>)
 8007b68:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007b6a:	f7ff f905 	bl	8006d78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007b6e:	bf00      	nop
 8007b70:	3718      	adds	r7, #24
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}
 8007b76:	bf00      	nop
 8007b78:	20004538 	.word	0x20004538
 8007b7c:	20004528 	.word	0x20004528
 8007b80:	20004534 	.word	0x20004534

08007b84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007b84:	b480      	push	{r7}
 8007b86:	b085      	sub	sp, #20
 8007b88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007b8a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007b8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007b90:	4b27      	ldr	r3, [pc, #156]	; (8007c30 <prvHeapInit+0xac>)
 8007b92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f003 0307 	and.w	r3, r3, #7
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d00c      	beq.n	8007bb8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	3307      	adds	r3, #7
 8007ba2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	f023 0307 	bic.w	r3, r3, #7
 8007baa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007bac:	68ba      	ldr	r2, [r7, #8]
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	1ad3      	subs	r3, r2, r3
 8007bb2:	4a1f      	ldr	r2, [pc, #124]	; (8007c30 <prvHeapInit+0xac>)
 8007bb4:	4413      	add	r3, r2
 8007bb6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007bbc:	4a1d      	ldr	r2, [pc, #116]	; (8007c34 <prvHeapInit+0xb0>)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007bc2:	4b1c      	ldr	r3, [pc, #112]	; (8007c34 <prvHeapInit+0xb0>)
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	68ba      	ldr	r2, [r7, #8]
 8007bcc:	4413      	add	r3, r2
 8007bce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007bd0:	2208      	movs	r2, #8
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	1a9b      	subs	r3, r3, r2
 8007bd6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f023 0307 	bic.w	r3, r3, #7
 8007bde:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	4a15      	ldr	r2, [pc, #84]	; (8007c38 <prvHeapInit+0xb4>)
 8007be4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007be6:	4b14      	ldr	r3, [pc, #80]	; (8007c38 <prvHeapInit+0xb4>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	2200      	movs	r2, #0
 8007bec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007bee:	4b12      	ldr	r3, [pc, #72]	; (8007c38 <prvHeapInit+0xb4>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	68fa      	ldr	r2, [r7, #12]
 8007bfe:	1ad2      	subs	r2, r2, r3
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007c04:	4b0c      	ldr	r3, [pc, #48]	; (8007c38 <prvHeapInit+0xb4>)
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	4a0a      	ldr	r2, [pc, #40]	; (8007c3c <prvHeapInit+0xb8>)
 8007c12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	4a09      	ldr	r2, [pc, #36]	; (8007c40 <prvHeapInit+0xbc>)
 8007c1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007c1c:	4b09      	ldr	r3, [pc, #36]	; (8007c44 <prvHeapInit+0xc0>)
 8007c1e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007c22:	601a      	str	r2, [r3, #0]
}
 8007c24:	bf00      	nop
 8007c26:	3714      	adds	r7, #20
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr
 8007c30:	2000091c 	.word	0x2000091c
 8007c34:	2000451c 	.word	0x2000451c
 8007c38:	20004524 	.word	0x20004524
 8007c3c:	2000452c 	.word	0x2000452c
 8007c40:	20004528 	.word	0x20004528
 8007c44:	20004538 	.word	0x20004538

08007c48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b085      	sub	sp, #20
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007c50:	4b28      	ldr	r3, [pc, #160]	; (8007cf4 <prvInsertBlockIntoFreeList+0xac>)
 8007c52:	60fb      	str	r3, [r7, #12]
 8007c54:	e002      	b.n	8007c5c <prvInsertBlockIntoFreeList+0x14>
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	60fb      	str	r3, [r7, #12]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	687a      	ldr	r2, [r7, #4]
 8007c62:	429a      	cmp	r2, r3
 8007c64:	d8f7      	bhi.n	8007c56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	68ba      	ldr	r2, [r7, #8]
 8007c70:	4413      	add	r3, r2
 8007c72:	687a      	ldr	r2, [r7, #4]
 8007c74:	429a      	cmp	r2, r3
 8007c76:	d108      	bne.n	8007c8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	685a      	ldr	r2, [r3, #4]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	441a      	add	r2, r3
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	68ba      	ldr	r2, [r7, #8]
 8007c94:	441a      	add	r2, r3
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d118      	bne.n	8007cd0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	4b15      	ldr	r3, [pc, #84]	; (8007cf8 <prvInsertBlockIntoFreeList+0xb0>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d00d      	beq.n	8007cc6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	685a      	ldr	r2, [r3, #4]
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	441a      	add	r2, r3
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	601a      	str	r2, [r3, #0]
 8007cc4:	e008      	b.n	8007cd8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007cc6:	4b0c      	ldr	r3, [pc, #48]	; (8007cf8 <prvInsertBlockIntoFreeList+0xb0>)
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	601a      	str	r2, [r3, #0]
 8007cce:	e003      	b.n	8007cd8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681a      	ldr	r2, [r3, #0]
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007cd8:	68fa      	ldr	r2, [r7, #12]
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d002      	beq.n	8007ce6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ce6:	bf00      	nop
 8007ce8:	3714      	adds	r7, #20
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	2000451c 	.word	0x2000451c
 8007cf8:	20004524 	.word	0x20004524

08007cfc <__errno>:
 8007cfc:	4b01      	ldr	r3, [pc, #4]	; (8007d04 <__errno+0x8>)
 8007cfe:	6818      	ldr	r0, [r3, #0]
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop
 8007d04:	20000010 	.word	0x20000010

08007d08 <std>:
 8007d08:	2300      	movs	r3, #0
 8007d0a:	b510      	push	{r4, lr}
 8007d0c:	4604      	mov	r4, r0
 8007d0e:	e9c0 3300 	strd	r3, r3, [r0]
 8007d12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d16:	6083      	str	r3, [r0, #8]
 8007d18:	8181      	strh	r1, [r0, #12]
 8007d1a:	6643      	str	r3, [r0, #100]	; 0x64
 8007d1c:	81c2      	strh	r2, [r0, #14]
 8007d1e:	6183      	str	r3, [r0, #24]
 8007d20:	4619      	mov	r1, r3
 8007d22:	2208      	movs	r2, #8
 8007d24:	305c      	adds	r0, #92	; 0x5c
 8007d26:	f000 f91a 	bl	8007f5e <memset>
 8007d2a:	4b05      	ldr	r3, [pc, #20]	; (8007d40 <std+0x38>)
 8007d2c:	6263      	str	r3, [r4, #36]	; 0x24
 8007d2e:	4b05      	ldr	r3, [pc, #20]	; (8007d44 <std+0x3c>)
 8007d30:	62a3      	str	r3, [r4, #40]	; 0x28
 8007d32:	4b05      	ldr	r3, [pc, #20]	; (8007d48 <std+0x40>)
 8007d34:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007d36:	4b05      	ldr	r3, [pc, #20]	; (8007d4c <std+0x44>)
 8007d38:	6224      	str	r4, [r4, #32]
 8007d3a:	6323      	str	r3, [r4, #48]	; 0x30
 8007d3c:	bd10      	pop	{r4, pc}
 8007d3e:	bf00      	nop
 8007d40:	08008a61 	.word	0x08008a61
 8007d44:	08008a83 	.word	0x08008a83
 8007d48:	08008abb 	.word	0x08008abb
 8007d4c:	08008adf 	.word	0x08008adf

08007d50 <_cleanup_r>:
 8007d50:	4901      	ldr	r1, [pc, #4]	; (8007d58 <_cleanup_r+0x8>)
 8007d52:	f000 b8af 	b.w	8007eb4 <_fwalk_reent>
 8007d56:	bf00      	nop
 8007d58:	08009931 	.word	0x08009931

08007d5c <__sfmoreglue>:
 8007d5c:	b570      	push	{r4, r5, r6, lr}
 8007d5e:	2268      	movs	r2, #104	; 0x68
 8007d60:	1e4d      	subs	r5, r1, #1
 8007d62:	4355      	muls	r5, r2
 8007d64:	460e      	mov	r6, r1
 8007d66:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007d6a:	f000 f921 	bl	8007fb0 <_malloc_r>
 8007d6e:	4604      	mov	r4, r0
 8007d70:	b140      	cbz	r0, 8007d84 <__sfmoreglue+0x28>
 8007d72:	2100      	movs	r1, #0
 8007d74:	e9c0 1600 	strd	r1, r6, [r0]
 8007d78:	300c      	adds	r0, #12
 8007d7a:	60a0      	str	r0, [r4, #8]
 8007d7c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007d80:	f000 f8ed 	bl	8007f5e <memset>
 8007d84:	4620      	mov	r0, r4
 8007d86:	bd70      	pop	{r4, r5, r6, pc}

08007d88 <__sfp_lock_acquire>:
 8007d88:	4801      	ldr	r0, [pc, #4]	; (8007d90 <__sfp_lock_acquire+0x8>)
 8007d8a:	f000 b8d8 	b.w	8007f3e <__retarget_lock_acquire_recursive>
 8007d8e:	bf00      	nop
 8007d90:	2000453d 	.word	0x2000453d

08007d94 <__sfp_lock_release>:
 8007d94:	4801      	ldr	r0, [pc, #4]	; (8007d9c <__sfp_lock_release+0x8>)
 8007d96:	f000 b8d3 	b.w	8007f40 <__retarget_lock_release_recursive>
 8007d9a:	bf00      	nop
 8007d9c:	2000453d 	.word	0x2000453d

08007da0 <__sinit_lock_acquire>:
 8007da0:	4801      	ldr	r0, [pc, #4]	; (8007da8 <__sinit_lock_acquire+0x8>)
 8007da2:	f000 b8cc 	b.w	8007f3e <__retarget_lock_acquire_recursive>
 8007da6:	bf00      	nop
 8007da8:	2000453e 	.word	0x2000453e

08007dac <__sinit_lock_release>:
 8007dac:	4801      	ldr	r0, [pc, #4]	; (8007db4 <__sinit_lock_release+0x8>)
 8007dae:	f000 b8c7 	b.w	8007f40 <__retarget_lock_release_recursive>
 8007db2:	bf00      	nop
 8007db4:	2000453e 	.word	0x2000453e

08007db8 <__sinit>:
 8007db8:	b510      	push	{r4, lr}
 8007dba:	4604      	mov	r4, r0
 8007dbc:	f7ff fff0 	bl	8007da0 <__sinit_lock_acquire>
 8007dc0:	69a3      	ldr	r3, [r4, #24]
 8007dc2:	b11b      	cbz	r3, 8007dcc <__sinit+0x14>
 8007dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dc8:	f7ff bff0 	b.w	8007dac <__sinit_lock_release>
 8007dcc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007dd0:	6523      	str	r3, [r4, #80]	; 0x50
 8007dd2:	4b13      	ldr	r3, [pc, #76]	; (8007e20 <__sinit+0x68>)
 8007dd4:	4a13      	ldr	r2, [pc, #76]	; (8007e24 <__sinit+0x6c>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	62a2      	str	r2, [r4, #40]	; 0x28
 8007dda:	42a3      	cmp	r3, r4
 8007ddc:	bf04      	itt	eq
 8007dde:	2301      	moveq	r3, #1
 8007de0:	61a3      	streq	r3, [r4, #24]
 8007de2:	4620      	mov	r0, r4
 8007de4:	f000 f820 	bl	8007e28 <__sfp>
 8007de8:	6060      	str	r0, [r4, #4]
 8007dea:	4620      	mov	r0, r4
 8007dec:	f000 f81c 	bl	8007e28 <__sfp>
 8007df0:	60a0      	str	r0, [r4, #8]
 8007df2:	4620      	mov	r0, r4
 8007df4:	f000 f818 	bl	8007e28 <__sfp>
 8007df8:	2200      	movs	r2, #0
 8007dfa:	60e0      	str	r0, [r4, #12]
 8007dfc:	2104      	movs	r1, #4
 8007dfe:	6860      	ldr	r0, [r4, #4]
 8007e00:	f7ff ff82 	bl	8007d08 <std>
 8007e04:	68a0      	ldr	r0, [r4, #8]
 8007e06:	2201      	movs	r2, #1
 8007e08:	2109      	movs	r1, #9
 8007e0a:	f7ff ff7d 	bl	8007d08 <std>
 8007e0e:	68e0      	ldr	r0, [r4, #12]
 8007e10:	2202      	movs	r2, #2
 8007e12:	2112      	movs	r1, #18
 8007e14:	f7ff ff78 	bl	8007d08 <std>
 8007e18:	2301      	movs	r3, #1
 8007e1a:	61a3      	str	r3, [r4, #24]
 8007e1c:	e7d2      	b.n	8007dc4 <__sinit+0xc>
 8007e1e:	bf00      	nop
 8007e20:	0800a940 	.word	0x0800a940
 8007e24:	08007d51 	.word	0x08007d51

08007e28 <__sfp>:
 8007e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e2a:	4607      	mov	r7, r0
 8007e2c:	f7ff ffac 	bl	8007d88 <__sfp_lock_acquire>
 8007e30:	4b1e      	ldr	r3, [pc, #120]	; (8007eac <__sfp+0x84>)
 8007e32:	681e      	ldr	r6, [r3, #0]
 8007e34:	69b3      	ldr	r3, [r6, #24]
 8007e36:	b913      	cbnz	r3, 8007e3e <__sfp+0x16>
 8007e38:	4630      	mov	r0, r6
 8007e3a:	f7ff ffbd 	bl	8007db8 <__sinit>
 8007e3e:	3648      	adds	r6, #72	; 0x48
 8007e40:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007e44:	3b01      	subs	r3, #1
 8007e46:	d503      	bpl.n	8007e50 <__sfp+0x28>
 8007e48:	6833      	ldr	r3, [r6, #0]
 8007e4a:	b30b      	cbz	r3, 8007e90 <__sfp+0x68>
 8007e4c:	6836      	ldr	r6, [r6, #0]
 8007e4e:	e7f7      	b.n	8007e40 <__sfp+0x18>
 8007e50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007e54:	b9d5      	cbnz	r5, 8007e8c <__sfp+0x64>
 8007e56:	4b16      	ldr	r3, [pc, #88]	; (8007eb0 <__sfp+0x88>)
 8007e58:	60e3      	str	r3, [r4, #12]
 8007e5a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007e5e:	6665      	str	r5, [r4, #100]	; 0x64
 8007e60:	f000 f86c 	bl	8007f3c <__retarget_lock_init_recursive>
 8007e64:	f7ff ff96 	bl	8007d94 <__sfp_lock_release>
 8007e68:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007e6c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007e70:	6025      	str	r5, [r4, #0]
 8007e72:	61a5      	str	r5, [r4, #24]
 8007e74:	2208      	movs	r2, #8
 8007e76:	4629      	mov	r1, r5
 8007e78:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007e7c:	f000 f86f 	bl	8007f5e <memset>
 8007e80:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007e84:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007e88:	4620      	mov	r0, r4
 8007e8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e8c:	3468      	adds	r4, #104	; 0x68
 8007e8e:	e7d9      	b.n	8007e44 <__sfp+0x1c>
 8007e90:	2104      	movs	r1, #4
 8007e92:	4638      	mov	r0, r7
 8007e94:	f7ff ff62 	bl	8007d5c <__sfmoreglue>
 8007e98:	4604      	mov	r4, r0
 8007e9a:	6030      	str	r0, [r6, #0]
 8007e9c:	2800      	cmp	r0, #0
 8007e9e:	d1d5      	bne.n	8007e4c <__sfp+0x24>
 8007ea0:	f7ff ff78 	bl	8007d94 <__sfp_lock_release>
 8007ea4:	230c      	movs	r3, #12
 8007ea6:	603b      	str	r3, [r7, #0]
 8007ea8:	e7ee      	b.n	8007e88 <__sfp+0x60>
 8007eaa:	bf00      	nop
 8007eac:	0800a940 	.word	0x0800a940
 8007eb0:	ffff0001 	.word	0xffff0001

08007eb4 <_fwalk_reent>:
 8007eb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007eb8:	4606      	mov	r6, r0
 8007eba:	4688      	mov	r8, r1
 8007ebc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007ec0:	2700      	movs	r7, #0
 8007ec2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ec6:	f1b9 0901 	subs.w	r9, r9, #1
 8007eca:	d505      	bpl.n	8007ed8 <_fwalk_reent+0x24>
 8007ecc:	6824      	ldr	r4, [r4, #0]
 8007ece:	2c00      	cmp	r4, #0
 8007ed0:	d1f7      	bne.n	8007ec2 <_fwalk_reent+0xe>
 8007ed2:	4638      	mov	r0, r7
 8007ed4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ed8:	89ab      	ldrh	r3, [r5, #12]
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d907      	bls.n	8007eee <_fwalk_reent+0x3a>
 8007ede:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ee2:	3301      	adds	r3, #1
 8007ee4:	d003      	beq.n	8007eee <_fwalk_reent+0x3a>
 8007ee6:	4629      	mov	r1, r5
 8007ee8:	4630      	mov	r0, r6
 8007eea:	47c0      	blx	r8
 8007eec:	4307      	orrs	r7, r0
 8007eee:	3568      	adds	r5, #104	; 0x68
 8007ef0:	e7e9      	b.n	8007ec6 <_fwalk_reent+0x12>
	...

08007ef4 <__libc_init_array>:
 8007ef4:	b570      	push	{r4, r5, r6, lr}
 8007ef6:	4d0d      	ldr	r5, [pc, #52]	; (8007f2c <__libc_init_array+0x38>)
 8007ef8:	4c0d      	ldr	r4, [pc, #52]	; (8007f30 <__libc_init_array+0x3c>)
 8007efa:	1b64      	subs	r4, r4, r5
 8007efc:	10a4      	asrs	r4, r4, #2
 8007efe:	2600      	movs	r6, #0
 8007f00:	42a6      	cmp	r6, r4
 8007f02:	d109      	bne.n	8007f18 <__libc_init_array+0x24>
 8007f04:	4d0b      	ldr	r5, [pc, #44]	; (8007f34 <__libc_init_array+0x40>)
 8007f06:	4c0c      	ldr	r4, [pc, #48]	; (8007f38 <__libc_init_array+0x44>)
 8007f08:	f002 fcae 	bl	800a868 <_init>
 8007f0c:	1b64      	subs	r4, r4, r5
 8007f0e:	10a4      	asrs	r4, r4, #2
 8007f10:	2600      	movs	r6, #0
 8007f12:	42a6      	cmp	r6, r4
 8007f14:	d105      	bne.n	8007f22 <__libc_init_array+0x2e>
 8007f16:	bd70      	pop	{r4, r5, r6, pc}
 8007f18:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f1c:	4798      	blx	r3
 8007f1e:	3601      	adds	r6, #1
 8007f20:	e7ee      	b.n	8007f00 <__libc_init_array+0xc>
 8007f22:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f26:	4798      	blx	r3
 8007f28:	3601      	adds	r6, #1
 8007f2a:	e7f2      	b.n	8007f12 <__libc_init_array+0x1e>
 8007f2c:	0800acc4 	.word	0x0800acc4
 8007f30:	0800acc4 	.word	0x0800acc4
 8007f34:	0800acc4 	.word	0x0800acc4
 8007f38:	0800acc8 	.word	0x0800acc8

08007f3c <__retarget_lock_init_recursive>:
 8007f3c:	4770      	bx	lr

08007f3e <__retarget_lock_acquire_recursive>:
 8007f3e:	4770      	bx	lr

08007f40 <__retarget_lock_release_recursive>:
 8007f40:	4770      	bx	lr

08007f42 <memcpy>:
 8007f42:	440a      	add	r2, r1
 8007f44:	4291      	cmp	r1, r2
 8007f46:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f4a:	d100      	bne.n	8007f4e <memcpy+0xc>
 8007f4c:	4770      	bx	lr
 8007f4e:	b510      	push	{r4, lr}
 8007f50:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f54:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f58:	4291      	cmp	r1, r2
 8007f5a:	d1f9      	bne.n	8007f50 <memcpy+0xe>
 8007f5c:	bd10      	pop	{r4, pc}

08007f5e <memset>:
 8007f5e:	4402      	add	r2, r0
 8007f60:	4603      	mov	r3, r0
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d100      	bne.n	8007f68 <memset+0xa>
 8007f66:	4770      	bx	lr
 8007f68:	f803 1b01 	strb.w	r1, [r3], #1
 8007f6c:	e7f9      	b.n	8007f62 <memset+0x4>
	...

08007f70 <sbrk_aligned>:
 8007f70:	b570      	push	{r4, r5, r6, lr}
 8007f72:	4e0e      	ldr	r6, [pc, #56]	; (8007fac <sbrk_aligned+0x3c>)
 8007f74:	460c      	mov	r4, r1
 8007f76:	6831      	ldr	r1, [r6, #0]
 8007f78:	4605      	mov	r5, r0
 8007f7a:	b911      	cbnz	r1, 8007f82 <sbrk_aligned+0x12>
 8007f7c:	f000 fd60 	bl	8008a40 <_sbrk_r>
 8007f80:	6030      	str	r0, [r6, #0]
 8007f82:	4621      	mov	r1, r4
 8007f84:	4628      	mov	r0, r5
 8007f86:	f000 fd5b 	bl	8008a40 <_sbrk_r>
 8007f8a:	1c43      	adds	r3, r0, #1
 8007f8c:	d00a      	beq.n	8007fa4 <sbrk_aligned+0x34>
 8007f8e:	1cc4      	adds	r4, r0, #3
 8007f90:	f024 0403 	bic.w	r4, r4, #3
 8007f94:	42a0      	cmp	r0, r4
 8007f96:	d007      	beq.n	8007fa8 <sbrk_aligned+0x38>
 8007f98:	1a21      	subs	r1, r4, r0
 8007f9a:	4628      	mov	r0, r5
 8007f9c:	f000 fd50 	bl	8008a40 <_sbrk_r>
 8007fa0:	3001      	adds	r0, #1
 8007fa2:	d101      	bne.n	8007fa8 <sbrk_aligned+0x38>
 8007fa4:	f04f 34ff 	mov.w	r4, #4294967295
 8007fa8:	4620      	mov	r0, r4
 8007faa:	bd70      	pop	{r4, r5, r6, pc}
 8007fac:	20004544 	.word	0x20004544

08007fb0 <_malloc_r>:
 8007fb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fb4:	1ccd      	adds	r5, r1, #3
 8007fb6:	f025 0503 	bic.w	r5, r5, #3
 8007fba:	3508      	adds	r5, #8
 8007fbc:	2d0c      	cmp	r5, #12
 8007fbe:	bf38      	it	cc
 8007fc0:	250c      	movcc	r5, #12
 8007fc2:	2d00      	cmp	r5, #0
 8007fc4:	4607      	mov	r7, r0
 8007fc6:	db01      	blt.n	8007fcc <_malloc_r+0x1c>
 8007fc8:	42a9      	cmp	r1, r5
 8007fca:	d905      	bls.n	8007fd8 <_malloc_r+0x28>
 8007fcc:	230c      	movs	r3, #12
 8007fce:	603b      	str	r3, [r7, #0]
 8007fd0:	2600      	movs	r6, #0
 8007fd2:	4630      	mov	r0, r6
 8007fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fd8:	4e2e      	ldr	r6, [pc, #184]	; (8008094 <_malloc_r+0xe4>)
 8007fda:	f001 fd15 	bl	8009a08 <__malloc_lock>
 8007fde:	6833      	ldr	r3, [r6, #0]
 8007fe0:	461c      	mov	r4, r3
 8007fe2:	bb34      	cbnz	r4, 8008032 <_malloc_r+0x82>
 8007fe4:	4629      	mov	r1, r5
 8007fe6:	4638      	mov	r0, r7
 8007fe8:	f7ff ffc2 	bl	8007f70 <sbrk_aligned>
 8007fec:	1c43      	adds	r3, r0, #1
 8007fee:	4604      	mov	r4, r0
 8007ff0:	d14d      	bne.n	800808e <_malloc_r+0xde>
 8007ff2:	6834      	ldr	r4, [r6, #0]
 8007ff4:	4626      	mov	r6, r4
 8007ff6:	2e00      	cmp	r6, #0
 8007ff8:	d140      	bne.n	800807c <_malloc_r+0xcc>
 8007ffa:	6823      	ldr	r3, [r4, #0]
 8007ffc:	4631      	mov	r1, r6
 8007ffe:	4638      	mov	r0, r7
 8008000:	eb04 0803 	add.w	r8, r4, r3
 8008004:	f000 fd1c 	bl	8008a40 <_sbrk_r>
 8008008:	4580      	cmp	r8, r0
 800800a:	d13a      	bne.n	8008082 <_malloc_r+0xd2>
 800800c:	6821      	ldr	r1, [r4, #0]
 800800e:	3503      	adds	r5, #3
 8008010:	1a6d      	subs	r5, r5, r1
 8008012:	f025 0503 	bic.w	r5, r5, #3
 8008016:	3508      	adds	r5, #8
 8008018:	2d0c      	cmp	r5, #12
 800801a:	bf38      	it	cc
 800801c:	250c      	movcc	r5, #12
 800801e:	4629      	mov	r1, r5
 8008020:	4638      	mov	r0, r7
 8008022:	f7ff ffa5 	bl	8007f70 <sbrk_aligned>
 8008026:	3001      	adds	r0, #1
 8008028:	d02b      	beq.n	8008082 <_malloc_r+0xd2>
 800802a:	6823      	ldr	r3, [r4, #0]
 800802c:	442b      	add	r3, r5
 800802e:	6023      	str	r3, [r4, #0]
 8008030:	e00e      	b.n	8008050 <_malloc_r+0xa0>
 8008032:	6822      	ldr	r2, [r4, #0]
 8008034:	1b52      	subs	r2, r2, r5
 8008036:	d41e      	bmi.n	8008076 <_malloc_r+0xc6>
 8008038:	2a0b      	cmp	r2, #11
 800803a:	d916      	bls.n	800806a <_malloc_r+0xba>
 800803c:	1961      	adds	r1, r4, r5
 800803e:	42a3      	cmp	r3, r4
 8008040:	6025      	str	r5, [r4, #0]
 8008042:	bf18      	it	ne
 8008044:	6059      	strne	r1, [r3, #4]
 8008046:	6863      	ldr	r3, [r4, #4]
 8008048:	bf08      	it	eq
 800804a:	6031      	streq	r1, [r6, #0]
 800804c:	5162      	str	r2, [r4, r5]
 800804e:	604b      	str	r3, [r1, #4]
 8008050:	4638      	mov	r0, r7
 8008052:	f104 060b 	add.w	r6, r4, #11
 8008056:	f001 fcdd 	bl	8009a14 <__malloc_unlock>
 800805a:	f026 0607 	bic.w	r6, r6, #7
 800805e:	1d23      	adds	r3, r4, #4
 8008060:	1af2      	subs	r2, r6, r3
 8008062:	d0b6      	beq.n	8007fd2 <_malloc_r+0x22>
 8008064:	1b9b      	subs	r3, r3, r6
 8008066:	50a3      	str	r3, [r4, r2]
 8008068:	e7b3      	b.n	8007fd2 <_malloc_r+0x22>
 800806a:	6862      	ldr	r2, [r4, #4]
 800806c:	42a3      	cmp	r3, r4
 800806e:	bf0c      	ite	eq
 8008070:	6032      	streq	r2, [r6, #0]
 8008072:	605a      	strne	r2, [r3, #4]
 8008074:	e7ec      	b.n	8008050 <_malloc_r+0xa0>
 8008076:	4623      	mov	r3, r4
 8008078:	6864      	ldr	r4, [r4, #4]
 800807a:	e7b2      	b.n	8007fe2 <_malloc_r+0x32>
 800807c:	4634      	mov	r4, r6
 800807e:	6876      	ldr	r6, [r6, #4]
 8008080:	e7b9      	b.n	8007ff6 <_malloc_r+0x46>
 8008082:	230c      	movs	r3, #12
 8008084:	603b      	str	r3, [r7, #0]
 8008086:	4638      	mov	r0, r7
 8008088:	f001 fcc4 	bl	8009a14 <__malloc_unlock>
 800808c:	e7a1      	b.n	8007fd2 <_malloc_r+0x22>
 800808e:	6025      	str	r5, [r4, #0]
 8008090:	e7de      	b.n	8008050 <_malloc_r+0xa0>
 8008092:	bf00      	nop
 8008094:	20004540 	.word	0x20004540

08008098 <__cvt>:
 8008098:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800809c:	ec55 4b10 	vmov	r4, r5, d0
 80080a0:	2d00      	cmp	r5, #0
 80080a2:	460e      	mov	r6, r1
 80080a4:	4619      	mov	r1, r3
 80080a6:	462b      	mov	r3, r5
 80080a8:	bfbb      	ittet	lt
 80080aa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80080ae:	461d      	movlt	r5, r3
 80080b0:	2300      	movge	r3, #0
 80080b2:	232d      	movlt	r3, #45	; 0x2d
 80080b4:	700b      	strb	r3, [r1, #0]
 80080b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080b8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80080bc:	4691      	mov	r9, r2
 80080be:	f023 0820 	bic.w	r8, r3, #32
 80080c2:	bfbc      	itt	lt
 80080c4:	4622      	movlt	r2, r4
 80080c6:	4614      	movlt	r4, r2
 80080c8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80080cc:	d005      	beq.n	80080da <__cvt+0x42>
 80080ce:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80080d2:	d100      	bne.n	80080d6 <__cvt+0x3e>
 80080d4:	3601      	adds	r6, #1
 80080d6:	2102      	movs	r1, #2
 80080d8:	e000      	b.n	80080dc <__cvt+0x44>
 80080da:	2103      	movs	r1, #3
 80080dc:	ab03      	add	r3, sp, #12
 80080de:	9301      	str	r3, [sp, #4]
 80080e0:	ab02      	add	r3, sp, #8
 80080e2:	9300      	str	r3, [sp, #0]
 80080e4:	ec45 4b10 	vmov	d0, r4, r5
 80080e8:	4653      	mov	r3, sl
 80080ea:	4632      	mov	r2, r6
 80080ec:	f000 fdac 	bl	8008c48 <_dtoa_r>
 80080f0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80080f4:	4607      	mov	r7, r0
 80080f6:	d102      	bne.n	80080fe <__cvt+0x66>
 80080f8:	f019 0f01 	tst.w	r9, #1
 80080fc:	d022      	beq.n	8008144 <__cvt+0xac>
 80080fe:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008102:	eb07 0906 	add.w	r9, r7, r6
 8008106:	d110      	bne.n	800812a <__cvt+0x92>
 8008108:	783b      	ldrb	r3, [r7, #0]
 800810a:	2b30      	cmp	r3, #48	; 0x30
 800810c:	d10a      	bne.n	8008124 <__cvt+0x8c>
 800810e:	2200      	movs	r2, #0
 8008110:	2300      	movs	r3, #0
 8008112:	4620      	mov	r0, r4
 8008114:	4629      	mov	r1, r5
 8008116:	f7f8 fcf7 	bl	8000b08 <__aeabi_dcmpeq>
 800811a:	b918      	cbnz	r0, 8008124 <__cvt+0x8c>
 800811c:	f1c6 0601 	rsb	r6, r6, #1
 8008120:	f8ca 6000 	str.w	r6, [sl]
 8008124:	f8da 3000 	ldr.w	r3, [sl]
 8008128:	4499      	add	r9, r3
 800812a:	2200      	movs	r2, #0
 800812c:	2300      	movs	r3, #0
 800812e:	4620      	mov	r0, r4
 8008130:	4629      	mov	r1, r5
 8008132:	f7f8 fce9 	bl	8000b08 <__aeabi_dcmpeq>
 8008136:	b108      	cbz	r0, 800813c <__cvt+0xa4>
 8008138:	f8cd 900c 	str.w	r9, [sp, #12]
 800813c:	2230      	movs	r2, #48	; 0x30
 800813e:	9b03      	ldr	r3, [sp, #12]
 8008140:	454b      	cmp	r3, r9
 8008142:	d307      	bcc.n	8008154 <__cvt+0xbc>
 8008144:	9b03      	ldr	r3, [sp, #12]
 8008146:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008148:	1bdb      	subs	r3, r3, r7
 800814a:	4638      	mov	r0, r7
 800814c:	6013      	str	r3, [r2, #0]
 800814e:	b004      	add	sp, #16
 8008150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008154:	1c59      	adds	r1, r3, #1
 8008156:	9103      	str	r1, [sp, #12]
 8008158:	701a      	strb	r2, [r3, #0]
 800815a:	e7f0      	b.n	800813e <__cvt+0xa6>

0800815c <__exponent>:
 800815c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800815e:	4603      	mov	r3, r0
 8008160:	2900      	cmp	r1, #0
 8008162:	bfb8      	it	lt
 8008164:	4249      	neglt	r1, r1
 8008166:	f803 2b02 	strb.w	r2, [r3], #2
 800816a:	bfb4      	ite	lt
 800816c:	222d      	movlt	r2, #45	; 0x2d
 800816e:	222b      	movge	r2, #43	; 0x2b
 8008170:	2909      	cmp	r1, #9
 8008172:	7042      	strb	r2, [r0, #1]
 8008174:	dd2a      	ble.n	80081cc <__exponent+0x70>
 8008176:	f10d 0407 	add.w	r4, sp, #7
 800817a:	46a4      	mov	ip, r4
 800817c:	270a      	movs	r7, #10
 800817e:	46a6      	mov	lr, r4
 8008180:	460a      	mov	r2, r1
 8008182:	fb91 f6f7 	sdiv	r6, r1, r7
 8008186:	fb07 1516 	mls	r5, r7, r6, r1
 800818a:	3530      	adds	r5, #48	; 0x30
 800818c:	2a63      	cmp	r2, #99	; 0x63
 800818e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008192:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008196:	4631      	mov	r1, r6
 8008198:	dcf1      	bgt.n	800817e <__exponent+0x22>
 800819a:	3130      	adds	r1, #48	; 0x30
 800819c:	f1ae 0502 	sub.w	r5, lr, #2
 80081a0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80081a4:	1c44      	adds	r4, r0, #1
 80081a6:	4629      	mov	r1, r5
 80081a8:	4561      	cmp	r1, ip
 80081aa:	d30a      	bcc.n	80081c2 <__exponent+0x66>
 80081ac:	f10d 0209 	add.w	r2, sp, #9
 80081b0:	eba2 020e 	sub.w	r2, r2, lr
 80081b4:	4565      	cmp	r5, ip
 80081b6:	bf88      	it	hi
 80081b8:	2200      	movhi	r2, #0
 80081ba:	4413      	add	r3, r2
 80081bc:	1a18      	subs	r0, r3, r0
 80081be:	b003      	add	sp, #12
 80081c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081c6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80081ca:	e7ed      	b.n	80081a8 <__exponent+0x4c>
 80081cc:	2330      	movs	r3, #48	; 0x30
 80081ce:	3130      	adds	r1, #48	; 0x30
 80081d0:	7083      	strb	r3, [r0, #2]
 80081d2:	70c1      	strb	r1, [r0, #3]
 80081d4:	1d03      	adds	r3, r0, #4
 80081d6:	e7f1      	b.n	80081bc <__exponent+0x60>

080081d8 <_printf_float>:
 80081d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081dc:	ed2d 8b02 	vpush	{d8}
 80081e0:	b08d      	sub	sp, #52	; 0x34
 80081e2:	460c      	mov	r4, r1
 80081e4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80081e8:	4616      	mov	r6, r2
 80081ea:	461f      	mov	r7, r3
 80081ec:	4605      	mov	r5, r0
 80081ee:	f001 fbdb 	bl	80099a8 <_localeconv_r>
 80081f2:	f8d0 a000 	ldr.w	sl, [r0]
 80081f6:	4650      	mov	r0, sl
 80081f8:	f7f8 f80a 	bl	8000210 <strlen>
 80081fc:	2300      	movs	r3, #0
 80081fe:	930a      	str	r3, [sp, #40]	; 0x28
 8008200:	6823      	ldr	r3, [r4, #0]
 8008202:	9305      	str	r3, [sp, #20]
 8008204:	f8d8 3000 	ldr.w	r3, [r8]
 8008208:	f894 b018 	ldrb.w	fp, [r4, #24]
 800820c:	3307      	adds	r3, #7
 800820e:	f023 0307 	bic.w	r3, r3, #7
 8008212:	f103 0208 	add.w	r2, r3, #8
 8008216:	f8c8 2000 	str.w	r2, [r8]
 800821a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800821e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008222:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008226:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800822a:	9307      	str	r3, [sp, #28]
 800822c:	f8cd 8018 	str.w	r8, [sp, #24]
 8008230:	ee08 0a10 	vmov	s16, r0
 8008234:	4b9f      	ldr	r3, [pc, #636]	; (80084b4 <_printf_float+0x2dc>)
 8008236:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800823a:	f04f 32ff 	mov.w	r2, #4294967295
 800823e:	f7f8 fc95 	bl	8000b6c <__aeabi_dcmpun>
 8008242:	bb88      	cbnz	r0, 80082a8 <_printf_float+0xd0>
 8008244:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008248:	4b9a      	ldr	r3, [pc, #616]	; (80084b4 <_printf_float+0x2dc>)
 800824a:	f04f 32ff 	mov.w	r2, #4294967295
 800824e:	f7f8 fc6f 	bl	8000b30 <__aeabi_dcmple>
 8008252:	bb48      	cbnz	r0, 80082a8 <_printf_float+0xd0>
 8008254:	2200      	movs	r2, #0
 8008256:	2300      	movs	r3, #0
 8008258:	4640      	mov	r0, r8
 800825a:	4649      	mov	r1, r9
 800825c:	f7f8 fc5e 	bl	8000b1c <__aeabi_dcmplt>
 8008260:	b110      	cbz	r0, 8008268 <_printf_float+0x90>
 8008262:	232d      	movs	r3, #45	; 0x2d
 8008264:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008268:	4b93      	ldr	r3, [pc, #588]	; (80084b8 <_printf_float+0x2e0>)
 800826a:	4894      	ldr	r0, [pc, #592]	; (80084bc <_printf_float+0x2e4>)
 800826c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008270:	bf94      	ite	ls
 8008272:	4698      	movls	r8, r3
 8008274:	4680      	movhi	r8, r0
 8008276:	2303      	movs	r3, #3
 8008278:	6123      	str	r3, [r4, #16]
 800827a:	9b05      	ldr	r3, [sp, #20]
 800827c:	f023 0204 	bic.w	r2, r3, #4
 8008280:	6022      	str	r2, [r4, #0]
 8008282:	f04f 0900 	mov.w	r9, #0
 8008286:	9700      	str	r7, [sp, #0]
 8008288:	4633      	mov	r3, r6
 800828a:	aa0b      	add	r2, sp, #44	; 0x2c
 800828c:	4621      	mov	r1, r4
 800828e:	4628      	mov	r0, r5
 8008290:	f000 f9d8 	bl	8008644 <_printf_common>
 8008294:	3001      	adds	r0, #1
 8008296:	f040 8090 	bne.w	80083ba <_printf_float+0x1e2>
 800829a:	f04f 30ff 	mov.w	r0, #4294967295
 800829e:	b00d      	add	sp, #52	; 0x34
 80082a0:	ecbd 8b02 	vpop	{d8}
 80082a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082a8:	4642      	mov	r2, r8
 80082aa:	464b      	mov	r3, r9
 80082ac:	4640      	mov	r0, r8
 80082ae:	4649      	mov	r1, r9
 80082b0:	f7f8 fc5c 	bl	8000b6c <__aeabi_dcmpun>
 80082b4:	b140      	cbz	r0, 80082c8 <_printf_float+0xf0>
 80082b6:	464b      	mov	r3, r9
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	bfbc      	itt	lt
 80082bc:	232d      	movlt	r3, #45	; 0x2d
 80082be:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80082c2:	487f      	ldr	r0, [pc, #508]	; (80084c0 <_printf_float+0x2e8>)
 80082c4:	4b7f      	ldr	r3, [pc, #508]	; (80084c4 <_printf_float+0x2ec>)
 80082c6:	e7d1      	b.n	800826c <_printf_float+0x94>
 80082c8:	6863      	ldr	r3, [r4, #4]
 80082ca:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80082ce:	9206      	str	r2, [sp, #24]
 80082d0:	1c5a      	adds	r2, r3, #1
 80082d2:	d13f      	bne.n	8008354 <_printf_float+0x17c>
 80082d4:	2306      	movs	r3, #6
 80082d6:	6063      	str	r3, [r4, #4]
 80082d8:	9b05      	ldr	r3, [sp, #20]
 80082da:	6861      	ldr	r1, [r4, #4]
 80082dc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80082e0:	2300      	movs	r3, #0
 80082e2:	9303      	str	r3, [sp, #12]
 80082e4:	ab0a      	add	r3, sp, #40	; 0x28
 80082e6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80082ea:	ab09      	add	r3, sp, #36	; 0x24
 80082ec:	ec49 8b10 	vmov	d0, r8, r9
 80082f0:	9300      	str	r3, [sp, #0]
 80082f2:	6022      	str	r2, [r4, #0]
 80082f4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80082f8:	4628      	mov	r0, r5
 80082fa:	f7ff fecd 	bl	8008098 <__cvt>
 80082fe:	9b06      	ldr	r3, [sp, #24]
 8008300:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008302:	2b47      	cmp	r3, #71	; 0x47
 8008304:	4680      	mov	r8, r0
 8008306:	d108      	bne.n	800831a <_printf_float+0x142>
 8008308:	1cc8      	adds	r0, r1, #3
 800830a:	db02      	blt.n	8008312 <_printf_float+0x13a>
 800830c:	6863      	ldr	r3, [r4, #4]
 800830e:	4299      	cmp	r1, r3
 8008310:	dd41      	ble.n	8008396 <_printf_float+0x1be>
 8008312:	f1ab 0b02 	sub.w	fp, fp, #2
 8008316:	fa5f fb8b 	uxtb.w	fp, fp
 800831a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800831e:	d820      	bhi.n	8008362 <_printf_float+0x18a>
 8008320:	3901      	subs	r1, #1
 8008322:	465a      	mov	r2, fp
 8008324:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008328:	9109      	str	r1, [sp, #36]	; 0x24
 800832a:	f7ff ff17 	bl	800815c <__exponent>
 800832e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008330:	1813      	adds	r3, r2, r0
 8008332:	2a01      	cmp	r2, #1
 8008334:	4681      	mov	r9, r0
 8008336:	6123      	str	r3, [r4, #16]
 8008338:	dc02      	bgt.n	8008340 <_printf_float+0x168>
 800833a:	6822      	ldr	r2, [r4, #0]
 800833c:	07d2      	lsls	r2, r2, #31
 800833e:	d501      	bpl.n	8008344 <_printf_float+0x16c>
 8008340:	3301      	adds	r3, #1
 8008342:	6123      	str	r3, [r4, #16]
 8008344:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008348:	2b00      	cmp	r3, #0
 800834a:	d09c      	beq.n	8008286 <_printf_float+0xae>
 800834c:	232d      	movs	r3, #45	; 0x2d
 800834e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008352:	e798      	b.n	8008286 <_printf_float+0xae>
 8008354:	9a06      	ldr	r2, [sp, #24]
 8008356:	2a47      	cmp	r2, #71	; 0x47
 8008358:	d1be      	bne.n	80082d8 <_printf_float+0x100>
 800835a:	2b00      	cmp	r3, #0
 800835c:	d1bc      	bne.n	80082d8 <_printf_float+0x100>
 800835e:	2301      	movs	r3, #1
 8008360:	e7b9      	b.n	80082d6 <_printf_float+0xfe>
 8008362:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008366:	d118      	bne.n	800839a <_printf_float+0x1c2>
 8008368:	2900      	cmp	r1, #0
 800836a:	6863      	ldr	r3, [r4, #4]
 800836c:	dd0b      	ble.n	8008386 <_printf_float+0x1ae>
 800836e:	6121      	str	r1, [r4, #16]
 8008370:	b913      	cbnz	r3, 8008378 <_printf_float+0x1a0>
 8008372:	6822      	ldr	r2, [r4, #0]
 8008374:	07d0      	lsls	r0, r2, #31
 8008376:	d502      	bpl.n	800837e <_printf_float+0x1a6>
 8008378:	3301      	adds	r3, #1
 800837a:	440b      	add	r3, r1
 800837c:	6123      	str	r3, [r4, #16]
 800837e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008380:	f04f 0900 	mov.w	r9, #0
 8008384:	e7de      	b.n	8008344 <_printf_float+0x16c>
 8008386:	b913      	cbnz	r3, 800838e <_printf_float+0x1b6>
 8008388:	6822      	ldr	r2, [r4, #0]
 800838a:	07d2      	lsls	r2, r2, #31
 800838c:	d501      	bpl.n	8008392 <_printf_float+0x1ba>
 800838e:	3302      	adds	r3, #2
 8008390:	e7f4      	b.n	800837c <_printf_float+0x1a4>
 8008392:	2301      	movs	r3, #1
 8008394:	e7f2      	b.n	800837c <_printf_float+0x1a4>
 8008396:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800839a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800839c:	4299      	cmp	r1, r3
 800839e:	db05      	blt.n	80083ac <_printf_float+0x1d4>
 80083a0:	6823      	ldr	r3, [r4, #0]
 80083a2:	6121      	str	r1, [r4, #16]
 80083a4:	07d8      	lsls	r0, r3, #31
 80083a6:	d5ea      	bpl.n	800837e <_printf_float+0x1a6>
 80083a8:	1c4b      	adds	r3, r1, #1
 80083aa:	e7e7      	b.n	800837c <_printf_float+0x1a4>
 80083ac:	2900      	cmp	r1, #0
 80083ae:	bfd4      	ite	le
 80083b0:	f1c1 0202 	rsble	r2, r1, #2
 80083b4:	2201      	movgt	r2, #1
 80083b6:	4413      	add	r3, r2
 80083b8:	e7e0      	b.n	800837c <_printf_float+0x1a4>
 80083ba:	6823      	ldr	r3, [r4, #0]
 80083bc:	055a      	lsls	r2, r3, #21
 80083be:	d407      	bmi.n	80083d0 <_printf_float+0x1f8>
 80083c0:	6923      	ldr	r3, [r4, #16]
 80083c2:	4642      	mov	r2, r8
 80083c4:	4631      	mov	r1, r6
 80083c6:	4628      	mov	r0, r5
 80083c8:	47b8      	blx	r7
 80083ca:	3001      	adds	r0, #1
 80083cc:	d12c      	bne.n	8008428 <_printf_float+0x250>
 80083ce:	e764      	b.n	800829a <_printf_float+0xc2>
 80083d0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80083d4:	f240 80e0 	bls.w	8008598 <_printf_float+0x3c0>
 80083d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80083dc:	2200      	movs	r2, #0
 80083de:	2300      	movs	r3, #0
 80083e0:	f7f8 fb92 	bl	8000b08 <__aeabi_dcmpeq>
 80083e4:	2800      	cmp	r0, #0
 80083e6:	d034      	beq.n	8008452 <_printf_float+0x27a>
 80083e8:	4a37      	ldr	r2, [pc, #220]	; (80084c8 <_printf_float+0x2f0>)
 80083ea:	2301      	movs	r3, #1
 80083ec:	4631      	mov	r1, r6
 80083ee:	4628      	mov	r0, r5
 80083f0:	47b8      	blx	r7
 80083f2:	3001      	adds	r0, #1
 80083f4:	f43f af51 	beq.w	800829a <_printf_float+0xc2>
 80083f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80083fc:	429a      	cmp	r2, r3
 80083fe:	db02      	blt.n	8008406 <_printf_float+0x22e>
 8008400:	6823      	ldr	r3, [r4, #0]
 8008402:	07d8      	lsls	r0, r3, #31
 8008404:	d510      	bpl.n	8008428 <_printf_float+0x250>
 8008406:	ee18 3a10 	vmov	r3, s16
 800840a:	4652      	mov	r2, sl
 800840c:	4631      	mov	r1, r6
 800840e:	4628      	mov	r0, r5
 8008410:	47b8      	blx	r7
 8008412:	3001      	adds	r0, #1
 8008414:	f43f af41 	beq.w	800829a <_printf_float+0xc2>
 8008418:	f04f 0800 	mov.w	r8, #0
 800841c:	f104 091a 	add.w	r9, r4, #26
 8008420:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008422:	3b01      	subs	r3, #1
 8008424:	4543      	cmp	r3, r8
 8008426:	dc09      	bgt.n	800843c <_printf_float+0x264>
 8008428:	6823      	ldr	r3, [r4, #0]
 800842a:	079b      	lsls	r3, r3, #30
 800842c:	f100 8105 	bmi.w	800863a <_printf_float+0x462>
 8008430:	68e0      	ldr	r0, [r4, #12]
 8008432:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008434:	4298      	cmp	r0, r3
 8008436:	bfb8      	it	lt
 8008438:	4618      	movlt	r0, r3
 800843a:	e730      	b.n	800829e <_printf_float+0xc6>
 800843c:	2301      	movs	r3, #1
 800843e:	464a      	mov	r2, r9
 8008440:	4631      	mov	r1, r6
 8008442:	4628      	mov	r0, r5
 8008444:	47b8      	blx	r7
 8008446:	3001      	adds	r0, #1
 8008448:	f43f af27 	beq.w	800829a <_printf_float+0xc2>
 800844c:	f108 0801 	add.w	r8, r8, #1
 8008450:	e7e6      	b.n	8008420 <_printf_float+0x248>
 8008452:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008454:	2b00      	cmp	r3, #0
 8008456:	dc39      	bgt.n	80084cc <_printf_float+0x2f4>
 8008458:	4a1b      	ldr	r2, [pc, #108]	; (80084c8 <_printf_float+0x2f0>)
 800845a:	2301      	movs	r3, #1
 800845c:	4631      	mov	r1, r6
 800845e:	4628      	mov	r0, r5
 8008460:	47b8      	blx	r7
 8008462:	3001      	adds	r0, #1
 8008464:	f43f af19 	beq.w	800829a <_printf_float+0xc2>
 8008468:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800846c:	4313      	orrs	r3, r2
 800846e:	d102      	bne.n	8008476 <_printf_float+0x29e>
 8008470:	6823      	ldr	r3, [r4, #0]
 8008472:	07d9      	lsls	r1, r3, #31
 8008474:	d5d8      	bpl.n	8008428 <_printf_float+0x250>
 8008476:	ee18 3a10 	vmov	r3, s16
 800847a:	4652      	mov	r2, sl
 800847c:	4631      	mov	r1, r6
 800847e:	4628      	mov	r0, r5
 8008480:	47b8      	blx	r7
 8008482:	3001      	adds	r0, #1
 8008484:	f43f af09 	beq.w	800829a <_printf_float+0xc2>
 8008488:	f04f 0900 	mov.w	r9, #0
 800848c:	f104 0a1a 	add.w	sl, r4, #26
 8008490:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008492:	425b      	negs	r3, r3
 8008494:	454b      	cmp	r3, r9
 8008496:	dc01      	bgt.n	800849c <_printf_float+0x2c4>
 8008498:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800849a:	e792      	b.n	80083c2 <_printf_float+0x1ea>
 800849c:	2301      	movs	r3, #1
 800849e:	4652      	mov	r2, sl
 80084a0:	4631      	mov	r1, r6
 80084a2:	4628      	mov	r0, r5
 80084a4:	47b8      	blx	r7
 80084a6:	3001      	adds	r0, #1
 80084a8:	f43f aef7 	beq.w	800829a <_printf_float+0xc2>
 80084ac:	f109 0901 	add.w	r9, r9, #1
 80084b0:	e7ee      	b.n	8008490 <_printf_float+0x2b8>
 80084b2:	bf00      	nop
 80084b4:	7fefffff 	.word	0x7fefffff
 80084b8:	0800a944 	.word	0x0800a944
 80084bc:	0800a948 	.word	0x0800a948
 80084c0:	0800a950 	.word	0x0800a950
 80084c4:	0800a94c 	.word	0x0800a94c
 80084c8:	0800a954 	.word	0x0800a954
 80084cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084d0:	429a      	cmp	r2, r3
 80084d2:	bfa8      	it	ge
 80084d4:	461a      	movge	r2, r3
 80084d6:	2a00      	cmp	r2, #0
 80084d8:	4691      	mov	r9, r2
 80084da:	dc37      	bgt.n	800854c <_printf_float+0x374>
 80084dc:	f04f 0b00 	mov.w	fp, #0
 80084e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80084e4:	f104 021a 	add.w	r2, r4, #26
 80084e8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084ea:	9305      	str	r3, [sp, #20]
 80084ec:	eba3 0309 	sub.w	r3, r3, r9
 80084f0:	455b      	cmp	r3, fp
 80084f2:	dc33      	bgt.n	800855c <_printf_float+0x384>
 80084f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80084f8:	429a      	cmp	r2, r3
 80084fa:	db3b      	blt.n	8008574 <_printf_float+0x39c>
 80084fc:	6823      	ldr	r3, [r4, #0]
 80084fe:	07da      	lsls	r2, r3, #31
 8008500:	d438      	bmi.n	8008574 <_printf_float+0x39c>
 8008502:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008504:	9a05      	ldr	r2, [sp, #20]
 8008506:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008508:	1a9a      	subs	r2, r3, r2
 800850a:	eba3 0901 	sub.w	r9, r3, r1
 800850e:	4591      	cmp	r9, r2
 8008510:	bfa8      	it	ge
 8008512:	4691      	movge	r9, r2
 8008514:	f1b9 0f00 	cmp.w	r9, #0
 8008518:	dc35      	bgt.n	8008586 <_printf_float+0x3ae>
 800851a:	f04f 0800 	mov.w	r8, #0
 800851e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008522:	f104 0a1a 	add.w	sl, r4, #26
 8008526:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800852a:	1a9b      	subs	r3, r3, r2
 800852c:	eba3 0309 	sub.w	r3, r3, r9
 8008530:	4543      	cmp	r3, r8
 8008532:	f77f af79 	ble.w	8008428 <_printf_float+0x250>
 8008536:	2301      	movs	r3, #1
 8008538:	4652      	mov	r2, sl
 800853a:	4631      	mov	r1, r6
 800853c:	4628      	mov	r0, r5
 800853e:	47b8      	blx	r7
 8008540:	3001      	adds	r0, #1
 8008542:	f43f aeaa 	beq.w	800829a <_printf_float+0xc2>
 8008546:	f108 0801 	add.w	r8, r8, #1
 800854a:	e7ec      	b.n	8008526 <_printf_float+0x34e>
 800854c:	4613      	mov	r3, r2
 800854e:	4631      	mov	r1, r6
 8008550:	4642      	mov	r2, r8
 8008552:	4628      	mov	r0, r5
 8008554:	47b8      	blx	r7
 8008556:	3001      	adds	r0, #1
 8008558:	d1c0      	bne.n	80084dc <_printf_float+0x304>
 800855a:	e69e      	b.n	800829a <_printf_float+0xc2>
 800855c:	2301      	movs	r3, #1
 800855e:	4631      	mov	r1, r6
 8008560:	4628      	mov	r0, r5
 8008562:	9205      	str	r2, [sp, #20]
 8008564:	47b8      	blx	r7
 8008566:	3001      	adds	r0, #1
 8008568:	f43f ae97 	beq.w	800829a <_printf_float+0xc2>
 800856c:	9a05      	ldr	r2, [sp, #20]
 800856e:	f10b 0b01 	add.w	fp, fp, #1
 8008572:	e7b9      	b.n	80084e8 <_printf_float+0x310>
 8008574:	ee18 3a10 	vmov	r3, s16
 8008578:	4652      	mov	r2, sl
 800857a:	4631      	mov	r1, r6
 800857c:	4628      	mov	r0, r5
 800857e:	47b8      	blx	r7
 8008580:	3001      	adds	r0, #1
 8008582:	d1be      	bne.n	8008502 <_printf_float+0x32a>
 8008584:	e689      	b.n	800829a <_printf_float+0xc2>
 8008586:	9a05      	ldr	r2, [sp, #20]
 8008588:	464b      	mov	r3, r9
 800858a:	4442      	add	r2, r8
 800858c:	4631      	mov	r1, r6
 800858e:	4628      	mov	r0, r5
 8008590:	47b8      	blx	r7
 8008592:	3001      	adds	r0, #1
 8008594:	d1c1      	bne.n	800851a <_printf_float+0x342>
 8008596:	e680      	b.n	800829a <_printf_float+0xc2>
 8008598:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800859a:	2a01      	cmp	r2, #1
 800859c:	dc01      	bgt.n	80085a2 <_printf_float+0x3ca>
 800859e:	07db      	lsls	r3, r3, #31
 80085a0:	d538      	bpl.n	8008614 <_printf_float+0x43c>
 80085a2:	2301      	movs	r3, #1
 80085a4:	4642      	mov	r2, r8
 80085a6:	4631      	mov	r1, r6
 80085a8:	4628      	mov	r0, r5
 80085aa:	47b8      	blx	r7
 80085ac:	3001      	adds	r0, #1
 80085ae:	f43f ae74 	beq.w	800829a <_printf_float+0xc2>
 80085b2:	ee18 3a10 	vmov	r3, s16
 80085b6:	4652      	mov	r2, sl
 80085b8:	4631      	mov	r1, r6
 80085ba:	4628      	mov	r0, r5
 80085bc:	47b8      	blx	r7
 80085be:	3001      	adds	r0, #1
 80085c0:	f43f ae6b 	beq.w	800829a <_printf_float+0xc2>
 80085c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80085c8:	2200      	movs	r2, #0
 80085ca:	2300      	movs	r3, #0
 80085cc:	f7f8 fa9c 	bl	8000b08 <__aeabi_dcmpeq>
 80085d0:	b9d8      	cbnz	r0, 800860a <_printf_float+0x432>
 80085d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085d4:	f108 0201 	add.w	r2, r8, #1
 80085d8:	3b01      	subs	r3, #1
 80085da:	4631      	mov	r1, r6
 80085dc:	4628      	mov	r0, r5
 80085de:	47b8      	blx	r7
 80085e0:	3001      	adds	r0, #1
 80085e2:	d10e      	bne.n	8008602 <_printf_float+0x42a>
 80085e4:	e659      	b.n	800829a <_printf_float+0xc2>
 80085e6:	2301      	movs	r3, #1
 80085e8:	4652      	mov	r2, sl
 80085ea:	4631      	mov	r1, r6
 80085ec:	4628      	mov	r0, r5
 80085ee:	47b8      	blx	r7
 80085f0:	3001      	adds	r0, #1
 80085f2:	f43f ae52 	beq.w	800829a <_printf_float+0xc2>
 80085f6:	f108 0801 	add.w	r8, r8, #1
 80085fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085fc:	3b01      	subs	r3, #1
 80085fe:	4543      	cmp	r3, r8
 8008600:	dcf1      	bgt.n	80085e6 <_printf_float+0x40e>
 8008602:	464b      	mov	r3, r9
 8008604:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008608:	e6dc      	b.n	80083c4 <_printf_float+0x1ec>
 800860a:	f04f 0800 	mov.w	r8, #0
 800860e:	f104 0a1a 	add.w	sl, r4, #26
 8008612:	e7f2      	b.n	80085fa <_printf_float+0x422>
 8008614:	2301      	movs	r3, #1
 8008616:	4642      	mov	r2, r8
 8008618:	e7df      	b.n	80085da <_printf_float+0x402>
 800861a:	2301      	movs	r3, #1
 800861c:	464a      	mov	r2, r9
 800861e:	4631      	mov	r1, r6
 8008620:	4628      	mov	r0, r5
 8008622:	47b8      	blx	r7
 8008624:	3001      	adds	r0, #1
 8008626:	f43f ae38 	beq.w	800829a <_printf_float+0xc2>
 800862a:	f108 0801 	add.w	r8, r8, #1
 800862e:	68e3      	ldr	r3, [r4, #12]
 8008630:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008632:	1a5b      	subs	r3, r3, r1
 8008634:	4543      	cmp	r3, r8
 8008636:	dcf0      	bgt.n	800861a <_printf_float+0x442>
 8008638:	e6fa      	b.n	8008430 <_printf_float+0x258>
 800863a:	f04f 0800 	mov.w	r8, #0
 800863e:	f104 0919 	add.w	r9, r4, #25
 8008642:	e7f4      	b.n	800862e <_printf_float+0x456>

08008644 <_printf_common>:
 8008644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008648:	4616      	mov	r6, r2
 800864a:	4699      	mov	r9, r3
 800864c:	688a      	ldr	r2, [r1, #8]
 800864e:	690b      	ldr	r3, [r1, #16]
 8008650:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008654:	4293      	cmp	r3, r2
 8008656:	bfb8      	it	lt
 8008658:	4613      	movlt	r3, r2
 800865a:	6033      	str	r3, [r6, #0]
 800865c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008660:	4607      	mov	r7, r0
 8008662:	460c      	mov	r4, r1
 8008664:	b10a      	cbz	r2, 800866a <_printf_common+0x26>
 8008666:	3301      	adds	r3, #1
 8008668:	6033      	str	r3, [r6, #0]
 800866a:	6823      	ldr	r3, [r4, #0]
 800866c:	0699      	lsls	r1, r3, #26
 800866e:	bf42      	ittt	mi
 8008670:	6833      	ldrmi	r3, [r6, #0]
 8008672:	3302      	addmi	r3, #2
 8008674:	6033      	strmi	r3, [r6, #0]
 8008676:	6825      	ldr	r5, [r4, #0]
 8008678:	f015 0506 	ands.w	r5, r5, #6
 800867c:	d106      	bne.n	800868c <_printf_common+0x48>
 800867e:	f104 0a19 	add.w	sl, r4, #25
 8008682:	68e3      	ldr	r3, [r4, #12]
 8008684:	6832      	ldr	r2, [r6, #0]
 8008686:	1a9b      	subs	r3, r3, r2
 8008688:	42ab      	cmp	r3, r5
 800868a:	dc26      	bgt.n	80086da <_printf_common+0x96>
 800868c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008690:	1e13      	subs	r3, r2, #0
 8008692:	6822      	ldr	r2, [r4, #0]
 8008694:	bf18      	it	ne
 8008696:	2301      	movne	r3, #1
 8008698:	0692      	lsls	r2, r2, #26
 800869a:	d42b      	bmi.n	80086f4 <_printf_common+0xb0>
 800869c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80086a0:	4649      	mov	r1, r9
 80086a2:	4638      	mov	r0, r7
 80086a4:	47c0      	blx	r8
 80086a6:	3001      	adds	r0, #1
 80086a8:	d01e      	beq.n	80086e8 <_printf_common+0xa4>
 80086aa:	6823      	ldr	r3, [r4, #0]
 80086ac:	68e5      	ldr	r5, [r4, #12]
 80086ae:	6832      	ldr	r2, [r6, #0]
 80086b0:	f003 0306 	and.w	r3, r3, #6
 80086b4:	2b04      	cmp	r3, #4
 80086b6:	bf08      	it	eq
 80086b8:	1aad      	subeq	r5, r5, r2
 80086ba:	68a3      	ldr	r3, [r4, #8]
 80086bc:	6922      	ldr	r2, [r4, #16]
 80086be:	bf0c      	ite	eq
 80086c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80086c4:	2500      	movne	r5, #0
 80086c6:	4293      	cmp	r3, r2
 80086c8:	bfc4      	itt	gt
 80086ca:	1a9b      	subgt	r3, r3, r2
 80086cc:	18ed      	addgt	r5, r5, r3
 80086ce:	2600      	movs	r6, #0
 80086d0:	341a      	adds	r4, #26
 80086d2:	42b5      	cmp	r5, r6
 80086d4:	d11a      	bne.n	800870c <_printf_common+0xc8>
 80086d6:	2000      	movs	r0, #0
 80086d8:	e008      	b.n	80086ec <_printf_common+0xa8>
 80086da:	2301      	movs	r3, #1
 80086dc:	4652      	mov	r2, sl
 80086de:	4649      	mov	r1, r9
 80086e0:	4638      	mov	r0, r7
 80086e2:	47c0      	blx	r8
 80086e4:	3001      	adds	r0, #1
 80086e6:	d103      	bne.n	80086f0 <_printf_common+0xac>
 80086e8:	f04f 30ff 	mov.w	r0, #4294967295
 80086ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086f0:	3501      	adds	r5, #1
 80086f2:	e7c6      	b.n	8008682 <_printf_common+0x3e>
 80086f4:	18e1      	adds	r1, r4, r3
 80086f6:	1c5a      	adds	r2, r3, #1
 80086f8:	2030      	movs	r0, #48	; 0x30
 80086fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80086fe:	4422      	add	r2, r4
 8008700:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008704:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008708:	3302      	adds	r3, #2
 800870a:	e7c7      	b.n	800869c <_printf_common+0x58>
 800870c:	2301      	movs	r3, #1
 800870e:	4622      	mov	r2, r4
 8008710:	4649      	mov	r1, r9
 8008712:	4638      	mov	r0, r7
 8008714:	47c0      	blx	r8
 8008716:	3001      	adds	r0, #1
 8008718:	d0e6      	beq.n	80086e8 <_printf_common+0xa4>
 800871a:	3601      	adds	r6, #1
 800871c:	e7d9      	b.n	80086d2 <_printf_common+0x8e>
	...

08008720 <_printf_i>:
 8008720:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008724:	7e0f      	ldrb	r7, [r1, #24]
 8008726:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008728:	2f78      	cmp	r7, #120	; 0x78
 800872a:	4691      	mov	r9, r2
 800872c:	4680      	mov	r8, r0
 800872e:	460c      	mov	r4, r1
 8008730:	469a      	mov	sl, r3
 8008732:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008736:	d807      	bhi.n	8008748 <_printf_i+0x28>
 8008738:	2f62      	cmp	r7, #98	; 0x62
 800873a:	d80a      	bhi.n	8008752 <_printf_i+0x32>
 800873c:	2f00      	cmp	r7, #0
 800873e:	f000 80d8 	beq.w	80088f2 <_printf_i+0x1d2>
 8008742:	2f58      	cmp	r7, #88	; 0x58
 8008744:	f000 80a3 	beq.w	800888e <_printf_i+0x16e>
 8008748:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800874c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008750:	e03a      	b.n	80087c8 <_printf_i+0xa8>
 8008752:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008756:	2b15      	cmp	r3, #21
 8008758:	d8f6      	bhi.n	8008748 <_printf_i+0x28>
 800875a:	a101      	add	r1, pc, #4	; (adr r1, 8008760 <_printf_i+0x40>)
 800875c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008760:	080087b9 	.word	0x080087b9
 8008764:	080087cd 	.word	0x080087cd
 8008768:	08008749 	.word	0x08008749
 800876c:	08008749 	.word	0x08008749
 8008770:	08008749 	.word	0x08008749
 8008774:	08008749 	.word	0x08008749
 8008778:	080087cd 	.word	0x080087cd
 800877c:	08008749 	.word	0x08008749
 8008780:	08008749 	.word	0x08008749
 8008784:	08008749 	.word	0x08008749
 8008788:	08008749 	.word	0x08008749
 800878c:	080088d9 	.word	0x080088d9
 8008790:	080087fd 	.word	0x080087fd
 8008794:	080088bb 	.word	0x080088bb
 8008798:	08008749 	.word	0x08008749
 800879c:	08008749 	.word	0x08008749
 80087a0:	080088fb 	.word	0x080088fb
 80087a4:	08008749 	.word	0x08008749
 80087a8:	080087fd 	.word	0x080087fd
 80087ac:	08008749 	.word	0x08008749
 80087b0:	08008749 	.word	0x08008749
 80087b4:	080088c3 	.word	0x080088c3
 80087b8:	682b      	ldr	r3, [r5, #0]
 80087ba:	1d1a      	adds	r2, r3, #4
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	602a      	str	r2, [r5, #0]
 80087c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80087c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80087c8:	2301      	movs	r3, #1
 80087ca:	e0a3      	b.n	8008914 <_printf_i+0x1f4>
 80087cc:	6820      	ldr	r0, [r4, #0]
 80087ce:	6829      	ldr	r1, [r5, #0]
 80087d0:	0606      	lsls	r6, r0, #24
 80087d2:	f101 0304 	add.w	r3, r1, #4
 80087d6:	d50a      	bpl.n	80087ee <_printf_i+0xce>
 80087d8:	680e      	ldr	r6, [r1, #0]
 80087da:	602b      	str	r3, [r5, #0]
 80087dc:	2e00      	cmp	r6, #0
 80087de:	da03      	bge.n	80087e8 <_printf_i+0xc8>
 80087e0:	232d      	movs	r3, #45	; 0x2d
 80087e2:	4276      	negs	r6, r6
 80087e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087e8:	485e      	ldr	r0, [pc, #376]	; (8008964 <_printf_i+0x244>)
 80087ea:	230a      	movs	r3, #10
 80087ec:	e019      	b.n	8008822 <_printf_i+0x102>
 80087ee:	680e      	ldr	r6, [r1, #0]
 80087f0:	602b      	str	r3, [r5, #0]
 80087f2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80087f6:	bf18      	it	ne
 80087f8:	b236      	sxthne	r6, r6
 80087fa:	e7ef      	b.n	80087dc <_printf_i+0xbc>
 80087fc:	682b      	ldr	r3, [r5, #0]
 80087fe:	6820      	ldr	r0, [r4, #0]
 8008800:	1d19      	adds	r1, r3, #4
 8008802:	6029      	str	r1, [r5, #0]
 8008804:	0601      	lsls	r1, r0, #24
 8008806:	d501      	bpl.n	800880c <_printf_i+0xec>
 8008808:	681e      	ldr	r6, [r3, #0]
 800880a:	e002      	b.n	8008812 <_printf_i+0xf2>
 800880c:	0646      	lsls	r6, r0, #25
 800880e:	d5fb      	bpl.n	8008808 <_printf_i+0xe8>
 8008810:	881e      	ldrh	r6, [r3, #0]
 8008812:	4854      	ldr	r0, [pc, #336]	; (8008964 <_printf_i+0x244>)
 8008814:	2f6f      	cmp	r7, #111	; 0x6f
 8008816:	bf0c      	ite	eq
 8008818:	2308      	moveq	r3, #8
 800881a:	230a      	movne	r3, #10
 800881c:	2100      	movs	r1, #0
 800881e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008822:	6865      	ldr	r5, [r4, #4]
 8008824:	60a5      	str	r5, [r4, #8]
 8008826:	2d00      	cmp	r5, #0
 8008828:	bfa2      	ittt	ge
 800882a:	6821      	ldrge	r1, [r4, #0]
 800882c:	f021 0104 	bicge.w	r1, r1, #4
 8008830:	6021      	strge	r1, [r4, #0]
 8008832:	b90e      	cbnz	r6, 8008838 <_printf_i+0x118>
 8008834:	2d00      	cmp	r5, #0
 8008836:	d04d      	beq.n	80088d4 <_printf_i+0x1b4>
 8008838:	4615      	mov	r5, r2
 800883a:	fbb6 f1f3 	udiv	r1, r6, r3
 800883e:	fb03 6711 	mls	r7, r3, r1, r6
 8008842:	5dc7      	ldrb	r7, [r0, r7]
 8008844:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008848:	4637      	mov	r7, r6
 800884a:	42bb      	cmp	r3, r7
 800884c:	460e      	mov	r6, r1
 800884e:	d9f4      	bls.n	800883a <_printf_i+0x11a>
 8008850:	2b08      	cmp	r3, #8
 8008852:	d10b      	bne.n	800886c <_printf_i+0x14c>
 8008854:	6823      	ldr	r3, [r4, #0]
 8008856:	07de      	lsls	r6, r3, #31
 8008858:	d508      	bpl.n	800886c <_printf_i+0x14c>
 800885a:	6923      	ldr	r3, [r4, #16]
 800885c:	6861      	ldr	r1, [r4, #4]
 800885e:	4299      	cmp	r1, r3
 8008860:	bfde      	ittt	le
 8008862:	2330      	movle	r3, #48	; 0x30
 8008864:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008868:	f105 35ff 	addle.w	r5, r5, #4294967295
 800886c:	1b52      	subs	r2, r2, r5
 800886e:	6122      	str	r2, [r4, #16]
 8008870:	f8cd a000 	str.w	sl, [sp]
 8008874:	464b      	mov	r3, r9
 8008876:	aa03      	add	r2, sp, #12
 8008878:	4621      	mov	r1, r4
 800887a:	4640      	mov	r0, r8
 800887c:	f7ff fee2 	bl	8008644 <_printf_common>
 8008880:	3001      	adds	r0, #1
 8008882:	d14c      	bne.n	800891e <_printf_i+0x1fe>
 8008884:	f04f 30ff 	mov.w	r0, #4294967295
 8008888:	b004      	add	sp, #16
 800888a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800888e:	4835      	ldr	r0, [pc, #212]	; (8008964 <_printf_i+0x244>)
 8008890:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008894:	6829      	ldr	r1, [r5, #0]
 8008896:	6823      	ldr	r3, [r4, #0]
 8008898:	f851 6b04 	ldr.w	r6, [r1], #4
 800889c:	6029      	str	r1, [r5, #0]
 800889e:	061d      	lsls	r5, r3, #24
 80088a0:	d514      	bpl.n	80088cc <_printf_i+0x1ac>
 80088a2:	07df      	lsls	r7, r3, #31
 80088a4:	bf44      	itt	mi
 80088a6:	f043 0320 	orrmi.w	r3, r3, #32
 80088aa:	6023      	strmi	r3, [r4, #0]
 80088ac:	b91e      	cbnz	r6, 80088b6 <_printf_i+0x196>
 80088ae:	6823      	ldr	r3, [r4, #0]
 80088b0:	f023 0320 	bic.w	r3, r3, #32
 80088b4:	6023      	str	r3, [r4, #0]
 80088b6:	2310      	movs	r3, #16
 80088b8:	e7b0      	b.n	800881c <_printf_i+0xfc>
 80088ba:	6823      	ldr	r3, [r4, #0]
 80088bc:	f043 0320 	orr.w	r3, r3, #32
 80088c0:	6023      	str	r3, [r4, #0]
 80088c2:	2378      	movs	r3, #120	; 0x78
 80088c4:	4828      	ldr	r0, [pc, #160]	; (8008968 <_printf_i+0x248>)
 80088c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80088ca:	e7e3      	b.n	8008894 <_printf_i+0x174>
 80088cc:	0659      	lsls	r1, r3, #25
 80088ce:	bf48      	it	mi
 80088d0:	b2b6      	uxthmi	r6, r6
 80088d2:	e7e6      	b.n	80088a2 <_printf_i+0x182>
 80088d4:	4615      	mov	r5, r2
 80088d6:	e7bb      	b.n	8008850 <_printf_i+0x130>
 80088d8:	682b      	ldr	r3, [r5, #0]
 80088da:	6826      	ldr	r6, [r4, #0]
 80088dc:	6961      	ldr	r1, [r4, #20]
 80088de:	1d18      	adds	r0, r3, #4
 80088e0:	6028      	str	r0, [r5, #0]
 80088e2:	0635      	lsls	r5, r6, #24
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	d501      	bpl.n	80088ec <_printf_i+0x1cc>
 80088e8:	6019      	str	r1, [r3, #0]
 80088ea:	e002      	b.n	80088f2 <_printf_i+0x1d2>
 80088ec:	0670      	lsls	r0, r6, #25
 80088ee:	d5fb      	bpl.n	80088e8 <_printf_i+0x1c8>
 80088f0:	8019      	strh	r1, [r3, #0]
 80088f2:	2300      	movs	r3, #0
 80088f4:	6123      	str	r3, [r4, #16]
 80088f6:	4615      	mov	r5, r2
 80088f8:	e7ba      	b.n	8008870 <_printf_i+0x150>
 80088fa:	682b      	ldr	r3, [r5, #0]
 80088fc:	1d1a      	adds	r2, r3, #4
 80088fe:	602a      	str	r2, [r5, #0]
 8008900:	681d      	ldr	r5, [r3, #0]
 8008902:	6862      	ldr	r2, [r4, #4]
 8008904:	2100      	movs	r1, #0
 8008906:	4628      	mov	r0, r5
 8008908:	f7f7 fc8a 	bl	8000220 <memchr>
 800890c:	b108      	cbz	r0, 8008912 <_printf_i+0x1f2>
 800890e:	1b40      	subs	r0, r0, r5
 8008910:	6060      	str	r0, [r4, #4]
 8008912:	6863      	ldr	r3, [r4, #4]
 8008914:	6123      	str	r3, [r4, #16]
 8008916:	2300      	movs	r3, #0
 8008918:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800891c:	e7a8      	b.n	8008870 <_printf_i+0x150>
 800891e:	6923      	ldr	r3, [r4, #16]
 8008920:	462a      	mov	r2, r5
 8008922:	4649      	mov	r1, r9
 8008924:	4640      	mov	r0, r8
 8008926:	47d0      	blx	sl
 8008928:	3001      	adds	r0, #1
 800892a:	d0ab      	beq.n	8008884 <_printf_i+0x164>
 800892c:	6823      	ldr	r3, [r4, #0]
 800892e:	079b      	lsls	r3, r3, #30
 8008930:	d413      	bmi.n	800895a <_printf_i+0x23a>
 8008932:	68e0      	ldr	r0, [r4, #12]
 8008934:	9b03      	ldr	r3, [sp, #12]
 8008936:	4298      	cmp	r0, r3
 8008938:	bfb8      	it	lt
 800893a:	4618      	movlt	r0, r3
 800893c:	e7a4      	b.n	8008888 <_printf_i+0x168>
 800893e:	2301      	movs	r3, #1
 8008940:	4632      	mov	r2, r6
 8008942:	4649      	mov	r1, r9
 8008944:	4640      	mov	r0, r8
 8008946:	47d0      	blx	sl
 8008948:	3001      	adds	r0, #1
 800894a:	d09b      	beq.n	8008884 <_printf_i+0x164>
 800894c:	3501      	adds	r5, #1
 800894e:	68e3      	ldr	r3, [r4, #12]
 8008950:	9903      	ldr	r1, [sp, #12]
 8008952:	1a5b      	subs	r3, r3, r1
 8008954:	42ab      	cmp	r3, r5
 8008956:	dcf2      	bgt.n	800893e <_printf_i+0x21e>
 8008958:	e7eb      	b.n	8008932 <_printf_i+0x212>
 800895a:	2500      	movs	r5, #0
 800895c:	f104 0619 	add.w	r6, r4, #25
 8008960:	e7f5      	b.n	800894e <_printf_i+0x22e>
 8008962:	bf00      	nop
 8008964:	0800a956 	.word	0x0800a956
 8008968:	0800a967 	.word	0x0800a967

0800896c <cleanup_glue>:
 800896c:	b538      	push	{r3, r4, r5, lr}
 800896e:	460c      	mov	r4, r1
 8008970:	6809      	ldr	r1, [r1, #0]
 8008972:	4605      	mov	r5, r0
 8008974:	b109      	cbz	r1, 800897a <cleanup_glue+0xe>
 8008976:	f7ff fff9 	bl	800896c <cleanup_glue>
 800897a:	4621      	mov	r1, r4
 800897c:	4628      	mov	r0, r5
 800897e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008982:	f001 bbe7 	b.w	800a154 <_free_r>
	...

08008988 <_reclaim_reent>:
 8008988:	4b2c      	ldr	r3, [pc, #176]	; (8008a3c <_reclaim_reent+0xb4>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4283      	cmp	r3, r0
 800898e:	b570      	push	{r4, r5, r6, lr}
 8008990:	4604      	mov	r4, r0
 8008992:	d051      	beq.n	8008a38 <_reclaim_reent+0xb0>
 8008994:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008996:	b143      	cbz	r3, 80089aa <_reclaim_reent+0x22>
 8008998:	68db      	ldr	r3, [r3, #12]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d14a      	bne.n	8008a34 <_reclaim_reent+0xac>
 800899e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80089a0:	6819      	ldr	r1, [r3, #0]
 80089a2:	b111      	cbz	r1, 80089aa <_reclaim_reent+0x22>
 80089a4:	4620      	mov	r0, r4
 80089a6:	f001 fbd5 	bl	800a154 <_free_r>
 80089aa:	6961      	ldr	r1, [r4, #20]
 80089ac:	b111      	cbz	r1, 80089b4 <_reclaim_reent+0x2c>
 80089ae:	4620      	mov	r0, r4
 80089b0:	f001 fbd0 	bl	800a154 <_free_r>
 80089b4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80089b6:	b111      	cbz	r1, 80089be <_reclaim_reent+0x36>
 80089b8:	4620      	mov	r0, r4
 80089ba:	f001 fbcb 	bl	800a154 <_free_r>
 80089be:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80089c0:	b111      	cbz	r1, 80089c8 <_reclaim_reent+0x40>
 80089c2:	4620      	mov	r0, r4
 80089c4:	f001 fbc6 	bl	800a154 <_free_r>
 80089c8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80089ca:	b111      	cbz	r1, 80089d2 <_reclaim_reent+0x4a>
 80089cc:	4620      	mov	r0, r4
 80089ce:	f001 fbc1 	bl	800a154 <_free_r>
 80089d2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80089d4:	b111      	cbz	r1, 80089dc <_reclaim_reent+0x54>
 80089d6:	4620      	mov	r0, r4
 80089d8:	f001 fbbc 	bl	800a154 <_free_r>
 80089dc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80089de:	b111      	cbz	r1, 80089e6 <_reclaim_reent+0x5e>
 80089e0:	4620      	mov	r0, r4
 80089e2:	f001 fbb7 	bl	800a154 <_free_r>
 80089e6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80089e8:	b111      	cbz	r1, 80089f0 <_reclaim_reent+0x68>
 80089ea:	4620      	mov	r0, r4
 80089ec:	f001 fbb2 	bl	800a154 <_free_r>
 80089f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089f2:	b111      	cbz	r1, 80089fa <_reclaim_reent+0x72>
 80089f4:	4620      	mov	r0, r4
 80089f6:	f001 fbad 	bl	800a154 <_free_r>
 80089fa:	69a3      	ldr	r3, [r4, #24]
 80089fc:	b1e3      	cbz	r3, 8008a38 <_reclaim_reent+0xb0>
 80089fe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008a00:	4620      	mov	r0, r4
 8008a02:	4798      	blx	r3
 8008a04:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008a06:	b1b9      	cbz	r1, 8008a38 <_reclaim_reent+0xb0>
 8008a08:	4620      	mov	r0, r4
 8008a0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008a0e:	f7ff bfad 	b.w	800896c <cleanup_glue>
 8008a12:	5949      	ldr	r1, [r1, r5]
 8008a14:	b941      	cbnz	r1, 8008a28 <_reclaim_reent+0xa0>
 8008a16:	3504      	adds	r5, #4
 8008a18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a1a:	2d80      	cmp	r5, #128	; 0x80
 8008a1c:	68d9      	ldr	r1, [r3, #12]
 8008a1e:	d1f8      	bne.n	8008a12 <_reclaim_reent+0x8a>
 8008a20:	4620      	mov	r0, r4
 8008a22:	f001 fb97 	bl	800a154 <_free_r>
 8008a26:	e7ba      	b.n	800899e <_reclaim_reent+0x16>
 8008a28:	680e      	ldr	r6, [r1, #0]
 8008a2a:	4620      	mov	r0, r4
 8008a2c:	f001 fb92 	bl	800a154 <_free_r>
 8008a30:	4631      	mov	r1, r6
 8008a32:	e7ef      	b.n	8008a14 <_reclaim_reent+0x8c>
 8008a34:	2500      	movs	r5, #0
 8008a36:	e7ef      	b.n	8008a18 <_reclaim_reent+0x90>
 8008a38:	bd70      	pop	{r4, r5, r6, pc}
 8008a3a:	bf00      	nop
 8008a3c:	20000010 	.word	0x20000010

08008a40 <_sbrk_r>:
 8008a40:	b538      	push	{r3, r4, r5, lr}
 8008a42:	4d06      	ldr	r5, [pc, #24]	; (8008a5c <_sbrk_r+0x1c>)
 8008a44:	2300      	movs	r3, #0
 8008a46:	4604      	mov	r4, r0
 8008a48:	4608      	mov	r0, r1
 8008a4a:	602b      	str	r3, [r5, #0]
 8008a4c:	f7f9 fd22 	bl	8002494 <_sbrk>
 8008a50:	1c43      	adds	r3, r0, #1
 8008a52:	d102      	bne.n	8008a5a <_sbrk_r+0x1a>
 8008a54:	682b      	ldr	r3, [r5, #0]
 8008a56:	b103      	cbz	r3, 8008a5a <_sbrk_r+0x1a>
 8008a58:	6023      	str	r3, [r4, #0]
 8008a5a:	bd38      	pop	{r3, r4, r5, pc}
 8008a5c:	20004548 	.word	0x20004548

08008a60 <__sread>:
 8008a60:	b510      	push	{r4, lr}
 8008a62:	460c      	mov	r4, r1
 8008a64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a68:	f001 fd1a 	bl	800a4a0 <_read_r>
 8008a6c:	2800      	cmp	r0, #0
 8008a6e:	bfab      	itete	ge
 8008a70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008a72:	89a3      	ldrhlt	r3, [r4, #12]
 8008a74:	181b      	addge	r3, r3, r0
 8008a76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008a7a:	bfac      	ite	ge
 8008a7c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008a7e:	81a3      	strhlt	r3, [r4, #12]
 8008a80:	bd10      	pop	{r4, pc}

08008a82 <__swrite>:
 8008a82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a86:	461f      	mov	r7, r3
 8008a88:	898b      	ldrh	r3, [r1, #12]
 8008a8a:	05db      	lsls	r3, r3, #23
 8008a8c:	4605      	mov	r5, r0
 8008a8e:	460c      	mov	r4, r1
 8008a90:	4616      	mov	r6, r2
 8008a92:	d505      	bpl.n	8008aa0 <__swrite+0x1e>
 8008a94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a98:	2302      	movs	r3, #2
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	f000 ff88 	bl	80099b0 <_lseek_r>
 8008aa0:	89a3      	ldrh	r3, [r4, #12]
 8008aa2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008aa6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008aaa:	81a3      	strh	r3, [r4, #12]
 8008aac:	4632      	mov	r2, r6
 8008aae:	463b      	mov	r3, r7
 8008ab0:	4628      	mov	r0, r5
 8008ab2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ab6:	f000 b817 	b.w	8008ae8 <_write_r>

08008aba <__sseek>:
 8008aba:	b510      	push	{r4, lr}
 8008abc:	460c      	mov	r4, r1
 8008abe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ac2:	f000 ff75 	bl	80099b0 <_lseek_r>
 8008ac6:	1c43      	adds	r3, r0, #1
 8008ac8:	89a3      	ldrh	r3, [r4, #12]
 8008aca:	bf15      	itete	ne
 8008acc:	6560      	strne	r0, [r4, #84]	; 0x54
 8008ace:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008ad2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008ad6:	81a3      	strheq	r3, [r4, #12]
 8008ad8:	bf18      	it	ne
 8008ada:	81a3      	strhne	r3, [r4, #12]
 8008adc:	bd10      	pop	{r4, pc}

08008ade <__sclose>:
 8008ade:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ae2:	f000 b813 	b.w	8008b0c <_close_r>
	...

08008ae8 <_write_r>:
 8008ae8:	b538      	push	{r3, r4, r5, lr}
 8008aea:	4d07      	ldr	r5, [pc, #28]	; (8008b08 <_write_r+0x20>)
 8008aec:	4604      	mov	r4, r0
 8008aee:	4608      	mov	r0, r1
 8008af0:	4611      	mov	r1, r2
 8008af2:	2200      	movs	r2, #0
 8008af4:	602a      	str	r2, [r5, #0]
 8008af6:	461a      	mov	r2, r3
 8008af8:	f7f9 fc7b 	bl	80023f2 <_write>
 8008afc:	1c43      	adds	r3, r0, #1
 8008afe:	d102      	bne.n	8008b06 <_write_r+0x1e>
 8008b00:	682b      	ldr	r3, [r5, #0]
 8008b02:	b103      	cbz	r3, 8008b06 <_write_r+0x1e>
 8008b04:	6023      	str	r3, [r4, #0]
 8008b06:	bd38      	pop	{r3, r4, r5, pc}
 8008b08:	20004548 	.word	0x20004548

08008b0c <_close_r>:
 8008b0c:	b538      	push	{r3, r4, r5, lr}
 8008b0e:	4d06      	ldr	r5, [pc, #24]	; (8008b28 <_close_r+0x1c>)
 8008b10:	2300      	movs	r3, #0
 8008b12:	4604      	mov	r4, r0
 8008b14:	4608      	mov	r0, r1
 8008b16:	602b      	str	r3, [r5, #0]
 8008b18:	f7f9 fc87 	bl	800242a <_close>
 8008b1c:	1c43      	adds	r3, r0, #1
 8008b1e:	d102      	bne.n	8008b26 <_close_r+0x1a>
 8008b20:	682b      	ldr	r3, [r5, #0]
 8008b22:	b103      	cbz	r3, 8008b26 <_close_r+0x1a>
 8008b24:	6023      	str	r3, [r4, #0]
 8008b26:	bd38      	pop	{r3, r4, r5, pc}
 8008b28:	20004548 	.word	0x20004548

08008b2c <quorem>:
 8008b2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b30:	6903      	ldr	r3, [r0, #16]
 8008b32:	690c      	ldr	r4, [r1, #16]
 8008b34:	42a3      	cmp	r3, r4
 8008b36:	4607      	mov	r7, r0
 8008b38:	f2c0 8081 	blt.w	8008c3e <quorem+0x112>
 8008b3c:	3c01      	subs	r4, #1
 8008b3e:	f101 0814 	add.w	r8, r1, #20
 8008b42:	f100 0514 	add.w	r5, r0, #20
 8008b46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b4a:	9301      	str	r3, [sp, #4]
 8008b4c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008b50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b54:	3301      	adds	r3, #1
 8008b56:	429a      	cmp	r2, r3
 8008b58:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008b5c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008b60:	fbb2 f6f3 	udiv	r6, r2, r3
 8008b64:	d331      	bcc.n	8008bca <quorem+0x9e>
 8008b66:	f04f 0e00 	mov.w	lr, #0
 8008b6a:	4640      	mov	r0, r8
 8008b6c:	46ac      	mov	ip, r5
 8008b6e:	46f2      	mov	sl, lr
 8008b70:	f850 2b04 	ldr.w	r2, [r0], #4
 8008b74:	b293      	uxth	r3, r2
 8008b76:	fb06 e303 	mla	r3, r6, r3, lr
 8008b7a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008b7e:	b29b      	uxth	r3, r3
 8008b80:	ebaa 0303 	sub.w	r3, sl, r3
 8008b84:	f8dc a000 	ldr.w	sl, [ip]
 8008b88:	0c12      	lsrs	r2, r2, #16
 8008b8a:	fa13 f38a 	uxtah	r3, r3, sl
 8008b8e:	fb06 e202 	mla	r2, r6, r2, lr
 8008b92:	9300      	str	r3, [sp, #0]
 8008b94:	9b00      	ldr	r3, [sp, #0]
 8008b96:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008b9a:	b292      	uxth	r2, r2
 8008b9c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008ba0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008ba4:	f8bd 3000 	ldrh.w	r3, [sp]
 8008ba8:	4581      	cmp	r9, r0
 8008baa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bae:	f84c 3b04 	str.w	r3, [ip], #4
 8008bb2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008bb6:	d2db      	bcs.n	8008b70 <quorem+0x44>
 8008bb8:	f855 300b 	ldr.w	r3, [r5, fp]
 8008bbc:	b92b      	cbnz	r3, 8008bca <quorem+0x9e>
 8008bbe:	9b01      	ldr	r3, [sp, #4]
 8008bc0:	3b04      	subs	r3, #4
 8008bc2:	429d      	cmp	r5, r3
 8008bc4:	461a      	mov	r2, r3
 8008bc6:	d32e      	bcc.n	8008c26 <quorem+0xfa>
 8008bc8:	613c      	str	r4, [r7, #16]
 8008bca:	4638      	mov	r0, r7
 8008bcc:	f001 f9aa 	bl	8009f24 <__mcmp>
 8008bd0:	2800      	cmp	r0, #0
 8008bd2:	db24      	blt.n	8008c1e <quorem+0xf2>
 8008bd4:	3601      	adds	r6, #1
 8008bd6:	4628      	mov	r0, r5
 8008bd8:	f04f 0c00 	mov.w	ip, #0
 8008bdc:	f858 2b04 	ldr.w	r2, [r8], #4
 8008be0:	f8d0 e000 	ldr.w	lr, [r0]
 8008be4:	b293      	uxth	r3, r2
 8008be6:	ebac 0303 	sub.w	r3, ip, r3
 8008bea:	0c12      	lsrs	r2, r2, #16
 8008bec:	fa13 f38e 	uxtah	r3, r3, lr
 8008bf0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008bf4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008bf8:	b29b      	uxth	r3, r3
 8008bfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bfe:	45c1      	cmp	r9, r8
 8008c00:	f840 3b04 	str.w	r3, [r0], #4
 8008c04:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008c08:	d2e8      	bcs.n	8008bdc <quorem+0xb0>
 8008c0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c12:	b922      	cbnz	r2, 8008c1e <quorem+0xf2>
 8008c14:	3b04      	subs	r3, #4
 8008c16:	429d      	cmp	r5, r3
 8008c18:	461a      	mov	r2, r3
 8008c1a:	d30a      	bcc.n	8008c32 <quorem+0x106>
 8008c1c:	613c      	str	r4, [r7, #16]
 8008c1e:	4630      	mov	r0, r6
 8008c20:	b003      	add	sp, #12
 8008c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c26:	6812      	ldr	r2, [r2, #0]
 8008c28:	3b04      	subs	r3, #4
 8008c2a:	2a00      	cmp	r2, #0
 8008c2c:	d1cc      	bne.n	8008bc8 <quorem+0x9c>
 8008c2e:	3c01      	subs	r4, #1
 8008c30:	e7c7      	b.n	8008bc2 <quorem+0x96>
 8008c32:	6812      	ldr	r2, [r2, #0]
 8008c34:	3b04      	subs	r3, #4
 8008c36:	2a00      	cmp	r2, #0
 8008c38:	d1f0      	bne.n	8008c1c <quorem+0xf0>
 8008c3a:	3c01      	subs	r4, #1
 8008c3c:	e7eb      	b.n	8008c16 <quorem+0xea>
 8008c3e:	2000      	movs	r0, #0
 8008c40:	e7ee      	b.n	8008c20 <quorem+0xf4>
 8008c42:	0000      	movs	r0, r0
 8008c44:	0000      	movs	r0, r0
	...

08008c48 <_dtoa_r>:
 8008c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c4c:	ed2d 8b04 	vpush	{d8-d9}
 8008c50:	ec57 6b10 	vmov	r6, r7, d0
 8008c54:	b093      	sub	sp, #76	; 0x4c
 8008c56:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008c58:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008c5c:	9106      	str	r1, [sp, #24]
 8008c5e:	ee10 aa10 	vmov	sl, s0
 8008c62:	4604      	mov	r4, r0
 8008c64:	9209      	str	r2, [sp, #36]	; 0x24
 8008c66:	930c      	str	r3, [sp, #48]	; 0x30
 8008c68:	46bb      	mov	fp, r7
 8008c6a:	b975      	cbnz	r5, 8008c8a <_dtoa_r+0x42>
 8008c6c:	2010      	movs	r0, #16
 8008c6e:	f000 feb1 	bl	80099d4 <malloc>
 8008c72:	4602      	mov	r2, r0
 8008c74:	6260      	str	r0, [r4, #36]	; 0x24
 8008c76:	b920      	cbnz	r0, 8008c82 <_dtoa_r+0x3a>
 8008c78:	4ba7      	ldr	r3, [pc, #668]	; (8008f18 <_dtoa_r+0x2d0>)
 8008c7a:	21ea      	movs	r1, #234	; 0xea
 8008c7c:	48a7      	ldr	r0, [pc, #668]	; (8008f1c <_dtoa_r+0x2d4>)
 8008c7e:	f001 fcef 	bl	800a660 <__assert_func>
 8008c82:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008c86:	6005      	str	r5, [r0, #0]
 8008c88:	60c5      	str	r5, [r0, #12]
 8008c8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c8c:	6819      	ldr	r1, [r3, #0]
 8008c8e:	b151      	cbz	r1, 8008ca6 <_dtoa_r+0x5e>
 8008c90:	685a      	ldr	r2, [r3, #4]
 8008c92:	604a      	str	r2, [r1, #4]
 8008c94:	2301      	movs	r3, #1
 8008c96:	4093      	lsls	r3, r2
 8008c98:	608b      	str	r3, [r1, #8]
 8008c9a:	4620      	mov	r0, r4
 8008c9c:	f000 ff00 	bl	8009aa0 <_Bfree>
 8008ca0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	601a      	str	r2, [r3, #0]
 8008ca6:	1e3b      	subs	r3, r7, #0
 8008ca8:	bfaa      	itet	ge
 8008caa:	2300      	movge	r3, #0
 8008cac:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008cb0:	f8c8 3000 	strge.w	r3, [r8]
 8008cb4:	4b9a      	ldr	r3, [pc, #616]	; (8008f20 <_dtoa_r+0x2d8>)
 8008cb6:	bfbc      	itt	lt
 8008cb8:	2201      	movlt	r2, #1
 8008cba:	f8c8 2000 	strlt.w	r2, [r8]
 8008cbe:	ea33 030b 	bics.w	r3, r3, fp
 8008cc2:	d11b      	bne.n	8008cfc <_dtoa_r+0xb4>
 8008cc4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008cc6:	f242 730f 	movw	r3, #9999	; 0x270f
 8008cca:	6013      	str	r3, [r2, #0]
 8008ccc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008cd0:	4333      	orrs	r3, r6
 8008cd2:	f000 8592 	beq.w	80097fa <_dtoa_r+0xbb2>
 8008cd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cd8:	b963      	cbnz	r3, 8008cf4 <_dtoa_r+0xac>
 8008cda:	4b92      	ldr	r3, [pc, #584]	; (8008f24 <_dtoa_r+0x2dc>)
 8008cdc:	e022      	b.n	8008d24 <_dtoa_r+0xdc>
 8008cde:	4b92      	ldr	r3, [pc, #584]	; (8008f28 <_dtoa_r+0x2e0>)
 8008ce0:	9301      	str	r3, [sp, #4]
 8008ce2:	3308      	adds	r3, #8
 8008ce4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008ce6:	6013      	str	r3, [r2, #0]
 8008ce8:	9801      	ldr	r0, [sp, #4]
 8008cea:	b013      	add	sp, #76	; 0x4c
 8008cec:	ecbd 8b04 	vpop	{d8-d9}
 8008cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cf4:	4b8b      	ldr	r3, [pc, #556]	; (8008f24 <_dtoa_r+0x2dc>)
 8008cf6:	9301      	str	r3, [sp, #4]
 8008cf8:	3303      	adds	r3, #3
 8008cfa:	e7f3      	b.n	8008ce4 <_dtoa_r+0x9c>
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	2300      	movs	r3, #0
 8008d00:	4650      	mov	r0, sl
 8008d02:	4659      	mov	r1, fp
 8008d04:	f7f7 ff00 	bl	8000b08 <__aeabi_dcmpeq>
 8008d08:	ec4b ab19 	vmov	d9, sl, fp
 8008d0c:	4680      	mov	r8, r0
 8008d0e:	b158      	cbz	r0, 8008d28 <_dtoa_r+0xe0>
 8008d10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d12:	2301      	movs	r3, #1
 8008d14:	6013      	str	r3, [r2, #0]
 8008d16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	f000 856b 	beq.w	80097f4 <_dtoa_r+0xbac>
 8008d1e:	4883      	ldr	r0, [pc, #524]	; (8008f2c <_dtoa_r+0x2e4>)
 8008d20:	6018      	str	r0, [r3, #0]
 8008d22:	1e43      	subs	r3, r0, #1
 8008d24:	9301      	str	r3, [sp, #4]
 8008d26:	e7df      	b.n	8008ce8 <_dtoa_r+0xa0>
 8008d28:	ec4b ab10 	vmov	d0, sl, fp
 8008d2c:	aa10      	add	r2, sp, #64	; 0x40
 8008d2e:	a911      	add	r1, sp, #68	; 0x44
 8008d30:	4620      	mov	r0, r4
 8008d32:	f001 f99d 	bl	800a070 <__d2b>
 8008d36:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008d3a:	ee08 0a10 	vmov	s16, r0
 8008d3e:	2d00      	cmp	r5, #0
 8008d40:	f000 8084 	beq.w	8008e4c <_dtoa_r+0x204>
 8008d44:	ee19 3a90 	vmov	r3, s19
 8008d48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d4c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008d50:	4656      	mov	r6, sl
 8008d52:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008d56:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008d5a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008d5e:	4b74      	ldr	r3, [pc, #464]	; (8008f30 <_dtoa_r+0x2e8>)
 8008d60:	2200      	movs	r2, #0
 8008d62:	4630      	mov	r0, r6
 8008d64:	4639      	mov	r1, r7
 8008d66:	f7f7 faaf 	bl	80002c8 <__aeabi_dsub>
 8008d6a:	a365      	add	r3, pc, #404	; (adr r3, 8008f00 <_dtoa_r+0x2b8>)
 8008d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d70:	f7f7 fc62 	bl	8000638 <__aeabi_dmul>
 8008d74:	a364      	add	r3, pc, #400	; (adr r3, 8008f08 <_dtoa_r+0x2c0>)
 8008d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d7a:	f7f7 faa7 	bl	80002cc <__adddf3>
 8008d7e:	4606      	mov	r6, r0
 8008d80:	4628      	mov	r0, r5
 8008d82:	460f      	mov	r7, r1
 8008d84:	f7f7 fbee 	bl	8000564 <__aeabi_i2d>
 8008d88:	a361      	add	r3, pc, #388	; (adr r3, 8008f10 <_dtoa_r+0x2c8>)
 8008d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d8e:	f7f7 fc53 	bl	8000638 <__aeabi_dmul>
 8008d92:	4602      	mov	r2, r0
 8008d94:	460b      	mov	r3, r1
 8008d96:	4630      	mov	r0, r6
 8008d98:	4639      	mov	r1, r7
 8008d9a:	f7f7 fa97 	bl	80002cc <__adddf3>
 8008d9e:	4606      	mov	r6, r0
 8008da0:	460f      	mov	r7, r1
 8008da2:	f7f7 fef9 	bl	8000b98 <__aeabi_d2iz>
 8008da6:	2200      	movs	r2, #0
 8008da8:	9000      	str	r0, [sp, #0]
 8008daa:	2300      	movs	r3, #0
 8008dac:	4630      	mov	r0, r6
 8008dae:	4639      	mov	r1, r7
 8008db0:	f7f7 feb4 	bl	8000b1c <__aeabi_dcmplt>
 8008db4:	b150      	cbz	r0, 8008dcc <_dtoa_r+0x184>
 8008db6:	9800      	ldr	r0, [sp, #0]
 8008db8:	f7f7 fbd4 	bl	8000564 <__aeabi_i2d>
 8008dbc:	4632      	mov	r2, r6
 8008dbe:	463b      	mov	r3, r7
 8008dc0:	f7f7 fea2 	bl	8000b08 <__aeabi_dcmpeq>
 8008dc4:	b910      	cbnz	r0, 8008dcc <_dtoa_r+0x184>
 8008dc6:	9b00      	ldr	r3, [sp, #0]
 8008dc8:	3b01      	subs	r3, #1
 8008dca:	9300      	str	r3, [sp, #0]
 8008dcc:	9b00      	ldr	r3, [sp, #0]
 8008dce:	2b16      	cmp	r3, #22
 8008dd0:	d85a      	bhi.n	8008e88 <_dtoa_r+0x240>
 8008dd2:	9a00      	ldr	r2, [sp, #0]
 8008dd4:	4b57      	ldr	r3, [pc, #348]	; (8008f34 <_dtoa_r+0x2ec>)
 8008dd6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dde:	ec51 0b19 	vmov	r0, r1, d9
 8008de2:	f7f7 fe9b 	bl	8000b1c <__aeabi_dcmplt>
 8008de6:	2800      	cmp	r0, #0
 8008de8:	d050      	beq.n	8008e8c <_dtoa_r+0x244>
 8008dea:	9b00      	ldr	r3, [sp, #0]
 8008dec:	3b01      	subs	r3, #1
 8008dee:	9300      	str	r3, [sp, #0]
 8008df0:	2300      	movs	r3, #0
 8008df2:	930b      	str	r3, [sp, #44]	; 0x2c
 8008df4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008df6:	1b5d      	subs	r5, r3, r5
 8008df8:	1e6b      	subs	r3, r5, #1
 8008dfa:	9305      	str	r3, [sp, #20]
 8008dfc:	bf45      	ittet	mi
 8008dfe:	f1c5 0301 	rsbmi	r3, r5, #1
 8008e02:	9304      	strmi	r3, [sp, #16]
 8008e04:	2300      	movpl	r3, #0
 8008e06:	2300      	movmi	r3, #0
 8008e08:	bf4c      	ite	mi
 8008e0a:	9305      	strmi	r3, [sp, #20]
 8008e0c:	9304      	strpl	r3, [sp, #16]
 8008e0e:	9b00      	ldr	r3, [sp, #0]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	db3d      	blt.n	8008e90 <_dtoa_r+0x248>
 8008e14:	9b05      	ldr	r3, [sp, #20]
 8008e16:	9a00      	ldr	r2, [sp, #0]
 8008e18:	920a      	str	r2, [sp, #40]	; 0x28
 8008e1a:	4413      	add	r3, r2
 8008e1c:	9305      	str	r3, [sp, #20]
 8008e1e:	2300      	movs	r3, #0
 8008e20:	9307      	str	r3, [sp, #28]
 8008e22:	9b06      	ldr	r3, [sp, #24]
 8008e24:	2b09      	cmp	r3, #9
 8008e26:	f200 8089 	bhi.w	8008f3c <_dtoa_r+0x2f4>
 8008e2a:	2b05      	cmp	r3, #5
 8008e2c:	bfc4      	itt	gt
 8008e2e:	3b04      	subgt	r3, #4
 8008e30:	9306      	strgt	r3, [sp, #24]
 8008e32:	9b06      	ldr	r3, [sp, #24]
 8008e34:	f1a3 0302 	sub.w	r3, r3, #2
 8008e38:	bfcc      	ite	gt
 8008e3a:	2500      	movgt	r5, #0
 8008e3c:	2501      	movle	r5, #1
 8008e3e:	2b03      	cmp	r3, #3
 8008e40:	f200 8087 	bhi.w	8008f52 <_dtoa_r+0x30a>
 8008e44:	e8df f003 	tbb	[pc, r3]
 8008e48:	59383a2d 	.word	0x59383a2d
 8008e4c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008e50:	441d      	add	r5, r3
 8008e52:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008e56:	2b20      	cmp	r3, #32
 8008e58:	bfc1      	itttt	gt
 8008e5a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008e5e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008e62:	fa0b f303 	lslgt.w	r3, fp, r3
 8008e66:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008e6a:	bfda      	itte	le
 8008e6c:	f1c3 0320 	rsble	r3, r3, #32
 8008e70:	fa06 f003 	lslle.w	r0, r6, r3
 8008e74:	4318      	orrgt	r0, r3
 8008e76:	f7f7 fb65 	bl	8000544 <__aeabi_ui2d>
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	4606      	mov	r6, r0
 8008e7e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008e82:	3d01      	subs	r5, #1
 8008e84:	930e      	str	r3, [sp, #56]	; 0x38
 8008e86:	e76a      	b.n	8008d5e <_dtoa_r+0x116>
 8008e88:	2301      	movs	r3, #1
 8008e8a:	e7b2      	b.n	8008df2 <_dtoa_r+0x1aa>
 8008e8c:	900b      	str	r0, [sp, #44]	; 0x2c
 8008e8e:	e7b1      	b.n	8008df4 <_dtoa_r+0x1ac>
 8008e90:	9b04      	ldr	r3, [sp, #16]
 8008e92:	9a00      	ldr	r2, [sp, #0]
 8008e94:	1a9b      	subs	r3, r3, r2
 8008e96:	9304      	str	r3, [sp, #16]
 8008e98:	4253      	negs	r3, r2
 8008e9a:	9307      	str	r3, [sp, #28]
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	930a      	str	r3, [sp, #40]	; 0x28
 8008ea0:	e7bf      	b.n	8008e22 <_dtoa_r+0x1da>
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	9308      	str	r3, [sp, #32]
 8008ea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	dc55      	bgt.n	8008f58 <_dtoa_r+0x310>
 8008eac:	2301      	movs	r3, #1
 8008eae:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008eb2:	461a      	mov	r2, r3
 8008eb4:	9209      	str	r2, [sp, #36]	; 0x24
 8008eb6:	e00c      	b.n	8008ed2 <_dtoa_r+0x28a>
 8008eb8:	2301      	movs	r3, #1
 8008eba:	e7f3      	b.n	8008ea4 <_dtoa_r+0x25c>
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ec0:	9308      	str	r3, [sp, #32]
 8008ec2:	9b00      	ldr	r3, [sp, #0]
 8008ec4:	4413      	add	r3, r2
 8008ec6:	9302      	str	r3, [sp, #8]
 8008ec8:	3301      	adds	r3, #1
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	9303      	str	r3, [sp, #12]
 8008ece:	bfb8      	it	lt
 8008ed0:	2301      	movlt	r3, #1
 8008ed2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	6042      	str	r2, [r0, #4]
 8008ed8:	2204      	movs	r2, #4
 8008eda:	f102 0614 	add.w	r6, r2, #20
 8008ede:	429e      	cmp	r6, r3
 8008ee0:	6841      	ldr	r1, [r0, #4]
 8008ee2:	d93d      	bls.n	8008f60 <_dtoa_r+0x318>
 8008ee4:	4620      	mov	r0, r4
 8008ee6:	f000 fd9b 	bl	8009a20 <_Balloc>
 8008eea:	9001      	str	r0, [sp, #4]
 8008eec:	2800      	cmp	r0, #0
 8008eee:	d13b      	bne.n	8008f68 <_dtoa_r+0x320>
 8008ef0:	4b11      	ldr	r3, [pc, #68]	; (8008f38 <_dtoa_r+0x2f0>)
 8008ef2:	4602      	mov	r2, r0
 8008ef4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008ef8:	e6c0      	b.n	8008c7c <_dtoa_r+0x34>
 8008efa:	2301      	movs	r3, #1
 8008efc:	e7df      	b.n	8008ebe <_dtoa_r+0x276>
 8008efe:	bf00      	nop
 8008f00:	636f4361 	.word	0x636f4361
 8008f04:	3fd287a7 	.word	0x3fd287a7
 8008f08:	8b60c8b3 	.word	0x8b60c8b3
 8008f0c:	3fc68a28 	.word	0x3fc68a28
 8008f10:	509f79fb 	.word	0x509f79fb
 8008f14:	3fd34413 	.word	0x3fd34413
 8008f18:	0800aa86 	.word	0x0800aa86
 8008f1c:	0800aa9d 	.word	0x0800aa9d
 8008f20:	7ff00000 	.word	0x7ff00000
 8008f24:	0800aa82 	.word	0x0800aa82
 8008f28:	0800aa79 	.word	0x0800aa79
 8008f2c:	0800a955 	.word	0x0800a955
 8008f30:	3ff80000 	.word	0x3ff80000
 8008f34:	0800ab98 	.word	0x0800ab98
 8008f38:	0800aaf8 	.word	0x0800aaf8
 8008f3c:	2501      	movs	r5, #1
 8008f3e:	2300      	movs	r3, #0
 8008f40:	9306      	str	r3, [sp, #24]
 8008f42:	9508      	str	r5, [sp, #32]
 8008f44:	f04f 33ff 	mov.w	r3, #4294967295
 8008f48:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	2312      	movs	r3, #18
 8008f50:	e7b0      	b.n	8008eb4 <_dtoa_r+0x26c>
 8008f52:	2301      	movs	r3, #1
 8008f54:	9308      	str	r3, [sp, #32]
 8008f56:	e7f5      	b.n	8008f44 <_dtoa_r+0x2fc>
 8008f58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f5a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008f5e:	e7b8      	b.n	8008ed2 <_dtoa_r+0x28a>
 8008f60:	3101      	adds	r1, #1
 8008f62:	6041      	str	r1, [r0, #4]
 8008f64:	0052      	lsls	r2, r2, #1
 8008f66:	e7b8      	b.n	8008eda <_dtoa_r+0x292>
 8008f68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f6a:	9a01      	ldr	r2, [sp, #4]
 8008f6c:	601a      	str	r2, [r3, #0]
 8008f6e:	9b03      	ldr	r3, [sp, #12]
 8008f70:	2b0e      	cmp	r3, #14
 8008f72:	f200 809d 	bhi.w	80090b0 <_dtoa_r+0x468>
 8008f76:	2d00      	cmp	r5, #0
 8008f78:	f000 809a 	beq.w	80090b0 <_dtoa_r+0x468>
 8008f7c:	9b00      	ldr	r3, [sp, #0]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	dd32      	ble.n	8008fe8 <_dtoa_r+0x3a0>
 8008f82:	4ab7      	ldr	r2, [pc, #732]	; (8009260 <_dtoa_r+0x618>)
 8008f84:	f003 030f 	and.w	r3, r3, #15
 8008f88:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008f8c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008f90:	9b00      	ldr	r3, [sp, #0]
 8008f92:	05d8      	lsls	r0, r3, #23
 8008f94:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008f98:	d516      	bpl.n	8008fc8 <_dtoa_r+0x380>
 8008f9a:	4bb2      	ldr	r3, [pc, #712]	; (8009264 <_dtoa_r+0x61c>)
 8008f9c:	ec51 0b19 	vmov	r0, r1, d9
 8008fa0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008fa4:	f7f7 fc72 	bl	800088c <__aeabi_ddiv>
 8008fa8:	f007 070f 	and.w	r7, r7, #15
 8008fac:	4682      	mov	sl, r0
 8008fae:	468b      	mov	fp, r1
 8008fb0:	2503      	movs	r5, #3
 8008fb2:	4eac      	ldr	r6, [pc, #688]	; (8009264 <_dtoa_r+0x61c>)
 8008fb4:	b957      	cbnz	r7, 8008fcc <_dtoa_r+0x384>
 8008fb6:	4642      	mov	r2, r8
 8008fb8:	464b      	mov	r3, r9
 8008fba:	4650      	mov	r0, sl
 8008fbc:	4659      	mov	r1, fp
 8008fbe:	f7f7 fc65 	bl	800088c <__aeabi_ddiv>
 8008fc2:	4682      	mov	sl, r0
 8008fc4:	468b      	mov	fp, r1
 8008fc6:	e028      	b.n	800901a <_dtoa_r+0x3d2>
 8008fc8:	2502      	movs	r5, #2
 8008fca:	e7f2      	b.n	8008fb2 <_dtoa_r+0x36a>
 8008fcc:	07f9      	lsls	r1, r7, #31
 8008fce:	d508      	bpl.n	8008fe2 <_dtoa_r+0x39a>
 8008fd0:	4640      	mov	r0, r8
 8008fd2:	4649      	mov	r1, r9
 8008fd4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008fd8:	f7f7 fb2e 	bl	8000638 <__aeabi_dmul>
 8008fdc:	3501      	adds	r5, #1
 8008fde:	4680      	mov	r8, r0
 8008fe0:	4689      	mov	r9, r1
 8008fe2:	107f      	asrs	r7, r7, #1
 8008fe4:	3608      	adds	r6, #8
 8008fe6:	e7e5      	b.n	8008fb4 <_dtoa_r+0x36c>
 8008fe8:	f000 809b 	beq.w	8009122 <_dtoa_r+0x4da>
 8008fec:	9b00      	ldr	r3, [sp, #0]
 8008fee:	4f9d      	ldr	r7, [pc, #628]	; (8009264 <_dtoa_r+0x61c>)
 8008ff0:	425e      	negs	r6, r3
 8008ff2:	4b9b      	ldr	r3, [pc, #620]	; (8009260 <_dtoa_r+0x618>)
 8008ff4:	f006 020f 	and.w	r2, r6, #15
 8008ff8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009000:	ec51 0b19 	vmov	r0, r1, d9
 8009004:	f7f7 fb18 	bl	8000638 <__aeabi_dmul>
 8009008:	1136      	asrs	r6, r6, #4
 800900a:	4682      	mov	sl, r0
 800900c:	468b      	mov	fp, r1
 800900e:	2300      	movs	r3, #0
 8009010:	2502      	movs	r5, #2
 8009012:	2e00      	cmp	r6, #0
 8009014:	d17a      	bne.n	800910c <_dtoa_r+0x4c4>
 8009016:	2b00      	cmp	r3, #0
 8009018:	d1d3      	bne.n	8008fc2 <_dtoa_r+0x37a>
 800901a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800901c:	2b00      	cmp	r3, #0
 800901e:	f000 8082 	beq.w	8009126 <_dtoa_r+0x4de>
 8009022:	4b91      	ldr	r3, [pc, #580]	; (8009268 <_dtoa_r+0x620>)
 8009024:	2200      	movs	r2, #0
 8009026:	4650      	mov	r0, sl
 8009028:	4659      	mov	r1, fp
 800902a:	f7f7 fd77 	bl	8000b1c <__aeabi_dcmplt>
 800902e:	2800      	cmp	r0, #0
 8009030:	d079      	beq.n	8009126 <_dtoa_r+0x4de>
 8009032:	9b03      	ldr	r3, [sp, #12]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d076      	beq.n	8009126 <_dtoa_r+0x4de>
 8009038:	9b02      	ldr	r3, [sp, #8]
 800903a:	2b00      	cmp	r3, #0
 800903c:	dd36      	ble.n	80090ac <_dtoa_r+0x464>
 800903e:	9b00      	ldr	r3, [sp, #0]
 8009040:	4650      	mov	r0, sl
 8009042:	4659      	mov	r1, fp
 8009044:	1e5f      	subs	r7, r3, #1
 8009046:	2200      	movs	r2, #0
 8009048:	4b88      	ldr	r3, [pc, #544]	; (800926c <_dtoa_r+0x624>)
 800904a:	f7f7 faf5 	bl	8000638 <__aeabi_dmul>
 800904e:	9e02      	ldr	r6, [sp, #8]
 8009050:	4682      	mov	sl, r0
 8009052:	468b      	mov	fp, r1
 8009054:	3501      	adds	r5, #1
 8009056:	4628      	mov	r0, r5
 8009058:	f7f7 fa84 	bl	8000564 <__aeabi_i2d>
 800905c:	4652      	mov	r2, sl
 800905e:	465b      	mov	r3, fp
 8009060:	f7f7 faea 	bl	8000638 <__aeabi_dmul>
 8009064:	4b82      	ldr	r3, [pc, #520]	; (8009270 <_dtoa_r+0x628>)
 8009066:	2200      	movs	r2, #0
 8009068:	f7f7 f930 	bl	80002cc <__adddf3>
 800906c:	46d0      	mov	r8, sl
 800906e:	46d9      	mov	r9, fp
 8009070:	4682      	mov	sl, r0
 8009072:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009076:	2e00      	cmp	r6, #0
 8009078:	d158      	bne.n	800912c <_dtoa_r+0x4e4>
 800907a:	4b7e      	ldr	r3, [pc, #504]	; (8009274 <_dtoa_r+0x62c>)
 800907c:	2200      	movs	r2, #0
 800907e:	4640      	mov	r0, r8
 8009080:	4649      	mov	r1, r9
 8009082:	f7f7 f921 	bl	80002c8 <__aeabi_dsub>
 8009086:	4652      	mov	r2, sl
 8009088:	465b      	mov	r3, fp
 800908a:	4680      	mov	r8, r0
 800908c:	4689      	mov	r9, r1
 800908e:	f7f7 fd63 	bl	8000b58 <__aeabi_dcmpgt>
 8009092:	2800      	cmp	r0, #0
 8009094:	f040 8295 	bne.w	80095c2 <_dtoa_r+0x97a>
 8009098:	4652      	mov	r2, sl
 800909a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800909e:	4640      	mov	r0, r8
 80090a0:	4649      	mov	r1, r9
 80090a2:	f7f7 fd3b 	bl	8000b1c <__aeabi_dcmplt>
 80090a6:	2800      	cmp	r0, #0
 80090a8:	f040 8289 	bne.w	80095be <_dtoa_r+0x976>
 80090ac:	ec5b ab19 	vmov	sl, fp, d9
 80090b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	f2c0 8148 	blt.w	8009348 <_dtoa_r+0x700>
 80090b8:	9a00      	ldr	r2, [sp, #0]
 80090ba:	2a0e      	cmp	r2, #14
 80090bc:	f300 8144 	bgt.w	8009348 <_dtoa_r+0x700>
 80090c0:	4b67      	ldr	r3, [pc, #412]	; (8009260 <_dtoa_r+0x618>)
 80090c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090c6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80090ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	f280 80d5 	bge.w	800927c <_dtoa_r+0x634>
 80090d2:	9b03      	ldr	r3, [sp, #12]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	f300 80d1 	bgt.w	800927c <_dtoa_r+0x634>
 80090da:	f040 826f 	bne.w	80095bc <_dtoa_r+0x974>
 80090de:	4b65      	ldr	r3, [pc, #404]	; (8009274 <_dtoa_r+0x62c>)
 80090e0:	2200      	movs	r2, #0
 80090e2:	4640      	mov	r0, r8
 80090e4:	4649      	mov	r1, r9
 80090e6:	f7f7 faa7 	bl	8000638 <__aeabi_dmul>
 80090ea:	4652      	mov	r2, sl
 80090ec:	465b      	mov	r3, fp
 80090ee:	f7f7 fd29 	bl	8000b44 <__aeabi_dcmpge>
 80090f2:	9e03      	ldr	r6, [sp, #12]
 80090f4:	4637      	mov	r7, r6
 80090f6:	2800      	cmp	r0, #0
 80090f8:	f040 8245 	bne.w	8009586 <_dtoa_r+0x93e>
 80090fc:	9d01      	ldr	r5, [sp, #4]
 80090fe:	2331      	movs	r3, #49	; 0x31
 8009100:	f805 3b01 	strb.w	r3, [r5], #1
 8009104:	9b00      	ldr	r3, [sp, #0]
 8009106:	3301      	adds	r3, #1
 8009108:	9300      	str	r3, [sp, #0]
 800910a:	e240      	b.n	800958e <_dtoa_r+0x946>
 800910c:	07f2      	lsls	r2, r6, #31
 800910e:	d505      	bpl.n	800911c <_dtoa_r+0x4d4>
 8009110:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009114:	f7f7 fa90 	bl	8000638 <__aeabi_dmul>
 8009118:	3501      	adds	r5, #1
 800911a:	2301      	movs	r3, #1
 800911c:	1076      	asrs	r6, r6, #1
 800911e:	3708      	adds	r7, #8
 8009120:	e777      	b.n	8009012 <_dtoa_r+0x3ca>
 8009122:	2502      	movs	r5, #2
 8009124:	e779      	b.n	800901a <_dtoa_r+0x3d2>
 8009126:	9f00      	ldr	r7, [sp, #0]
 8009128:	9e03      	ldr	r6, [sp, #12]
 800912a:	e794      	b.n	8009056 <_dtoa_r+0x40e>
 800912c:	9901      	ldr	r1, [sp, #4]
 800912e:	4b4c      	ldr	r3, [pc, #304]	; (8009260 <_dtoa_r+0x618>)
 8009130:	4431      	add	r1, r6
 8009132:	910d      	str	r1, [sp, #52]	; 0x34
 8009134:	9908      	ldr	r1, [sp, #32]
 8009136:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800913a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800913e:	2900      	cmp	r1, #0
 8009140:	d043      	beq.n	80091ca <_dtoa_r+0x582>
 8009142:	494d      	ldr	r1, [pc, #308]	; (8009278 <_dtoa_r+0x630>)
 8009144:	2000      	movs	r0, #0
 8009146:	f7f7 fba1 	bl	800088c <__aeabi_ddiv>
 800914a:	4652      	mov	r2, sl
 800914c:	465b      	mov	r3, fp
 800914e:	f7f7 f8bb 	bl	80002c8 <__aeabi_dsub>
 8009152:	9d01      	ldr	r5, [sp, #4]
 8009154:	4682      	mov	sl, r0
 8009156:	468b      	mov	fp, r1
 8009158:	4649      	mov	r1, r9
 800915a:	4640      	mov	r0, r8
 800915c:	f7f7 fd1c 	bl	8000b98 <__aeabi_d2iz>
 8009160:	4606      	mov	r6, r0
 8009162:	f7f7 f9ff 	bl	8000564 <__aeabi_i2d>
 8009166:	4602      	mov	r2, r0
 8009168:	460b      	mov	r3, r1
 800916a:	4640      	mov	r0, r8
 800916c:	4649      	mov	r1, r9
 800916e:	f7f7 f8ab 	bl	80002c8 <__aeabi_dsub>
 8009172:	3630      	adds	r6, #48	; 0x30
 8009174:	f805 6b01 	strb.w	r6, [r5], #1
 8009178:	4652      	mov	r2, sl
 800917a:	465b      	mov	r3, fp
 800917c:	4680      	mov	r8, r0
 800917e:	4689      	mov	r9, r1
 8009180:	f7f7 fccc 	bl	8000b1c <__aeabi_dcmplt>
 8009184:	2800      	cmp	r0, #0
 8009186:	d163      	bne.n	8009250 <_dtoa_r+0x608>
 8009188:	4642      	mov	r2, r8
 800918a:	464b      	mov	r3, r9
 800918c:	4936      	ldr	r1, [pc, #216]	; (8009268 <_dtoa_r+0x620>)
 800918e:	2000      	movs	r0, #0
 8009190:	f7f7 f89a 	bl	80002c8 <__aeabi_dsub>
 8009194:	4652      	mov	r2, sl
 8009196:	465b      	mov	r3, fp
 8009198:	f7f7 fcc0 	bl	8000b1c <__aeabi_dcmplt>
 800919c:	2800      	cmp	r0, #0
 800919e:	f040 80b5 	bne.w	800930c <_dtoa_r+0x6c4>
 80091a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091a4:	429d      	cmp	r5, r3
 80091a6:	d081      	beq.n	80090ac <_dtoa_r+0x464>
 80091a8:	4b30      	ldr	r3, [pc, #192]	; (800926c <_dtoa_r+0x624>)
 80091aa:	2200      	movs	r2, #0
 80091ac:	4650      	mov	r0, sl
 80091ae:	4659      	mov	r1, fp
 80091b0:	f7f7 fa42 	bl	8000638 <__aeabi_dmul>
 80091b4:	4b2d      	ldr	r3, [pc, #180]	; (800926c <_dtoa_r+0x624>)
 80091b6:	4682      	mov	sl, r0
 80091b8:	468b      	mov	fp, r1
 80091ba:	4640      	mov	r0, r8
 80091bc:	4649      	mov	r1, r9
 80091be:	2200      	movs	r2, #0
 80091c0:	f7f7 fa3a 	bl	8000638 <__aeabi_dmul>
 80091c4:	4680      	mov	r8, r0
 80091c6:	4689      	mov	r9, r1
 80091c8:	e7c6      	b.n	8009158 <_dtoa_r+0x510>
 80091ca:	4650      	mov	r0, sl
 80091cc:	4659      	mov	r1, fp
 80091ce:	f7f7 fa33 	bl	8000638 <__aeabi_dmul>
 80091d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091d4:	9d01      	ldr	r5, [sp, #4]
 80091d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80091d8:	4682      	mov	sl, r0
 80091da:	468b      	mov	fp, r1
 80091dc:	4649      	mov	r1, r9
 80091de:	4640      	mov	r0, r8
 80091e0:	f7f7 fcda 	bl	8000b98 <__aeabi_d2iz>
 80091e4:	4606      	mov	r6, r0
 80091e6:	f7f7 f9bd 	bl	8000564 <__aeabi_i2d>
 80091ea:	3630      	adds	r6, #48	; 0x30
 80091ec:	4602      	mov	r2, r0
 80091ee:	460b      	mov	r3, r1
 80091f0:	4640      	mov	r0, r8
 80091f2:	4649      	mov	r1, r9
 80091f4:	f7f7 f868 	bl	80002c8 <__aeabi_dsub>
 80091f8:	f805 6b01 	strb.w	r6, [r5], #1
 80091fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091fe:	429d      	cmp	r5, r3
 8009200:	4680      	mov	r8, r0
 8009202:	4689      	mov	r9, r1
 8009204:	f04f 0200 	mov.w	r2, #0
 8009208:	d124      	bne.n	8009254 <_dtoa_r+0x60c>
 800920a:	4b1b      	ldr	r3, [pc, #108]	; (8009278 <_dtoa_r+0x630>)
 800920c:	4650      	mov	r0, sl
 800920e:	4659      	mov	r1, fp
 8009210:	f7f7 f85c 	bl	80002cc <__adddf3>
 8009214:	4602      	mov	r2, r0
 8009216:	460b      	mov	r3, r1
 8009218:	4640      	mov	r0, r8
 800921a:	4649      	mov	r1, r9
 800921c:	f7f7 fc9c 	bl	8000b58 <__aeabi_dcmpgt>
 8009220:	2800      	cmp	r0, #0
 8009222:	d173      	bne.n	800930c <_dtoa_r+0x6c4>
 8009224:	4652      	mov	r2, sl
 8009226:	465b      	mov	r3, fp
 8009228:	4913      	ldr	r1, [pc, #76]	; (8009278 <_dtoa_r+0x630>)
 800922a:	2000      	movs	r0, #0
 800922c:	f7f7 f84c 	bl	80002c8 <__aeabi_dsub>
 8009230:	4602      	mov	r2, r0
 8009232:	460b      	mov	r3, r1
 8009234:	4640      	mov	r0, r8
 8009236:	4649      	mov	r1, r9
 8009238:	f7f7 fc70 	bl	8000b1c <__aeabi_dcmplt>
 800923c:	2800      	cmp	r0, #0
 800923e:	f43f af35 	beq.w	80090ac <_dtoa_r+0x464>
 8009242:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009244:	1e6b      	subs	r3, r5, #1
 8009246:	930f      	str	r3, [sp, #60]	; 0x3c
 8009248:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800924c:	2b30      	cmp	r3, #48	; 0x30
 800924e:	d0f8      	beq.n	8009242 <_dtoa_r+0x5fa>
 8009250:	9700      	str	r7, [sp, #0]
 8009252:	e049      	b.n	80092e8 <_dtoa_r+0x6a0>
 8009254:	4b05      	ldr	r3, [pc, #20]	; (800926c <_dtoa_r+0x624>)
 8009256:	f7f7 f9ef 	bl	8000638 <__aeabi_dmul>
 800925a:	4680      	mov	r8, r0
 800925c:	4689      	mov	r9, r1
 800925e:	e7bd      	b.n	80091dc <_dtoa_r+0x594>
 8009260:	0800ab98 	.word	0x0800ab98
 8009264:	0800ab70 	.word	0x0800ab70
 8009268:	3ff00000 	.word	0x3ff00000
 800926c:	40240000 	.word	0x40240000
 8009270:	401c0000 	.word	0x401c0000
 8009274:	40140000 	.word	0x40140000
 8009278:	3fe00000 	.word	0x3fe00000
 800927c:	9d01      	ldr	r5, [sp, #4]
 800927e:	4656      	mov	r6, sl
 8009280:	465f      	mov	r7, fp
 8009282:	4642      	mov	r2, r8
 8009284:	464b      	mov	r3, r9
 8009286:	4630      	mov	r0, r6
 8009288:	4639      	mov	r1, r7
 800928a:	f7f7 faff 	bl	800088c <__aeabi_ddiv>
 800928e:	f7f7 fc83 	bl	8000b98 <__aeabi_d2iz>
 8009292:	4682      	mov	sl, r0
 8009294:	f7f7 f966 	bl	8000564 <__aeabi_i2d>
 8009298:	4642      	mov	r2, r8
 800929a:	464b      	mov	r3, r9
 800929c:	f7f7 f9cc 	bl	8000638 <__aeabi_dmul>
 80092a0:	4602      	mov	r2, r0
 80092a2:	460b      	mov	r3, r1
 80092a4:	4630      	mov	r0, r6
 80092a6:	4639      	mov	r1, r7
 80092a8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80092ac:	f7f7 f80c 	bl	80002c8 <__aeabi_dsub>
 80092b0:	f805 6b01 	strb.w	r6, [r5], #1
 80092b4:	9e01      	ldr	r6, [sp, #4]
 80092b6:	9f03      	ldr	r7, [sp, #12]
 80092b8:	1bae      	subs	r6, r5, r6
 80092ba:	42b7      	cmp	r7, r6
 80092bc:	4602      	mov	r2, r0
 80092be:	460b      	mov	r3, r1
 80092c0:	d135      	bne.n	800932e <_dtoa_r+0x6e6>
 80092c2:	f7f7 f803 	bl	80002cc <__adddf3>
 80092c6:	4642      	mov	r2, r8
 80092c8:	464b      	mov	r3, r9
 80092ca:	4606      	mov	r6, r0
 80092cc:	460f      	mov	r7, r1
 80092ce:	f7f7 fc43 	bl	8000b58 <__aeabi_dcmpgt>
 80092d2:	b9d0      	cbnz	r0, 800930a <_dtoa_r+0x6c2>
 80092d4:	4642      	mov	r2, r8
 80092d6:	464b      	mov	r3, r9
 80092d8:	4630      	mov	r0, r6
 80092da:	4639      	mov	r1, r7
 80092dc:	f7f7 fc14 	bl	8000b08 <__aeabi_dcmpeq>
 80092e0:	b110      	cbz	r0, 80092e8 <_dtoa_r+0x6a0>
 80092e2:	f01a 0f01 	tst.w	sl, #1
 80092e6:	d110      	bne.n	800930a <_dtoa_r+0x6c2>
 80092e8:	4620      	mov	r0, r4
 80092ea:	ee18 1a10 	vmov	r1, s16
 80092ee:	f000 fbd7 	bl	8009aa0 <_Bfree>
 80092f2:	2300      	movs	r3, #0
 80092f4:	9800      	ldr	r0, [sp, #0]
 80092f6:	702b      	strb	r3, [r5, #0]
 80092f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092fa:	3001      	adds	r0, #1
 80092fc:	6018      	str	r0, [r3, #0]
 80092fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009300:	2b00      	cmp	r3, #0
 8009302:	f43f acf1 	beq.w	8008ce8 <_dtoa_r+0xa0>
 8009306:	601d      	str	r5, [r3, #0]
 8009308:	e4ee      	b.n	8008ce8 <_dtoa_r+0xa0>
 800930a:	9f00      	ldr	r7, [sp, #0]
 800930c:	462b      	mov	r3, r5
 800930e:	461d      	mov	r5, r3
 8009310:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009314:	2a39      	cmp	r2, #57	; 0x39
 8009316:	d106      	bne.n	8009326 <_dtoa_r+0x6de>
 8009318:	9a01      	ldr	r2, [sp, #4]
 800931a:	429a      	cmp	r2, r3
 800931c:	d1f7      	bne.n	800930e <_dtoa_r+0x6c6>
 800931e:	9901      	ldr	r1, [sp, #4]
 8009320:	2230      	movs	r2, #48	; 0x30
 8009322:	3701      	adds	r7, #1
 8009324:	700a      	strb	r2, [r1, #0]
 8009326:	781a      	ldrb	r2, [r3, #0]
 8009328:	3201      	adds	r2, #1
 800932a:	701a      	strb	r2, [r3, #0]
 800932c:	e790      	b.n	8009250 <_dtoa_r+0x608>
 800932e:	4ba6      	ldr	r3, [pc, #664]	; (80095c8 <_dtoa_r+0x980>)
 8009330:	2200      	movs	r2, #0
 8009332:	f7f7 f981 	bl	8000638 <__aeabi_dmul>
 8009336:	2200      	movs	r2, #0
 8009338:	2300      	movs	r3, #0
 800933a:	4606      	mov	r6, r0
 800933c:	460f      	mov	r7, r1
 800933e:	f7f7 fbe3 	bl	8000b08 <__aeabi_dcmpeq>
 8009342:	2800      	cmp	r0, #0
 8009344:	d09d      	beq.n	8009282 <_dtoa_r+0x63a>
 8009346:	e7cf      	b.n	80092e8 <_dtoa_r+0x6a0>
 8009348:	9a08      	ldr	r2, [sp, #32]
 800934a:	2a00      	cmp	r2, #0
 800934c:	f000 80d7 	beq.w	80094fe <_dtoa_r+0x8b6>
 8009350:	9a06      	ldr	r2, [sp, #24]
 8009352:	2a01      	cmp	r2, #1
 8009354:	f300 80ba 	bgt.w	80094cc <_dtoa_r+0x884>
 8009358:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800935a:	2a00      	cmp	r2, #0
 800935c:	f000 80b2 	beq.w	80094c4 <_dtoa_r+0x87c>
 8009360:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009364:	9e07      	ldr	r6, [sp, #28]
 8009366:	9d04      	ldr	r5, [sp, #16]
 8009368:	9a04      	ldr	r2, [sp, #16]
 800936a:	441a      	add	r2, r3
 800936c:	9204      	str	r2, [sp, #16]
 800936e:	9a05      	ldr	r2, [sp, #20]
 8009370:	2101      	movs	r1, #1
 8009372:	441a      	add	r2, r3
 8009374:	4620      	mov	r0, r4
 8009376:	9205      	str	r2, [sp, #20]
 8009378:	f000 fc4a 	bl	8009c10 <__i2b>
 800937c:	4607      	mov	r7, r0
 800937e:	2d00      	cmp	r5, #0
 8009380:	dd0c      	ble.n	800939c <_dtoa_r+0x754>
 8009382:	9b05      	ldr	r3, [sp, #20]
 8009384:	2b00      	cmp	r3, #0
 8009386:	dd09      	ble.n	800939c <_dtoa_r+0x754>
 8009388:	42ab      	cmp	r3, r5
 800938a:	9a04      	ldr	r2, [sp, #16]
 800938c:	bfa8      	it	ge
 800938e:	462b      	movge	r3, r5
 8009390:	1ad2      	subs	r2, r2, r3
 8009392:	9204      	str	r2, [sp, #16]
 8009394:	9a05      	ldr	r2, [sp, #20]
 8009396:	1aed      	subs	r5, r5, r3
 8009398:	1ad3      	subs	r3, r2, r3
 800939a:	9305      	str	r3, [sp, #20]
 800939c:	9b07      	ldr	r3, [sp, #28]
 800939e:	b31b      	cbz	r3, 80093e8 <_dtoa_r+0x7a0>
 80093a0:	9b08      	ldr	r3, [sp, #32]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	f000 80af 	beq.w	8009506 <_dtoa_r+0x8be>
 80093a8:	2e00      	cmp	r6, #0
 80093aa:	dd13      	ble.n	80093d4 <_dtoa_r+0x78c>
 80093ac:	4639      	mov	r1, r7
 80093ae:	4632      	mov	r2, r6
 80093b0:	4620      	mov	r0, r4
 80093b2:	f000 fced 	bl	8009d90 <__pow5mult>
 80093b6:	ee18 2a10 	vmov	r2, s16
 80093ba:	4601      	mov	r1, r0
 80093bc:	4607      	mov	r7, r0
 80093be:	4620      	mov	r0, r4
 80093c0:	f000 fc3c 	bl	8009c3c <__multiply>
 80093c4:	ee18 1a10 	vmov	r1, s16
 80093c8:	4680      	mov	r8, r0
 80093ca:	4620      	mov	r0, r4
 80093cc:	f000 fb68 	bl	8009aa0 <_Bfree>
 80093d0:	ee08 8a10 	vmov	s16, r8
 80093d4:	9b07      	ldr	r3, [sp, #28]
 80093d6:	1b9a      	subs	r2, r3, r6
 80093d8:	d006      	beq.n	80093e8 <_dtoa_r+0x7a0>
 80093da:	ee18 1a10 	vmov	r1, s16
 80093de:	4620      	mov	r0, r4
 80093e0:	f000 fcd6 	bl	8009d90 <__pow5mult>
 80093e4:	ee08 0a10 	vmov	s16, r0
 80093e8:	2101      	movs	r1, #1
 80093ea:	4620      	mov	r0, r4
 80093ec:	f000 fc10 	bl	8009c10 <__i2b>
 80093f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	4606      	mov	r6, r0
 80093f6:	f340 8088 	ble.w	800950a <_dtoa_r+0x8c2>
 80093fa:	461a      	mov	r2, r3
 80093fc:	4601      	mov	r1, r0
 80093fe:	4620      	mov	r0, r4
 8009400:	f000 fcc6 	bl	8009d90 <__pow5mult>
 8009404:	9b06      	ldr	r3, [sp, #24]
 8009406:	2b01      	cmp	r3, #1
 8009408:	4606      	mov	r6, r0
 800940a:	f340 8081 	ble.w	8009510 <_dtoa_r+0x8c8>
 800940e:	f04f 0800 	mov.w	r8, #0
 8009412:	6933      	ldr	r3, [r6, #16]
 8009414:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009418:	6918      	ldr	r0, [r3, #16]
 800941a:	f000 fba9 	bl	8009b70 <__hi0bits>
 800941e:	f1c0 0020 	rsb	r0, r0, #32
 8009422:	9b05      	ldr	r3, [sp, #20]
 8009424:	4418      	add	r0, r3
 8009426:	f010 001f 	ands.w	r0, r0, #31
 800942a:	f000 8092 	beq.w	8009552 <_dtoa_r+0x90a>
 800942e:	f1c0 0320 	rsb	r3, r0, #32
 8009432:	2b04      	cmp	r3, #4
 8009434:	f340 808a 	ble.w	800954c <_dtoa_r+0x904>
 8009438:	f1c0 001c 	rsb	r0, r0, #28
 800943c:	9b04      	ldr	r3, [sp, #16]
 800943e:	4403      	add	r3, r0
 8009440:	9304      	str	r3, [sp, #16]
 8009442:	9b05      	ldr	r3, [sp, #20]
 8009444:	4403      	add	r3, r0
 8009446:	4405      	add	r5, r0
 8009448:	9305      	str	r3, [sp, #20]
 800944a:	9b04      	ldr	r3, [sp, #16]
 800944c:	2b00      	cmp	r3, #0
 800944e:	dd07      	ble.n	8009460 <_dtoa_r+0x818>
 8009450:	ee18 1a10 	vmov	r1, s16
 8009454:	461a      	mov	r2, r3
 8009456:	4620      	mov	r0, r4
 8009458:	f000 fcf4 	bl	8009e44 <__lshift>
 800945c:	ee08 0a10 	vmov	s16, r0
 8009460:	9b05      	ldr	r3, [sp, #20]
 8009462:	2b00      	cmp	r3, #0
 8009464:	dd05      	ble.n	8009472 <_dtoa_r+0x82a>
 8009466:	4631      	mov	r1, r6
 8009468:	461a      	mov	r2, r3
 800946a:	4620      	mov	r0, r4
 800946c:	f000 fcea 	bl	8009e44 <__lshift>
 8009470:	4606      	mov	r6, r0
 8009472:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009474:	2b00      	cmp	r3, #0
 8009476:	d06e      	beq.n	8009556 <_dtoa_r+0x90e>
 8009478:	ee18 0a10 	vmov	r0, s16
 800947c:	4631      	mov	r1, r6
 800947e:	f000 fd51 	bl	8009f24 <__mcmp>
 8009482:	2800      	cmp	r0, #0
 8009484:	da67      	bge.n	8009556 <_dtoa_r+0x90e>
 8009486:	9b00      	ldr	r3, [sp, #0]
 8009488:	3b01      	subs	r3, #1
 800948a:	ee18 1a10 	vmov	r1, s16
 800948e:	9300      	str	r3, [sp, #0]
 8009490:	220a      	movs	r2, #10
 8009492:	2300      	movs	r3, #0
 8009494:	4620      	mov	r0, r4
 8009496:	f000 fb25 	bl	8009ae4 <__multadd>
 800949a:	9b08      	ldr	r3, [sp, #32]
 800949c:	ee08 0a10 	vmov	s16, r0
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	f000 81b1 	beq.w	8009808 <_dtoa_r+0xbc0>
 80094a6:	2300      	movs	r3, #0
 80094a8:	4639      	mov	r1, r7
 80094aa:	220a      	movs	r2, #10
 80094ac:	4620      	mov	r0, r4
 80094ae:	f000 fb19 	bl	8009ae4 <__multadd>
 80094b2:	9b02      	ldr	r3, [sp, #8]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	4607      	mov	r7, r0
 80094b8:	f300 808e 	bgt.w	80095d8 <_dtoa_r+0x990>
 80094bc:	9b06      	ldr	r3, [sp, #24]
 80094be:	2b02      	cmp	r3, #2
 80094c0:	dc51      	bgt.n	8009566 <_dtoa_r+0x91e>
 80094c2:	e089      	b.n	80095d8 <_dtoa_r+0x990>
 80094c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80094c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80094ca:	e74b      	b.n	8009364 <_dtoa_r+0x71c>
 80094cc:	9b03      	ldr	r3, [sp, #12]
 80094ce:	1e5e      	subs	r6, r3, #1
 80094d0:	9b07      	ldr	r3, [sp, #28]
 80094d2:	42b3      	cmp	r3, r6
 80094d4:	bfbf      	itttt	lt
 80094d6:	9b07      	ldrlt	r3, [sp, #28]
 80094d8:	9607      	strlt	r6, [sp, #28]
 80094da:	1af2      	sublt	r2, r6, r3
 80094dc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80094de:	bfb6      	itet	lt
 80094e0:	189b      	addlt	r3, r3, r2
 80094e2:	1b9e      	subge	r6, r3, r6
 80094e4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80094e6:	9b03      	ldr	r3, [sp, #12]
 80094e8:	bfb8      	it	lt
 80094ea:	2600      	movlt	r6, #0
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	bfb7      	itett	lt
 80094f0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80094f4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80094f8:	1a9d      	sublt	r5, r3, r2
 80094fa:	2300      	movlt	r3, #0
 80094fc:	e734      	b.n	8009368 <_dtoa_r+0x720>
 80094fe:	9e07      	ldr	r6, [sp, #28]
 8009500:	9d04      	ldr	r5, [sp, #16]
 8009502:	9f08      	ldr	r7, [sp, #32]
 8009504:	e73b      	b.n	800937e <_dtoa_r+0x736>
 8009506:	9a07      	ldr	r2, [sp, #28]
 8009508:	e767      	b.n	80093da <_dtoa_r+0x792>
 800950a:	9b06      	ldr	r3, [sp, #24]
 800950c:	2b01      	cmp	r3, #1
 800950e:	dc18      	bgt.n	8009542 <_dtoa_r+0x8fa>
 8009510:	f1ba 0f00 	cmp.w	sl, #0
 8009514:	d115      	bne.n	8009542 <_dtoa_r+0x8fa>
 8009516:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800951a:	b993      	cbnz	r3, 8009542 <_dtoa_r+0x8fa>
 800951c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009520:	0d1b      	lsrs	r3, r3, #20
 8009522:	051b      	lsls	r3, r3, #20
 8009524:	b183      	cbz	r3, 8009548 <_dtoa_r+0x900>
 8009526:	9b04      	ldr	r3, [sp, #16]
 8009528:	3301      	adds	r3, #1
 800952a:	9304      	str	r3, [sp, #16]
 800952c:	9b05      	ldr	r3, [sp, #20]
 800952e:	3301      	adds	r3, #1
 8009530:	9305      	str	r3, [sp, #20]
 8009532:	f04f 0801 	mov.w	r8, #1
 8009536:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009538:	2b00      	cmp	r3, #0
 800953a:	f47f af6a 	bne.w	8009412 <_dtoa_r+0x7ca>
 800953e:	2001      	movs	r0, #1
 8009540:	e76f      	b.n	8009422 <_dtoa_r+0x7da>
 8009542:	f04f 0800 	mov.w	r8, #0
 8009546:	e7f6      	b.n	8009536 <_dtoa_r+0x8ee>
 8009548:	4698      	mov	r8, r3
 800954a:	e7f4      	b.n	8009536 <_dtoa_r+0x8ee>
 800954c:	f43f af7d 	beq.w	800944a <_dtoa_r+0x802>
 8009550:	4618      	mov	r0, r3
 8009552:	301c      	adds	r0, #28
 8009554:	e772      	b.n	800943c <_dtoa_r+0x7f4>
 8009556:	9b03      	ldr	r3, [sp, #12]
 8009558:	2b00      	cmp	r3, #0
 800955a:	dc37      	bgt.n	80095cc <_dtoa_r+0x984>
 800955c:	9b06      	ldr	r3, [sp, #24]
 800955e:	2b02      	cmp	r3, #2
 8009560:	dd34      	ble.n	80095cc <_dtoa_r+0x984>
 8009562:	9b03      	ldr	r3, [sp, #12]
 8009564:	9302      	str	r3, [sp, #8]
 8009566:	9b02      	ldr	r3, [sp, #8]
 8009568:	b96b      	cbnz	r3, 8009586 <_dtoa_r+0x93e>
 800956a:	4631      	mov	r1, r6
 800956c:	2205      	movs	r2, #5
 800956e:	4620      	mov	r0, r4
 8009570:	f000 fab8 	bl	8009ae4 <__multadd>
 8009574:	4601      	mov	r1, r0
 8009576:	4606      	mov	r6, r0
 8009578:	ee18 0a10 	vmov	r0, s16
 800957c:	f000 fcd2 	bl	8009f24 <__mcmp>
 8009580:	2800      	cmp	r0, #0
 8009582:	f73f adbb 	bgt.w	80090fc <_dtoa_r+0x4b4>
 8009586:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009588:	9d01      	ldr	r5, [sp, #4]
 800958a:	43db      	mvns	r3, r3
 800958c:	9300      	str	r3, [sp, #0]
 800958e:	f04f 0800 	mov.w	r8, #0
 8009592:	4631      	mov	r1, r6
 8009594:	4620      	mov	r0, r4
 8009596:	f000 fa83 	bl	8009aa0 <_Bfree>
 800959a:	2f00      	cmp	r7, #0
 800959c:	f43f aea4 	beq.w	80092e8 <_dtoa_r+0x6a0>
 80095a0:	f1b8 0f00 	cmp.w	r8, #0
 80095a4:	d005      	beq.n	80095b2 <_dtoa_r+0x96a>
 80095a6:	45b8      	cmp	r8, r7
 80095a8:	d003      	beq.n	80095b2 <_dtoa_r+0x96a>
 80095aa:	4641      	mov	r1, r8
 80095ac:	4620      	mov	r0, r4
 80095ae:	f000 fa77 	bl	8009aa0 <_Bfree>
 80095b2:	4639      	mov	r1, r7
 80095b4:	4620      	mov	r0, r4
 80095b6:	f000 fa73 	bl	8009aa0 <_Bfree>
 80095ba:	e695      	b.n	80092e8 <_dtoa_r+0x6a0>
 80095bc:	2600      	movs	r6, #0
 80095be:	4637      	mov	r7, r6
 80095c0:	e7e1      	b.n	8009586 <_dtoa_r+0x93e>
 80095c2:	9700      	str	r7, [sp, #0]
 80095c4:	4637      	mov	r7, r6
 80095c6:	e599      	b.n	80090fc <_dtoa_r+0x4b4>
 80095c8:	40240000 	.word	0x40240000
 80095cc:	9b08      	ldr	r3, [sp, #32]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	f000 80ca 	beq.w	8009768 <_dtoa_r+0xb20>
 80095d4:	9b03      	ldr	r3, [sp, #12]
 80095d6:	9302      	str	r3, [sp, #8]
 80095d8:	2d00      	cmp	r5, #0
 80095da:	dd05      	ble.n	80095e8 <_dtoa_r+0x9a0>
 80095dc:	4639      	mov	r1, r7
 80095de:	462a      	mov	r2, r5
 80095e0:	4620      	mov	r0, r4
 80095e2:	f000 fc2f 	bl	8009e44 <__lshift>
 80095e6:	4607      	mov	r7, r0
 80095e8:	f1b8 0f00 	cmp.w	r8, #0
 80095ec:	d05b      	beq.n	80096a6 <_dtoa_r+0xa5e>
 80095ee:	6879      	ldr	r1, [r7, #4]
 80095f0:	4620      	mov	r0, r4
 80095f2:	f000 fa15 	bl	8009a20 <_Balloc>
 80095f6:	4605      	mov	r5, r0
 80095f8:	b928      	cbnz	r0, 8009606 <_dtoa_r+0x9be>
 80095fa:	4b87      	ldr	r3, [pc, #540]	; (8009818 <_dtoa_r+0xbd0>)
 80095fc:	4602      	mov	r2, r0
 80095fe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009602:	f7ff bb3b 	b.w	8008c7c <_dtoa_r+0x34>
 8009606:	693a      	ldr	r2, [r7, #16]
 8009608:	3202      	adds	r2, #2
 800960a:	0092      	lsls	r2, r2, #2
 800960c:	f107 010c 	add.w	r1, r7, #12
 8009610:	300c      	adds	r0, #12
 8009612:	f7fe fc96 	bl	8007f42 <memcpy>
 8009616:	2201      	movs	r2, #1
 8009618:	4629      	mov	r1, r5
 800961a:	4620      	mov	r0, r4
 800961c:	f000 fc12 	bl	8009e44 <__lshift>
 8009620:	9b01      	ldr	r3, [sp, #4]
 8009622:	f103 0901 	add.w	r9, r3, #1
 8009626:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800962a:	4413      	add	r3, r2
 800962c:	9305      	str	r3, [sp, #20]
 800962e:	f00a 0301 	and.w	r3, sl, #1
 8009632:	46b8      	mov	r8, r7
 8009634:	9304      	str	r3, [sp, #16]
 8009636:	4607      	mov	r7, r0
 8009638:	4631      	mov	r1, r6
 800963a:	ee18 0a10 	vmov	r0, s16
 800963e:	f7ff fa75 	bl	8008b2c <quorem>
 8009642:	4641      	mov	r1, r8
 8009644:	9002      	str	r0, [sp, #8]
 8009646:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800964a:	ee18 0a10 	vmov	r0, s16
 800964e:	f000 fc69 	bl	8009f24 <__mcmp>
 8009652:	463a      	mov	r2, r7
 8009654:	9003      	str	r0, [sp, #12]
 8009656:	4631      	mov	r1, r6
 8009658:	4620      	mov	r0, r4
 800965a:	f000 fc7f 	bl	8009f5c <__mdiff>
 800965e:	68c2      	ldr	r2, [r0, #12]
 8009660:	f109 3bff 	add.w	fp, r9, #4294967295
 8009664:	4605      	mov	r5, r0
 8009666:	bb02      	cbnz	r2, 80096aa <_dtoa_r+0xa62>
 8009668:	4601      	mov	r1, r0
 800966a:	ee18 0a10 	vmov	r0, s16
 800966e:	f000 fc59 	bl	8009f24 <__mcmp>
 8009672:	4602      	mov	r2, r0
 8009674:	4629      	mov	r1, r5
 8009676:	4620      	mov	r0, r4
 8009678:	9207      	str	r2, [sp, #28]
 800967a:	f000 fa11 	bl	8009aa0 <_Bfree>
 800967e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009682:	ea43 0102 	orr.w	r1, r3, r2
 8009686:	9b04      	ldr	r3, [sp, #16]
 8009688:	430b      	orrs	r3, r1
 800968a:	464d      	mov	r5, r9
 800968c:	d10f      	bne.n	80096ae <_dtoa_r+0xa66>
 800968e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009692:	d02a      	beq.n	80096ea <_dtoa_r+0xaa2>
 8009694:	9b03      	ldr	r3, [sp, #12]
 8009696:	2b00      	cmp	r3, #0
 8009698:	dd02      	ble.n	80096a0 <_dtoa_r+0xa58>
 800969a:	9b02      	ldr	r3, [sp, #8]
 800969c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80096a0:	f88b a000 	strb.w	sl, [fp]
 80096a4:	e775      	b.n	8009592 <_dtoa_r+0x94a>
 80096a6:	4638      	mov	r0, r7
 80096a8:	e7ba      	b.n	8009620 <_dtoa_r+0x9d8>
 80096aa:	2201      	movs	r2, #1
 80096ac:	e7e2      	b.n	8009674 <_dtoa_r+0xa2c>
 80096ae:	9b03      	ldr	r3, [sp, #12]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	db04      	blt.n	80096be <_dtoa_r+0xa76>
 80096b4:	9906      	ldr	r1, [sp, #24]
 80096b6:	430b      	orrs	r3, r1
 80096b8:	9904      	ldr	r1, [sp, #16]
 80096ba:	430b      	orrs	r3, r1
 80096bc:	d122      	bne.n	8009704 <_dtoa_r+0xabc>
 80096be:	2a00      	cmp	r2, #0
 80096c0:	ddee      	ble.n	80096a0 <_dtoa_r+0xa58>
 80096c2:	ee18 1a10 	vmov	r1, s16
 80096c6:	2201      	movs	r2, #1
 80096c8:	4620      	mov	r0, r4
 80096ca:	f000 fbbb 	bl	8009e44 <__lshift>
 80096ce:	4631      	mov	r1, r6
 80096d0:	ee08 0a10 	vmov	s16, r0
 80096d4:	f000 fc26 	bl	8009f24 <__mcmp>
 80096d8:	2800      	cmp	r0, #0
 80096da:	dc03      	bgt.n	80096e4 <_dtoa_r+0xa9c>
 80096dc:	d1e0      	bne.n	80096a0 <_dtoa_r+0xa58>
 80096de:	f01a 0f01 	tst.w	sl, #1
 80096e2:	d0dd      	beq.n	80096a0 <_dtoa_r+0xa58>
 80096e4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80096e8:	d1d7      	bne.n	800969a <_dtoa_r+0xa52>
 80096ea:	2339      	movs	r3, #57	; 0x39
 80096ec:	f88b 3000 	strb.w	r3, [fp]
 80096f0:	462b      	mov	r3, r5
 80096f2:	461d      	mov	r5, r3
 80096f4:	3b01      	subs	r3, #1
 80096f6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80096fa:	2a39      	cmp	r2, #57	; 0x39
 80096fc:	d071      	beq.n	80097e2 <_dtoa_r+0xb9a>
 80096fe:	3201      	adds	r2, #1
 8009700:	701a      	strb	r2, [r3, #0]
 8009702:	e746      	b.n	8009592 <_dtoa_r+0x94a>
 8009704:	2a00      	cmp	r2, #0
 8009706:	dd07      	ble.n	8009718 <_dtoa_r+0xad0>
 8009708:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800970c:	d0ed      	beq.n	80096ea <_dtoa_r+0xaa2>
 800970e:	f10a 0301 	add.w	r3, sl, #1
 8009712:	f88b 3000 	strb.w	r3, [fp]
 8009716:	e73c      	b.n	8009592 <_dtoa_r+0x94a>
 8009718:	9b05      	ldr	r3, [sp, #20]
 800971a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800971e:	4599      	cmp	r9, r3
 8009720:	d047      	beq.n	80097b2 <_dtoa_r+0xb6a>
 8009722:	ee18 1a10 	vmov	r1, s16
 8009726:	2300      	movs	r3, #0
 8009728:	220a      	movs	r2, #10
 800972a:	4620      	mov	r0, r4
 800972c:	f000 f9da 	bl	8009ae4 <__multadd>
 8009730:	45b8      	cmp	r8, r7
 8009732:	ee08 0a10 	vmov	s16, r0
 8009736:	f04f 0300 	mov.w	r3, #0
 800973a:	f04f 020a 	mov.w	r2, #10
 800973e:	4641      	mov	r1, r8
 8009740:	4620      	mov	r0, r4
 8009742:	d106      	bne.n	8009752 <_dtoa_r+0xb0a>
 8009744:	f000 f9ce 	bl	8009ae4 <__multadd>
 8009748:	4680      	mov	r8, r0
 800974a:	4607      	mov	r7, r0
 800974c:	f109 0901 	add.w	r9, r9, #1
 8009750:	e772      	b.n	8009638 <_dtoa_r+0x9f0>
 8009752:	f000 f9c7 	bl	8009ae4 <__multadd>
 8009756:	4639      	mov	r1, r7
 8009758:	4680      	mov	r8, r0
 800975a:	2300      	movs	r3, #0
 800975c:	220a      	movs	r2, #10
 800975e:	4620      	mov	r0, r4
 8009760:	f000 f9c0 	bl	8009ae4 <__multadd>
 8009764:	4607      	mov	r7, r0
 8009766:	e7f1      	b.n	800974c <_dtoa_r+0xb04>
 8009768:	9b03      	ldr	r3, [sp, #12]
 800976a:	9302      	str	r3, [sp, #8]
 800976c:	9d01      	ldr	r5, [sp, #4]
 800976e:	ee18 0a10 	vmov	r0, s16
 8009772:	4631      	mov	r1, r6
 8009774:	f7ff f9da 	bl	8008b2c <quorem>
 8009778:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800977c:	9b01      	ldr	r3, [sp, #4]
 800977e:	f805 ab01 	strb.w	sl, [r5], #1
 8009782:	1aea      	subs	r2, r5, r3
 8009784:	9b02      	ldr	r3, [sp, #8]
 8009786:	4293      	cmp	r3, r2
 8009788:	dd09      	ble.n	800979e <_dtoa_r+0xb56>
 800978a:	ee18 1a10 	vmov	r1, s16
 800978e:	2300      	movs	r3, #0
 8009790:	220a      	movs	r2, #10
 8009792:	4620      	mov	r0, r4
 8009794:	f000 f9a6 	bl	8009ae4 <__multadd>
 8009798:	ee08 0a10 	vmov	s16, r0
 800979c:	e7e7      	b.n	800976e <_dtoa_r+0xb26>
 800979e:	9b02      	ldr	r3, [sp, #8]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	bfc8      	it	gt
 80097a4:	461d      	movgt	r5, r3
 80097a6:	9b01      	ldr	r3, [sp, #4]
 80097a8:	bfd8      	it	le
 80097aa:	2501      	movle	r5, #1
 80097ac:	441d      	add	r5, r3
 80097ae:	f04f 0800 	mov.w	r8, #0
 80097b2:	ee18 1a10 	vmov	r1, s16
 80097b6:	2201      	movs	r2, #1
 80097b8:	4620      	mov	r0, r4
 80097ba:	f000 fb43 	bl	8009e44 <__lshift>
 80097be:	4631      	mov	r1, r6
 80097c0:	ee08 0a10 	vmov	s16, r0
 80097c4:	f000 fbae 	bl	8009f24 <__mcmp>
 80097c8:	2800      	cmp	r0, #0
 80097ca:	dc91      	bgt.n	80096f0 <_dtoa_r+0xaa8>
 80097cc:	d102      	bne.n	80097d4 <_dtoa_r+0xb8c>
 80097ce:	f01a 0f01 	tst.w	sl, #1
 80097d2:	d18d      	bne.n	80096f0 <_dtoa_r+0xaa8>
 80097d4:	462b      	mov	r3, r5
 80097d6:	461d      	mov	r5, r3
 80097d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80097dc:	2a30      	cmp	r2, #48	; 0x30
 80097de:	d0fa      	beq.n	80097d6 <_dtoa_r+0xb8e>
 80097e0:	e6d7      	b.n	8009592 <_dtoa_r+0x94a>
 80097e2:	9a01      	ldr	r2, [sp, #4]
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d184      	bne.n	80096f2 <_dtoa_r+0xaaa>
 80097e8:	9b00      	ldr	r3, [sp, #0]
 80097ea:	3301      	adds	r3, #1
 80097ec:	9300      	str	r3, [sp, #0]
 80097ee:	2331      	movs	r3, #49	; 0x31
 80097f0:	7013      	strb	r3, [r2, #0]
 80097f2:	e6ce      	b.n	8009592 <_dtoa_r+0x94a>
 80097f4:	4b09      	ldr	r3, [pc, #36]	; (800981c <_dtoa_r+0xbd4>)
 80097f6:	f7ff ba95 	b.w	8008d24 <_dtoa_r+0xdc>
 80097fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	f47f aa6e 	bne.w	8008cde <_dtoa_r+0x96>
 8009802:	4b07      	ldr	r3, [pc, #28]	; (8009820 <_dtoa_r+0xbd8>)
 8009804:	f7ff ba8e 	b.w	8008d24 <_dtoa_r+0xdc>
 8009808:	9b02      	ldr	r3, [sp, #8]
 800980a:	2b00      	cmp	r3, #0
 800980c:	dcae      	bgt.n	800976c <_dtoa_r+0xb24>
 800980e:	9b06      	ldr	r3, [sp, #24]
 8009810:	2b02      	cmp	r3, #2
 8009812:	f73f aea8 	bgt.w	8009566 <_dtoa_r+0x91e>
 8009816:	e7a9      	b.n	800976c <_dtoa_r+0xb24>
 8009818:	0800aaf8 	.word	0x0800aaf8
 800981c:	0800a954 	.word	0x0800a954
 8009820:	0800aa79 	.word	0x0800aa79

08009824 <__sflush_r>:
 8009824:	898a      	ldrh	r2, [r1, #12]
 8009826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800982a:	4605      	mov	r5, r0
 800982c:	0710      	lsls	r0, r2, #28
 800982e:	460c      	mov	r4, r1
 8009830:	d458      	bmi.n	80098e4 <__sflush_r+0xc0>
 8009832:	684b      	ldr	r3, [r1, #4]
 8009834:	2b00      	cmp	r3, #0
 8009836:	dc05      	bgt.n	8009844 <__sflush_r+0x20>
 8009838:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800983a:	2b00      	cmp	r3, #0
 800983c:	dc02      	bgt.n	8009844 <__sflush_r+0x20>
 800983e:	2000      	movs	r0, #0
 8009840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009844:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009846:	2e00      	cmp	r6, #0
 8009848:	d0f9      	beq.n	800983e <__sflush_r+0x1a>
 800984a:	2300      	movs	r3, #0
 800984c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009850:	682f      	ldr	r7, [r5, #0]
 8009852:	602b      	str	r3, [r5, #0]
 8009854:	d032      	beq.n	80098bc <__sflush_r+0x98>
 8009856:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009858:	89a3      	ldrh	r3, [r4, #12]
 800985a:	075a      	lsls	r2, r3, #29
 800985c:	d505      	bpl.n	800986a <__sflush_r+0x46>
 800985e:	6863      	ldr	r3, [r4, #4]
 8009860:	1ac0      	subs	r0, r0, r3
 8009862:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009864:	b10b      	cbz	r3, 800986a <__sflush_r+0x46>
 8009866:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009868:	1ac0      	subs	r0, r0, r3
 800986a:	2300      	movs	r3, #0
 800986c:	4602      	mov	r2, r0
 800986e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009870:	6a21      	ldr	r1, [r4, #32]
 8009872:	4628      	mov	r0, r5
 8009874:	47b0      	blx	r6
 8009876:	1c43      	adds	r3, r0, #1
 8009878:	89a3      	ldrh	r3, [r4, #12]
 800987a:	d106      	bne.n	800988a <__sflush_r+0x66>
 800987c:	6829      	ldr	r1, [r5, #0]
 800987e:	291d      	cmp	r1, #29
 8009880:	d82c      	bhi.n	80098dc <__sflush_r+0xb8>
 8009882:	4a2a      	ldr	r2, [pc, #168]	; (800992c <__sflush_r+0x108>)
 8009884:	40ca      	lsrs	r2, r1
 8009886:	07d6      	lsls	r6, r2, #31
 8009888:	d528      	bpl.n	80098dc <__sflush_r+0xb8>
 800988a:	2200      	movs	r2, #0
 800988c:	6062      	str	r2, [r4, #4]
 800988e:	04d9      	lsls	r1, r3, #19
 8009890:	6922      	ldr	r2, [r4, #16]
 8009892:	6022      	str	r2, [r4, #0]
 8009894:	d504      	bpl.n	80098a0 <__sflush_r+0x7c>
 8009896:	1c42      	adds	r2, r0, #1
 8009898:	d101      	bne.n	800989e <__sflush_r+0x7a>
 800989a:	682b      	ldr	r3, [r5, #0]
 800989c:	b903      	cbnz	r3, 80098a0 <__sflush_r+0x7c>
 800989e:	6560      	str	r0, [r4, #84]	; 0x54
 80098a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80098a2:	602f      	str	r7, [r5, #0]
 80098a4:	2900      	cmp	r1, #0
 80098a6:	d0ca      	beq.n	800983e <__sflush_r+0x1a>
 80098a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80098ac:	4299      	cmp	r1, r3
 80098ae:	d002      	beq.n	80098b6 <__sflush_r+0x92>
 80098b0:	4628      	mov	r0, r5
 80098b2:	f000 fc4f 	bl	800a154 <_free_r>
 80098b6:	2000      	movs	r0, #0
 80098b8:	6360      	str	r0, [r4, #52]	; 0x34
 80098ba:	e7c1      	b.n	8009840 <__sflush_r+0x1c>
 80098bc:	6a21      	ldr	r1, [r4, #32]
 80098be:	2301      	movs	r3, #1
 80098c0:	4628      	mov	r0, r5
 80098c2:	47b0      	blx	r6
 80098c4:	1c41      	adds	r1, r0, #1
 80098c6:	d1c7      	bne.n	8009858 <__sflush_r+0x34>
 80098c8:	682b      	ldr	r3, [r5, #0]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d0c4      	beq.n	8009858 <__sflush_r+0x34>
 80098ce:	2b1d      	cmp	r3, #29
 80098d0:	d001      	beq.n	80098d6 <__sflush_r+0xb2>
 80098d2:	2b16      	cmp	r3, #22
 80098d4:	d101      	bne.n	80098da <__sflush_r+0xb6>
 80098d6:	602f      	str	r7, [r5, #0]
 80098d8:	e7b1      	b.n	800983e <__sflush_r+0x1a>
 80098da:	89a3      	ldrh	r3, [r4, #12]
 80098dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098e0:	81a3      	strh	r3, [r4, #12]
 80098e2:	e7ad      	b.n	8009840 <__sflush_r+0x1c>
 80098e4:	690f      	ldr	r7, [r1, #16]
 80098e6:	2f00      	cmp	r7, #0
 80098e8:	d0a9      	beq.n	800983e <__sflush_r+0x1a>
 80098ea:	0793      	lsls	r3, r2, #30
 80098ec:	680e      	ldr	r6, [r1, #0]
 80098ee:	bf08      	it	eq
 80098f0:	694b      	ldreq	r3, [r1, #20]
 80098f2:	600f      	str	r7, [r1, #0]
 80098f4:	bf18      	it	ne
 80098f6:	2300      	movne	r3, #0
 80098f8:	eba6 0807 	sub.w	r8, r6, r7
 80098fc:	608b      	str	r3, [r1, #8]
 80098fe:	f1b8 0f00 	cmp.w	r8, #0
 8009902:	dd9c      	ble.n	800983e <__sflush_r+0x1a>
 8009904:	6a21      	ldr	r1, [r4, #32]
 8009906:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009908:	4643      	mov	r3, r8
 800990a:	463a      	mov	r2, r7
 800990c:	4628      	mov	r0, r5
 800990e:	47b0      	blx	r6
 8009910:	2800      	cmp	r0, #0
 8009912:	dc06      	bgt.n	8009922 <__sflush_r+0xfe>
 8009914:	89a3      	ldrh	r3, [r4, #12]
 8009916:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800991a:	81a3      	strh	r3, [r4, #12]
 800991c:	f04f 30ff 	mov.w	r0, #4294967295
 8009920:	e78e      	b.n	8009840 <__sflush_r+0x1c>
 8009922:	4407      	add	r7, r0
 8009924:	eba8 0800 	sub.w	r8, r8, r0
 8009928:	e7e9      	b.n	80098fe <__sflush_r+0xda>
 800992a:	bf00      	nop
 800992c:	20400001 	.word	0x20400001

08009930 <_fflush_r>:
 8009930:	b538      	push	{r3, r4, r5, lr}
 8009932:	690b      	ldr	r3, [r1, #16]
 8009934:	4605      	mov	r5, r0
 8009936:	460c      	mov	r4, r1
 8009938:	b913      	cbnz	r3, 8009940 <_fflush_r+0x10>
 800993a:	2500      	movs	r5, #0
 800993c:	4628      	mov	r0, r5
 800993e:	bd38      	pop	{r3, r4, r5, pc}
 8009940:	b118      	cbz	r0, 800994a <_fflush_r+0x1a>
 8009942:	6983      	ldr	r3, [r0, #24]
 8009944:	b90b      	cbnz	r3, 800994a <_fflush_r+0x1a>
 8009946:	f7fe fa37 	bl	8007db8 <__sinit>
 800994a:	4b14      	ldr	r3, [pc, #80]	; (800999c <_fflush_r+0x6c>)
 800994c:	429c      	cmp	r4, r3
 800994e:	d11b      	bne.n	8009988 <_fflush_r+0x58>
 8009950:	686c      	ldr	r4, [r5, #4]
 8009952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d0ef      	beq.n	800993a <_fflush_r+0xa>
 800995a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800995c:	07d0      	lsls	r0, r2, #31
 800995e:	d404      	bmi.n	800996a <_fflush_r+0x3a>
 8009960:	0599      	lsls	r1, r3, #22
 8009962:	d402      	bmi.n	800996a <_fflush_r+0x3a>
 8009964:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009966:	f7fe faea 	bl	8007f3e <__retarget_lock_acquire_recursive>
 800996a:	4628      	mov	r0, r5
 800996c:	4621      	mov	r1, r4
 800996e:	f7ff ff59 	bl	8009824 <__sflush_r>
 8009972:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009974:	07da      	lsls	r2, r3, #31
 8009976:	4605      	mov	r5, r0
 8009978:	d4e0      	bmi.n	800993c <_fflush_r+0xc>
 800997a:	89a3      	ldrh	r3, [r4, #12]
 800997c:	059b      	lsls	r3, r3, #22
 800997e:	d4dd      	bmi.n	800993c <_fflush_r+0xc>
 8009980:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009982:	f7fe fadd 	bl	8007f40 <__retarget_lock_release_recursive>
 8009986:	e7d9      	b.n	800993c <_fflush_r+0xc>
 8009988:	4b05      	ldr	r3, [pc, #20]	; (80099a0 <_fflush_r+0x70>)
 800998a:	429c      	cmp	r4, r3
 800998c:	d101      	bne.n	8009992 <_fflush_r+0x62>
 800998e:	68ac      	ldr	r4, [r5, #8]
 8009990:	e7df      	b.n	8009952 <_fflush_r+0x22>
 8009992:	4b04      	ldr	r3, [pc, #16]	; (80099a4 <_fflush_r+0x74>)
 8009994:	429c      	cmp	r4, r3
 8009996:	bf08      	it	eq
 8009998:	68ec      	ldreq	r4, [r5, #12]
 800999a:	e7da      	b.n	8009952 <_fflush_r+0x22>
 800999c:	0800a900 	.word	0x0800a900
 80099a0:	0800a920 	.word	0x0800a920
 80099a4:	0800a8e0 	.word	0x0800a8e0

080099a8 <_localeconv_r>:
 80099a8:	4800      	ldr	r0, [pc, #0]	; (80099ac <_localeconv_r+0x4>)
 80099aa:	4770      	bx	lr
 80099ac:	20000164 	.word	0x20000164

080099b0 <_lseek_r>:
 80099b0:	b538      	push	{r3, r4, r5, lr}
 80099b2:	4d07      	ldr	r5, [pc, #28]	; (80099d0 <_lseek_r+0x20>)
 80099b4:	4604      	mov	r4, r0
 80099b6:	4608      	mov	r0, r1
 80099b8:	4611      	mov	r1, r2
 80099ba:	2200      	movs	r2, #0
 80099bc:	602a      	str	r2, [r5, #0]
 80099be:	461a      	mov	r2, r3
 80099c0:	f7f8 fd5a 	bl	8002478 <_lseek>
 80099c4:	1c43      	adds	r3, r0, #1
 80099c6:	d102      	bne.n	80099ce <_lseek_r+0x1e>
 80099c8:	682b      	ldr	r3, [r5, #0]
 80099ca:	b103      	cbz	r3, 80099ce <_lseek_r+0x1e>
 80099cc:	6023      	str	r3, [r4, #0]
 80099ce:	bd38      	pop	{r3, r4, r5, pc}
 80099d0:	20004548 	.word	0x20004548

080099d4 <malloc>:
 80099d4:	4b02      	ldr	r3, [pc, #8]	; (80099e0 <malloc+0xc>)
 80099d6:	4601      	mov	r1, r0
 80099d8:	6818      	ldr	r0, [r3, #0]
 80099da:	f7fe bae9 	b.w	8007fb0 <_malloc_r>
 80099de:	bf00      	nop
 80099e0:	20000010 	.word	0x20000010

080099e4 <__ascii_mbtowc>:
 80099e4:	b082      	sub	sp, #8
 80099e6:	b901      	cbnz	r1, 80099ea <__ascii_mbtowc+0x6>
 80099e8:	a901      	add	r1, sp, #4
 80099ea:	b142      	cbz	r2, 80099fe <__ascii_mbtowc+0x1a>
 80099ec:	b14b      	cbz	r3, 8009a02 <__ascii_mbtowc+0x1e>
 80099ee:	7813      	ldrb	r3, [r2, #0]
 80099f0:	600b      	str	r3, [r1, #0]
 80099f2:	7812      	ldrb	r2, [r2, #0]
 80099f4:	1e10      	subs	r0, r2, #0
 80099f6:	bf18      	it	ne
 80099f8:	2001      	movne	r0, #1
 80099fa:	b002      	add	sp, #8
 80099fc:	4770      	bx	lr
 80099fe:	4610      	mov	r0, r2
 8009a00:	e7fb      	b.n	80099fa <__ascii_mbtowc+0x16>
 8009a02:	f06f 0001 	mvn.w	r0, #1
 8009a06:	e7f8      	b.n	80099fa <__ascii_mbtowc+0x16>

08009a08 <__malloc_lock>:
 8009a08:	4801      	ldr	r0, [pc, #4]	; (8009a10 <__malloc_lock+0x8>)
 8009a0a:	f7fe ba98 	b.w	8007f3e <__retarget_lock_acquire_recursive>
 8009a0e:	bf00      	nop
 8009a10:	2000453c 	.word	0x2000453c

08009a14 <__malloc_unlock>:
 8009a14:	4801      	ldr	r0, [pc, #4]	; (8009a1c <__malloc_unlock+0x8>)
 8009a16:	f7fe ba93 	b.w	8007f40 <__retarget_lock_release_recursive>
 8009a1a:	bf00      	nop
 8009a1c:	2000453c 	.word	0x2000453c

08009a20 <_Balloc>:
 8009a20:	b570      	push	{r4, r5, r6, lr}
 8009a22:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009a24:	4604      	mov	r4, r0
 8009a26:	460d      	mov	r5, r1
 8009a28:	b976      	cbnz	r6, 8009a48 <_Balloc+0x28>
 8009a2a:	2010      	movs	r0, #16
 8009a2c:	f7ff ffd2 	bl	80099d4 <malloc>
 8009a30:	4602      	mov	r2, r0
 8009a32:	6260      	str	r0, [r4, #36]	; 0x24
 8009a34:	b920      	cbnz	r0, 8009a40 <_Balloc+0x20>
 8009a36:	4b18      	ldr	r3, [pc, #96]	; (8009a98 <_Balloc+0x78>)
 8009a38:	4818      	ldr	r0, [pc, #96]	; (8009a9c <_Balloc+0x7c>)
 8009a3a:	2166      	movs	r1, #102	; 0x66
 8009a3c:	f000 fe10 	bl	800a660 <__assert_func>
 8009a40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a44:	6006      	str	r6, [r0, #0]
 8009a46:	60c6      	str	r6, [r0, #12]
 8009a48:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009a4a:	68f3      	ldr	r3, [r6, #12]
 8009a4c:	b183      	cbz	r3, 8009a70 <_Balloc+0x50>
 8009a4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a50:	68db      	ldr	r3, [r3, #12]
 8009a52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009a56:	b9b8      	cbnz	r0, 8009a88 <_Balloc+0x68>
 8009a58:	2101      	movs	r1, #1
 8009a5a:	fa01 f605 	lsl.w	r6, r1, r5
 8009a5e:	1d72      	adds	r2, r6, #5
 8009a60:	0092      	lsls	r2, r2, #2
 8009a62:	4620      	mov	r0, r4
 8009a64:	f000 fb60 	bl	800a128 <_calloc_r>
 8009a68:	b160      	cbz	r0, 8009a84 <_Balloc+0x64>
 8009a6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009a6e:	e00e      	b.n	8009a8e <_Balloc+0x6e>
 8009a70:	2221      	movs	r2, #33	; 0x21
 8009a72:	2104      	movs	r1, #4
 8009a74:	4620      	mov	r0, r4
 8009a76:	f000 fb57 	bl	800a128 <_calloc_r>
 8009a7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a7c:	60f0      	str	r0, [r6, #12]
 8009a7e:	68db      	ldr	r3, [r3, #12]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d1e4      	bne.n	8009a4e <_Balloc+0x2e>
 8009a84:	2000      	movs	r0, #0
 8009a86:	bd70      	pop	{r4, r5, r6, pc}
 8009a88:	6802      	ldr	r2, [r0, #0]
 8009a8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009a8e:	2300      	movs	r3, #0
 8009a90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009a94:	e7f7      	b.n	8009a86 <_Balloc+0x66>
 8009a96:	bf00      	nop
 8009a98:	0800aa86 	.word	0x0800aa86
 8009a9c:	0800ab13 	.word	0x0800ab13

08009aa0 <_Bfree>:
 8009aa0:	b570      	push	{r4, r5, r6, lr}
 8009aa2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009aa4:	4605      	mov	r5, r0
 8009aa6:	460c      	mov	r4, r1
 8009aa8:	b976      	cbnz	r6, 8009ac8 <_Bfree+0x28>
 8009aaa:	2010      	movs	r0, #16
 8009aac:	f7ff ff92 	bl	80099d4 <malloc>
 8009ab0:	4602      	mov	r2, r0
 8009ab2:	6268      	str	r0, [r5, #36]	; 0x24
 8009ab4:	b920      	cbnz	r0, 8009ac0 <_Bfree+0x20>
 8009ab6:	4b09      	ldr	r3, [pc, #36]	; (8009adc <_Bfree+0x3c>)
 8009ab8:	4809      	ldr	r0, [pc, #36]	; (8009ae0 <_Bfree+0x40>)
 8009aba:	218a      	movs	r1, #138	; 0x8a
 8009abc:	f000 fdd0 	bl	800a660 <__assert_func>
 8009ac0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ac4:	6006      	str	r6, [r0, #0]
 8009ac6:	60c6      	str	r6, [r0, #12]
 8009ac8:	b13c      	cbz	r4, 8009ada <_Bfree+0x3a>
 8009aca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009acc:	6862      	ldr	r2, [r4, #4]
 8009ace:	68db      	ldr	r3, [r3, #12]
 8009ad0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ad4:	6021      	str	r1, [r4, #0]
 8009ad6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009ada:	bd70      	pop	{r4, r5, r6, pc}
 8009adc:	0800aa86 	.word	0x0800aa86
 8009ae0:	0800ab13 	.word	0x0800ab13

08009ae4 <__multadd>:
 8009ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ae8:	690d      	ldr	r5, [r1, #16]
 8009aea:	4607      	mov	r7, r0
 8009aec:	460c      	mov	r4, r1
 8009aee:	461e      	mov	r6, r3
 8009af0:	f101 0c14 	add.w	ip, r1, #20
 8009af4:	2000      	movs	r0, #0
 8009af6:	f8dc 3000 	ldr.w	r3, [ip]
 8009afa:	b299      	uxth	r1, r3
 8009afc:	fb02 6101 	mla	r1, r2, r1, r6
 8009b00:	0c1e      	lsrs	r6, r3, #16
 8009b02:	0c0b      	lsrs	r3, r1, #16
 8009b04:	fb02 3306 	mla	r3, r2, r6, r3
 8009b08:	b289      	uxth	r1, r1
 8009b0a:	3001      	adds	r0, #1
 8009b0c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009b10:	4285      	cmp	r5, r0
 8009b12:	f84c 1b04 	str.w	r1, [ip], #4
 8009b16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009b1a:	dcec      	bgt.n	8009af6 <__multadd+0x12>
 8009b1c:	b30e      	cbz	r6, 8009b62 <__multadd+0x7e>
 8009b1e:	68a3      	ldr	r3, [r4, #8]
 8009b20:	42ab      	cmp	r3, r5
 8009b22:	dc19      	bgt.n	8009b58 <__multadd+0x74>
 8009b24:	6861      	ldr	r1, [r4, #4]
 8009b26:	4638      	mov	r0, r7
 8009b28:	3101      	adds	r1, #1
 8009b2a:	f7ff ff79 	bl	8009a20 <_Balloc>
 8009b2e:	4680      	mov	r8, r0
 8009b30:	b928      	cbnz	r0, 8009b3e <__multadd+0x5a>
 8009b32:	4602      	mov	r2, r0
 8009b34:	4b0c      	ldr	r3, [pc, #48]	; (8009b68 <__multadd+0x84>)
 8009b36:	480d      	ldr	r0, [pc, #52]	; (8009b6c <__multadd+0x88>)
 8009b38:	21b5      	movs	r1, #181	; 0xb5
 8009b3a:	f000 fd91 	bl	800a660 <__assert_func>
 8009b3e:	6922      	ldr	r2, [r4, #16]
 8009b40:	3202      	adds	r2, #2
 8009b42:	f104 010c 	add.w	r1, r4, #12
 8009b46:	0092      	lsls	r2, r2, #2
 8009b48:	300c      	adds	r0, #12
 8009b4a:	f7fe f9fa 	bl	8007f42 <memcpy>
 8009b4e:	4621      	mov	r1, r4
 8009b50:	4638      	mov	r0, r7
 8009b52:	f7ff ffa5 	bl	8009aa0 <_Bfree>
 8009b56:	4644      	mov	r4, r8
 8009b58:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009b5c:	3501      	adds	r5, #1
 8009b5e:	615e      	str	r6, [r3, #20]
 8009b60:	6125      	str	r5, [r4, #16]
 8009b62:	4620      	mov	r0, r4
 8009b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b68:	0800aaf8 	.word	0x0800aaf8
 8009b6c:	0800ab13 	.word	0x0800ab13

08009b70 <__hi0bits>:
 8009b70:	0c03      	lsrs	r3, r0, #16
 8009b72:	041b      	lsls	r3, r3, #16
 8009b74:	b9d3      	cbnz	r3, 8009bac <__hi0bits+0x3c>
 8009b76:	0400      	lsls	r0, r0, #16
 8009b78:	2310      	movs	r3, #16
 8009b7a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009b7e:	bf04      	itt	eq
 8009b80:	0200      	lsleq	r0, r0, #8
 8009b82:	3308      	addeq	r3, #8
 8009b84:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009b88:	bf04      	itt	eq
 8009b8a:	0100      	lsleq	r0, r0, #4
 8009b8c:	3304      	addeq	r3, #4
 8009b8e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009b92:	bf04      	itt	eq
 8009b94:	0080      	lsleq	r0, r0, #2
 8009b96:	3302      	addeq	r3, #2
 8009b98:	2800      	cmp	r0, #0
 8009b9a:	db05      	blt.n	8009ba8 <__hi0bits+0x38>
 8009b9c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009ba0:	f103 0301 	add.w	r3, r3, #1
 8009ba4:	bf08      	it	eq
 8009ba6:	2320      	moveq	r3, #32
 8009ba8:	4618      	mov	r0, r3
 8009baa:	4770      	bx	lr
 8009bac:	2300      	movs	r3, #0
 8009bae:	e7e4      	b.n	8009b7a <__hi0bits+0xa>

08009bb0 <__lo0bits>:
 8009bb0:	6803      	ldr	r3, [r0, #0]
 8009bb2:	f013 0207 	ands.w	r2, r3, #7
 8009bb6:	4601      	mov	r1, r0
 8009bb8:	d00b      	beq.n	8009bd2 <__lo0bits+0x22>
 8009bba:	07da      	lsls	r2, r3, #31
 8009bbc:	d423      	bmi.n	8009c06 <__lo0bits+0x56>
 8009bbe:	0798      	lsls	r0, r3, #30
 8009bc0:	bf49      	itett	mi
 8009bc2:	085b      	lsrmi	r3, r3, #1
 8009bc4:	089b      	lsrpl	r3, r3, #2
 8009bc6:	2001      	movmi	r0, #1
 8009bc8:	600b      	strmi	r3, [r1, #0]
 8009bca:	bf5c      	itt	pl
 8009bcc:	600b      	strpl	r3, [r1, #0]
 8009bce:	2002      	movpl	r0, #2
 8009bd0:	4770      	bx	lr
 8009bd2:	b298      	uxth	r0, r3
 8009bd4:	b9a8      	cbnz	r0, 8009c02 <__lo0bits+0x52>
 8009bd6:	0c1b      	lsrs	r3, r3, #16
 8009bd8:	2010      	movs	r0, #16
 8009bda:	b2da      	uxtb	r2, r3
 8009bdc:	b90a      	cbnz	r2, 8009be2 <__lo0bits+0x32>
 8009bde:	3008      	adds	r0, #8
 8009be0:	0a1b      	lsrs	r3, r3, #8
 8009be2:	071a      	lsls	r2, r3, #28
 8009be4:	bf04      	itt	eq
 8009be6:	091b      	lsreq	r3, r3, #4
 8009be8:	3004      	addeq	r0, #4
 8009bea:	079a      	lsls	r2, r3, #30
 8009bec:	bf04      	itt	eq
 8009bee:	089b      	lsreq	r3, r3, #2
 8009bf0:	3002      	addeq	r0, #2
 8009bf2:	07da      	lsls	r2, r3, #31
 8009bf4:	d403      	bmi.n	8009bfe <__lo0bits+0x4e>
 8009bf6:	085b      	lsrs	r3, r3, #1
 8009bf8:	f100 0001 	add.w	r0, r0, #1
 8009bfc:	d005      	beq.n	8009c0a <__lo0bits+0x5a>
 8009bfe:	600b      	str	r3, [r1, #0]
 8009c00:	4770      	bx	lr
 8009c02:	4610      	mov	r0, r2
 8009c04:	e7e9      	b.n	8009bda <__lo0bits+0x2a>
 8009c06:	2000      	movs	r0, #0
 8009c08:	4770      	bx	lr
 8009c0a:	2020      	movs	r0, #32
 8009c0c:	4770      	bx	lr
	...

08009c10 <__i2b>:
 8009c10:	b510      	push	{r4, lr}
 8009c12:	460c      	mov	r4, r1
 8009c14:	2101      	movs	r1, #1
 8009c16:	f7ff ff03 	bl	8009a20 <_Balloc>
 8009c1a:	4602      	mov	r2, r0
 8009c1c:	b928      	cbnz	r0, 8009c2a <__i2b+0x1a>
 8009c1e:	4b05      	ldr	r3, [pc, #20]	; (8009c34 <__i2b+0x24>)
 8009c20:	4805      	ldr	r0, [pc, #20]	; (8009c38 <__i2b+0x28>)
 8009c22:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009c26:	f000 fd1b 	bl	800a660 <__assert_func>
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	6144      	str	r4, [r0, #20]
 8009c2e:	6103      	str	r3, [r0, #16]
 8009c30:	bd10      	pop	{r4, pc}
 8009c32:	bf00      	nop
 8009c34:	0800aaf8 	.word	0x0800aaf8
 8009c38:	0800ab13 	.word	0x0800ab13

08009c3c <__multiply>:
 8009c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c40:	4691      	mov	r9, r2
 8009c42:	690a      	ldr	r2, [r1, #16]
 8009c44:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009c48:	429a      	cmp	r2, r3
 8009c4a:	bfb8      	it	lt
 8009c4c:	460b      	movlt	r3, r1
 8009c4e:	460c      	mov	r4, r1
 8009c50:	bfbc      	itt	lt
 8009c52:	464c      	movlt	r4, r9
 8009c54:	4699      	movlt	r9, r3
 8009c56:	6927      	ldr	r7, [r4, #16]
 8009c58:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009c5c:	68a3      	ldr	r3, [r4, #8]
 8009c5e:	6861      	ldr	r1, [r4, #4]
 8009c60:	eb07 060a 	add.w	r6, r7, sl
 8009c64:	42b3      	cmp	r3, r6
 8009c66:	b085      	sub	sp, #20
 8009c68:	bfb8      	it	lt
 8009c6a:	3101      	addlt	r1, #1
 8009c6c:	f7ff fed8 	bl	8009a20 <_Balloc>
 8009c70:	b930      	cbnz	r0, 8009c80 <__multiply+0x44>
 8009c72:	4602      	mov	r2, r0
 8009c74:	4b44      	ldr	r3, [pc, #272]	; (8009d88 <__multiply+0x14c>)
 8009c76:	4845      	ldr	r0, [pc, #276]	; (8009d8c <__multiply+0x150>)
 8009c78:	f240 115d 	movw	r1, #349	; 0x15d
 8009c7c:	f000 fcf0 	bl	800a660 <__assert_func>
 8009c80:	f100 0514 	add.w	r5, r0, #20
 8009c84:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009c88:	462b      	mov	r3, r5
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	4543      	cmp	r3, r8
 8009c8e:	d321      	bcc.n	8009cd4 <__multiply+0x98>
 8009c90:	f104 0314 	add.w	r3, r4, #20
 8009c94:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009c98:	f109 0314 	add.w	r3, r9, #20
 8009c9c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009ca0:	9202      	str	r2, [sp, #8]
 8009ca2:	1b3a      	subs	r2, r7, r4
 8009ca4:	3a15      	subs	r2, #21
 8009ca6:	f022 0203 	bic.w	r2, r2, #3
 8009caa:	3204      	adds	r2, #4
 8009cac:	f104 0115 	add.w	r1, r4, #21
 8009cb0:	428f      	cmp	r7, r1
 8009cb2:	bf38      	it	cc
 8009cb4:	2204      	movcc	r2, #4
 8009cb6:	9201      	str	r2, [sp, #4]
 8009cb8:	9a02      	ldr	r2, [sp, #8]
 8009cba:	9303      	str	r3, [sp, #12]
 8009cbc:	429a      	cmp	r2, r3
 8009cbe:	d80c      	bhi.n	8009cda <__multiply+0x9e>
 8009cc0:	2e00      	cmp	r6, #0
 8009cc2:	dd03      	ble.n	8009ccc <__multiply+0x90>
 8009cc4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d05a      	beq.n	8009d82 <__multiply+0x146>
 8009ccc:	6106      	str	r6, [r0, #16]
 8009cce:	b005      	add	sp, #20
 8009cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cd4:	f843 2b04 	str.w	r2, [r3], #4
 8009cd8:	e7d8      	b.n	8009c8c <__multiply+0x50>
 8009cda:	f8b3 a000 	ldrh.w	sl, [r3]
 8009cde:	f1ba 0f00 	cmp.w	sl, #0
 8009ce2:	d024      	beq.n	8009d2e <__multiply+0xf2>
 8009ce4:	f104 0e14 	add.w	lr, r4, #20
 8009ce8:	46a9      	mov	r9, r5
 8009cea:	f04f 0c00 	mov.w	ip, #0
 8009cee:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009cf2:	f8d9 1000 	ldr.w	r1, [r9]
 8009cf6:	fa1f fb82 	uxth.w	fp, r2
 8009cfa:	b289      	uxth	r1, r1
 8009cfc:	fb0a 110b 	mla	r1, sl, fp, r1
 8009d00:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009d04:	f8d9 2000 	ldr.w	r2, [r9]
 8009d08:	4461      	add	r1, ip
 8009d0a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009d0e:	fb0a c20b 	mla	r2, sl, fp, ip
 8009d12:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009d16:	b289      	uxth	r1, r1
 8009d18:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009d1c:	4577      	cmp	r7, lr
 8009d1e:	f849 1b04 	str.w	r1, [r9], #4
 8009d22:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009d26:	d8e2      	bhi.n	8009cee <__multiply+0xb2>
 8009d28:	9a01      	ldr	r2, [sp, #4]
 8009d2a:	f845 c002 	str.w	ip, [r5, r2]
 8009d2e:	9a03      	ldr	r2, [sp, #12]
 8009d30:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009d34:	3304      	adds	r3, #4
 8009d36:	f1b9 0f00 	cmp.w	r9, #0
 8009d3a:	d020      	beq.n	8009d7e <__multiply+0x142>
 8009d3c:	6829      	ldr	r1, [r5, #0]
 8009d3e:	f104 0c14 	add.w	ip, r4, #20
 8009d42:	46ae      	mov	lr, r5
 8009d44:	f04f 0a00 	mov.w	sl, #0
 8009d48:	f8bc b000 	ldrh.w	fp, [ip]
 8009d4c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009d50:	fb09 220b 	mla	r2, r9, fp, r2
 8009d54:	4492      	add	sl, r2
 8009d56:	b289      	uxth	r1, r1
 8009d58:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009d5c:	f84e 1b04 	str.w	r1, [lr], #4
 8009d60:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009d64:	f8be 1000 	ldrh.w	r1, [lr]
 8009d68:	0c12      	lsrs	r2, r2, #16
 8009d6a:	fb09 1102 	mla	r1, r9, r2, r1
 8009d6e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009d72:	4567      	cmp	r7, ip
 8009d74:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009d78:	d8e6      	bhi.n	8009d48 <__multiply+0x10c>
 8009d7a:	9a01      	ldr	r2, [sp, #4]
 8009d7c:	50a9      	str	r1, [r5, r2]
 8009d7e:	3504      	adds	r5, #4
 8009d80:	e79a      	b.n	8009cb8 <__multiply+0x7c>
 8009d82:	3e01      	subs	r6, #1
 8009d84:	e79c      	b.n	8009cc0 <__multiply+0x84>
 8009d86:	bf00      	nop
 8009d88:	0800aaf8 	.word	0x0800aaf8
 8009d8c:	0800ab13 	.word	0x0800ab13

08009d90 <__pow5mult>:
 8009d90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d94:	4615      	mov	r5, r2
 8009d96:	f012 0203 	ands.w	r2, r2, #3
 8009d9a:	4606      	mov	r6, r0
 8009d9c:	460f      	mov	r7, r1
 8009d9e:	d007      	beq.n	8009db0 <__pow5mult+0x20>
 8009da0:	4c25      	ldr	r4, [pc, #148]	; (8009e38 <__pow5mult+0xa8>)
 8009da2:	3a01      	subs	r2, #1
 8009da4:	2300      	movs	r3, #0
 8009da6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009daa:	f7ff fe9b 	bl	8009ae4 <__multadd>
 8009dae:	4607      	mov	r7, r0
 8009db0:	10ad      	asrs	r5, r5, #2
 8009db2:	d03d      	beq.n	8009e30 <__pow5mult+0xa0>
 8009db4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009db6:	b97c      	cbnz	r4, 8009dd8 <__pow5mult+0x48>
 8009db8:	2010      	movs	r0, #16
 8009dba:	f7ff fe0b 	bl	80099d4 <malloc>
 8009dbe:	4602      	mov	r2, r0
 8009dc0:	6270      	str	r0, [r6, #36]	; 0x24
 8009dc2:	b928      	cbnz	r0, 8009dd0 <__pow5mult+0x40>
 8009dc4:	4b1d      	ldr	r3, [pc, #116]	; (8009e3c <__pow5mult+0xac>)
 8009dc6:	481e      	ldr	r0, [pc, #120]	; (8009e40 <__pow5mult+0xb0>)
 8009dc8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009dcc:	f000 fc48 	bl	800a660 <__assert_func>
 8009dd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009dd4:	6004      	str	r4, [r0, #0]
 8009dd6:	60c4      	str	r4, [r0, #12]
 8009dd8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009ddc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009de0:	b94c      	cbnz	r4, 8009df6 <__pow5mult+0x66>
 8009de2:	f240 2171 	movw	r1, #625	; 0x271
 8009de6:	4630      	mov	r0, r6
 8009de8:	f7ff ff12 	bl	8009c10 <__i2b>
 8009dec:	2300      	movs	r3, #0
 8009dee:	f8c8 0008 	str.w	r0, [r8, #8]
 8009df2:	4604      	mov	r4, r0
 8009df4:	6003      	str	r3, [r0, #0]
 8009df6:	f04f 0900 	mov.w	r9, #0
 8009dfa:	07eb      	lsls	r3, r5, #31
 8009dfc:	d50a      	bpl.n	8009e14 <__pow5mult+0x84>
 8009dfe:	4639      	mov	r1, r7
 8009e00:	4622      	mov	r2, r4
 8009e02:	4630      	mov	r0, r6
 8009e04:	f7ff ff1a 	bl	8009c3c <__multiply>
 8009e08:	4639      	mov	r1, r7
 8009e0a:	4680      	mov	r8, r0
 8009e0c:	4630      	mov	r0, r6
 8009e0e:	f7ff fe47 	bl	8009aa0 <_Bfree>
 8009e12:	4647      	mov	r7, r8
 8009e14:	106d      	asrs	r5, r5, #1
 8009e16:	d00b      	beq.n	8009e30 <__pow5mult+0xa0>
 8009e18:	6820      	ldr	r0, [r4, #0]
 8009e1a:	b938      	cbnz	r0, 8009e2c <__pow5mult+0x9c>
 8009e1c:	4622      	mov	r2, r4
 8009e1e:	4621      	mov	r1, r4
 8009e20:	4630      	mov	r0, r6
 8009e22:	f7ff ff0b 	bl	8009c3c <__multiply>
 8009e26:	6020      	str	r0, [r4, #0]
 8009e28:	f8c0 9000 	str.w	r9, [r0]
 8009e2c:	4604      	mov	r4, r0
 8009e2e:	e7e4      	b.n	8009dfa <__pow5mult+0x6a>
 8009e30:	4638      	mov	r0, r7
 8009e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e36:	bf00      	nop
 8009e38:	0800ac60 	.word	0x0800ac60
 8009e3c:	0800aa86 	.word	0x0800aa86
 8009e40:	0800ab13 	.word	0x0800ab13

08009e44 <__lshift>:
 8009e44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e48:	460c      	mov	r4, r1
 8009e4a:	6849      	ldr	r1, [r1, #4]
 8009e4c:	6923      	ldr	r3, [r4, #16]
 8009e4e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009e52:	68a3      	ldr	r3, [r4, #8]
 8009e54:	4607      	mov	r7, r0
 8009e56:	4691      	mov	r9, r2
 8009e58:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009e5c:	f108 0601 	add.w	r6, r8, #1
 8009e60:	42b3      	cmp	r3, r6
 8009e62:	db0b      	blt.n	8009e7c <__lshift+0x38>
 8009e64:	4638      	mov	r0, r7
 8009e66:	f7ff fddb 	bl	8009a20 <_Balloc>
 8009e6a:	4605      	mov	r5, r0
 8009e6c:	b948      	cbnz	r0, 8009e82 <__lshift+0x3e>
 8009e6e:	4602      	mov	r2, r0
 8009e70:	4b2a      	ldr	r3, [pc, #168]	; (8009f1c <__lshift+0xd8>)
 8009e72:	482b      	ldr	r0, [pc, #172]	; (8009f20 <__lshift+0xdc>)
 8009e74:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009e78:	f000 fbf2 	bl	800a660 <__assert_func>
 8009e7c:	3101      	adds	r1, #1
 8009e7e:	005b      	lsls	r3, r3, #1
 8009e80:	e7ee      	b.n	8009e60 <__lshift+0x1c>
 8009e82:	2300      	movs	r3, #0
 8009e84:	f100 0114 	add.w	r1, r0, #20
 8009e88:	f100 0210 	add.w	r2, r0, #16
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	4553      	cmp	r3, sl
 8009e90:	db37      	blt.n	8009f02 <__lshift+0xbe>
 8009e92:	6920      	ldr	r0, [r4, #16]
 8009e94:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009e98:	f104 0314 	add.w	r3, r4, #20
 8009e9c:	f019 091f 	ands.w	r9, r9, #31
 8009ea0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009ea4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009ea8:	d02f      	beq.n	8009f0a <__lshift+0xc6>
 8009eaa:	f1c9 0e20 	rsb	lr, r9, #32
 8009eae:	468a      	mov	sl, r1
 8009eb0:	f04f 0c00 	mov.w	ip, #0
 8009eb4:	681a      	ldr	r2, [r3, #0]
 8009eb6:	fa02 f209 	lsl.w	r2, r2, r9
 8009eba:	ea42 020c 	orr.w	r2, r2, ip
 8009ebe:	f84a 2b04 	str.w	r2, [sl], #4
 8009ec2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ec6:	4298      	cmp	r0, r3
 8009ec8:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009ecc:	d8f2      	bhi.n	8009eb4 <__lshift+0x70>
 8009ece:	1b03      	subs	r3, r0, r4
 8009ed0:	3b15      	subs	r3, #21
 8009ed2:	f023 0303 	bic.w	r3, r3, #3
 8009ed6:	3304      	adds	r3, #4
 8009ed8:	f104 0215 	add.w	r2, r4, #21
 8009edc:	4290      	cmp	r0, r2
 8009ede:	bf38      	it	cc
 8009ee0:	2304      	movcc	r3, #4
 8009ee2:	f841 c003 	str.w	ip, [r1, r3]
 8009ee6:	f1bc 0f00 	cmp.w	ip, #0
 8009eea:	d001      	beq.n	8009ef0 <__lshift+0xac>
 8009eec:	f108 0602 	add.w	r6, r8, #2
 8009ef0:	3e01      	subs	r6, #1
 8009ef2:	4638      	mov	r0, r7
 8009ef4:	612e      	str	r6, [r5, #16]
 8009ef6:	4621      	mov	r1, r4
 8009ef8:	f7ff fdd2 	bl	8009aa0 <_Bfree>
 8009efc:	4628      	mov	r0, r5
 8009efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f02:	f842 0f04 	str.w	r0, [r2, #4]!
 8009f06:	3301      	adds	r3, #1
 8009f08:	e7c1      	b.n	8009e8e <__lshift+0x4a>
 8009f0a:	3904      	subs	r1, #4
 8009f0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f10:	f841 2f04 	str.w	r2, [r1, #4]!
 8009f14:	4298      	cmp	r0, r3
 8009f16:	d8f9      	bhi.n	8009f0c <__lshift+0xc8>
 8009f18:	e7ea      	b.n	8009ef0 <__lshift+0xac>
 8009f1a:	bf00      	nop
 8009f1c:	0800aaf8 	.word	0x0800aaf8
 8009f20:	0800ab13 	.word	0x0800ab13

08009f24 <__mcmp>:
 8009f24:	b530      	push	{r4, r5, lr}
 8009f26:	6902      	ldr	r2, [r0, #16]
 8009f28:	690c      	ldr	r4, [r1, #16]
 8009f2a:	1b12      	subs	r2, r2, r4
 8009f2c:	d10e      	bne.n	8009f4c <__mcmp+0x28>
 8009f2e:	f100 0314 	add.w	r3, r0, #20
 8009f32:	3114      	adds	r1, #20
 8009f34:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009f38:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009f3c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009f40:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009f44:	42a5      	cmp	r5, r4
 8009f46:	d003      	beq.n	8009f50 <__mcmp+0x2c>
 8009f48:	d305      	bcc.n	8009f56 <__mcmp+0x32>
 8009f4a:	2201      	movs	r2, #1
 8009f4c:	4610      	mov	r0, r2
 8009f4e:	bd30      	pop	{r4, r5, pc}
 8009f50:	4283      	cmp	r3, r0
 8009f52:	d3f3      	bcc.n	8009f3c <__mcmp+0x18>
 8009f54:	e7fa      	b.n	8009f4c <__mcmp+0x28>
 8009f56:	f04f 32ff 	mov.w	r2, #4294967295
 8009f5a:	e7f7      	b.n	8009f4c <__mcmp+0x28>

08009f5c <__mdiff>:
 8009f5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f60:	460c      	mov	r4, r1
 8009f62:	4606      	mov	r6, r0
 8009f64:	4611      	mov	r1, r2
 8009f66:	4620      	mov	r0, r4
 8009f68:	4690      	mov	r8, r2
 8009f6a:	f7ff ffdb 	bl	8009f24 <__mcmp>
 8009f6e:	1e05      	subs	r5, r0, #0
 8009f70:	d110      	bne.n	8009f94 <__mdiff+0x38>
 8009f72:	4629      	mov	r1, r5
 8009f74:	4630      	mov	r0, r6
 8009f76:	f7ff fd53 	bl	8009a20 <_Balloc>
 8009f7a:	b930      	cbnz	r0, 8009f8a <__mdiff+0x2e>
 8009f7c:	4b3a      	ldr	r3, [pc, #232]	; (800a068 <__mdiff+0x10c>)
 8009f7e:	4602      	mov	r2, r0
 8009f80:	f240 2132 	movw	r1, #562	; 0x232
 8009f84:	4839      	ldr	r0, [pc, #228]	; (800a06c <__mdiff+0x110>)
 8009f86:	f000 fb6b 	bl	800a660 <__assert_func>
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009f90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f94:	bfa4      	itt	ge
 8009f96:	4643      	movge	r3, r8
 8009f98:	46a0      	movge	r8, r4
 8009f9a:	4630      	mov	r0, r6
 8009f9c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009fa0:	bfa6      	itte	ge
 8009fa2:	461c      	movge	r4, r3
 8009fa4:	2500      	movge	r5, #0
 8009fa6:	2501      	movlt	r5, #1
 8009fa8:	f7ff fd3a 	bl	8009a20 <_Balloc>
 8009fac:	b920      	cbnz	r0, 8009fb8 <__mdiff+0x5c>
 8009fae:	4b2e      	ldr	r3, [pc, #184]	; (800a068 <__mdiff+0x10c>)
 8009fb0:	4602      	mov	r2, r0
 8009fb2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009fb6:	e7e5      	b.n	8009f84 <__mdiff+0x28>
 8009fb8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009fbc:	6926      	ldr	r6, [r4, #16]
 8009fbe:	60c5      	str	r5, [r0, #12]
 8009fc0:	f104 0914 	add.w	r9, r4, #20
 8009fc4:	f108 0514 	add.w	r5, r8, #20
 8009fc8:	f100 0e14 	add.w	lr, r0, #20
 8009fcc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009fd0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009fd4:	f108 0210 	add.w	r2, r8, #16
 8009fd8:	46f2      	mov	sl, lr
 8009fda:	2100      	movs	r1, #0
 8009fdc:	f859 3b04 	ldr.w	r3, [r9], #4
 8009fe0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009fe4:	fa1f f883 	uxth.w	r8, r3
 8009fe8:	fa11 f18b 	uxtah	r1, r1, fp
 8009fec:	0c1b      	lsrs	r3, r3, #16
 8009fee:	eba1 0808 	sub.w	r8, r1, r8
 8009ff2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009ff6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009ffa:	fa1f f888 	uxth.w	r8, r8
 8009ffe:	1419      	asrs	r1, r3, #16
 800a000:	454e      	cmp	r6, r9
 800a002:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a006:	f84a 3b04 	str.w	r3, [sl], #4
 800a00a:	d8e7      	bhi.n	8009fdc <__mdiff+0x80>
 800a00c:	1b33      	subs	r3, r6, r4
 800a00e:	3b15      	subs	r3, #21
 800a010:	f023 0303 	bic.w	r3, r3, #3
 800a014:	3304      	adds	r3, #4
 800a016:	3415      	adds	r4, #21
 800a018:	42a6      	cmp	r6, r4
 800a01a:	bf38      	it	cc
 800a01c:	2304      	movcc	r3, #4
 800a01e:	441d      	add	r5, r3
 800a020:	4473      	add	r3, lr
 800a022:	469e      	mov	lr, r3
 800a024:	462e      	mov	r6, r5
 800a026:	4566      	cmp	r6, ip
 800a028:	d30e      	bcc.n	800a048 <__mdiff+0xec>
 800a02a:	f10c 0203 	add.w	r2, ip, #3
 800a02e:	1b52      	subs	r2, r2, r5
 800a030:	f022 0203 	bic.w	r2, r2, #3
 800a034:	3d03      	subs	r5, #3
 800a036:	45ac      	cmp	ip, r5
 800a038:	bf38      	it	cc
 800a03a:	2200      	movcc	r2, #0
 800a03c:	441a      	add	r2, r3
 800a03e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a042:	b17b      	cbz	r3, 800a064 <__mdiff+0x108>
 800a044:	6107      	str	r7, [r0, #16]
 800a046:	e7a3      	b.n	8009f90 <__mdiff+0x34>
 800a048:	f856 8b04 	ldr.w	r8, [r6], #4
 800a04c:	fa11 f288 	uxtah	r2, r1, r8
 800a050:	1414      	asrs	r4, r2, #16
 800a052:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a056:	b292      	uxth	r2, r2
 800a058:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a05c:	f84e 2b04 	str.w	r2, [lr], #4
 800a060:	1421      	asrs	r1, r4, #16
 800a062:	e7e0      	b.n	800a026 <__mdiff+0xca>
 800a064:	3f01      	subs	r7, #1
 800a066:	e7ea      	b.n	800a03e <__mdiff+0xe2>
 800a068:	0800aaf8 	.word	0x0800aaf8
 800a06c:	0800ab13 	.word	0x0800ab13

0800a070 <__d2b>:
 800a070:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a074:	4689      	mov	r9, r1
 800a076:	2101      	movs	r1, #1
 800a078:	ec57 6b10 	vmov	r6, r7, d0
 800a07c:	4690      	mov	r8, r2
 800a07e:	f7ff fccf 	bl	8009a20 <_Balloc>
 800a082:	4604      	mov	r4, r0
 800a084:	b930      	cbnz	r0, 800a094 <__d2b+0x24>
 800a086:	4602      	mov	r2, r0
 800a088:	4b25      	ldr	r3, [pc, #148]	; (800a120 <__d2b+0xb0>)
 800a08a:	4826      	ldr	r0, [pc, #152]	; (800a124 <__d2b+0xb4>)
 800a08c:	f240 310a 	movw	r1, #778	; 0x30a
 800a090:	f000 fae6 	bl	800a660 <__assert_func>
 800a094:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a098:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a09c:	bb35      	cbnz	r5, 800a0ec <__d2b+0x7c>
 800a09e:	2e00      	cmp	r6, #0
 800a0a0:	9301      	str	r3, [sp, #4]
 800a0a2:	d028      	beq.n	800a0f6 <__d2b+0x86>
 800a0a4:	4668      	mov	r0, sp
 800a0a6:	9600      	str	r6, [sp, #0]
 800a0a8:	f7ff fd82 	bl	8009bb0 <__lo0bits>
 800a0ac:	9900      	ldr	r1, [sp, #0]
 800a0ae:	b300      	cbz	r0, 800a0f2 <__d2b+0x82>
 800a0b0:	9a01      	ldr	r2, [sp, #4]
 800a0b2:	f1c0 0320 	rsb	r3, r0, #32
 800a0b6:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ba:	430b      	orrs	r3, r1
 800a0bc:	40c2      	lsrs	r2, r0
 800a0be:	6163      	str	r3, [r4, #20]
 800a0c0:	9201      	str	r2, [sp, #4]
 800a0c2:	9b01      	ldr	r3, [sp, #4]
 800a0c4:	61a3      	str	r3, [r4, #24]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	bf14      	ite	ne
 800a0ca:	2202      	movne	r2, #2
 800a0cc:	2201      	moveq	r2, #1
 800a0ce:	6122      	str	r2, [r4, #16]
 800a0d0:	b1d5      	cbz	r5, 800a108 <__d2b+0x98>
 800a0d2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a0d6:	4405      	add	r5, r0
 800a0d8:	f8c9 5000 	str.w	r5, [r9]
 800a0dc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a0e0:	f8c8 0000 	str.w	r0, [r8]
 800a0e4:	4620      	mov	r0, r4
 800a0e6:	b003      	add	sp, #12
 800a0e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a0f0:	e7d5      	b.n	800a09e <__d2b+0x2e>
 800a0f2:	6161      	str	r1, [r4, #20]
 800a0f4:	e7e5      	b.n	800a0c2 <__d2b+0x52>
 800a0f6:	a801      	add	r0, sp, #4
 800a0f8:	f7ff fd5a 	bl	8009bb0 <__lo0bits>
 800a0fc:	9b01      	ldr	r3, [sp, #4]
 800a0fe:	6163      	str	r3, [r4, #20]
 800a100:	2201      	movs	r2, #1
 800a102:	6122      	str	r2, [r4, #16]
 800a104:	3020      	adds	r0, #32
 800a106:	e7e3      	b.n	800a0d0 <__d2b+0x60>
 800a108:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a10c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a110:	f8c9 0000 	str.w	r0, [r9]
 800a114:	6918      	ldr	r0, [r3, #16]
 800a116:	f7ff fd2b 	bl	8009b70 <__hi0bits>
 800a11a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a11e:	e7df      	b.n	800a0e0 <__d2b+0x70>
 800a120:	0800aaf8 	.word	0x0800aaf8
 800a124:	0800ab13 	.word	0x0800ab13

0800a128 <_calloc_r>:
 800a128:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a12a:	fba1 2402 	umull	r2, r4, r1, r2
 800a12e:	b94c      	cbnz	r4, 800a144 <_calloc_r+0x1c>
 800a130:	4611      	mov	r1, r2
 800a132:	9201      	str	r2, [sp, #4]
 800a134:	f7fd ff3c 	bl	8007fb0 <_malloc_r>
 800a138:	9a01      	ldr	r2, [sp, #4]
 800a13a:	4605      	mov	r5, r0
 800a13c:	b930      	cbnz	r0, 800a14c <_calloc_r+0x24>
 800a13e:	4628      	mov	r0, r5
 800a140:	b003      	add	sp, #12
 800a142:	bd30      	pop	{r4, r5, pc}
 800a144:	220c      	movs	r2, #12
 800a146:	6002      	str	r2, [r0, #0]
 800a148:	2500      	movs	r5, #0
 800a14a:	e7f8      	b.n	800a13e <_calloc_r+0x16>
 800a14c:	4621      	mov	r1, r4
 800a14e:	f7fd ff06 	bl	8007f5e <memset>
 800a152:	e7f4      	b.n	800a13e <_calloc_r+0x16>

0800a154 <_free_r>:
 800a154:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a156:	2900      	cmp	r1, #0
 800a158:	d044      	beq.n	800a1e4 <_free_r+0x90>
 800a15a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a15e:	9001      	str	r0, [sp, #4]
 800a160:	2b00      	cmp	r3, #0
 800a162:	f1a1 0404 	sub.w	r4, r1, #4
 800a166:	bfb8      	it	lt
 800a168:	18e4      	addlt	r4, r4, r3
 800a16a:	f7ff fc4d 	bl	8009a08 <__malloc_lock>
 800a16e:	4a1e      	ldr	r2, [pc, #120]	; (800a1e8 <_free_r+0x94>)
 800a170:	9801      	ldr	r0, [sp, #4]
 800a172:	6813      	ldr	r3, [r2, #0]
 800a174:	b933      	cbnz	r3, 800a184 <_free_r+0x30>
 800a176:	6063      	str	r3, [r4, #4]
 800a178:	6014      	str	r4, [r2, #0]
 800a17a:	b003      	add	sp, #12
 800a17c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a180:	f7ff bc48 	b.w	8009a14 <__malloc_unlock>
 800a184:	42a3      	cmp	r3, r4
 800a186:	d908      	bls.n	800a19a <_free_r+0x46>
 800a188:	6825      	ldr	r5, [r4, #0]
 800a18a:	1961      	adds	r1, r4, r5
 800a18c:	428b      	cmp	r3, r1
 800a18e:	bf01      	itttt	eq
 800a190:	6819      	ldreq	r1, [r3, #0]
 800a192:	685b      	ldreq	r3, [r3, #4]
 800a194:	1949      	addeq	r1, r1, r5
 800a196:	6021      	streq	r1, [r4, #0]
 800a198:	e7ed      	b.n	800a176 <_free_r+0x22>
 800a19a:	461a      	mov	r2, r3
 800a19c:	685b      	ldr	r3, [r3, #4]
 800a19e:	b10b      	cbz	r3, 800a1a4 <_free_r+0x50>
 800a1a0:	42a3      	cmp	r3, r4
 800a1a2:	d9fa      	bls.n	800a19a <_free_r+0x46>
 800a1a4:	6811      	ldr	r1, [r2, #0]
 800a1a6:	1855      	adds	r5, r2, r1
 800a1a8:	42a5      	cmp	r5, r4
 800a1aa:	d10b      	bne.n	800a1c4 <_free_r+0x70>
 800a1ac:	6824      	ldr	r4, [r4, #0]
 800a1ae:	4421      	add	r1, r4
 800a1b0:	1854      	adds	r4, r2, r1
 800a1b2:	42a3      	cmp	r3, r4
 800a1b4:	6011      	str	r1, [r2, #0]
 800a1b6:	d1e0      	bne.n	800a17a <_free_r+0x26>
 800a1b8:	681c      	ldr	r4, [r3, #0]
 800a1ba:	685b      	ldr	r3, [r3, #4]
 800a1bc:	6053      	str	r3, [r2, #4]
 800a1be:	4421      	add	r1, r4
 800a1c0:	6011      	str	r1, [r2, #0]
 800a1c2:	e7da      	b.n	800a17a <_free_r+0x26>
 800a1c4:	d902      	bls.n	800a1cc <_free_r+0x78>
 800a1c6:	230c      	movs	r3, #12
 800a1c8:	6003      	str	r3, [r0, #0]
 800a1ca:	e7d6      	b.n	800a17a <_free_r+0x26>
 800a1cc:	6825      	ldr	r5, [r4, #0]
 800a1ce:	1961      	adds	r1, r4, r5
 800a1d0:	428b      	cmp	r3, r1
 800a1d2:	bf04      	itt	eq
 800a1d4:	6819      	ldreq	r1, [r3, #0]
 800a1d6:	685b      	ldreq	r3, [r3, #4]
 800a1d8:	6063      	str	r3, [r4, #4]
 800a1da:	bf04      	itt	eq
 800a1dc:	1949      	addeq	r1, r1, r5
 800a1de:	6021      	streq	r1, [r4, #0]
 800a1e0:	6054      	str	r4, [r2, #4]
 800a1e2:	e7ca      	b.n	800a17a <_free_r+0x26>
 800a1e4:	b003      	add	sp, #12
 800a1e6:	bd30      	pop	{r4, r5, pc}
 800a1e8:	20004540 	.word	0x20004540

0800a1ec <__sfputc_r>:
 800a1ec:	6893      	ldr	r3, [r2, #8]
 800a1ee:	3b01      	subs	r3, #1
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	b410      	push	{r4}
 800a1f4:	6093      	str	r3, [r2, #8]
 800a1f6:	da08      	bge.n	800a20a <__sfputc_r+0x1e>
 800a1f8:	6994      	ldr	r4, [r2, #24]
 800a1fa:	42a3      	cmp	r3, r4
 800a1fc:	db01      	blt.n	800a202 <__sfputc_r+0x16>
 800a1fe:	290a      	cmp	r1, #10
 800a200:	d103      	bne.n	800a20a <__sfputc_r+0x1e>
 800a202:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a206:	f000 b95d 	b.w	800a4c4 <__swbuf_r>
 800a20a:	6813      	ldr	r3, [r2, #0]
 800a20c:	1c58      	adds	r0, r3, #1
 800a20e:	6010      	str	r0, [r2, #0]
 800a210:	7019      	strb	r1, [r3, #0]
 800a212:	4608      	mov	r0, r1
 800a214:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a218:	4770      	bx	lr

0800a21a <__sfputs_r>:
 800a21a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a21c:	4606      	mov	r6, r0
 800a21e:	460f      	mov	r7, r1
 800a220:	4614      	mov	r4, r2
 800a222:	18d5      	adds	r5, r2, r3
 800a224:	42ac      	cmp	r4, r5
 800a226:	d101      	bne.n	800a22c <__sfputs_r+0x12>
 800a228:	2000      	movs	r0, #0
 800a22a:	e007      	b.n	800a23c <__sfputs_r+0x22>
 800a22c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a230:	463a      	mov	r2, r7
 800a232:	4630      	mov	r0, r6
 800a234:	f7ff ffda 	bl	800a1ec <__sfputc_r>
 800a238:	1c43      	adds	r3, r0, #1
 800a23a:	d1f3      	bne.n	800a224 <__sfputs_r+0xa>
 800a23c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a240 <_vfiprintf_r>:
 800a240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a244:	460d      	mov	r5, r1
 800a246:	b09d      	sub	sp, #116	; 0x74
 800a248:	4614      	mov	r4, r2
 800a24a:	4698      	mov	r8, r3
 800a24c:	4606      	mov	r6, r0
 800a24e:	b118      	cbz	r0, 800a258 <_vfiprintf_r+0x18>
 800a250:	6983      	ldr	r3, [r0, #24]
 800a252:	b90b      	cbnz	r3, 800a258 <_vfiprintf_r+0x18>
 800a254:	f7fd fdb0 	bl	8007db8 <__sinit>
 800a258:	4b89      	ldr	r3, [pc, #548]	; (800a480 <_vfiprintf_r+0x240>)
 800a25a:	429d      	cmp	r5, r3
 800a25c:	d11b      	bne.n	800a296 <_vfiprintf_r+0x56>
 800a25e:	6875      	ldr	r5, [r6, #4]
 800a260:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a262:	07d9      	lsls	r1, r3, #31
 800a264:	d405      	bmi.n	800a272 <_vfiprintf_r+0x32>
 800a266:	89ab      	ldrh	r3, [r5, #12]
 800a268:	059a      	lsls	r2, r3, #22
 800a26a:	d402      	bmi.n	800a272 <_vfiprintf_r+0x32>
 800a26c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a26e:	f7fd fe66 	bl	8007f3e <__retarget_lock_acquire_recursive>
 800a272:	89ab      	ldrh	r3, [r5, #12]
 800a274:	071b      	lsls	r3, r3, #28
 800a276:	d501      	bpl.n	800a27c <_vfiprintf_r+0x3c>
 800a278:	692b      	ldr	r3, [r5, #16]
 800a27a:	b9eb      	cbnz	r3, 800a2b8 <_vfiprintf_r+0x78>
 800a27c:	4629      	mov	r1, r5
 800a27e:	4630      	mov	r0, r6
 800a280:	f000 f980 	bl	800a584 <__swsetup_r>
 800a284:	b1c0      	cbz	r0, 800a2b8 <_vfiprintf_r+0x78>
 800a286:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a288:	07dc      	lsls	r4, r3, #31
 800a28a:	d50e      	bpl.n	800a2aa <_vfiprintf_r+0x6a>
 800a28c:	f04f 30ff 	mov.w	r0, #4294967295
 800a290:	b01d      	add	sp, #116	; 0x74
 800a292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a296:	4b7b      	ldr	r3, [pc, #492]	; (800a484 <_vfiprintf_r+0x244>)
 800a298:	429d      	cmp	r5, r3
 800a29a:	d101      	bne.n	800a2a0 <_vfiprintf_r+0x60>
 800a29c:	68b5      	ldr	r5, [r6, #8]
 800a29e:	e7df      	b.n	800a260 <_vfiprintf_r+0x20>
 800a2a0:	4b79      	ldr	r3, [pc, #484]	; (800a488 <_vfiprintf_r+0x248>)
 800a2a2:	429d      	cmp	r5, r3
 800a2a4:	bf08      	it	eq
 800a2a6:	68f5      	ldreq	r5, [r6, #12]
 800a2a8:	e7da      	b.n	800a260 <_vfiprintf_r+0x20>
 800a2aa:	89ab      	ldrh	r3, [r5, #12]
 800a2ac:	0598      	lsls	r0, r3, #22
 800a2ae:	d4ed      	bmi.n	800a28c <_vfiprintf_r+0x4c>
 800a2b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a2b2:	f7fd fe45 	bl	8007f40 <__retarget_lock_release_recursive>
 800a2b6:	e7e9      	b.n	800a28c <_vfiprintf_r+0x4c>
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	9309      	str	r3, [sp, #36]	; 0x24
 800a2bc:	2320      	movs	r3, #32
 800a2be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a2c2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2c6:	2330      	movs	r3, #48	; 0x30
 800a2c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a48c <_vfiprintf_r+0x24c>
 800a2cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a2d0:	f04f 0901 	mov.w	r9, #1
 800a2d4:	4623      	mov	r3, r4
 800a2d6:	469a      	mov	sl, r3
 800a2d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2dc:	b10a      	cbz	r2, 800a2e2 <_vfiprintf_r+0xa2>
 800a2de:	2a25      	cmp	r2, #37	; 0x25
 800a2e0:	d1f9      	bne.n	800a2d6 <_vfiprintf_r+0x96>
 800a2e2:	ebba 0b04 	subs.w	fp, sl, r4
 800a2e6:	d00b      	beq.n	800a300 <_vfiprintf_r+0xc0>
 800a2e8:	465b      	mov	r3, fp
 800a2ea:	4622      	mov	r2, r4
 800a2ec:	4629      	mov	r1, r5
 800a2ee:	4630      	mov	r0, r6
 800a2f0:	f7ff ff93 	bl	800a21a <__sfputs_r>
 800a2f4:	3001      	adds	r0, #1
 800a2f6:	f000 80aa 	beq.w	800a44e <_vfiprintf_r+0x20e>
 800a2fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2fc:	445a      	add	r2, fp
 800a2fe:	9209      	str	r2, [sp, #36]	; 0x24
 800a300:	f89a 3000 	ldrb.w	r3, [sl]
 800a304:	2b00      	cmp	r3, #0
 800a306:	f000 80a2 	beq.w	800a44e <_vfiprintf_r+0x20e>
 800a30a:	2300      	movs	r3, #0
 800a30c:	f04f 32ff 	mov.w	r2, #4294967295
 800a310:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a314:	f10a 0a01 	add.w	sl, sl, #1
 800a318:	9304      	str	r3, [sp, #16]
 800a31a:	9307      	str	r3, [sp, #28]
 800a31c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a320:	931a      	str	r3, [sp, #104]	; 0x68
 800a322:	4654      	mov	r4, sl
 800a324:	2205      	movs	r2, #5
 800a326:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a32a:	4858      	ldr	r0, [pc, #352]	; (800a48c <_vfiprintf_r+0x24c>)
 800a32c:	f7f5 ff78 	bl	8000220 <memchr>
 800a330:	9a04      	ldr	r2, [sp, #16]
 800a332:	b9d8      	cbnz	r0, 800a36c <_vfiprintf_r+0x12c>
 800a334:	06d1      	lsls	r1, r2, #27
 800a336:	bf44      	itt	mi
 800a338:	2320      	movmi	r3, #32
 800a33a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a33e:	0713      	lsls	r3, r2, #28
 800a340:	bf44      	itt	mi
 800a342:	232b      	movmi	r3, #43	; 0x2b
 800a344:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a348:	f89a 3000 	ldrb.w	r3, [sl]
 800a34c:	2b2a      	cmp	r3, #42	; 0x2a
 800a34e:	d015      	beq.n	800a37c <_vfiprintf_r+0x13c>
 800a350:	9a07      	ldr	r2, [sp, #28]
 800a352:	4654      	mov	r4, sl
 800a354:	2000      	movs	r0, #0
 800a356:	f04f 0c0a 	mov.w	ip, #10
 800a35a:	4621      	mov	r1, r4
 800a35c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a360:	3b30      	subs	r3, #48	; 0x30
 800a362:	2b09      	cmp	r3, #9
 800a364:	d94e      	bls.n	800a404 <_vfiprintf_r+0x1c4>
 800a366:	b1b0      	cbz	r0, 800a396 <_vfiprintf_r+0x156>
 800a368:	9207      	str	r2, [sp, #28]
 800a36a:	e014      	b.n	800a396 <_vfiprintf_r+0x156>
 800a36c:	eba0 0308 	sub.w	r3, r0, r8
 800a370:	fa09 f303 	lsl.w	r3, r9, r3
 800a374:	4313      	orrs	r3, r2
 800a376:	9304      	str	r3, [sp, #16]
 800a378:	46a2      	mov	sl, r4
 800a37a:	e7d2      	b.n	800a322 <_vfiprintf_r+0xe2>
 800a37c:	9b03      	ldr	r3, [sp, #12]
 800a37e:	1d19      	adds	r1, r3, #4
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	9103      	str	r1, [sp, #12]
 800a384:	2b00      	cmp	r3, #0
 800a386:	bfbb      	ittet	lt
 800a388:	425b      	neglt	r3, r3
 800a38a:	f042 0202 	orrlt.w	r2, r2, #2
 800a38e:	9307      	strge	r3, [sp, #28]
 800a390:	9307      	strlt	r3, [sp, #28]
 800a392:	bfb8      	it	lt
 800a394:	9204      	strlt	r2, [sp, #16]
 800a396:	7823      	ldrb	r3, [r4, #0]
 800a398:	2b2e      	cmp	r3, #46	; 0x2e
 800a39a:	d10c      	bne.n	800a3b6 <_vfiprintf_r+0x176>
 800a39c:	7863      	ldrb	r3, [r4, #1]
 800a39e:	2b2a      	cmp	r3, #42	; 0x2a
 800a3a0:	d135      	bne.n	800a40e <_vfiprintf_r+0x1ce>
 800a3a2:	9b03      	ldr	r3, [sp, #12]
 800a3a4:	1d1a      	adds	r2, r3, #4
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	9203      	str	r2, [sp, #12]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	bfb8      	it	lt
 800a3ae:	f04f 33ff 	movlt.w	r3, #4294967295
 800a3b2:	3402      	adds	r4, #2
 800a3b4:	9305      	str	r3, [sp, #20]
 800a3b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a49c <_vfiprintf_r+0x25c>
 800a3ba:	7821      	ldrb	r1, [r4, #0]
 800a3bc:	2203      	movs	r2, #3
 800a3be:	4650      	mov	r0, sl
 800a3c0:	f7f5 ff2e 	bl	8000220 <memchr>
 800a3c4:	b140      	cbz	r0, 800a3d8 <_vfiprintf_r+0x198>
 800a3c6:	2340      	movs	r3, #64	; 0x40
 800a3c8:	eba0 000a 	sub.w	r0, r0, sl
 800a3cc:	fa03 f000 	lsl.w	r0, r3, r0
 800a3d0:	9b04      	ldr	r3, [sp, #16]
 800a3d2:	4303      	orrs	r3, r0
 800a3d4:	3401      	adds	r4, #1
 800a3d6:	9304      	str	r3, [sp, #16]
 800a3d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3dc:	482c      	ldr	r0, [pc, #176]	; (800a490 <_vfiprintf_r+0x250>)
 800a3de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3e2:	2206      	movs	r2, #6
 800a3e4:	f7f5 ff1c 	bl	8000220 <memchr>
 800a3e8:	2800      	cmp	r0, #0
 800a3ea:	d03f      	beq.n	800a46c <_vfiprintf_r+0x22c>
 800a3ec:	4b29      	ldr	r3, [pc, #164]	; (800a494 <_vfiprintf_r+0x254>)
 800a3ee:	bb1b      	cbnz	r3, 800a438 <_vfiprintf_r+0x1f8>
 800a3f0:	9b03      	ldr	r3, [sp, #12]
 800a3f2:	3307      	adds	r3, #7
 800a3f4:	f023 0307 	bic.w	r3, r3, #7
 800a3f8:	3308      	adds	r3, #8
 800a3fa:	9303      	str	r3, [sp, #12]
 800a3fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3fe:	443b      	add	r3, r7
 800a400:	9309      	str	r3, [sp, #36]	; 0x24
 800a402:	e767      	b.n	800a2d4 <_vfiprintf_r+0x94>
 800a404:	fb0c 3202 	mla	r2, ip, r2, r3
 800a408:	460c      	mov	r4, r1
 800a40a:	2001      	movs	r0, #1
 800a40c:	e7a5      	b.n	800a35a <_vfiprintf_r+0x11a>
 800a40e:	2300      	movs	r3, #0
 800a410:	3401      	adds	r4, #1
 800a412:	9305      	str	r3, [sp, #20]
 800a414:	4619      	mov	r1, r3
 800a416:	f04f 0c0a 	mov.w	ip, #10
 800a41a:	4620      	mov	r0, r4
 800a41c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a420:	3a30      	subs	r2, #48	; 0x30
 800a422:	2a09      	cmp	r2, #9
 800a424:	d903      	bls.n	800a42e <_vfiprintf_r+0x1ee>
 800a426:	2b00      	cmp	r3, #0
 800a428:	d0c5      	beq.n	800a3b6 <_vfiprintf_r+0x176>
 800a42a:	9105      	str	r1, [sp, #20]
 800a42c:	e7c3      	b.n	800a3b6 <_vfiprintf_r+0x176>
 800a42e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a432:	4604      	mov	r4, r0
 800a434:	2301      	movs	r3, #1
 800a436:	e7f0      	b.n	800a41a <_vfiprintf_r+0x1da>
 800a438:	ab03      	add	r3, sp, #12
 800a43a:	9300      	str	r3, [sp, #0]
 800a43c:	462a      	mov	r2, r5
 800a43e:	4b16      	ldr	r3, [pc, #88]	; (800a498 <_vfiprintf_r+0x258>)
 800a440:	a904      	add	r1, sp, #16
 800a442:	4630      	mov	r0, r6
 800a444:	f7fd fec8 	bl	80081d8 <_printf_float>
 800a448:	4607      	mov	r7, r0
 800a44a:	1c78      	adds	r0, r7, #1
 800a44c:	d1d6      	bne.n	800a3fc <_vfiprintf_r+0x1bc>
 800a44e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a450:	07d9      	lsls	r1, r3, #31
 800a452:	d405      	bmi.n	800a460 <_vfiprintf_r+0x220>
 800a454:	89ab      	ldrh	r3, [r5, #12]
 800a456:	059a      	lsls	r2, r3, #22
 800a458:	d402      	bmi.n	800a460 <_vfiprintf_r+0x220>
 800a45a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a45c:	f7fd fd70 	bl	8007f40 <__retarget_lock_release_recursive>
 800a460:	89ab      	ldrh	r3, [r5, #12]
 800a462:	065b      	lsls	r3, r3, #25
 800a464:	f53f af12 	bmi.w	800a28c <_vfiprintf_r+0x4c>
 800a468:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a46a:	e711      	b.n	800a290 <_vfiprintf_r+0x50>
 800a46c:	ab03      	add	r3, sp, #12
 800a46e:	9300      	str	r3, [sp, #0]
 800a470:	462a      	mov	r2, r5
 800a472:	4b09      	ldr	r3, [pc, #36]	; (800a498 <_vfiprintf_r+0x258>)
 800a474:	a904      	add	r1, sp, #16
 800a476:	4630      	mov	r0, r6
 800a478:	f7fe f952 	bl	8008720 <_printf_i>
 800a47c:	e7e4      	b.n	800a448 <_vfiprintf_r+0x208>
 800a47e:	bf00      	nop
 800a480:	0800a900 	.word	0x0800a900
 800a484:	0800a920 	.word	0x0800a920
 800a488:	0800a8e0 	.word	0x0800a8e0
 800a48c:	0800ac6c 	.word	0x0800ac6c
 800a490:	0800ac76 	.word	0x0800ac76
 800a494:	080081d9 	.word	0x080081d9
 800a498:	0800a21b 	.word	0x0800a21b
 800a49c:	0800ac72 	.word	0x0800ac72

0800a4a0 <_read_r>:
 800a4a0:	b538      	push	{r3, r4, r5, lr}
 800a4a2:	4d07      	ldr	r5, [pc, #28]	; (800a4c0 <_read_r+0x20>)
 800a4a4:	4604      	mov	r4, r0
 800a4a6:	4608      	mov	r0, r1
 800a4a8:	4611      	mov	r1, r2
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	602a      	str	r2, [r5, #0]
 800a4ae:	461a      	mov	r2, r3
 800a4b0:	f7f7 ff82 	bl	80023b8 <_read>
 800a4b4:	1c43      	adds	r3, r0, #1
 800a4b6:	d102      	bne.n	800a4be <_read_r+0x1e>
 800a4b8:	682b      	ldr	r3, [r5, #0]
 800a4ba:	b103      	cbz	r3, 800a4be <_read_r+0x1e>
 800a4bc:	6023      	str	r3, [r4, #0]
 800a4be:	bd38      	pop	{r3, r4, r5, pc}
 800a4c0:	20004548 	.word	0x20004548

0800a4c4 <__swbuf_r>:
 800a4c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4c6:	460e      	mov	r6, r1
 800a4c8:	4614      	mov	r4, r2
 800a4ca:	4605      	mov	r5, r0
 800a4cc:	b118      	cbz	r0, 800a4d6 <__swbuf_r+0x12>
 800a4ce:	6983      	ldr	r3, [r0, #24]
 800a4d0:	b90b      	cbnz	r3, 800a4d6 <__swbuf_r+0x12>
 800a4d2:	f7fd fc71 	bl	8007db8 <__sinit>
 800a4d6:	4b21      	ldr	r3, [pc, #132]	; (800a55c <__swbuf_r+0x98>)
 800a4d8:	429c      	cmp	r4, r3
 800a4da:	d12b      	bne.n	800a534 <__swbuf_r+0x70>
 800a4dc:	686c      	ldr	r4, [r5, #4]
 800a4de:	69a3      	ldr	r3, [r4, #24]
 800a4e0:	60a3      	str	r3, [r4, #8]
 800a4e2:	89a3      	ldrh	r3, [r4, #12]
 800a4e4:	071a      	lsls	r2, r3, #28
 800a4e6:	d52f      	bpl.n	800a548 <__swbuf_r+0x84>
 800a4e8:	6923      	ldr	r3, [r4, #16]
 800a4ea:	b36b      	cbz	r3, 800a548 <__swbuf_r+0x84>
 800a4ec:	6923      	ldr	r3, [r4, #16]
 800a4ee:	6820      	ldr	r0, [r4, #0]
 800a4f0:	1ac0      	subs	r0, r0, r3
 800a4f2:	6963      	ldr	r3, [r4, #20]
 800a4f4:	b2f6      	uxtb	r6, r6
 800a4f6:	4283      	cmp	r3, r0
 800a4f8:	4637      	mov	r7, r6
 800a4fa:	dc04      	bgt.n	800a506 <__swbuf_r+0x42>
 800a4fc:	4621      	mov	r1, r4
 800a4fe:	4628      	mov	r0, r5
 800a500:	f7ff fa16 	bl	8009930 <_fflush_r>
 800a504:	bb30      	cbnz	r0, 800a554 <__swbuf_r+0x90>
 800a506:	68a3      	ldr	r3, [r4, #8]
 800a508:	3b01      	subs	r3, #1
 800a50a:	60a3      	str	r3, [r4, #8]
 800a50c:	6823      	ldr	r3, [r4, #0]
 800a50e:	1c5a      	adds	r2, r3, #1
 800a510:	6022      	str	r2, [r4, #0]
 800a512:	701e      	strb	r6, [r3, #0]
 800a514:	6963      	ldr	r3, [r4, #20]
 800a516:	3001      	adds	r0, #1
 800a518:	4283      	cmp	r3, r0
 800a51a:	d004      	beq.n	800a526 <__swbuf_r+0x62>
 800a51c:	89a3      	ldrh	r3, [r4, #12]
 800a51e:	07db      	lsls	r3, r3, #31
 800a520:	d506      	bpl.n	800a530 <__swbuf_r+0x6c>
 800a522:	2e0a      	cmp	r6, #10
 800a524:	d104      	bne.n	800a530 <__swbuf_r+0x6c>
 800a526:	4621      	mov	r1, r4
 800a528:	4628      	mov	r0, r5
 800a52a:	f7ff fa01 	bl	8009930 <_fflush_r>
 800a52e:	b988      	cbnz	r0, 800a554 <__swbuf_r+0x90>
 800a530:	4638      	mov	r0, r7
 800a532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a534:	4b0a      	ldr	r3, [pc, #40]	; (800a560 <__swbuf_r+0x9c>)
 800a536:	429c      	cmp	r4, r3
 800a538:	d101      	bne.n	800a53e <__swbuf_r+0x7a>
 800a53a:	68ac      	ldr	r4, [r5, #8]
 800a53c:	e7cf      	b.n	800a4de <__swbuf_r+0x1a>
 800a53e:	4b09      	ldr	r3, [pc, #36]	; (800a564 <__swbuf_r+0xa0>)
 800a540:	429c      	cmp	r4, r3
 800a542:	bf08      	it	eq
 800a544:	68ec      	ldreq	r4, [r5, #12]
 800a546:	e7ca      	b.n	800a4de <__swbuf_r+0x1a>
 800a548:	4621      	mov	r1, r4
 800a54a:	4628      	mov	r0, r5
 800a54c:	f000 f81a 	bl	800a584 <__swsetup_r>
 800a550:	2800      	cmp	r0, #0
 800a552:	d0cb      	beq.n	800a4ec <__swbuf_r+0x28>
 800a554:	f04f 37ff 	mov.w	r7, #4294967295
 800a558:	e7ea      	b.n	800a530 <__swbuf_r+0x6c>
 800a55a:	bf00      	nop
 800a55c:	0800a900 	.word	0x0800a900
 800a560:	0800a920 	.word	0x0800a920
 800a564:	0800a8e0 	.word	0x0800a8e0

0800a568 <__ascii_wctomb>:
 800a568:	b149      	cbz	r1, 800a57e <__ascii_wctomb+0x16>
 800a56a:	2aff      	cmp	r2, #255	; 0xff
 800a56c:	bf85      	ittet	hi
 800a56e:	238a      	movhi	r3, #138	; 0x8a
 800a570:	6003      	strhi	r3, [r0, #0]
 800a572:	700a      	strbls	r2, [r1, #0]
 800a574:	f04f 30ff 	movhi.w	r0, #4294967295
 800a578:	bf98      	it	ls
 800a57a:	2001      	movls	r0, #1
 800a57c:	4770      	bx	lr
 800a57e:	4608      	mov	r0, r1
 800a580:	4770      	bx	lr
	...

0800a584 <__swsetup_r>:
 800a584:	4b32      	ldr	r3, [pc, #200]	; (800a650 <__swsetup_r+0xcc>)
 800a586:	b570      	push	{r4, r5, r6, lr}
 800a588:	681d      	ldr	r5, [r3, #0]
 800a58a:	4606      	mov	r6, r0
 800a58c:	460c      	mov	r4, r1
 800a58e:	b125      	cbz	r5, 800a59a <__swsetup_r+0x16>
 800a590:	69ab      	ldr	r3, [r5, #24]
 800a592:	b913      	cbnz	r3, 800a59a <__swsetup_r+0x16>
 800a594:	4628      	mov	r0, r5
 800a596:	f7fd fc0f 	bl	8007db8 <__sinit>
 800a59a:	4b2e      	ldr	r3, [pc, #184]	; (800a654 <__swsetup_r+0xd0>)
 800a59c:	429c      	cmp	r4, r3
 800a59e:	d10f      	bne.n	800a5c0 <__swsetup_r+0x3c>
 800a5a0:	686c      	ldr	r4, [r5, #4]
 800a5a2:	89a3      	ldrh	r3, [r4, #12]
 800a5a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a5a8:	0719      	lsls	r1, r3, #28
 800a5aa:	d42c      	bmi.n	800a606 <__swsetup_r+0x82>
 800a5ac:	06dd      	lsls	r5, r3, #27
 800a5ae:	d411      	bmi.n	800a5d4 <__swsetup_r+0x50>
 800a5b0:	2309      	movs	r3, #9
 800a5b2:	6033      	str	r3, [r6, #0]
 800a5b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a5b8:	81a3      	strh	r3, [r4, #12]
 800a5ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a5be:	e03e      	b.n	800a63e <__swsetup_r+0xba>
 800a5c0:	4b25      	ldr	r3, [pc, #148]	; (800a658 <__swsetup_r+0xd4>)
 800a5c2:	429c      	cmp	r4, r3
 800a5c4:	d101      	bne.n	800a5ca <__swsetup_r+0x46>
 800a5c6:	68ac      	ldr	r4, [r5, #8]
 800a5c8:	e7eb      	b.n	800a5a2 <__swsetup_r+0x1e>
 800a5ca:	4b24      	ldr	r3, [pc, #144]	; (800a65c <__swsetup_r+0xd8>)
 800a5cc:	429c      	cmp	r4, r3
 800a5ce:	bf08      	it	eq
 800a5d0:	68ec      	ldreq	r4, [r5, #12]
 800a5d2:	e7e6      	b.n	800a5a2 <__swsetup_r+0x1e>
 800a5d4:	0758      	lsls	r0, r3, #29
 800a5d6:	d512      	bpl.n	800a5fe <__swsetup_r+0x7a>
 800a5d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a5da:	b141      	cbz	r1, 800a5ee <__swsetup_r+0x6a>
 800a5dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a5e0:	4299      	cmp	r1, r3
 800a5e2:	d002      	beq.n	800a5ea <__swsetup_r+0x66>
 800a5e4:	4630      	mov	r0, r6
 800a5e6:	f7ff fdb5 	bl	800a154 <_free_r>
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	6363      	str	r3, [r4, #52]	; 0x34
 800a5ee:	89a3      	ldrh	r3, [r4, #12]
 800a5f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a5f4:	81a3      	strh	r3, [r4, #12]
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	6063      	str	r3, [r4, #4]
 800a5fa:	6923      	ldr	r3, [r4, #16]
 800a5fc:	6023      	str	r3, [r4, #0]
 800a5fe:	89a3      	ldrh	r3, [r4, #12]
 800a600:	f043 0308 	orr.w	r3, r3, #8
 800a604:	81a3      	strh	r3, [r4, #12]
 800a606:	6923      	ldr	r3, [r4, #16]
 800a608:	b94b      	cbnz	r3, 800a61e <__swsetup_r+0x9a>
 800a60a:	89a3      	ldrh	r3, [r4, #12]
 800a60c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a610:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a614:	d003      	beq.n	800a61e <__swsetup_r+0x9a>
 800a616:	4621      	mov	r1, r4
 800a618:	4630      	mov	r0, r6
 800a61a:	f000 f877 	bl	800a70c <__smakebuf_r>
 800a61e:	89a0      	ldrh	r0, [r4, #12]
 800a620:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a624:	f010 0301 	ands.w	r3, r0, #1
 800a628:	d00a      	beq.n	800a640 <__swsetup_r+0xbc>
 800a62a:	2300      	movs	r3, #0
 800a62c:	60a3      	str	r3, [r4, #8]
 800a62e:	6963      	ldr	r3, [r4, #20]
 800a630:	425b      	negs	r3, r3
 800a632:	61a3      	str	r3, [r4, #24]
 800a634:	6923      	ldr	r3, [r4, #16]
 800a636:	b943      	cbnz	r3, 800a64a <__swsetup_r+0xc6>
 800a638:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a63c:	d1ba      	bne.n	800a5b4 <__swsetup_r+0x30>
 800a63e:	bd70      	pop	{r4, r5, r6, pc}
 800a640:	0781      	lsls	r1, r0, #30
 800a642:	bf58      	it	pl
 800a644:	6963      	ldrpl	r3, [r4, #20]
 800a646:	60a3      	str	r3, [r4, #8]
 800a648:	e7f4      	b.n	800a634 <__swsetup_r+0xb0>
 800a64a:	2000      	movs	r0, #0
 800a64c:	e7f7      	b.n	800a63e <__swsetup_r+0xba>
 800a64e:	bf00      	nop
 800a650:	20000010 	.word	0x20000010
 800a654:	0800a900 	.word	0x0800a900
 800a658:	0800a920 	.word	0x0800a920
 800a65c:	0800a8e0 	.word	0x0800a8e0

0800a660 <__assert_func>:
 800a660:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a662:	4614      	mov	r4, r2
 800a664:	461a      	mov	r2, r3
 800a666:	4b09      	ldr	r3, [pc, #36]	; (800a68c <__assert_func+0x2c>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	4605      	mov	r5, r0
 800a66c:	68d8      	ldr	r0, [r3, #12]
 800a66e:	b14c      	cbz	r4, 800a684 <__assert_func+0x24>
 800a670:	4b07      	ldr	r3, [pc, #28]	; (800a690 <__assert_func+0x30>)
 800a672:	9100      	str	r1, [sp, #0]
 800a674:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a678:	4906      	ldr	r1, [pc, #24]	; (800a694 <__assert_func+0x34>)
 800a67a:	462b      	mov	r3, r5
 800a67c:	f000 f80e 	bl	800a69c <fiprintf>
 800a680:	f000 f884 	bl	800a78c <abort>
 800a684:	4b04      	ldr	r3, [pc, #16]	; (800a698 <__assert_func+0x38>)
 800a686:	461c      	mov	r4, r3
 800a688:	e7f3      	b.n	800a672 <__assert_func+0x12>
 800a68a:	bf00      	nop
 800a68c:	20000010 	.word	0x20000010
 800a690:	0800ac7d 	.word	0x0800ac7d
 800a694:	0800ac8a 	.word	0x0800ac8a
 800a698:	0800acb8 	.word	0x0800acb8

0800a69c <fiprintf>:
 800a69c:	b40e      	push	{r1, r2, r3}
 800a69e:	b503      	push	{r0, r1, lr}
 800a6a0:	4601      	mov	r1, r0
 800a6a2:	ab03      	add	r3, sp, #12
 800a6a4:	4805      	ldr	r0, [pc, #20]	; (800a6bc <fiprintf+0x20>)
 800a6a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6aa:	6800      	ldr	r0, [r0, #0]
 800a6ac:	9301      	str	r3, [sp, #4]
 800a6ae:	f7ff fdc7 	bl	800a240 <_vfiprintf_r>
 800a6b2:	b002      	add	sp, #8
 800a6b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6b8:	b003      	add	sp, #12
 800a6ba:	4770      	bx	lr
 800a6bc:	20000010 	.word	0x20000010

0800a6c0 <__swhatbuf_r>:
 800a6c0:	b570      	push	{r4, r5, r6, lr}
 800a6c2:	460e      	mov	r6, r1
 800a6c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6c8:	2900      	cmp	r1, #0
 800a6ca:	b096      	sub	sp, #88	; 0x58
 800a6cc:	4614      	mov	r4, r2
 800a6ce:	461d      	mov	r5, r3
 800a6d0:	da08      	bge.n	800a6e4 <__swhatbuf_r+0x24>
 800a6d2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	602a      	str	r2, [r5, #0]
 800a6da:	061a      	lsls	r2, r3, #24
 800a6dc:	d410      	bmi.n	800a700 <__swhatbuf_r+0x40>
 800a6de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a6e2:	e00e      	b.n	800a702 <__swhatbuf_r+0x42>
 800a6e4:	466a      	mov	r2, sp
 800a6e6:	f000 f859 	bl	800a79c <_fstat_r>
 800a6ea:	2800      	cmp	r0, #0
 800a6ec:	dbf1      	blt.n	800a6d2 <__swhatbuf_r+0x12>
 800a6ee:	9a01      	ldr	r2, [sp, #4]
 800a6f0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a6f4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a6f8:	425a      	negs	r2, r3
 800a6fa:	415a      	adcs	r2, r3
 800a6fc:	602a      	str	r2, [r5, #0]
 800a6fe:	e7ee      	b.n	800a6de <__swhatbuf_r+0x1e>
 800a700:	2340      	movs	r3, #64	; 0x40
 800a702:	2000      	movs	r0, #0
 800a704:	6023      	str	r3, [r4, #0]
 800a706:	b016      	add	sp, #88	; 0x58
 800a708:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a70c <__smakebuf_r>:
 800a70c:	898b      	ldrh	r3, [r1, #12]
 800a70e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a710:	079d      	lsls	r5, r3, #30
 800a712:	4606      	mov	r6, r0
 800a714:	460c      	mov	r4, r1
 800a716:	d507      	bpl.n	800a728 <__smakebuf_r+0x1c>
 800a718:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a71c:	6023      	str	r3, [r4, #0]
 800a71e:	6123      	str	r3, [r4, #16]
 800a720:	2301      	movs	r3, #1
 800a722:	6163      	str	r3, [r4, #20]
 800a724:	b002      	add	sp, #8
 800a726:	bd70      	pop	{r4, r5, r6, pc}
 800a728:	ab01      	add	r3, sp, #4
 800a72a:	466a      	mov	r2, sp
 800a72c:	f7ff ffc8 	bl	800a6c0 <__swhatbuf_r>
 800a730:	9900      	ldr	r1, [sp, #0]
 800a732:	4605      	mov	r5, r0
 800a734:	4630      	mov	r0, r6
 800a736:	f7fd fc3b 	bl	8007fb0 <_malloc_r>
 800a73a:	b948      	cbnz	r0, 800a750 <__smakebuf_r+0x44>
 800a73c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a740:	059a      	lsls	r2, r3, #22
 800a742:	d4ef      	bmi.n	800a724 <__smakebuf_r+0x18>
 800a744:	f023 0303 	bic.w	r3, r3, #3
 800a748:	f043 0302 	orr.w	r3, r3, #2
 800a74c:	81a3      	strh	r3, [r4, #12]
 800a74e:	e7e3      	b.n	800a718 <__smakebuf_r+0xc>
 800a750:	4b0d      	ldr	r3, [pc, #52]	; (800a788 <__smakebuf_r+0x7c>)
 800a752:	62b3      	str	r3, [r6, #40]	; 0x28
 800a754:	89a3      	ldrh	r3, [r4, #12]
 800a756:	6020      	str	r0, [r4, #0]
 800a758:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a75c:	81a3      	strh	r3, [r4, #12]
 800a75e:	9b00      	ldr	r3, [sp, #0]
 800a760:	6163      	str	r3, [r4, #20]
 800a762:	9b01      	ldr	r3, [sp, #4]
 800a764:	6120      	str	r0, [r4, #16]
 800a766:	b15b      	cbz	r3, 800a780 <__smakebuf_r+0x74>
 800a768:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a76c:	4630      	mov	r0, r6
 800a76e:	f000 f827 	bl	800a7c0 <_isatty_r>
 800a772:	b128      	cbz	r0, 800a780 <__smakebuf_r+0x74>
 800a774:	89a3      	ldrh	r3, [r4, #12]
 800a776:	f023 0303 	bic.w	r3, r3, #3
 800a77a:	f043 0301 	orr.w	r3, r3, #1
 800a77e:	81a3      	strh	r3, [r4, #12]
 800a780:	89a0      	ldrh	r0, [r4, #12]
 800a782:	4305      	orrs	r5, r0
 800a784:	81a5      	strh	r5, [r4, #12]
 800a786:	e7cd      	b.n	800a724 <__smakebuf_r+0x18>
 800a788:	08007d51 	.word	0x08007d51

0800a78c <abort>:
 800a78c:	b508      	push	{r3, lr}
 800a78e:	2006      	movs	r0, #6
 800a790:	f000 f84e 	bl	800a830 <raise>
 800a794:	2001      	movs	r0, #1
 800a796:	f7f7 fe05 	bl	80023a4 <_exit>
	...

0800a79c <_fstat_r>:
 800a79c:	b538      	push	{r3, r4, r5, lr}
 800a79e:	4d07      	ldr	r5, [pc, #28]	; (800a7bc <_fstat_r+0x20>)
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	4604      	mov	r4, r0
 800a7a4:	4608      	mov	r0, r1
 800a7a6:	4611      	mov	r1, r2
 800a7a8:	602b      	str	r3, [r5, #0]
 800a7aa:	f7f7 fe4a 	bl	8002442 <_fstat>
 800a7ae:	1c43      	adds	r3, r0, #1
 800a7b0:	d102      	bne.n	800a7b8 <_fstat_r+0x1c>
 800a7b2:	682b      	ldr	r3, [r5, #0]
 800a7b4:	b103      	cbz	r3, 800a7b8 <_fstat_r+0x1c>
 800a7b6:	6023      	str	r3, [r4, #0]
 800a7b8:	bd38      	pop	{r3, r4, r5, pc}
 800a7ba:	bf00      	nop
 800a7bc:	20004548 	.word	0x20004548

0800a7c0 <_isatty_r>:
 800a7c0:	b538      	push	{r3, r4, r5, lr}
 800a7c2:	4d06      	ldr	r5, [pc, #24]	; (800a7dc <_isatty_r+0x1c>)
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	4604      	mov	r4, r0
 800a7c8:	4608      	mov	r0, r1
 800a7ca:	602b      	str	r3, [r5, #0]
 800a7cc:	f7f7 fe49 	bl	8002462 <_isatty>
 800a7d0:	1c43      	adds	r3, r0, #1
 800a7d2:	d102      	bne.n	800a7da <_isatty_r+0x1a>
 800a7d4:	682b      	ldr	r3, [r5, #0]
 800a7d6:	b103      	cbz	r3, 800a7da <_isatty_r+0x1a>
 800a7d8:	6023      	str	r3, [r4, #0]
 800a7da:	bd38      	pop	{r3, r4, r5, pc}
 800a7dc:	20004548 	.word	0x20004548

0800a7e0 <_raise_r>:
 800a7e0:	291f      	cmp	r1, #31
 800a7e2:	b538      	push	{r3, r4, r5, lr}
 800a7e4:	4604      	mov	r4, r0
 800a7e6:	460d      	mov	r5, r1
 800a7e8:	d904      	bls.n	800a7f4 <_raise_r+0x14>
 800a7ea:	2316      	movs	r3, #22
 800a7ec:	6003      	str	r3, [r0, #0]
 800a7ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a7f2:	bd38      	pop	{r3, r4, r5, pc}
 800a7f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a7f6:	b112      	cbz	r2, 800a7fe <_raise_r+0x1e>
 800a7f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a7fc:	b94b      	cbnz	r3, 800a812 <_raise_r+0x32>
 800a7fe:	4620      	mov	r0, r4
 800a800:	f000 f830 	bl	800a864 <_getpid_r>
 800a804:	462a      	mov	r2, r5
 800a806:	4601      	mov	r1, r0
 800a808:	4620      	mov	r0, r4
 800a80a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a80e:	f000 b817 	b.w	800a840 <_kill_r>
 800a812:	2b01      	cmp	r3, #1
 800a814:	d00a      	beq.n	800a82c <_raise_r+0x4c>
 800a816:	1c59      	adds	r1, r3, #1
 800a818:	d103      	bne.n	800a822 <_raise_r+0x42>
 800a81a:	2316      	movs	r3, #22
 800a81c:	6003      	str	r3, [r0, #0]
 800a81e:	2001      	movs	r0, #1
 800a820:	e7e7      	b.n	800a7f2 <_raise_r+0x12>
 800a822:	2400      	movs	r4, #0
 800a824:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a828:	4628      	mov	r0, r5
 800a82a:	4798      	blx	r3
 800a82c:	2000      	movs	r0, #0
 800a82e:	e7e0      	b.n	800a7f2 <_raise_r+0x12>

0800a830 <raise>:
 800a830:	4b02      	ldr	r3, [pc, #8]	; (800a83c <raise+0xc>)
 800a832:	4601      	mov	r1, r0
 800a834:	6818      	ldr	r0, [r3, #0]
 800a836:	f7ff bfd3 	b.w	800a7e0 <_raise_r>
 800a83a:	bf00      	nop
 800a83c:	20000010 	.word	0x20000010

0800a840 <_kill_r>:
 800a840:	b538      	push	{r3, r4, r5, lr}
 800a842:	4d07      	ldr	r5, [pc, #28]	; (800a860 <_kill_r+0x20>)
 800a844:	2300      	movs	r3, #0
 800a846:	4604      	mov	r4, r0
 800a848:	4608      	mov	r0, r1
 800a84a:	4611      	mov	r1, r2
 800a84c:	602b      	str	r3, [r5, #0]
 800a84e:	f7f7 fd99 	bl	8002384 <_kill>
 800a852:	1c43      	adds	r3, r0, #1
 800a854:	d102      	bne.n	800a85c <_kill_r+0x1c>
 800a856:	682b      	ldr	r3, [r5, #0]
 800a858:	b103      	cbz	r3, 800a85c <_kill_r+0x1c>
 800a85a:	6023      	str	r3, [r4, #0]
 800a85c:	bd38      	pop	{r3, r4, r5, pc}
 800a85e:	bf00      	nop
 800a860:	20004548 	.word	0x20004548

0800a864 <_getpid_r>:
 800a864:	f7f7 bd86 	b.w	8002374 <_getpid>

0800a868 <_init>:
 800a868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a86a:	bf00      	nop
 800a86c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a86e:	bc08      	pop	{r3}
 800a870:	469e      	mov	lr, r3
 800a872:	4770      	bx	lr

0800a874 <_fini>:
 800a874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a876:	bf00      	nop
 800a878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a87a:	bc08      	pop	{r3}
 800a87c:	469e      	mov	lr, r3
 800a87e:	4770      	bx	lr
