strict digraph "compose( ,  )" {
	node [label="\N"];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb842df1650>",
		fillcolor=firebrick,
		label="23:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb842df1650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_18:AL"	[def_var="['present_state']",
		label="Leaf_18:AL"];
	"23:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fb842dfd6d0>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"Leaf_18:AL" -> "26:AL";
	"43:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fb842c98750>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="43:AS
z = present_state == S101;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_18:AL" -> "43:AS";
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb842de6350>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb842de6d10>",
		fillcolor=cadetblue,
		label="28:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb842de6d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:IF" -> "28:BS"	[cond="['x']",
		label=x,
		lineno=28];
	"29:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb843441610>",
		fillcolor=cadetblue,
		label="29:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb843441610>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:IF" -> "29:BS"	[cond="['x']",
		label="!(x)",
		lineno=28];
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb842c98d10>",
		fillcolor=cadetblue,
		label="34:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb842c98d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"34:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"38:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb842c98390>",
		fillcolor=cadetblue,
		label="38:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb842c98390>]",
		style=filled,
		typ=BlockingSubstitution];
	"38:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"27:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fb842c98ad0>",
		fillcolor=linen,
		label="27:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"37:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fb842c98310>",
		fillcolor=lightcyan,
		label="37:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "37:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fb842de6090>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "31:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"34:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fb8445ff450>",
		fillcolor=lightcyan,
		label="34:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "34:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"40:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fb842c98fd0>",
		fillcolor=lightcyan,
		label="40:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "40:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fb842dfdc50>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb843046510>",
		fillcolor=cadetblue,
		label="32:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb843046510>]",
		style=filled,
		typ=BlockingSubstitution];
	"32:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb8430aa110>",
		fillcolor=cadetblue,
		label="31:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb8430aa110>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"28:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"29:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb842df1150>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:IF" -> "23:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=20];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb842d8ecd0>",
		fillcolor=firebrick,
		label="21:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb842d8ecd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:IF" -> "21:NS"	[cond="['reset']",
		label=reset,
		lineno=20];
	"37:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb842c98950>",
		fillcolor=springgreen,
		label="37:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"37:CA" -> "37:IF"	[cond="[]",
		lineno=None];
	"40:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb842c98590>",
		fillcolor=cadetblue,
		label="40:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb842c98590>]",
		style=filled,
		typ=BlockingSubstitution];
	"40:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"37:IF" -> "38:BS"	[cond="['x']",
		label="!(x)",
		lineno=37];
	"37:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb842c98290>",
		fillcolor=cadetblue,
		label="37:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb842c98290>]",
		style=filled,
		typ=BlockingSubstitution];
	"37:IF" -> "37:BS"	[cond="['x']",
		label=x,
		lineno=37];
	"31:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb8430aad10>",
		fillcolor=springgreen,
		label="31:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:CA" -> "31:IF"	[cond="[]",
		lineno=None];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fb842de3210>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"34:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb842c98350>",
		fillcolor=springgreen,
		label="34:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"34:CA" -> "34:IF"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fb842de3e10>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"37:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"26:AL" -> "27:CS"	[cond="[]",
		lineno=None];
	"Leaf_26:AL" -> "18:AL";
	"31:IF" -> "32:BS"	[cond="['x']",
		label="!(x)",
		lineno=31];
	"31:IF" -> "31:BS"	[cond="['x']",
		label=x,
		lineno=31];
	"40:CA" -> "40:BS"	[cond="[]",
		lineno=None];
	"34:IF" -> "34:BS"	[cond="['x']",
		label=x,
		lineno=34];
	"35:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb842c98810>",
		fillcolor=cadetblue,
		label="35:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb842c98810>]",
		style=filled,
		typ=BlockingSubstitution];
	"34:IF" -> "35:BS"	[cond="['x']",
		label="!(x)",
		lineno=34];
	"28:CA" -> "28:IF"	[cond="[]",
		lineno=None];
	"35:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"21:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
