-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Sat Aug 17 13:00:02 2024
-- Host        : DESKTOP-0TSH46O running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ map_ram_sim_netlist.vhdl
-- Design      : map_ram
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010iclg225-1L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ is
  port (
    \^doutb\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    clkb : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \doutb[0]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \doutb[1]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \doutb[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \doutb[3]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \doutb[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1\ : label is "soft_lutpair0";
begin
\doutb[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUTB(0),
      I1 => sel_pipe(2),
      I2 => \doutb[0]\(0),
      O => \^doutb\(0)
    );
\doutb[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \doutb[1]\(0),
      I1 => sel_pipe(2),
      I2 => \doutb[1]_0\(0),
      O => \^doutb\(1)
    );
\doutb[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \doutb[2]\(0),
      I1 => sel_pipe(2),
      I2 => \doutb[2]_0\(0),
      O => \^doutb\(2)
    );
\doutb[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \doutb[3]\(0),
      I1 => sel_pipe(2),
      I2 => \doutb[3]_0\(0),
      O => \^doutb\(3)
    );
\doutb[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \doutb[4]\(0),
      I1 => sel_pipe(2),
      I2 => \doutb[4]_0\(0),
      O => \^doutb\(4)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addrb(0),
      I1 => enb,
      I2 => sel_pipe(2),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\,
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_01 => X"00000FFF00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF00003FFF",
      INIT_02 => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF000007FF",
      INIT_03 => X"00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF000007FF000007FF",
      INIT_04 => X"00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00003FFF",
      INIT_05 => X"00000FFF00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF00007FFF",
      INIT_06 => X"000003FF000003FF000003FF000003FF000007FF000007FF000007FF000007FF",
      INIT_07 => X"000003FF000003FF000003FF000003FF000003FF000003FF000003FF000003FF",
      INIT_08 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00001FFF00001FFF00001FFF",
      INIT_09 => X"000007FF00000FFF00000FFF00001FFF00001FFF00001FFF00001FFF00003FFF",
      INIT_0A => X"000007FF000007FF000007FF000003FF000007FF000007FF000007FF000007FF",
      INIT_0B => X"00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF00000FFF000007FF",
      INIT_0C => X"00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_0D => X"000007FF00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF00007FFF",
      INIT_0E => X"000007FF000003FF000003FF000003FF000007FF000007FF000007FF000007FF",
      INIT_0F => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF000007FF",
      INIT_10 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00000FFF",
      INIT_11 => X"000007FF00000FFF00000FFF00000FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_12 => X"000007FF000007FF000007FF000003FF000003FF000007FF000007FF000007FF",
      INIT_13 => X"00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF00000FFF000007FF",
      INIT_14 => X"00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_15 => X"000007FF00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF00007FFF",
      INIT_16 => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF000007FF",
      INIT_17 => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF000007FF",
      INIT_18 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF",
      INIT_19 => X"000007FF000007FF00000FFF00000FFF00000FFF00001FFF00001FFF00001FFF",
      INIT_1A => X"000007FF000007FF000007FF000003FF000003FF000003FF000007FF000007FF",
      INIT_1B => X"00003FFF00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF000007FF",
      INIT_1C => X"00007FFF00007FFF00007FFF0000FFFF0000FFFF00007FFF00007FFF00007FFF",
      INIT_1D => X"000007FF00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF00007FFF",
      INIT_1E => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF000007FF",
      INIT_1F => X"000007FF00000FFF00000FFF000007FF000007FF000007FF000007FF000007FF",
      INIT_20 => X"00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_21 => X"000007FF000007FF000007FF00000FFF00000FFF00000FFF00000FFF00001FFF",
      INIT_22 => X"000007FF000007FF000007FF000003FF000003FF000003FF000007FF000007FF",
      INIT_23 => X"00007FFF00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF000007FF",
      INIT_24 => X"00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF",
      INIT_25 => X"000007FF00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF00007FFF",
      INIT_26 => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF000007FF",
      INIT_27 => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF000007FF",
      INIT_28 => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF000007FF000007FF",
      INIT_29 => X"000007FF000007FF000007FF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_2A => X"000007FF000007FF000007FF000003FF000003FF000003FF000007FF000007FF",
      INIT_2B => X"00007FFF00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF00000FFF",
      INIT_2C => X"00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF",
      INIT_2D => X"000007FF000007FF00000FFF00000FFF00001FFF00001FFF00003FFF00007FFF",
      INIT_2E => X"00000FFF000007FF000007FF000007FF000007FF000007FF000007FF000007FF",
      INIT_2F => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_30 => X"00000FFF00000FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF",
      INIT_31 => X"000007FF000007FF000007FF000007FF00000FFF00000FFF00000FFF00000FFF",
      INIT_32 => X"000007FF000007FF000007FF000007FF000003FF000003FF000007FF000007FF",
      INIT_33 => X"00007FFF00007FFF00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF",
      INIT_34 => X"00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF",
      INIT_35 => X"000007FF000007FF00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF",
      INIT_36 => X"00000FFF000007FF000007FF000007FF000007FF000007FF000007FF000007FF",
      INIT_37 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00000FFF00000FFF",
      INIT_38 => X"00000FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF",
      INIT_39 => X"000007FF000007FF000007FF000007FF00000FFF00000FFF00000FFF00000FFF",
      INIT_3A => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF000007FF",
      INIT_3B => X"00007FFF00007FFF00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF",
      INIT_3C => X"00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF",
      INIT_3D => X"000007FF000007FF00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF",
      INIT_3E => X"00000FFF00000FFF000007FF000007FF000007FF000007FF000007FF000007FF",
      INIT_3F => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00000FFF",
      INIT_40 => X"00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF000007FF",
      INIT_41 => X"000007FF000007FF000007FF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_42 => X"00000FFF000007FF000007FF000007FF000007FF000007FF000007FF000007FF",
      INIT_43 => X"00007FFF00007FFF00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF",
      INIT_44 => X"00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_45 => X"000007FF000007FF00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF",
      INIT_46 => X"00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF000007FF",
      INIT_47 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00001FFF00001FFF00001FFF",
      INIT_48 => X"00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF000003FF",
      INIT_49 => X"000007FF000007FF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_4A => X"00000FFF00000FFF000007FF000007FF000007FF000007FF000007FF000007FF",
      INIT_4B => X"00007FFF00007FFF00007FFF00003FFF00003FFF00001FFF00001FFF00000FFF",
      INIT_4C => X"00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_4D => X"000007FF000007FF00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF",
      INIT_4E => X"00001FFF00000FFF00000FFF000007FF000007FF000007FF000007FF000007FF",
      INIT_4F => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00001FFF00001FFF",
      INIT_50 => X"00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF000003FF",
      INIT_51 => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_52 => X"00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF000007FF",
      INIT_53 => X"0000FFFF00007FFF00007FFF00003FFF00003FFF00001FFF00001FFF00001FFF",
      INIT_54 => X"00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_55 => X"000007FF000007FF00000FFF00000FFF00000FFF00001FFF00003FFF00003FFF",
      INIT_56 => X"00001FFF00000FFF00000FFF000007FF000007FF000007FF000007FF000007FF",
      INIT_57 => X"00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF00001FFF",
      INIT_58 => X"00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF000007FF",
      INIT_59 => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_5A => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_5B => X"0000FFFF00007FFF00007FFF00003FFF00003FFF00003FFF00001FFF00001FFF",
      INIT_5C => X"00007FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_5D => X"000007FF000007FF000007FF00000FFF00000FFF00001FFF00001FFF00003FFF",
      INIT_5E => X"00001FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF",
      INIT_5F => X"00007FFF00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00001FFF",
      INIT_60 => X"00000FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF",
      INIT_61 => X"00000FFF00000FFF00001FFF00001FFF00001FFF00001FFF00001FFF00000FFF",
      INIT_62 => X"00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_63 => X"0000FFFF00007FFF00007FFF00007FFF00003FFF00003FFF00001FFF00001FFF",
      INIT_64 => X"00003FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_65 => X"000007FF000007FF000007FF00000FFF00000FFF00001FFF00001FFF00003FFF",
      INIT_66 => X"00001FFF00001FFF00000FFF00000FFF000007FF000007FF000007FF000007FF",
      INIT_67 => X"0000FFFF0000FFFF00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF",
      INIT_68 => X"00001FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF",
      INIT_69 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_6A => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_6B => X"0000FFFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00001FFF",
      INIT_6C => X"00003FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_6D => X"000007FF000007FF000007FF00000FFF00000FFF00001FFF00001FFF00003FFF",
      INIT_6E => X"00001FFF00001FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF",
      INIT_6F => X"0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF00003FFF00003FFF",
      INIT_70 => X"00001FFF00001FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF",
      INIT_71 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_72 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_73 => X"0000FFFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_74 => X"00003FFF00007FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_75 => X"000007FF000007FF000007FF00000FFF00000FFF00001FFF00001FFF00003FFF",
      INIT_76 => X"00003FFF00001FFF00001FFF00000FFF00000FFF000007FF000007FF000007FF",
      INIT_77 => X"0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF00003FFF",
      INIT_78 => X"00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF000007FF000007FF",
      INIT_79 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00001FFF",
      INIT_7A => X"00003FFF00003FFF00001FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_7B => X"00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_7C => X"00003FFF00003FFF00007FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF",
      INIT_7D => X"000007FF000007FF000007FF00000FFF00000FFF00001FFF00001FFF00003FFF",
      INIT_7E => X"00003FFF00001FFF00001FFF00000FFF00000FFF00000FFF000007FF000007FF",
      INIT_7F => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00003FFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF000007FF",
      INIT_01 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_02 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_03 => X"00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_04 => X"00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_05 => X"000007FF000007FF00000FFF00000FFF00000FFF00001FFF00001FFF00001FFF",
      INIT_06 => X"00003FFF00001FFF00001FFF00000FFF00000FFF00000FFF000007FF000007FF",
      INIT_07 => X"0001FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00003FFF",
      INIT_08 => X"00003FFF00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_09 => X"00007FFF00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF",
      INIT_0A => X"00003FFF00003FFF00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF",
      INIT_0B => X"00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_0C => X"00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_0D => X"000007FF000007FF00000FFF00000FFF00000FFF00000FFF00001FFF00001FFF",
      INIT_0E => X"00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_0F => X"0001FFFF0001FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF",
      INIT_10 => X"00003FFF00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_11 => X"00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00003FFF",
      INIT_12 => X"00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_13 => X"00007FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_14 => X"00003FFF00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_15 => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00001FFF00001FFF",
      INIT_16 => X"00003FFF00003FFF00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF",
      INIT_17 => X"0001FFFF0001FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF",
      INIT_18 => X"00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_19 => X"0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF00007FFF00003FFF",
      INIT_1A => X"00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF00007FFF0000FFFF",
      INIT_1B => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_1C => X"00001FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_1D => X"00000FFF00000FFF00000FFF00000FFF00000FFF00001FFF00001FFF00001FFF",
      INIT_1E => X"00003FFF00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF00000FFF",
      INIT_1F => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF",
      INIT_20 => X"00003FFF00003FFF00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF",
      INIT_21 => X"0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF00007FFF",
      INIT_22 => X"00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF0000FFFF0000FFFF",
      INIT_23 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_24 => X"00001FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_25 => X"00000FFF00000FFF00000FFF00000FFF00000FFF00001FFF00001FFF00001FFF",
      INIT_26 => X"00007FFF00003FFF00003FFF00001FFF00001FFF00001FFF00000FFF00000FFF",
      INIT_27 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF",
      INIT_28 => X"00003FFF00003FFF00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF",
      INIT_29 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF",
      INIT_2A => X"00003FFF00003FFF00007FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF",
      INIT_2B => X"00003FFF00001FFF00001FFF00001FFF00001FFF00001FFF00003FFF00003FFF",
      INIT_2C => X"00001FFF00001FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_2D => X"00000FFF00000FFF00000FFF00000FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_2E => X"00007FFF00003FFF00003FFF00003FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_2F => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF",
      INIT_30 => X"00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_31 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF",
      INIT_32 => X"00003FFF00003FFF00007FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF",
      INIT_33 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00003FFF",
      INIT_34 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_35 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_36 => X"00007FFF00003FFF00003FFF00003FFF00003FFF00001FFF00001FFF00001FFF",
      INIT_37 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF",
      INIT_38 => X"00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_39 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF",
      INIT_3A => X"00003FFF00003FFF00007FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF",
      INIT_3B => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00003FFF",
      INIT_3C => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_3D => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_3E => X"00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF00001FFF00001FFF",
      INIT_3F => X"00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF",
      INIT_40 => X"00003FFF00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_41 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00003FFF",
      INIT_42 => X"00003FFF00003FFF00007FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF",
      INIT_43 => X"00000FFF00000FFF00000FFF00000FFF00000FFF00001FFF00001FFF00001FFF",
      INIT_44 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_45 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_46 => X"00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_47 => X"00007FFF00007FFF00007FFF0000FFFF0000FFFF00007FFF00007FFF00007FFF",
      INIT_48 => X"00003FFF00001FFF00001FFF00000FFF00000FFF00000FFF000007FF000007FF",
      INIT_49 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00003FFF",
      INIT_4A => X"00001FFF00003FFF00003FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF",
      INIT_4B => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00001FFF00001FFF",
      INIT_4C => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00000FFF00000FFF",
      INIT_4D => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00001FFF",
      INIT_4E => X"00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_4F => X"00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_50 => X"00003FFF00001FFF00001FFF00000FFF00000FFF00000FFF000007FF000007FF",
      INIT_51 => X"0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF00003FFF",
      INIT_52 => X"00001FFF00003FFF00003FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF",
      INIT_53 => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00001FFF",
      INIT_54 => X"00003FFF00001FFF00001FFF00001FFF00001FFF00001FFF00000FFF00000FFF",
      INIT_55 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_56 => X"00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF",
      INIT_57 => X"00003FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_58 => X"00001FFF00001FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF",
      INIT_59 => X"0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00003FFF00003FFF",
      INIT_5A => X"00001FFF00001FFF00003FFF00003FFF00007FFF00007FFF0000FFFF0000FFFF",
      INIT_5B => X"00000FFF000007FF000007FF000007FF00000FFF00000FFF00000FFF00001FFF",
      INIT_5C => X"00003FFF00003FFF00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF",
      INIT_5D => X"00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_5E => X"00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_5F => X"00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_60 => X"00001FFF00001FFF00000FFF00000FFF000007FF000007FF000007FF000007FF",
      INIT_61 => X"0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF00003FFF00003FFF",
      INIT_62 => X"00001FFF00001FFF00003FFF00003FFF00007FFF00007FFF00007FFF0000FFFF",
      INIT_63 => X"000007FF000007FF000007FF000007FF000007FF00000FFF00000FFF00000FFF",
      INIT_64 => X"00003FFF00003FFF00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF",
      INIT_65 => X"00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF",
      INIT_66 => X"00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_67 => X"00003FFF00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_68 => X"00001FFF00001FFF00000FFF00000FFF000007FF000007FF000007FF000007FF",
      INIT_69 => X"0000FFFF0000FFFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF",
      INIT_6A => X"00001FFF00001FFF00001FFF00003FFF00003FFF00007FFF00007FFF00007FFF",
      INIT_6B => X"000007FF000007FF000007FF000007FF000007FF000007FF00000FFF00000FFF",
      INIT_6C => X"00003FFF00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF00000FFF",
      INIT_6D => X"00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00003FFF",
      INIT_6E => X"00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_6F => X"00001FFF00003FFF00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF",
      INIT_70 => X"00001FFF00000FFF00000FFF000007FF000007FF000007FF000007FF000003FF",
      INIT_71 => X"00007FFF00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00001FFF",
      INIT_72 => X"00000FFF00001FFF00001FFF00003FFF00003FFF00007FFF00007FFF00007FFF",
      INIT_73 => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF00000FFF",
      INIT_74 => X"00003FFF00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF00000FFF",
      INIT_75 => X"0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF00007FFF",
      INIT_76 => X"00007FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_77 => X"00001FFF00001FFF00003FFF00003FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_78 => X"00001FFF00000FFF00000FFF000007FF000007FF000007FF000003FF000003FF",
      INIT_79 => X"00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00001FFF",
      INIT_7A => X"00000FFF00001FFF00001FFF00003FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_7B => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF00000FFF",
      INIT_7C => X"00007FFF00003FFF00003FFF00001FFF00001FFF00001FFF00000FFF00000FFF",
      INIT_7D => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF",
      INIT_7E => X"00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_7F => X"00001FFF00001FFF00001FFF00003FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00001FFF00000FFF00000FFF000007FF000007FF000007FF000003FF000003FF",
      INIT_01 => X"00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00001FFF",
      INIT_02 => X"00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_03 => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF00000FFF",
      INIT_04 => X"00007FFF00007FFF00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF",
      INIT_05 => X"0001FFFF0001FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF",
      INIT_06 => X"00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0001FFFF",
      INIT_07 => X"00000FFF00001FFF00001FFF00003FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_08 => X"00000FFF00000FFF00000FFF000007FF000007FF000003FF000003FF000003FF",
      INIT_09 => X"00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00001FFF00001FFF",
      INIT_0A => X"00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF00003FFF00007FFF",
      INIT_0B => X"00000FFF000007FF000007FF000007FF000007FF000007FF000007FF00000FFF",
      INIT_0C => X"00007FFF00007FFF00003FFF00003FFF00001FFF00001FFF00000FFF00000FFF",
      INIT_0D => X"0001FFFF0001FFFF0001FFFF0001FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_0E => X"00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0001FFFF0001FFFF0001FFFF",
      INIT_0F => X"00000FFF00001FFF00001FFF00003FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_10 => X"00000FFF00000FFF00000FFF000007FF000007FF000007FF000003FF000003FF",
      INIT_11 => X"00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00001FFF00001FFF",
      INIT_12 => X"00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF00003FFF00007FFF",
      INIT_13 => X"00000FFF000007FF000007FF000007FF000007FF000007FF000007FF00000FFF",
      INIT_14 => X"00007FFF00007FFF00007FFF00003FFF00003FFF00001FFF00001FFF00000FFF",
      INIT_15 => X"0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF0000FFFF0000FFFF0000FFFF",
      INIT_16 => X"00007FFF0000FFFF0000FFFF0000FFFF0001FFFF0001FFFF0001FFFF0001FFFF",
      INIT_17 => X"00000FFF00001FFF00001FFF00001FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_18 => X"00001FFF00000FFF00000FFF000007FF000007FF000007FF000003FF000003FF",
      INIT_19 => X"00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00001FFF00001FFF",
      INIT_1A => X"00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF00003FFF00007FFF",
      INIT_1B => X"00000FFF00000FFF000007FF000007FF000007FF000007FF000007FF00000FFF",
      INIT_1C => X"0000FFFF00007FFF00007FFF00003FFF00003FFF00001FFF00001FFF00000FFF",
      INIT_1D => X"0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF0000FFFF0000FFFF",
      INIT_1E => X"0000FFFF0000FFFF0000FFFF0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF",
      INIT_1F => X"00000FFF00001FFF00001FFF00001FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_20 => X"00001FFF00000FFF00000FFF000007FF000007FF000007FF000007FF000003FF",
      INIT_21 => X"00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00001FFF",
      INIT_22 => X"00000FFF00001FFF00001FFF00001FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_23 => X"00000FFF00000FFF00000FFF000007FF000007FF000007FF00000FFF00000FFF",
      INIT_24 => X"0000FFFF00007FFF00007FFF00003FFF00003FFF00001FFF00001FFF00000FFF",
      INIT_25 => X"0003FFFF0003FFFF0003FFFF0001FFFF0001FFFF0001FFFF0001FFFF0000FFFF",
      INIT_26 => X"0000FFFF0000FFFF0000FFFF0001FFFF0001FFFF0001FFFF0001FFFF0003FFFF",
      INIT_27 => X"00000FFF00001FFF00001FFF00003FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_28 => X"00001FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF",
      INIT_29 => X"00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00001FFF",
      INIT_2A => X"00000FFF00001FFF00001FFF00003FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_2B => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_2C => X"0000FFFF0000FFFF00007FFF00007FFF00003FFF00003FFF00001FFF00001FFF",
      INIT_2D => X"0003FFFF0003FFFF0003FFFF0003FFFF0001FFFF0001FFFF0001FFFF0000FFFF",
      INIT_2E => X"0000FFFF0000FFFF0001FFFF0001FFFF0001FFFF0001FFFF0003FFFF0003FFFF",
      INIT_2F => X"00000FFF00001FFF00001FFF00003FFF00003FFF00007FFF00007FFF00007FFF",
      INIT_30 => X"00001FFF00001FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF",
      INIT_31 => X"00007FFF00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00001FFF",
      INIT_32 => X"00001FFF00001FFF00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF",
      INIT_33 => X"00001FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_34 => X"0000FFFF0000FFFF00007FFF00007FFF00003FFF00003FFF00001FFF00001FFF",
      INIT_35 => X"0003FFFF0003FFFF0003FFFF0003FFFF0001FFFF0001FFFF0001FFFF0000FFFF",
      INIT_36 => X"0000FFFF0000FFFF0001FFFF0001FFFF0001FFFF0003FFFF0003FFFF0003FFFF",
      INIT_37 => X"00000FFF00001FFF00001FFF00003FFF00003FFF00007FFF00007FFF0000FFFF",
      INIT_38 => X"00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF000007FF000007FF",
      INIT_39 => X"00007FFF00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF",
      INIT_3A => X"00001FFF00001FFF00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_3B => X"00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF00001FFF00001FFF",
      INIT_3C => X"0000FFFF0000FFFF00007FFF00007FFF00003FFF00003FFF00003FFF00001FFF",
      INIT_3D => X"0003FFFF0003FFFF0003FFFF0003FFFF0001FFFF0001FFFF0001FFFF0000FFFF",
      INIT_3E => X"0000FFFF0001FFFF0001FFFF0001FFFF0003FFFF0003FFFF0003FFFF0003FFFF",
      INIT_3F => X"00000FFF00001FFF00001FFF00003FFF00003FFF00007FFF00007FFF0000FFFF",
      INIT_40 => X"00003FFF00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_41 => X"0000FFFF0000FFFF00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF",
      INIT_42 => X"00001FFF00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_43 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_44 => X"0000FFFF0000FFFF00007FFF00007FFF00003FFF00003FFF00003FFF00001FFF",
      INIT_45 => X"0003FFFF0003FFFF0003FFFF0001FFFF0001FFFF0001FFFF0001FFFF0000FFFF",
      INIT_46 => X"0000FFFF0001FFFF0001FFFF0001FFFF0003FFFF0003FFFF0003FFFF0003FFFF",
      INIT_47 => X"00001FFF00001FFF00003FFF00003FFF00007FFF00007FFF0000FFFF0000FFFF",
      INIT_48 => X"00003FFF00001FFF00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF",
      INIT_49 => X"0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF00003FFF00003FFF",
      INIT_4A => X"00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF0000FFFF0000FFFF",
      INIT_4B => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00003FFF",
      INIT_4C => X"0000FFFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_4D => X"0003FFFF0003FFFF0001FFFF0001FFFF0001FFFF0001FFFF0000FFFF0000FFFF",
      INIT_4E => X"0000FFFF0001FFFF0001FFFF0001FFFF0003FFFF0003FFFF0003FFFF0003FFFF",
      INIT_4F => X"00001FFF00001FFF00003FFF00003FFF00007FFF00007FFF0000FFFF0000FFFF",
      INIT_50 => X"00003FFF00003FFF00001FFF00001FFF00001FFF00001FFF00001FFF00000FFF",
      INIT_51 => X"0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF00003FFF",
      INIT_52 => X"00003FFF00007FFF00007FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF",
      INIT_53 => X"00003FFF00001FFF00001FFF00001FFF00001FFF00003FFF00003FFF00003FFF",
      INIT_54 => X"0000FFFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_55 => X"0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF0000FFFF0000FFFF0000FFFF",
      INIT_56 => X"0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF0003FFFF0003FFFF0003FFFF",
      INIT_57 => X"00001FFF00001FFF00003FFF00003FFF00007FFF00007FFF0000FFFF0000FFFF",
      INIT_58 => X"00003FFF00003FFF00003FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_59 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF",
      INIT_5A => X"00007FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_5B => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_5C => X"00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_5D => X"0001FFFF0001FFFF0001FFFF0001FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_5E => X"0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF",
      INIT_5F => X"00001FFF00003FFF00003FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF",
      INIT_60 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00001FFF00001FFF00001FFF",
      INIT_61 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF",
      INIT_62 => X"00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_63 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00007FFF",
      INIT_64 => X"00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_65 => X"0001FFFF0001FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF",
      INIT_66 => X"0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF",
      INIT_67 => X"00001FFF00003FFF00003FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF",
      INIT_68 => X"00007FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_69 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF",
      INIT_6A => X"00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_6B => X"00003FFF00003FFF00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF",
      INIT_6C => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_6D => X"0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF00007FFF",
      INIT_6E => X"0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF0000FFFF",
      INIT_6F => X"00003FFF00003FFF00007FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF",
      INIT_70 => X"00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_71 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF",
      INIT_72 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_73 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF",
      INIT_74 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_75 => X"0000FFFF0000FFFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF",
      INIT_76 => X"0000FFFF0001FFFF0001FFFF0001FFFF0001FFFF0000FFFF0000FFFF0000FFFF",
      INIT_77 => X"00003FFF00003FFF00007FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF",
      INIT_78 => X"00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_79 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF",
      INIT_7A => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_7B => X"00003FFF00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_7C => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_7D => X"00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF00001FFF",
      INIT_7E => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_7F => X"00003FFF00003FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_01 => X"0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF00007FFF",
      INIT_02 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_03 => X"00001FFF00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_04 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_05 => X"00007FFF00003FFF00003FFF00003FFF00003FFF00001FFF00001FFF00001FFF",
      INIT_06 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF",
      INIT_07 => X"00003FFF00003FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_08 => X"00007FFF00003FFF00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF",
      INIT_09 => X"0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_0A => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_0B => X"00001FFF00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_0C => X"00000FFF00000FFF00000FFF00000FFF00000FFF00001FFF00001FFF00001FFF",
      INIT_0D => X"00003FFF00003FFF00003FFF00001FFF00001FFF00001FFF00001FFF00000FFF",
      INIT_0E => X"0000FFFF0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF00007FFF",
      INIT_0F => X"00003FFF00003FFF00007FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF",
      INIT_10 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF",
      INIT_11 => X"0000FFFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00003FFF",
      INIT_12 => X"0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF",
      INIT_13 => X"00001FFF00001FFF00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF",
      INIT_14 => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00001FFF",
      INIT_15 => X"00003FFF00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_16 => X"0000FFFF0000FFFF0000FFFF00007FFF00007FFF00007FFF00003FFF00003FFF",
      INIT_17 => X"00003FFF00003FFF00007FFF00007FFF00007FFF0000FFFF0000FFFF0000FFFF",
      INIT_18 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_19 => X"00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_1A => X"00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00007FFF",
      INIT_1B => X"00001FFF00001FFF00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF",
      INIT_1C => X"000007FF000007FF000007FF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_1D => X"00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_1E => X"0000FFFF00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF",
      INIT_1F => X"00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF0000FFFF",
      INIT_20 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_21 => X"00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_22 => X"00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_23 => X"00001FFF00001FFF00001FFF00003FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_24 => X"000007FF000007FF000007FF000007FF000007FF00000FFF00000FFF00000FFF",
      INIT_25 => X"00001FFF00001FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF",
      INIT_26 => X"00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00001FFF",
      INIT_27 => X"00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_28 => X"00001FFF00001FFF00001FFF00003FFF00003FFF00003FFF00003FFF00007FFF",
      INIT_29 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00001FFF00001FFF00001FFF",
      INIT_2A => X"00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_2B => X"00000FFF00001FFF00001FFF00001FFF00003FFF00003FFF00003FFF00007FFF",
      INIT_2C => X"000007FF000007FF000007FF000007FF000007FF000007FF00000FFF00000FFF",
      INIT_2D => X"00001FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF",
      INIT_2E => X"00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00001FFF",
      INIT_2F => X"00001FFF00003FFF00003FFF00003FFF00007FFF00007FFF00007FFF00007FFF",
      INIT_30 => X"00001FFF00001FFF00001FFF00001FFF00003FFF00003FFF00003FFF00007FFF",
      INIT_31 => X"00003FFF00003FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_32 => X"00003FFF00007FFF00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF",
      INIT_33 => X"00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_34 => X"000007FF000007FF000007FF000007FF000007FF000007FF00000FFF00000FFF",
      INIT_35 => X"00001FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF",
      INIT_36 => X"00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00001FFF00001FFF",
      INIT_37 => X"00001FFF00001FFF00003FFF00003FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_38 => X"00000FFF00001FFF00001FFF00001FFF00001FFF00003FFF00003FFF00003FFF",
      INIT_39 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00000FFF00000FFF",
      INIT_3A => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_3B => X"00000FFF00000FFF00001FFF00001FFF00001FFF00003FFF00003FFF00003FFF",
      INIT_3C => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF00000FFF",
      INIT_3D => X"00001FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF",
      INIT_3E => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00001FFF00001FFF",
      INIT_3F => X"00001FFF00001FFF00001FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_40 => X"00000FFF00000FFF00000FFF00001FFF00001FFF00001FFF00003FFF00003FFF",
      INIT_41 => X"00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_42 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00001FFF00001FFF00001FFF",
      INIT_43 => X"00000FFF00000FFF00000FFF00001FFF00001FFF00001FFF00001FFF00003FFF",
      INIT_44 => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF00000FFF",
      INIT_45 => X"00001FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF",
      INIT_46 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00001FFF00001FFF",
      INIT_47 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00003FFF00003FFF00003FFF",
      INIT_48 => X"00000FFF00000FFF00000FFF00000FFF00001FFF00001FFF00003FFF00003FFF",
      INIT_49 => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_4A => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_4B => X"00000FFF00000FFF00000FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_4C => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF00000FFF",
      INIT_4D => X"00001FFF00000FFF00000FFF00000FFF00000FFF000007FF000007FF000007FF",
      INIT_4E => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00001FFF00001FFF",
      INIT_4F => X"00000FFF00000FFF00001FFF00001FFF00001FFF00001FFF00003FFF00003FFF",
      INIT_50 => X"000007FF000007FF00000FFF00000FFF00000FFF00001FFF00001FFF00003FFF",
      INIT_51 => X"00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF000007FF",
      INIT_52 => X"00001FFF00001FFF00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF",
      INIT_53 => X"00000FFF00000FFF00000FFF00000FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_54 => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF00000FFF",
      INIT_55 => X"00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF00000FFF000007FF",
      INIT_56 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00001FFF00001FFF",
      INIT_57 => X"00000FFF00000FFF00000FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_58 => X"000007FF000007FF000007FF00000FFF00000FFF00001FFF00001FFF00003FFF",
      INIT_59 => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF000007FF",
      INIT_5A => X"00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_5B => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00001FFF00001FFF",
      INIT_5C => X"00000FFF000007FF000007FF000007FF000007FF000007FF00000FFF00000FFF",
      INIT_5D => X"00001FFF00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_5E => X"00001FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00001FFF",
      INIT_5F => X"00000FFF00000FFF00000FFF00000FFF00000FFF00001FFF00001FFF00001FFF",
      INIT_60 => X"000007FF000007FF000007FF000007FF00000FFF00000FFF00001FFF00001FFF",
      INIT_61 => X"000007FF000007FF000007FF000007FF000007FF000003FF000003FF000003FF",
      INIT_62 => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF000007FF000007FF",
      INIT_63 => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_64 => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_65 => X"00003FFF00001FFF00001FFF00001FFF00001FFF00001FFF00000FFF00000FFF",
      INIT_66 => X"00001FFF00001FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_67 => X"000007FF00000FFF00000FFF00000FFF00000FFF00000FFF00001FFF00001FFF",
      INIT_68 => X"000003FF000007FF000007FF000007FF00000FFF00000FFF00001FFF00001FFF",
      INIT_69 => X"000007FF000003FF000003FF000003FF000003FF000003FF000003FF000003FF",
      INIT_6A => X"00000FFF00000FFF00000FFF000007FF000007FF000007FF000007FF000007FF",
      INIT_6B => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_6C => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_6D => X"00003FFF00003FFF00003FFF00001FFF00001FFF00001FFF00001FFF00001FFF",
      INIT_6E => X"00001FFF00001FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_6F => X"000007FF000007FF000007FF00000FFF00000FFF00000FFF00000FFF00001FFF",
      INIT_70 => X"000003FF000003FF000007FF000007FF000007FF00000FFF00000FFF00001FFF",
      INIT_71 => X"000003FF000003FF000003FF000003FF000003FF000003FF000003FF000003FF",
      INIT_72 => X"000007FF000007FF000007FF000007FF000007FF000007FF000007FF000003FF",
      INIT_73 => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_74 => X"00001FFF00001FFF00001FFF00000FFF00000FFF00000FFF00000FFF00000FFF",
      INIT_75 => X"00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF00001FFF00001FFF",
      INIT_76 => X"00001FFF00001FFF00003FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_77 => X"000007FF000007FF000007FF000007FF00000FFF00000FFF00000FFF00001FFF",
      INIT_78 => X"000003FF000003FF000003FF000007FF000007FF00000FFF00000FFF00001FFF",
      INIT_79 => X"000003FF000003FF000003FF000003FF000003FF000003FF000003FF000003FF",
      INIT_7A => X"000007FF000007FF000007FF000007FF000003FF000003FF000003FF000003FF",
      INIT_7B => X"00000FFF00000FFF00000FFF00000FFF00000FFF00000FFF000007FF000007FF",
      INIT_7C => X"00001FFF00001FFF00001FFF00001FFF00001FFF00001FFF00000FFF00000FFF",
      INIT_7D => X"00007FFF00007FFF00007FFF00003FFF00003FFF00003FFF00003FFF00003FFF",
      INIT_7E => X"00001FFF00001FFF00003FFF00003FFF00003FFF00003FFF00007FFF00007FFF",
      INIT_7F => X"000007FF000007FF000007FF000007FF000007FF00000FFF00000FFF00000FFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_01 => X"00003FFC00003FFC00003FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC",
      INIT_02 => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_03 => X"0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC00001FFC00001FFC",
      INIT_04 => X"0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC",
      INIT_05 => X"00003FFC00003FFC00003FFC00007FFC00007FFC0000FFFC0000FFFC0001FFFC",
      INIT_06 => X"00000FFC00000FFC00000FFC00000FFC00001FFC000C1FFC000C1FFC000C1FFC",
      INIT_07 => X"00000FFC00000FFC00000FFC00000FFC00000FFC00000FFC00000FFC00000FFC",
      INIT_08 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC00007FFC00007FFC00007FFC",
      INIT_09 => X"00001FFC00003FFC00003FFC00007FFC00007FFC00007FFC00007FFC0000FFFC",
      INIT_0A => X"00001FFC00001FFC00001FFC00000FFC00001FFC00001FFC000C1FFC00001FFC",
      INIT_0B => X"0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC00003FFC00001FFC",
      INIT_0C => X"0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_0D => X"000C1FFC00003FFC00003FFC00007FFC00007FFC0000FFFC0000FFFC0001FFFC",
      INIT_0E => X"00001FFC00000FFC00000FFC00000FFC000C1FFC000C1FFC000C1FFC000C1FFC",
      INIT_0F => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_10 => X"00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00003FFC",
      INIT_11 => X"00001FFC00003FFC00003FFC00003FFC00007FFC00007FFC00007FFC00007FFC",
      INIT_12 => X"00001FFC00001FFC00001FFC00000FFC00000FFC000C1FFC000C1FFC000C1FFC",
      INIT_13 => X"0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC00003FFC00001FFC",
      INIT_14 => X"0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_15 => X"00001FFC00003FFC00003FFC00007FFC00007FFC0000FFFC0000FFFC0001FFFC",
      INIT_16 => X"00001FFC00001FFC00001FFC00001FFC00001FFC000C1FFC000C1FFC000C1FFC",
      INIT_17 => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_18 => X"00007FFC00007FFC00007FFC00007FFC00007FFC00003FFC00003FFC00003FFC",
      INIT_19 => X"000C1FFC00001FFC00003FFC00003FFC00003FFC00007FFC00007FFC00007FFC",
      INIT_1A => X"00001FFC00001FFC00001FFC00000FFC000C0FFC000C0FFC000C1FFC000C1FFC",
      INIT_1B => X"0000FFFC0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC00001FFC",
      INIT_1C => X"0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC",
      INIT_1D => X"00001FFC00003FFC00003FFC00007FFC00007FFC0000FFFC0000FFFC0001FFFC",
      INIT_1E => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC000C1FFC00001FFC",
      INIT_1F => X"00001FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_20 => X"00007FFC00007FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_21 => X"00001FFC00001FFC00001FFC00003FFC00003FFC00003FFC00003FFC00007FFC",
      INIT_22 => X"00001FFC00001FFC00001FFC00000FFC00000FFC000C0FFC000C1FFC000C1FFC",
      INIT_23 => X"0001FFFC0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC00001FFC",
      INIT_24 => X"0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC",
      INIT_25 => X"00001FFC00003FFC00003FFC00007FFC00007FFC0000FFFC0000FFFC0001FFFC",
      INIT_26 => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_27 => X"00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00001FFC",
      INIT_28 => X"00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00001FFC00001FFC",
      INIT_29 => X"00001FFC00001FFC00001FFC00003FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_2A => X"00001FFC00001FFC00001FFC00000FFC00000FFC00000FFC000C1FFC00001FFC",
      INIT_2B => X"0001FFFC0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC00003FFC",
      INIT_2C => X"0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC0183FFFC0001FFFC0001FFFC",
      INIT_2D => X"00001FFC00001FFC00003FFC00003FFC00007FFC00007FFC0000FFFC0001FFFC",
      INIT_2E => X"00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_2F => X"00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_30 => X"00003FFC00003FFC00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC",
      INIT_31 => X"00001FFC00001FFC00001FFC00001FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_32 => X"00001FFC00001FFC00001FFC00001FFC00000FFC00000FFC00001FFC00001FFC",
      INIT_33 => X"0001FFFC0001FFFC0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC",
      INIT_34 => X"0001FFFC0001FFFC0003FFFC0003FFFC0183FFFC0183FFFC0183FFFC0001FFFC",
      INIT_35 => X"00001FFC00001FFC00003FFC00003FFC00007FFC00007FFC0000FFFC0000FFFC",
      INIT_36 => X"00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_37 => X"00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00003FFC00003FFC",
      INIT_38 => X"00003FFC00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_39 => X"00001FFC00001FFC00001FFC00001FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_3A => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_3B => X"0001FFFC0001FFFC0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC",
      INIT_3C => X"0001FFFC0001FFFC0003FFFC0183FFFC0183FFFC0183FFFC0183FFFC0181FFFC",
      INIT_3D => X"00001FFC00001FFC00003FFC00003FFC00007FFC00007FFC0000FFFC0000FFFC",
      INIT_3E => X"00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_3F => X"00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00003FFC",
      INIT_40 => X"00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_41 => X"00001FFC00001FFC00001FFC00003FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_42 => X"00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_43 => X"0001FFFC0001FFFC0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC",
      INIT_44 => X"0001FFFC0001FFFC0003FFFC0003FFFC0183FFFC0183FFFC0183FFFC0003FFFC",
      INIT_45 => X"00001FFC00001FFC00003FFC00183FFC00007FFC00007FFC0000FFFC0000FFFC",
      INIT_46 => X"00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_47 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC00007FFC00007FFC00007FFC",
      INIT_48 => X"00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00000FFC",
      INIT_49 => X"00001FFC00001FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_4A => X"00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_4B => X"0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC00007FFC00007FFC00003FFC",
      INIT_4C => X"0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC0183FFFC0003FFFC0003FFFC",
      INIT_4D => X"00001FFC00001FFC00183FFC00183FFC00187FFC00007FFC0000FFFC0000FFFC",
      INIT_4E => X"00007FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_4F => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC00007FFC00007FFC",
      INIT_50 => X"00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00000FFC",
      INIT_51 => X"00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_52 => X"00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_53 => X"0003FFFC0001FFFC0001FFFC0000FFFC0000FFFC00007FFC00007FFC00007FFC",
      INIT_54 => X"0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_55 => X"00001FFC00181FFC00183FFC00183FFC00183FFC00187FFC0000FFFC0000FFFC",
      INIT_56 => X"00007FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_57 => X"0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC00007FFC",
      INIT_58 => X"00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_59 => X"00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_5A => X"00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_5B => X"0003FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC00007FFC00007FFC",
      INIT_5C => X"0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_5D => X"00001FFC00001FFC00181FFC00183FFC00183FFC00007FFC00007FFC0000FFFC",
      INIT_5E => X"00007FFC00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_5F => X"0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC00007FFC",
      INIT_60 => X"00003FFC00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_61 => X"00003FFC00003FFC00007FFC00007FFC00007FFC00007FFC00007FFC00003FFC",
      INIT_62 => X"00007FFC00007FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_63 => X"0003FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC00007FFC00007FFC",
      INIT_64 => X"0000FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_65 => X"00001FFC00001FFC00001FFC00183FFC00003FFC00007FFC00007FFC0000FFFC",
      INIT_66 => X"00007FFC00007FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_67 => X"0003FFFC0003FFFC0181FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC",
      INIT_68 => X"00007FFC00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_69 => X"00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC",
      INIT_6A => X"00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC",
      INIT_6B => X"0003FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC00007FFC",
      INIT_6C => X"0000FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_6D => X"00001FFC00001FFC00001FFC00003FFC00003FFC00007FFC00007FFC0000FFFC",
      INIT_6E => X"00007FFC00007FFC00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC",
      INIT_6F => X"0003FFFC0183FFFC0183FFFC0181FFFC0001FFFC0001FFFC0000FFFC0000FFFC",
      INIT_70 => X"00007FFC00007FFC00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC",
      INIT_71 => X"00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC",
      INIT_72 => X"00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC",
      INIT_73 => X"0003FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_74 => X"0000FFFC0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_75 => X"00001FFC00001FFC00001FFC00003FFC00003FFC00007FFC00007FFC0000FFFC",
      INIT_76 => X"0000FFFC00007FFC00007FFC00003FFC00003FFC00001FFC00001FFC00001FFC",
      INIT_77 => X"0183FFFC0183FFFC0183FFFC0183FFFC0181FFFC0001FFFC0001FFFC0000FFFC",
      INIT_78 => X"00007FFC00007FFC00003FFC00003FFC00003FFC00003FFC00001FFC00001FFC",
      INIT_79 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC00007FFC",
      INIT_7A => X"0000FFFC0000FFFC00007FFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_7B => X"0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_7C => X"0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC",
      INIT_7D => X"00001FFC00001FFC00001FFC00003FFC00003FFC00007FFC00007FFC0000FFFC",
      INIT_7E => X"0000FFFC00007FFC00007FFC00003FFC00003FFC00003FFC00001FFC00001FFC",
      INIT_7F => X"0003FFFC0183FFFC0183FFFC0183FFFC0003FFFC0001FFFC0001FFFC0000FFFC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00007FFC00007FFC00007FFC00003FFC00003FFC00003FFC00003FFC00001FFC",
      INIT_01 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_02 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_03 => X"0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_04 => X"0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_05 => X"00001FFC00001FFC00003FFC00003FFC00003FFC00007FFC00007FFC00007FFC",
      INIT_06 => X"0000FFFC00007FFC00007FFC00003FFC00003FFC00003FFC00001FFC00001FFC",
      INIT_07 => X"0007FFFC0003FFFC0183FFFC0003FFFC0003FFFC0001FFFC0001FFFC0000FFFC",
      INIT_08 => X"0000FFFC00007FFC00007FFC00007FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_09 => X"0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC",
      INIT_0A => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC",
      INIT_0B => X"0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_0C => X"0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_0D => X"00001FFC00001FFC00003FFC00003FFC00003FFC00003FFC00007FFC00007FFC",
      INIT_0E => X"0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_0F => X"0007FFFC0007FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC",
      INIT_10 => X"0000FFFC00007FFC00007FFC00007FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_11 => X"0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC",
      INIT_12 => X"0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_13 => X"0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_14 => X"0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_15 => X"00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00007FFC00007FFC",
      INIT_16 => X"0000FFFC0000FFFC00007FFC00007FFC00007FFC00003FFC00003FFC00003FFC",
      INIT_17 => X"0007FFFC0007FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC",
      INIT_18 => X"0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_19 => X"0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC",
      INIT_1A => X"0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0003FFFC",
      INIT_1B => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_1C => X"00007FFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_1D => X"00003FFC00003FFC00003FFC00003FFC00003FFC00007FFC00007FFC00307FFC",
      INIT_1E => X"0000FFFC0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC00003FFC",
      INIT_1F => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC",
      INIT_20 => X"0000FFFC0000FFFC00007FFC00007FFC00007FFC00003FFC00003FFC00003FFC",
      INIT_21 => X"0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_22 => X"0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC",
      INIT_23 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_24 => X"00307FFC0030FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_25 => X"00003FFC00003FFC00003FFC00003FFC00003FFC00007FFC00307FFC00307FFC",
      INIT_26 => X"0001FFFC0000FFFC0000FFFC00007FFC00007FFC00007FFC00003FFC00003FFC",
      INIT_27 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC",
      INIT_28 => X"0000FFFC0000FFFC00007FFC00007FFC00007FFC00003FFC00003FFC00003FFC",
      INIT_29 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC00C1FFFC",
      INIT_2A => X"0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC",
      INIT_2B => X"0000FFFC00007FFC00007FFC00307FFC00007FFC00007FFC0000FFFC0000FFFC",
      INIT_2C => X"00307FFC00307FFC0030FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_2D => X"00003FFC00003FFC00003FFC00003FFC00007FFC00307FFC00307FFC00307FFC",
      INIT_2E => X"0001FFFC0000FFFC0000FFFC0000FFFC00007FFC00007FFC00007FFC00007FFC",
      INIT_2F => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC",
      INIT_30 => X"00C0FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_31 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC00C1FFFC00C1FFFC",
      INIT_32 => X"0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC",
      INIT_33 => X"00007FFC00007FFC00307FFC00307FFC00307FFC00007FFC00007FFC0000FFFC",
      INIT_34 => X"00307FFC00307FFC00307FFC00307FFC00007FFC00307FFC00007FFC00007FFC",
      INIT_35 => X"00007FFC00007FFC00007FFC00007FFC00007FFC00307FFC00307FFC00307FFC",
      INIT_36 => X"0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC00007FFC00007FFC00007FFC",
      INIT_37 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC",
      INIT_38 => X"00C0FFFC00C0FFFC00007FFC00007FFC00003FFC00003FFC00003FFC000C3FFC",
      INIT_39 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC00C1FFFC00C1FFFC00C1FFFC",
      INIT_3A => X"0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC",
      INIT_3B => X"00007FFC00307FFC00307FFC00307FFC00307FFC00307FFC00007FFC0000FFFC",
      INIT_3C => X"00307FFC00307FFC00307FFC00007FFC00307FFC00307FFC00307FFC00007FFC",
      INIT_3D => X"00007FFC00007FFC00007FFC00007FFC00307FFC00307FFC00307FFC00307FFC",
      INIT_3E => X"0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC00007FFC00007FFC",
      INIT_3F => X"0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC",
      INIT_40 => X"00C0FFFC00007FFC00007FFC00007FFC00003FFC00003FFC000C3FFC000C3FFC",
      INIT_41 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC00C1FFFC00C0FFFC",
      INIT_42 => X"0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC",
      INIT_43 => X"00003FFC00003FFC00303FFC00303FFC00303FFC00007FFC00007FFC00007FFC",
      INIT_44 => X"00007FFC00307FFC00007FFC00307FFC00307FFC00307FFC00307FFC00307FFC",
      INIT_45 => X"00007FFC00007FFC00007FFC00007FFC00007FFC00307FFC00307FFC00307FFC",
      INIT_46 => X"0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_47 => X"0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC",
      INIT_48 => X"0000FFFC00007FFC00007FFC00003FFC00003FFC000C3FFC000C1FFC000C1FFC",
      INIT_49 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC00C0FFFC",
      INIT_4A => X"00007FFC0000FFFC0000FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC",
      INIT_4B => X"00003FFC00003FFC00003FFC00303FFC00003FFC00003FFC00007FFC00007FFC",
      INIT_4C => X"00007FFC00007FFC00007FFC00007FFC00307FFC00307FFC00303FFC00003FFC",
      INIT_4D => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0030FFFC00007FFC",
      INIT_4E => X"0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_4F => X"0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_50 => X"0000FFFC00007FFC00007FFC00003FFC00003FFC00003FFC000C1FFC000C1FFC",
      INIT_51 => X"0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC0000FFFC",
      INIT_52 => X"00007FFC0000FFFC0000FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC",
      INIT_53 => X"00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00007FFC",
      INIT_54 => X"0000FFFC00007FFC00007FFC00007FFC00007FFC00307FFC00003FFC00003FFC",
      INIT_55 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_56 => X"0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC",
      INIT_57 => X"0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_58 => X"00007FFC00007FFC00003FFC00003FFC00003FFC00001FFC00001FFC000C1FFC",
      INIT_59 => X"0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0000FFFC0000FFFC",
      INIT_5A => X"00007FFC00007FFC0000FFFC0000FFFC0001FFFC0001FFFC0003FFFC0003FFFC",
      INIT_5B => X"00003FFC00001FFC00001FFC00001FFC00003FFC00003FFC00003FFC00007FFC",
      INIT_5C => X"0000FFFC0000FFFC00007FFC00007FFC00007FFC00003FFC00003FFC00003FFC",
      INIT_5D => X"0001FFFC0001FFFC00C1FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_5E => X"0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_5F => X"0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_60 => X"00007FFC00007FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_61 => X"0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC",
      INIT_62 => X"00007FFC00007FFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0003FFFC",
      INIT_63 => X"00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC00003FFC00003FFC",
      INIT_64 => X"0000FFFC0000FFFC00007FFC00007FFC00007FFC00003FFC00003FFC00003FFC",
      INIT_65 => X"0001FFFC00C1FFFC00C1FFFC00C1FFFC0001FFFC0001FFFC0000FFFC0000FFFC",
      INIT_66 => X"0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_67 => X"0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_68 => X"00007FFC00007FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_69 => X"0003FFFC0003FFFC0001FFFC0001FFFC0061FFFC0000FFFC0000FFFC0000FFFC",
      INIT_6A => X"00007FFC00007FFC00007FFC0000FFFC0060FFFC0061FFFC0001FFFC0001FFFC",
      INIT_6B => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC00003FFC",
      INIT_6C => X"0000FFFC0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC00003FFC",
      INIT_6D => X"00C1FFFC00C1FFFC00C1FFFC00C1FFFC00C1FFFC0001FFFC0001FFFC0000FFFC",
      INIT_6E => X"0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_6F => X"00007FFC0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC",
      INIT_70 => X"00007FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00000FFC",
      INIT_71 => X"0001FFFC0001FFFC0001FFFC0061FFFC0061FFFC0060FFFC0000FFFC00007FFC",
      INIT_72 => X"00003FFC00007FFC00007FFC0060FFFC0060FFFC0061FFFC0061FFFC0001FFFC",
      INIT_73 => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC",
      INIT_74 => X"0000FFFC0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC00003FFC",
      INIT_75 => X"0003FFFC00C3FFFC00C3FFFC00C3FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_76 => X"0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_77 => X"00007FFC00007FFC0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC",
      INIT_78 => X"00007FFC00003FFC00003FFC00001FFC00001FFC00001FFC00000FFC00000FFC",
      INIT_79 => X"0001FFFC0001FFFC0061FFFC0061FFFC0060FFFC0060FFFC0060FFFC00007FFC",
      INIT_7A => X"00003FFC00007FFC00607FFC0060FFFC0060FFFC0060FFFC0061FFFC0061FFFC",
      INIT_7B => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC",
      INIT_7C => X"0001FFFC0000FFFC0000FFFC00007FFC00007FFC00007FFC00003FFC00003FFC",
      INIT_7D => X"0003FFFC0003FFFC00C3FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC",
      INIT_7E => X"0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_7F => X"00007FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00007FFC00003FFC00003FFC00001FFC00001FFC00001FFC00000FFC00000FFC",
      INIT_01 => X"0001FFFC0001FFFC0001FFFC0061FFFC0060FFFC0060FFFC0000FFFC00007FFC",
      INIT_02 => X"00003FFC00003FFC00007FFC00607FFC0060FFFC0060FFFC0061FFFC0001FFFC",
      INIT_03 => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC",
      INIT_04 => X"0001FFFC0001FFFC0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC",
      INIT_05 => X"0007FFFC0007FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC",
      INIT_06 => X"0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0007FFFC",
      INIT_07 => X"00003FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC",
      INIT_08 => X"00003FFC00003FFC00003FFC00001FFC00001FFC00000FFC00000FFC00000FFC",
      INIT_09 => X"0001FFFC0001FFFC0001FFFC0001FFFC0060FFFC0000FFFC00007FFC00007FFC",
      INIT_0A => X"00003FFC00003FFC00007FFC00007FFC0060FFFC0060FFFC0000FFFC0001FFFC",
      INIT_0B => X"00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC",
      INIT_0C => X"0001FFFC0001FFFC0000FFFC0000FFFC00007FFC00007FFC00003FFC00003FFC",
      INIT_0D => X"0007FFFC0007FFFC0007FFFC0007FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_0E => X"0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0007FFFC0007FFFC0007FFFC",
      INIT_0F => X"00003FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC",
      INIT_10 => X"00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00000FFC00000FFC",
      INIT_11 => X"0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC00007FFC00007FFC",
      INIT_12 => X"00003FFC00003FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC0001FFFC",
      INIT_13 => X"00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC",
      INIT_14 => X"0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC00007FFC00007FFC00003FFC",
      INIT_15 => X"0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC0003FFFC0003FFFC0003FFFC",
      INIT_16 => X"0001FFFC0003FFFC0003FFFC0003FFFC0007FFFC0007FFFC0007FFFC0007FFFC",
      INIT_17 => X"00003FFC00007FFC00007FFC00007FFC0000FFFC0000FFFC0001FFFC0001FFFC",
      INIT_18 => X"00007FFC00003FFC00003FFC00001FFC00001FFC00001FFC00000FFC00000FFC",
      INIT_19 => X"0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC00007FFC00007FFC",
      INIT_1A => X"00003FFC00003FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC0001FFFC",
      INIT_1B => X"00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC",
      INIT_1C => X"0003FFFC0001FFFC0001FFFC0000FFFC0000FFFC00007FFC00007FFC00003FFC",
      INIT_1D => X"0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC0003FFFC0003FFFC",
      INIT_1E => X"0003FFFC0003FFFC0003FFFC0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC",
      INIT_1F => X"00003FFC00007FFC00007FFC00007FFC0000FFFC0000FFFC0001FFFC0001FFFC",
      INIT_20 => X"00007FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00000FFC",
      INIT_21 => X"0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC00007FFC",
      INIT_22 => X"00003FFC00007FFC00007FFC00007FFC0000FFFC0000FFFC0001FFFC0001FFFC",
      INIT_23 => X"00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00003FFC00003FFC",
      INIT_24 => X"0003FFFC0001FFFC0001FFFC0000FFFC0000FFFC00007FFC00007FFC00003FFC",
      INIT_25 => X"000FFFFC000FFFFC000FFFFC0007FFFC0007FFFC0007FFFC0007FFFC0003FFFC",
      INIT_26 => X"0003FFFC0003FFFC0003FFFC0007FFFC0007FFFC0007FFFC0007FFFC000FFFFC",
      INIT_27 => X"00003FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC",
      INIT_28 => X"00007FFC00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_29 => X"0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC00007FFC",
      INIT_2A => X"00003FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC",
      INIT_2B => X"00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_2C => X"0003FFFC0003FFFC0001FFFC0001FFFC0000FFFC0000FFFC00007FFC00007FFC",
      INIT_2D => X"000FFFFC000FFFFC000FFFFC000FFFFC0007FFFC0007FFFC0007FFFC0003FFFC",
      INIT_2E => X"0003FFFC0003FFFC0007FFFC0007FFFC0007FFFC0007FFFC000FFFFC000FFFFC",
      INIT_2F => X"00003FFC00007FFC00007FFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC",
      INIT_30 => X"00007FFC00007FFC00303FFC00003FFC00003FFC00001FFC00001FFC00001FFC",
      INIT_31 => X"0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC00007FFC",
      INIT_32 => X"00007FFC00007FFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC",
      INIT_33 => X"00007FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_34 => X"0003FFFC0003FFFC0001FFFC0001FFFC0000FFFC0000FFFC00007FFC00007FFC",
      INIT_35 => X"000FFFFC000FFFFC000FFFFC000FFFFC0007FFFC0007FFFC0007FFFC0003FFFC",
      INIT_36 => X"0003FFFC0003FFFC0007FFFC0007FFFC0007FFFC000FFFFC000FFFFC000FFFFC",
      INIT_37 => X"00003FFC00007FFC00007FFC0000FFFC0000FFFC0001FFFC0001FFFC0003FFFC",
      INIT_38 => X"00007FFC00307FFC00303FFC00303FFC00003FFC00003FFC00001FFC00001FFC",
      INIT_39 => X"0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC",
      INIT_3A => X"00007FFC00007FFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_3B => X"00007FFC00007FFC00003FFC00003FFC00003FFC00003FFC00007FFC00007FFC",
      INIT_3C => X"0003FFFC0003FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC00007FFC",
      INIT_3D => X"000FFFFC000FFFFC000FFFFC000FFFFC0007FFFC0007FFFC0007FFFC0003FFFC",
      INIT_3E => X"0003FFFC0007FFFC0007FFFC0007FFFC000FFFFC000FFFFC000FFFFC000FFFFC",
      INIT_3F => X"00003FFC00007FFC00007FFC0000FFFC0000FFFC00C1FFFC0001FFFC0003FFFC",
      INIT_40 => X"0030FFFC00307FFC00307FFC00303FFC00303FFC00003FFC00003FFC00003FFC",
      INIT_41 => X"0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC",
      INIT_42 => X"00007FFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_43 => X"00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC",
      INIT_44 => X"0003FFFC0003FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC00007FFC",
      INIT_45 => X"000FFFFC000FFFFC000FFFFC0007FFFC0007FFFC0007FFFC0007FFFC0003FFFC",
      INIT_46 => X"0003FFFC0007FFFC0007FFFC0007FFFC000FFFFC000FFFFC000FFFFC000FFFFC",
      INIT_47 => X"00007FFC00007FFC0000FFFC0000FFFC00C1FFFC00C1FFFC00C3FFFC0003FFFC",
      INIT_48 => X"0000FFFC00307FFC00307FFC00307FFC00007FFC00003FFC00003FFC00003FFC",
      INIT_49 => X"0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC",
      INIT_4A => X"0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC",
      INIT_4B => X"00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC0000FFFC",
      INIT_4C => X"0003FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_4D => X"000FFFFC000FFFFC0007FFFC0007FFFC0007FFFC0007FFFC0003FFFC0003FFFC",
      INIT_4E => X"0003FFFC0007FFFC0007FFFC0007FFFC000FFFFC000FFFFC000FFFFC000FFFFC",
      INIT_4F => X"00007FFC00007FFC0000FFFC00C0FFFC00C1FFFC00C1FFFC00C3FFFC00C3FFFC",
      INIT_50 => X"0030FFFC0030FFFC00307FFC00307FFC00307FFC00007FFC00007FFC00003FFC",
      INIT_51 => X"0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC0000FFFC",
      INIT_52 => X"0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC",
      INIT_53 => X"0000FFFC00007FFC00007FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC",
      INIT_54 => X"0003FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_55 => X"0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC0003FFFC0003FFFC0003FFFC",
      INIT_56 => X"0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC000FFFFC000FFFFC000FFFFC",
      INIT_57 => X"00007FFC00007FFC0000FFFC0000FFFC00C1FFFC00C1FFFC00C3FFFC0003FFFC",
      INIT_58 => X"0000FFFC0030FFFC0030FFFC00307FFC00007FFC00007FFC00007FFC00007FFC",
      INIT_59 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC",
      INIT_5A => X"0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_5B => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_5C => X"0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_5D => X"0007FFFC0007FFFC0007FFFC0007FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_5E => X"0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC",
      INIT_5F => X"00007FFC0000FFFC0000FFFC0001FFFC0001FFFC00C3FFFC0003FFFC0003FFFC",
      INIT_60 => X"0000FFFC0000FFFC0030FFFC0000FFFC0000FFFC00007FFC00007FFC00007FFC",
      INIT_61 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC",
      INIT_62 => X"0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_63 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC",
      INIT_64 => X"0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_65 => X"0007FFFC0007FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC",
      INIT_66 => X"0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC",
      INIT_67 => X"00007FFC0000FFFC0000FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC",
      INIT_68 => X"0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_69 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC",
      INIT_6A => X"0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_6B => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC",
      INIT_6C => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_6D => X"0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_6E => X"0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC0007FFFC0003FFFC",
      INIT_6F => X"0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC",
      INIT_70 => X"0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_71 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC",
      INIT_72 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_73 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC",
      INIT_74 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_75 => X"0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC",
      INIT_76 => X"0003FFFC0007FFFC0007FFFC0007FFFC0007FFFC0003FFFC0003FFFC0003FFFC",
      INIT_77 => X"0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC",
      INIT_78 => X"0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_79 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC",
      INIT_7A => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_7B => X"0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_7C => X"00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC",
      INIT_7D => X"0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC00007FFC",
      INIT_7E => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_7F => X"0000FFFC0000FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC",
      INIT_01 => X"0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC0061FFFC",
      INIT_02 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_03 => X"00007FFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_04 => X"00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC",
      INIT_05 => X"0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC00007FFC00007FFC00007FFC",
      INIT_06 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC",
      INIT_07 => X"0000FFFC0000FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_08 => X"0061FFFC0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC",
      INIT_09 => X"0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC0061FFFC0061FFFC",
      INIT_0A => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_0B => X"00307FFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_0C => X"00003FFC00003FFC00003FFC00003FFC00003FFC00007FFC00007FFC00007FFC",
      INIT_0D => X"0000FFFC0000FFFC0000FFFC00007FFC00007FFC00007FFC00007FFC00003FFC",
      INIT_0E => X"0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_0F => X"0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC",
      INIT_10 => X"0060FFFC0060FFFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC",
      INIT_11 => X"0003FFFC0001FFFC0001FFFC0001FFFC0001FFFC0061FFFC0061FFFC0060FFFC",
      INIT_12 => X"0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC",
      INIT_13 => X"00307FFC00307FFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC",
      INIT_14 => X"00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00307FFC",
      INIT_15 => X"0000FFFC00007FFC00007FFC00007FFC00003FFC00003FFC000C3FFC00003FFC",
      INIT_16 => X"0003FFFC0003FFFC0003FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC",
      INIT_17 => X"0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0003FFFC0003FFFC0003FFFC",
      INIT_18 => X"0060FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC",
      INIT_19 => X"0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0060FFFC0060FFFC",
      INIT_1A => X"0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFC",
      INIT_1B => X"00307FFC00307FFC0030FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC",
      INIT_1C => X"00001FFC00001FFC00001FFC00003FFC00003FFC00003FFC00303FFC00303FFC",
      INIT_1D => X"00007FFC00007FFC00007FFC00003FFC00003FFC000C3FFC000C3FFC000C3FFC",
      INIT_1E => X"0003FFFC0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC",
      INIT_1F => X"0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC0003FFFC",
      INIT_20 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC",
      INIT_21 => X"0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0060FFFC",
      INIT_22 => X"0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_23 => X"00307FFC00307FFC00007FFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC",
      INIT_24 => X"000C1FFC00001FFC00001FFC00001FFC00001FFC00003FFC00003FFC00303FFC",
      INIT_25 => X"00007FFC00007FFC00003FFC00003FFC000C3FFC000C1FFC000C1FFC000C1FFC",
      INIT_26 => X"0001FFFC0001FFFC00C1FFFC0001FFFC0000FFFC0000FFFC0000FFFC00007FFC",
      INIT_27 => X"0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_28 => X"00007FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC",
      INIT_29 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC00007FFC00007FFC00007FFC",
      INIT_2A => X"0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_2B => X"00303FFC00007FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC0001FFFC",
      INIT_2C => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC00003FFC",
      INIT_2D => X"00007FFC00003FFC00003FFC00003FFC00001FFC000C1FFC000C1FFC000C1FFC",
      INIT_2E => X"0001FFFC00C1FFFC00C1FFFC00E1FFFC0000FFFC0000FFFC0000FFFC00007FFC",
      INIT_2F => X"00007FFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC",
      INIT_30 => X"00007FFC00007FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC0001FFFC",
      INIT_31 => X"0000FFFC0000FFFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC",
      INIT_32 => X"0000FFFC0001FFFC0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC",
      INIT_33 => X"00003FFC00003FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_34 => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC00003FFC",
      INIT_35 => X"00007FFC00003FFC00003FFC00003FFC00001FFC00001FFC000C1FFC00001FFC",
      INIT_36 => X"00C1FFFC00C1FFFC00E1FFFC00E0FFFC00E0FFFC0000FFFC00007FFC00007FFC",
      INIT_37 => X"00007FFC00007FFC0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC",
      INIT_38 => X"00003FFC00007FFC00007FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC",
      INIT_39 => X"00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00003FFC00003FFC",
      INIT_3A => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_3B => X"00003FFC00003FFC00007FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC",
      INIT_3C => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC",
      INIT_3D => X"00007FFC00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_3E => X"0000FFFC00E0FFFC00E0FFFC00E0FFFC0060FFFC0060FFFC00007FFC00007FFC",
      INIT_3F => X"00007FFC00007FFC00007FFC0000FFFC0000FFFC0000FFFC0060FFFC0000FFFC",
      INIT_40 => X"00003FFC00003FFC00003FFC00007FFC00007FFC00007FFC0000FFFC0000FFFC",
      INIT_41 => X"00007FFC00007FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_42 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC00007FFC00007FFC00007FFC",
      INIT_43 => X"00003FFC00003FFC00003FFC00007FFC00007FFC00007FFC00007FFC0000FFFC",
      INIT_44 => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC",
      INIT_45 => X"00007FFC00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_46 => X"0000FFFC0000FFFC00E0FFFC0060FFFC0060FFFC0000FFFC00007FFC00007FFC",
      INIT_47 => X"00007FFC00007FFC00007FFC00007FFC00007FFC0060FFFC0060FFFC0060FFFC",
      INIT_48 => X"00003FFC00003FFC00003FFC00003FFC00007FFC00007FFC0000FFFC0000FFFC",
      INIT_49 => X"00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_4A => X"00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC00007FFC",
      INIT_4B => X"00003FFC00003FFC00003FFC00007FFC00007FFC00007FFC00007FFC00007FFC",
      INIT_4C => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC",
      INIT_4D => X"00007FFC00003FFC00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC",
      INIT_4E => X"0060FFFC0000FFFC0000FFFC0060FFFC0000FFFC0000FFFC00007FFC00007FFC",
      INIT_4F => X"00003FFC00003FFC00007FFC00007FFC00607FFC00607FFC0060FFFC0060FFFC",
      INIT_50 => X"00001FFC00001FFC000C3FFC00003FFC00003FFC00007FFC00007FFC0000FFFC",
      INIT_51 => X"00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_52 => X"00007FFC00007FFC00007FFC00007FFC00007FFC00003FFC00003FFC00003FFC",
      INIT_53 => X"00003FFC00003FFC00003FFC00003FFC00007FFC00007FFC00007FFC00007FFC",
      INIT_54 => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC",
      INIT_55 => X"00007FFC00007FFC00003FFC00003FFC00003FFC00003FFC00003FFC00001FFC",
      INIT_56 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC00007FFC00007FFC",
      INIT_57 => X"00003FFC00003FFC00003FFC00007FFC00007FFC00607FFC00607FFC00607FFC",
      INIT_58 => X"00001FFC000C1FFC000C1FFC000C3FFC00003FFC00007FFC00007FFC0000FFFC",
      INIT_59 => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_5A => X"00007FFC00007FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_5B => X"00003FFC00003FFC00183FFC00003FFC00003FFC00003FFC00007FFC00007FFC",
      INIT_5C => X"00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC00003FFC",
      INIT_5D => X"00007FFC00007FFC00007FFC00007FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_5E => X"00007FFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC00007FFC",
      INIT_5F => X"00003FFC00003FFC00003FFC00003FFC00003FFC00007FFC00607FFC00007FFC",
      INIT_60 => X"000C1FFC000C1FFC000C1FFC000C1FFC000C3FFC00003FFC00007FFC00007FFC",
      INIT_61 => X"00001FFC00001FFC00001FFC00001FFC00001FFC00000FFC00000FFC00000FFC",
      INIT_62 => X"00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00001FFC00001FFC",
      INIT_63 => X"00003FFC00183FFC00183FFC00183FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_64 => X"00003FFC00003FFC00003FFC00003FFC00183FFC00003FFC00003FFC00003FFC",
      INIT_65 => X"0000FFFC00007FFC00007FFC00007FFC00007FFC00007FFC00003FFC00003FFC",
      INIT_66 => X"00007FFC00007FFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_67 => X"00001FFC00003FFC00003FFC00003FFC00003FFC00003FFC00007FFC00007FFC",
      INIT_68 => X"00000FFC000C1FFC000C1FFC000C1FFC00003FFC00003FFC00007FFC00007FFC",
      INIT_69 => X"00001FFC00000FFC00000FFC00000FFC00000FFC00000FFC00000FFC00000FFC",
      INIT_6A => X"00003FFC00003FFC00003FFC00001FFC00001FFC00001FFC00001FFC00001FFC",
      INIT_6B => X"00183FFC00183FFC00183FFC00183FFC00183FFC00003FFC00003FFC00003FFC",
      INIT_6C => X"00003FFC00003FFC00003FFC00183FFC00183FFC00183FFC00003FFC00003FFC",
      INIT_6D => X"0000FFFC0000FFFC0000FFFC00007FFC00007FFC00007FFC00007FFC00007FFC",
      INIT_6E => X"00007FFC00007FFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_6F => X"00001FFC00001FFC00001FFC00003FFC00003FFC00003FFC00003FFC00007FFC",
      INIT_70 => X"00000FFC00000FFC000C1FFC00001FFC00001FFC00003FFC00003FFC00007FFC",
      INIT_71 => X"00000FFC00000FFC00000FFC00000FFC00000FFC00000FFC00000FFC00000FFC",
      INIT_72 => X"00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00001FFC00000FFC",
      INIT_73 => X"00003FFC00183FFC00183FFC00183FFC00003FFC00003FFC00003FFC00003FFC",
      INIT_74 => X"00007FFC00007FFC00187FFC00183FFC00183FFC00183FFC00183FFC00003FFC",
      INIT_75 => X"0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC00007FFC00007FFC",
      INIT_76 => X"00007FFC00007FFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_77 => X"00001FFC00001FFC00001FFC00001FFC00003FFC00003FFC00003FFC00007FFC",
      INIT_78 => X"00000FFC00000FFC00000FFC00001FFC00001FFC00003FFC00003FFC00007FFC",
      INIT_79 => X"00000FFC00000FFC00000FFC00000FFC00000FFC00000FFC00000FFC00000FFC",
      INIT_7A => X"00001FFC00001FFC00001FFC00001FFC00000FFC00000FFC00000FFC00000FFC",
      INIT_7B => X"00003FFC00003FFC00183FFC00003FFC00003FFC00003FFC00001FFC00001FFC",
      INIT_7C => X"00007FFC00007FFC00007FFC00187FFC00187FFC00187FFC00003FFC00003FFC",
      INIT_7D => X"0001FFFC0001FFFC0001FFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFC",
      INIT_7E => X"00007FFC00007FFC0000FFFC0000FFFC0000FFFC0000FFFC0001FFFC0001FFFC",
      INIT_7F => X"00001FFC00001FFC00001FFC00001FFC00001FFC00003FFC00003FFC00003FFC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_01 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_02 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_03 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_04 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_05 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_06 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_07 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_08 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_09 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_10 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_11 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_12 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_13 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_14 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_15 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_16 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_17 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_18 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_19 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_20 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_21 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_22 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_23 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_24 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_25 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_26 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_27 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_28 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_29 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_30 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_31 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_32 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_33 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_34 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_35 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_36 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_37 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_38 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_39 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_40 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_41 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_42 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_43 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_44 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_45 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_46 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_47 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_48 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_49 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_50 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_51 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_52 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_53 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_54 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_55 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_56 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_57 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_58 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_59 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_60 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_61 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_62 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_63 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_64 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_65 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_66 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_67 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_68 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_69 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_70 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_71 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_72 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_73 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_74 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_75 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_76 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_77 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_78 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_79 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_01 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_02 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_03 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_04 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_05 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_06 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_07 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_08 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_09 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_10 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_11 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_12 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_13 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_14 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_15 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_16 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_17 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_18 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_19 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_20 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_21 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_22 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_23 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_24 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_25 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_26 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_27 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_28 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_29 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_30 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_31 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_32 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_33 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_34 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_35 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_36 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_37 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_38 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_39 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_40 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_41 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_42 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_43 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_44 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_45 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_46 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_47 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_48 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_49 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_50 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_51 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_52 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_53 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_54 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_55 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_56 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_57 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_58 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_59 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_60 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_61 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_62 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_63 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_64 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_65 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_66 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_67 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_68 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_69 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_70 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_71 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_72 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_73 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_74 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_75 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_76 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_77 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_78 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_79 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_01 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_02 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_03 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_04 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_05 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_06 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_07 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_08 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_09 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_10 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_11 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_12 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_13 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_14 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_15 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_16 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_17 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_18 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_19 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_20 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_21 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_22 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_23 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_24 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_25 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_26 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_27 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_28 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_29 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_30 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_31 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_32 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_33 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_34 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_35 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_36 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_37 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_38 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_39 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_40 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_41 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_42 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_43 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_44 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_45 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_46 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_47 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_48 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_49 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_50 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_51 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_52 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_53 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_54 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_55 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_56 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_57 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_58 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_59 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_60 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_61 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_62 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_63 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_64 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_65 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_66 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_67 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_68 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_69 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_70 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_71 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_72 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_73 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_74 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_75 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_76 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_77 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_78 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_79 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_01 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_02 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_03 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_04 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_05 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_06 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_07 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_08 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_09 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_0F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_10 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_11 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_12 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_13 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_14 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_15 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_16 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_17 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_18 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_19 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_1F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_20 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_21 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_22 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_23 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_24 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_25 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_26 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_27 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_28 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_29 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_2F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_30 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_31 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_32 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_33 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_34 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_35 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_36 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_37 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_38 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_39 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_3F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_40 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_41 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_42 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_43 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_44 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_45 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_46 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_47 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_48 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_49 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_4F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_50 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_51 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_52 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_53 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_54 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_55 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_56 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_57 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_58 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_59 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_5F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_60 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_61 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_62 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_63 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_64 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_65 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_66 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_67 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_68 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_69 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_6F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_70 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_71 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_72 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_73 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_74 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_75 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_76 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_77 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_78 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_79 => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7A => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7B => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7C => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7D => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7E => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_7F => X"0000000300000003000000030000000300000003000000030000000300000003",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000C0000000C0000000C0000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"000000000000000000000000000000000000000000000000000C000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"000C000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"00000000000000000000000000000000000C0000000C0000000FE000000C0000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000C0000000C0000000C0000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000C0000000C0000000C0000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"000C000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"00000000000000000000000000000000000C0000000C0000000FE000000C0000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"000000000000000000000000000000000000000000000000000C000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000C0000000C0000000C0000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"000000000000000000000000000000000000000000000000000C000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000018000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000001800000018000000180000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"000000000000000000000000018000000180000001FC00000180000001800000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000001800000018000000180000000000000",
      INIT_45 => X"0000000000000000000000000018000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000018000000000000000000000",
      INIT_4D => X"0000000000000000001800000018000000180000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"000000000018000000180000001FC00000180000001800000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000001800000018000000180000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000018000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000018000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000001800000018000000180000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"018000000180000001FC00000180000001800000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000001800000018000000180000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000018000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000300000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0030000000300000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000030000000300000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000C00000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000030000000000000000000000000000000000000",
      INIT_2C => X"0030000000300000003000000000000000000000000000000000000000000000",
      INIT_2D => X"00000000000000000000000000000000000000000030000000300000003F8000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"00C0000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"00000000000000000000000000000000000000000000000000C0000000C00000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000003000000030000000300000000000000000000000000000",
      INIT_34 => X"00300000003F8000003000000030000000000000003000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000003000000030000000300000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"00C0000000C000000000000000000000000000000000000000000000000C0000",
      INIT_39 => X"000000000000000000000000000000000000000000C0000000C0000000FE0000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"000000000030000000300000003F800000300000003000000000000000000000",
      INIT_3C => X"0030000000300000003000000000000000300000003000000030000000000000",
      INIT_3D => X"000000000000000000000000000000000030000000300000003F800000300000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"00C000000000000000000000000000000000000000000000000C0000000C0000",
      INIT_41 => X"00000000000000000000000000000000000000000000000000C0000000C00000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000003000000030000000300000000000000000000000000000",
      INIT_44 => X"0000000000300000000000000030000000300000003F80000030000000300000",
      INIT_45 => X"0000000000000000000000000000000000000000003000000030000000300000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000C0000000C0000000FE000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000C00000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000030000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000300000003000000030000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000030000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"000000000000000000000000000000000000000000000000000C0000000C0000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000003000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"00000000000000000000000000000000000000000000000000000000000C0000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"000000000000000000C000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000C0000000C0000000C0000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000600000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000600000006000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"00C0000000C0000000FE000000C0000000C00000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000060000000600000006000000000000000000000",
      INIT_72 => X"0000000000000000000000000060000000600000006000000060000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000C0000000C0000000C0000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"00000000000000000060000000600000007F0000006000000060000000000000",
      INIT_7A => X"00000000000000000060000000600000007F0000007F00000060000000600000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"000000000000000000C000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000060000000600000006000000000000000000000",
      INIT_02 => X"0000000000000000000000000060000000600000006000000060000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000600000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000600000006000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000003000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000300000003000000030000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"000000000000000000000000000000000000000000C000000000000000000000",
      INIT_40 => X"0030000000300000003F80000030000000300000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000C0000000C0000000C0000000000000",
      INIT_48 => X"0000000000300000003000000030000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"00000000000000000000000000C0000000C0000000FE000000C0000000C00000",
      INIT_50 => X"0030000000300000003F80000030000000300000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000C0000000C0000000C0000000000000",
      INIT_58 => X"0000000000300000003000000030000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"000000000000000000000000000000000000000000C000000000000000000000",
      INIT_60 => X"0000000000000000003000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000600000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0060000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000060000000600000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0030000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0060000000600000000000000000000000000000000000000000000000000000",
      INIT_11 => X"00000000000000000000000000000000000000000060000000600000007F0000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0030000000300000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000300000",
      INIT_15 => X"000000000000000000000000000000000000000000000000000C000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0060000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000060000000600000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"003F800000300000003000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000030000000300000",
      INIT_1D => X"0000000000000000000000000000000000000000000C0000000C0000000C0000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000600000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0030000000300000000000000000000000000000000000000000000000000000",
      INIT_24 => X"000C000000000000000000000000000000000000000000000000000000300000",
      INIT_25 => X"00000000000000000000000000000000000C0000000C0000000FE000000C0000",
      INIT_26 => X"000000000000000000C000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0030000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000C0000000C0000000C0000",
      INIT_2E => X"0000000000C0000000C0000000E0000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"000000000000000000000000000000000000000000000000000C000000000000",
      INIT_36 => X"00C0000000C0000000FE000000E0000000E00000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000E0000000E0000000FF000000600000006000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000060000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"000000000000000000E000000060000000600000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000006000000060000000600000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0060000000000000000000000060000000000000000000000000000000000000",
      INIT_4F => X"000000000000000000000000000000000060000000600000007F000000600000",
      INIT_50 => X"0000000000000000000C00000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000006000000060000000600000",
      INIT_58 => X"00000000000C0000000C0000000C000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000001800000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000060000000000000",
      INIT_60 => X"000C0000000C0000000FE000000C0000000C0000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000180000001800000018000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000180000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"00000000000C0000000C0000000C000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0018000000180000001FC0000018000000180000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000018000000180000001800000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000C00000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000180000001800000018000000000000000000000000000000000000",
      INIT_74 => X"00000000000000000018000000180000001FC000001800000018000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000001800000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000018000000180000001800000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ram_doutb : STD_LOGIC;
  signal \ram_ena__0\ : STD_LOGIC;
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ram_enb__0\ : STD_LOGIC;
  signal ram_enb_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\
     port map (
      DOUTB(0) => \ramloop[1].ram.r_n_0\,
      addrb(0) => addrb(16),
      clkb => clkb,
      \^doutb\(4 downto 0) => doutb(4 downto 0),
      \doutb[0]\(0) => ram_doutb,
      \doutb[1]\(0) => \ramloop[3].ram.r_n_0\,
      \doutb[1]_0\(0) => \ramloop[2].ram.r_n_0\,
      \doutb[2]\(0) => \ramloop[5].ram.r_n_0\,
      \doutb[2]_0\(0) => \ramloop[4].ram.r_n_0\,
      \doutb[3]\(0) => \ramloop[7].ram.r_n_0\,
      \doutb[3]_0\(0) => \ramloop[6].ram.r_n_0\,
      \doutb[4]\(0) => \ramloop[9].ram.r_n_0\,
      \doutb[4]_0\(0) => \ramloop[8].ram.r_n_0\,
      enb => enb
    );
ram_ena: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(16),
      I1 => ena,
      O => ram_ena_n_0
    );
\ram_ena_inferred__0/i_\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(16),
      I1 => ena,
      O => \ram_ena__0\
    );
ram_enb: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addrb(16),
      I1 => enb,
      O => ram_enb_n_0
    );
\ram_enb_inferred__0/i_\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addrb(16),
      I1 => enb,
      O => \ram_enb__0\
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      DOUTB(0) => ram_doutb,
      ENA => ram_ena_n_0,
      ENB => ram_enb_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOUTB(0) => \ramloop[1].ram.r_n_0\,
      ENA => \ram_ena__0\,
      ENB => \ram_enb__0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOUTB(0) => \ramloop[2].ram.r_n_0\,
      ENA => ram_ena_n_0,
      ENB => ram_enb_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOUTB(0) => \ramloop[3].ram.r_n_0\,
      ENA => \ram_ena__0\,
      ENB => \ram_enb__0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      DOUTB(0) => \ramloop[4].ram.r_n_0\,
      ENA => ram_ena_n_0,
      ENB => ram_enb_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      DOUTB(0) => \ramloop[5].ram.r_n_0\,
      ENA => \ram_ena__0\,
      ENB => \ram_enb__0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOUTB(0) => \ramloop[6].ram.r_n_0\,
      ENA => ram_ena_n_0,
      ENB => ram_enb_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(3),
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      DOUTB(0) => \ramloop[7].ram.r_n_0\,
      ENA => \ram_ena__0\,
      ENB => \ram_enb__0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(3),
      wea(0) => wea(0)
    );
\ramloop[8].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      DOUTB(0) => \ramloop[8].ram.r_n_0\,
      ENA => ram_ena_n_0,
      ENB => ram_enb_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(4),
      wea(0) => wea(0)
    );
\ramloop[9].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      DOUTB(0) => \ramloop[9].ram.r_n_0\,
      ENA => \ram_ena__0\,
      ENB => \ram_enb__0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(4),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(4 downto 0) => dina(4 downto 0),
      doutb(4 downto 0) => doutb(4 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(4 downto 0) => dina(4 downto 0),
      doutb(4 downto 0) => doutb(4 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 4 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 4 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "20";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     21.236774 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "map_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "map_ram.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 131072;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 131072;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 5;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 5;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 131072;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 131072;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 5;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 5;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(4 downto 0) => dina(4 downto 0),
      doutb(4 downto 0) => doutb(4 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "map_ram,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "20";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     21.236774 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "map_ram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "map_ram.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 131072;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 131072;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 5;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 5;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 131072;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 131072;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 5;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 5;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(4 downto 0) => dina(4 downto 0),
      dinb(4 downto 0) => B"00000",
      douta(4 downto 0) => NLW_U0_douta_UNCONNECTED(4 downto 0),
      doutb(4 downto 0) => doutb(4 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(16 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(16 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(16 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(16 downto 0),
      s_axi_rdata(4 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(4 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(4 downto 0) => B"00000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
