
FC_v1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fc94  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001728  0800fe68  0800fe68  0001fe68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011590  08011590  00030254  2**0
                  CONTENTS
  4 .ARM          00000008  08011590  08011590  00021590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011598  08011598  00030254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08011598  08011598  00021598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080115a0  080115a0  000215a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000254  20000000  080115a4  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004e6c  20000254  080117f8  00030254  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200050c0  080117f8  000350c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030254  2**0
                  CONTENTS, READONLY
 12 .debug_info   000420e2  00000000  00000000  00030284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000600f  00000000  00000000  00072366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000028d0  00000000  00000000  00078378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002740  00000000  00000000  0007ac48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000b38d  00000000  00000000  0007d388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002961a  00000000  00000000  00088715  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2f52  00000000  00000000  000b1d2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001a4c81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c8f4  00000000  00000000  001a4cd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000254 	.word	0x20000254
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800fe4c 	.word	0x0800fe4c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000258 	.word	0x20000258
 800020c:	0800fe4c 	.word	0x0800fe4c

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_ldivmod>:
 8000c08:	b97b      	cbnz	r3, 8000c2a <__aeabi_ldivmod+0x22>
 8000c0a:	b972      	cbnz	r2, 8000c2a <__aeabi_ldivmod+0x22>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bfbe      	ittt	lt
 8000c10:	2000      	movlt	r0, #0
 8000c12:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c16:	e006      	blt.n	8000c26 <__aeabi_ldivmod+0x1e>
 8000c18:	bf08      	it	eq
 8000c1a:	2800      	cmpeq	r0, #0
 8000c1c:	bf1c      	itt	ne
 8000c1e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c22:	f04f 30ff 	movne.w	r0, #4294967295
 8000c26:	f000 b9b9 	b.w	8000f9c <__aeabi_idiv0>
 8000c2a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c2e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c32:	2900      	cmp	r1, #0
 8000c34:	db09      	blt.n	8000c4a <__aeabi_ldivmod+0x42>
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	db1a      	blt.n	8000c70 <__aeabi_ldivmod+0x68>
 8000c3a:	f000 f84d 	bl	8000cd8 <__udivmoddi4>
 8000c3e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c46:	b004      	add	sp, #16
 8000c48:	4770      	bx	lr
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	db1b      	blt.n	8000c8c <__aeabi_ldivmod+0x84>
 8000c54:	f000 f840 	bl	8000cd8 <__udivmoddi4>
 8000c58:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c60:	b004      	add	sp, #16
 8000c62:	4240      	negs	r0, r0
 8000c64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c68:	4252      	negs	r2, r2
 8000c6a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c6e:	4770      	bx	lr
 8000c70:	4252      	negs	r2, r2
 8000c72:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c76:	f000 f82f 	bl	8000cd8 <__udivmoddi4>
 8000c7a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c82:	b004      	add	sp, #16
 8000c84:	4240      	negs	r0, r0
 8000c86:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c8a:	4770      	bx	lr
 8000c8c:	4252      	negs	r2, r2
 8000c8e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c92:	f000 f821 	bl	8000cd8 <__udivmoddi4>
 8000c96:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c9e:	b004      	add	sp, #16
 8000ca0:	4252      	negs	r2, r2
 8000ca2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b96e 	b.w	8000f9c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9d08      	ldr	r5, [sp, #32]
 8000cde:	4604      	mov	r4, r0
 8000ce0:	468c      	mov	ip, r1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	f040 8083 	bne.w	8000dee <__udivmoddi4+0x116>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	4617      	mov	r7, r2
 8000cec:	d947      	bls.n	8000d7e <__udivmoddi4+0xa6>
 8000cee:	fab2 f282 	clz	r2, r2
 8000cf2:	b142      	cbz	r2, 8000d06 <__udivmoddi4+0x2e>
 8000cf4:	f1c2 0020 	rsb	r0, r2, #32
 8000cf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cfc:	4091      	lsls	r1, r2
 8000cfe:	4097      	lsls	r7, r2
 8000d00:	ea40 0c01 	orr.w	ip, r0, r1
 8000d04:	4094      	lsls	r4, r2
 8000d06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d0a:	0c23      	lsrs	r3, r4, #16
 8000d0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000d10:	fa1f fe87 	uxth.w	lr, r7
 8000d14:	fb08 c116 	mls	r1, r8, r6, ip
 8000d18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d909      	bls.n	8000d38 <__udivmoddi4+0x60>
 8000d24:	18fb      	adds	r3, r7, r3
 8000d26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d2a:	f080 8119 	bcs.w	8000f60 <__udivmoddi4+0x288>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 8116 	bls.w	8000f60 <__udivmoddi4+0x288>
 8000d34:	3e02      	subs	r6, #2
 8000d36:	443b      	add	r3, r7
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d40:	fb08 3310 	mls	r3, r8, r0, r3
 8000d44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d4c:	45a6      	cmp	lr, r4
 8000d4e:	d909      	bls.n	8000d64 <__udivmoddi4+0x8c>
 8000d50:	193c      	adds	r4, r7, r4
 8000d52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d56:	f080 8105 	bcs.w	8000f64 <__udivmoddi4+0x28c>
 8000d5a:	45a6      	cmp	lr, r4
 8000d5c:	f240 8102 	bls.w	8000f64 <__udivmoddi4+0x28c>
 8000d60:	3802      	subs	r0, #2
 8000d62:	443c      	add	r4, r7
 8000d64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d68:	eba4 040e 	sub.w	r4, r4, lr
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	b11d      	cbz	r5, 8000d78 <__udivmoddi4+0xa0>
 8000d70:	40d4      	lsrs	r4, r2
 8000d72:	2300      	movs	r3, #0
 8000d74:	e9c5 4300 	strd	r4, r3, [r5]
 8000d78:	4631      	mov	r1, r6
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	b902      	cbnz	r2, 8000d82 <__udivmoddi4+0xaa>
 8000d80:	deff      	udf	#255	; 0xff
 8000d82:	fab2 f282 	clz	r2, r2
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	d150      	bne.n	8000e2c <__udivmoddi4+0x154>
 8000d8a:	1bcb      	subs	r3, r1, r7
 8000d8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d90:	fa1f f887 	uxth.w	r8, r7
 8000d94:	2601      	movs	r6, #1
 8000d96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d9a:	0c21      	lsrs	r1, r4, #16
 8000d9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000da0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da4:	fb08 f30c 	mul.w	r3, r8, ip
 8000da8:	428b      	cmp	r3, r1
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0xe4>
 8000dac:	1879      	adds	r1, r7, r1
 8000dae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0xe2>
 8000db4:	428b      	cmp	r3, r1
 8000db6:	f200 80e9 	bhi.w	8000f8c <__udivmoddi4+0x2b4>
 8000dba:	4684      	mov	ip, r0
 8000dbc:	1ac9      	subs	r1, r1, r3
 8000dbe:	b2a3      	uxth	r3, r4
 8000dc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dcc:	fb08 f800 	mul.w	r8, r8, r0
 8000dd0:	45a0      	cmp	r8, r4
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x10c>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x10a>
 8000ddc:	45a0      	cmp	r8, r4
 8000dde:	f200 80d9 	bhi.w	8000f94 <__udivmoddi4+0x2bc>
 8000de2:	4618      	mov	r0, r3
 8000de4:	eba4 0408 	sub.w	r4, r4, r8
 8000de8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dec:	e7bf      	b.n	8000d6e <__udivmoddi4+0x96>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0x12e>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80b1 	beq.w	8000f5a <__udivmoddi4+0x282>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x1cc>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0x140>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80b8 	bhi.w	8000f88 <__udivmoddi4+0x2b0>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	468c      	mov	ip, r1
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0a8      	beq.n	8000d78 <__udivmoddi4+0xa0>
 8000e26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e2a:	e7a5      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f603 	lsr.w	r6, r0, r3
 8000e34:	4097      	lsls	r7, r2
 8000e36:	fa01 f002 	lsl.w	r0, r1, r2
 8000e3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e3e:	40d9      	lsrs	r1, r3
 8000e40:	4330      	orrs	r0, r6
 8000e42:	0c03      	lsrs	r3, r0, #16
 8000e44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e48:	fa1f f887 	uxth.w	r8, r7
 8000e4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e54:	fb06 f108 	mul.w	r1, r6, r8
 8000e58:	4299      	cmp	r1, r3
 8000e5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e5e:	d909      	bls.n	8000e74 <__udivmoddi4+0x19c>
 8000e60:	18fb      	adds	r3, r7, r3
 8000e62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e66:	f080 808d 	bcs.w	8000f84 <__udivmoddi4+0x2ac>
 8000e6a:	4299      	cmp	r1, r3
 8000e6c:	f240 808a 	bls.w	8000f84 <__udivmoddi4+0x2ac>
 8000e70:	3e02      	subs	r6, #2
 8000e72:	443b      	add	r3, r7
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b281      	uxth	r1, r0
 8000e78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e84:	fb00 f308 	mul.w	r3, r0, r8
 8000e88:	428b      	cmp	r3, r1
 8000e8a:	d907      	bls.n	8000e9c <__udivmoddi4+0x1c4>
 8000e8c:	1879      	adds	r1, r7, r1
 8000e8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e92:	d273      	bcs.n	8000f7c <__udivmoddi4+0x2a4>
 8000e94:	428b      	cmp	r3, r1
 8000e96:	d971      	bls.n	8000f7c <__udivmoddi4+0x2a4>
 8000e98:	3802      	subs	r0, #2
 8000e9a:	4439      	add	r1, r7
 8000e9c:	1acb      	subs	r3, r1, r3
 8000e9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000ea2:	e778      	b.n	8000d96 <__udivmoddi4+0xbe>
 8000ea4:	f1c6 0c20 	rsb	ip, r6, #32
 8000ea8:	fa03 f406 	lsl.w	r4, r3, r6
 8000eac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000eb0:	431c      	orrs	r4, r3
 8000eb2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000ebe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ec2:	431f      	orrs	r7, r3
 8000ec4:	0c3b      	lsrs	r3, r7, #16
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fa1f f884 	uxth.w	r8, r4
 8000ece:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ed2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ed6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eda:	458a      	cmp	sl, r1
 8000edc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee4:	d908      	bls.n	8000ef8 <__udivmoddi4+0x220>
 8000ee6:	1861      	adds	r1, r4, r1
 8000ee8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000eec:	d248      	bcs.n	8000f80 <__udivmoddi4+0x2a8>
 8000eee:	458a      	cmp	sl, r1
 8000ef0:	d946      	bls.n	8000f80 <__udivmoddi4+0x2a8>
 8000ef2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ef6:	4421      	add	r1, r4
 8000ef8:	eba1 010a 	sub.w	r1, r1, sl
 8000efc:	b2bf      	uxth	r7, r7
 8000efe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f0a:	fb00 f808 	mul.w	r8, r0, r8
 8000f0e:	45b8      	cmp	r8, r7
 8000f10:	d907      	bls.n	8000f22 <__udivmoddi4+0x24a>
 8000f12:	19e7      	adds	r7, r4, r7
 8000f14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f18:	d22e      	bcs.n	8000f78 <__udivmoddi4+0x2a0>
 8000f1a:	45b8      	cmp	r8, r7
 8000f1c:	d92c      	bls.n	8000f78 <__udivmoddi4+0x2a0>
 8000f1e:	3802      	subs	r0, #2
 8000f20:	4427      	add	r7, r4
 8000f22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f26:	eba7 0708 	sub.w	r7, r7, r8
 8000f2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f2e:	454f      	cmp	r7, r9
 8000f30:	46c6      	mov	lr, r8
 8000f32:	4649      	mov	r1, r9
 8000f34:	d31a      	bcc.n	8000f6c <__udivmoddi4+0x294>
 8000f36:	d017      	beq.n	8000f68 <__udivmoddi4+0x290>
 8000f38:	b15d      	cbz	r5, 8000f52 <__udivmoddi4+0x27a>
 8000f3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f46:	40f2      	lsrs	r2, r6
 8000f48:	ea4c 0202 	orr.w	r2, ip, r2
 8000f4c:	40f7      	lsrs	r7, r6
 8000f4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f52:	2600      	movs	r6, #0
 8000f54:	4631      	mov	r1, r6
 8000f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e70b      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e9      	b.n	8000d38 <__udivmoddi4+0x60>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6fd      	b.n	8000d64 <__udivmoddi4+0x8c>
 8000f68:	4543      	cmp	r3, r8
 8000f6a:	d2e5      	bcs.n	8000f38 <__udivmoddi4+0x260>
 8000f6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f70:	eb69 0104 	sbc.w	r1, r9, r4
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7df      	b.n	8000f38 <__udivmoddi4+0x260>
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e7d2      	b.n	8000f22 <__udivmoddi4+0x24a>
 8000f7c:	4660      	mov	r0, ip
 8000f7e:	e78d      	b.n	8000e9c <__udivmoddi4+0x1c4>
 8000f80:	4681      	mov	r9, r0
 8000f82:	e7b9      	b.n	8000ef8 <__udivmoddi4+0x220>
 8000f84:	4666      	mov	r6, ip
 8000f86:	e775      	b.n	8000e74 <__udivmoddi4+0x19c>
 8000f88:	4630      	mov	r0, r6
 8000f8a:	e74a      	b.n	8000e22 <__udivmoddi4+0x14a>
 8000f8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f90:	4439      	add	r1, r7
 8000f92:	e713      	b.n	8000dbc <__udivmoddi4+0xe4>
 8000f94:	3802      	subs	r0, #2
 8000f96:	443c      	add	r4, r7
 8000f98:	e724      	b.n	8000de4 <__udivmoddi4+0x10c>
 8000f9a:	bf00      	nop

08000f9c <__aeabi_idiv0>:
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop

08000fa0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fa2:	b0a3      	sub	sp, #140	; 0x8c
 8000fa4:	af22      	add	r7, sp, #136	; 0x88
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fa6:	f003 fe7d 	bl	8004ca4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000faa:	f000 f8ab 	bl	8001104 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fae:	f000 f9f1 	bl	8001394 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000fb2:	f000 f90b 	bl	80011cc <MX_I2C1_Init>
  MX_RTC_Init();
 8000fb6:	f000 f937 	bl	8001228 <MX_RTC_Init>
  MX_USART3_UART_Init();
 8000fba:	f000 f9c1 	bl	8001340 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */


  checkForI2CDevices(huart3,hi2c1);
 8000fbe:	4e3d      	ldr	r6, [pc, #244]	; (80010b4 <main+0x114>)
 8000fc0:	4a3d      	ldr	r2, [pc, #244]	; (80010b8 <main+0x118>)
 8000fc2:	ab0d      	add	r3, sp, #52	; 0x34
 8000fc4:	4611      	mov	r1, r2
 8000fc6:	2254      	movs	r2, #84	; 0x54
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f00a fe8f 	bl	800bcec <memcpy>
 8000fce:	466d      	mov	r5, sp
 8000fd0:	f106 0410 	add.w	r4, r6, #16
 8000fd4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fd6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fdc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fde:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fe0:	6823      	ldr	r3, [r4, #0]
 8000fe2:	602b      	str	r3, [r5, #0]
 8000fe4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000fe8:	f000 fe0c 	bl	8001c04 <checkForI2CDevices>

  /*
   * For Iridium:
   * -Set the project as c++
   */
   wakingUp = MRT_Static_Iridium_Setup(huart3);
 8000fec:	4e31      	ldr	r6, [pc, #196]	; (80010b4 <main+0x114>)
 8000fee:	466d      	mov	r5, sp
 8000ff0:	f106 0410 	add.w	r4, r6, #16
 8000ff4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ff6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ff8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ffa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ffc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ffe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001000:	6823      	ldr	r3, [r4, #0]
 8001002:	602b      	str	r3, [r5, #0]
 8001004:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001008:	f002 ffc6 	bl	8003f98 <MRT_Static_Iridium_Setup>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	bf14      	ite	ne
 8001012:	2301      	movne	r3, #1
 8001014:	2300      	moveq	r3, #0
 8001016:	b2da      	uxtb	r2, r3
 8001018:	4b28      	ldr	r3, [pc, #160]	; (80010bc <main+0x11c>)
 800101a:	701a      	strb	r2, [r3, #0]

  /*
   * For ISM330DLC
   *-Enable float formatting for sprintf (go to Project->Properties->C/C++ Build->Settings->MCU Settings->Check the box "Use float with printf")
   */
   MRT_ISM330DLC_Setup(&dev_ctx,&hi2c1,&huart3);
 800101c:	4a25      	ldr	r2, [pc, #148]	; (80010b4 <main+0x114>)
 800101e:	4926      	ldr	r1, [pc, #152]	; (80010b8 <main+0x118>)
 8001020:	4827      	ldr	r0, [pc, #156]	; (80010c0 <main+0x120>)
 8001022:	f001 f971 	bl	8002308 <MRT_ISM330DLC_Setup>
   * -Define what you want in the alarms callback functions (check the .h file)
   * -(Optional) Setup alarm A and the clock time in .ioc
   * The rest have been taken care of
   * You can access the flag of both alarm A and B with the variables flagA and flagB
   */
  MRT_SetupRTOS(huart3,10);
 8001026:	4e23      	ldr	r6, [pc, #140]	; (80010b4 <main+0x114>)
 8001028:	230a      	movs	r3, #10
 800102a:	930d      	str	r3, [sp, #52]	; 0x34
 800102c:	466d      	mov	r5, sp
 800102e:	f106 0410 	add.w	r4, r6, #16
 8001032:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001034:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001036:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001038:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800103a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800103c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800103e:	6823      	ldr	r3, [r4, #0]
 8001040:	602b      	str	r3, [r5, #0]
 8001042:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001046:	f003 fd53 	bl	8004af0 <MRT_SetupRTOS>

  HAL_UART_Transmit(&huart3,"\r\n\r\nStarting FC\r\n\r\n",19,HAL_MAX_DELAY);
 800104a:	f04f 33ff 	mov.w	r3, #4294967295
 800104e:	2213      	movs	r2, #19
 8001050:	491c      	ldr	r1, [pc, #112]	; (80010c4 <main+0x124>)
 8001052:	4818      	ldr	r0, [pc, #96]	; (80010b4 <main+0x114>)
 8001054:	f007 faa7 	bl	80085a6 <HAL_UART_Transmit>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001058:	f007 fdb2 	bl	8008bc0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Ejection1 */
  Ejection1Handle = osThreadNew(StartEjection1, NULL, &Ejection1_attributes);
 800105c:	4a1a      	ldr	r2, [pc, #104]	; (80010c8 <main+0x128>)
 800105e:	2100      	movs	r1, #0
 8001060:	481a      	ldr	r0, [pc, #104]	; (80010cc <main+0x12c>)
 8001062:	f007 fdf7 	bl	8008c54 <osThreadNew>
 8001066:	4603      	mov	r3, r0
 8001068:	4a19      	ldr	r2, [pc, #100]	; (80010d0 <main+0x130>)
 800106a:	6013      	str	r3, [r2, #0]

  /* creation of Telemetry2 */
  Telemetry2Handle = osThreadNew(StartTelemetry2, NULL, &Telemetry2_attributes);
 800106c:	4a19      	ldr	r2, [pc, #100]	; (80010d4 <main+0x134>)
 800106e:	2100      	movs	r1, #0
 8001070:	4819      	ldr	r0, [pc, #100]	; (80010d8 <main+0x138>)
 8001072:	f007 fdef 	bl	8008c54 <osThreadNew>
 8001076:	4603      	mov	r3, r0
 8001078:	4a18      	ldr	r2, [pc, #96]	; (80010dc <main+0x13c>)
 800107a:	6013      	str	r3, [r2, #0]

  /* creation of Sensors3 */
  Sensors3Handle = osThreadNew(StartSensors3, NULL, &Sensors3_attributes);
 800107c:	4a18      	ldr	r2, [pc, #96]	; (80010e0 <main+0x140>)
 800107e:	2100      	movs	r1, #0
 8001080:	4818      	ldr	r0, [pc, #96]	; (80010e4 <main+0x144>)
 8001082:	f007 fde7 	bl	8008c54 <osThreadNew>
 8001086:	4603      	mov	r3, r0
 8001088:	4a17      	ldr	r2, [pc, #92]	; (80010e8 <main+0x148>)
 800108a:	6013      	str	r3, [r2, #0]

  /* creation of Propulsion4 */
  Propulsion4Handle = osThreadNew(StartPropulsion4, NULL, &Propulsion4_attributes);
 800108c:	4a17      	ldr	r2, [pc, #92]	; (80010ec <main+0x14c>)
 800108e:	2100      	movs	r1, #0
 8001090:	4817      	ldr	r0, [pc, #92]	; (80010f0 <main+0x150>)
 8001092:	f007 fddf 	bl	8008c54 <osThreadNew>
 8001096:	4603      	mov	r3, r0
 8001098:	4a16      	ldr	r2, [pc, #88]	; (80010f4 <main+0x154>)
 800109a:	6013      	str	r3, [r2, #0]

  /* creation of Memory0 */
  Memory0Handle = osThreadNew(StartMemory0, NULL, &Memory0_attributes);
 800109c:	4a16      	ldr	r2, [pc, #88]	; (80010f8 <main+0x158>)
 800109e:	2100      	movs	r1, #0
 80010a0:	4816      	ldr	r0, [pc, #88]	; (80010fc <main+0x15c>)
 80010a2:	f007 fdd7 	bl	8008c54 <osThreadNew>
 80010a6:	4603      	mov	r3, r0
 80010a8:	4a15      	ldr	r2, [pc, #84]	; (8001100 <main+0x160>)
 80010aa:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80010ac:	f007 fdac 	bl	8008c08 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010b0:	e7fe      	b.n	80010b0 <main+0x110>
 80010b2:	bf00      	nop
 80010b4:	20004ef0 	.word	0x20004ef0
 80010b8:	20004f48 	.word	0x20004f48
 80010bc:	20004eec 	.word	0x20004eec
 80010c0:	20004ee0 	.word	0x20004ee0
 80010c4:	0800fea0 	.word	0x0800fea0
 80010c8:	08010f10 	.word	0x08010f10
 80010cc:	08001435 	.word	0x08001435
 80010d0:	20004fc8 	.word	0x20004fc8
 80010d4:	08010f34 	.word	0x08010f34
 80010d8:	08001681 	.word	0x08001681
 80010dc:	20004fd0 	.word	0x20004fd0
 80010e0:	08010f58 	.word	0x08010f58
 80010e4:	080016c9 	.word	0x080016c9
 80010e8:	20004fd4 	.word	0x20004fd4
 80010ec:	08010f7c 	.word	0x08010f7c
 80010f0:	080016d5 	.word	0x080016d5
 80010f4:	20004fd8 	.word	0x20004fd8
 80010f8:	08010fa0 	.word	0x08010fa0
 80010fc:	080016e1 	.word	0x080016e1
 8001100:	20004fa0 	.word	0x20004fa0

08001104 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b094      	sub	sp, #80	; 0x50
 8001108:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800110a:	f107 031c 	add.w	r3, r7, #28
 800110e:	2234      	movs	r2, #52	; 0x34
 8001110:	2100      	movs	r1, #0
 8001112:	4618      	mov	r0, r3
 8001114:	f00a fe12 	bl	800bd3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001118:	f107 0308 	add.w	r3, r7, #8
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001128:	2300      	movs	r3, #0
 800112a:	607b      	str	r3, [r7, #4]
 800112c:	4b25      	ldr	r3, [pc, #148]	; (80011c4 <SystemClock_Config+0xc0>)
 800112e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001130:	4a24      	ldr	r2, [pc, #144]	; (80011c4 <SystemClock_Config+0xc0>)
 8001132:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001136:	6413      	str	r3, [r2, #64]	; 0x40
 8001138:	4b22      	ldr	r3, [pc, #136]	; (80011c4 <SystemClock_Config+0xc0>)
 800113a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001140:	607b      	str	r3, [r7, #4]
 8001142:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001144:	2300      	movs	r3, #0
 8001146:	603b      	str	r3, [r7, #0]
 8001148:	4b1f      	ldr	r3, [pc, #124]	; (80011c8 <SystemClock_Config+0xc4>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001150:	4a1d      	ldr	r2, [pc, #116]	; (80011c8 <SystemClock_Config+0xc4>)
 8001152:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001156:	6013      	str	r3, [r2, #0]
 8001158:	4b1b      	ldr	r3, [pc, #108]	; (80011c8 <SystemClock_Config+0xc4>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001160:	603b      	str	r3, [r7, #0]
 8001162:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001164:	230a      	movs	r3, #10
 8001166:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 8001168:	2300      	movs	r3, #0
 800116a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800116c:	2301      	movs	r3, #1
 800116e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001170:	2310      	movs	r3, #16
 8001172:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001174:	2301      	movs	r3, #1
 8001176:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001178:	2300      	movs	r3, #0
 800117a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800117c:	f107 031c 	add.w	r3, r7, #28
 8001180:	4618      	mov	r0, r3
 8001182:	f006 f82f 	bl	80071e4 <HAL_RCC_OscConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800118c:	f000 fac0 	bl	8001710 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001190:	230f      	movs	r3, #15
 8001192:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001198:	2300      	movs	r3, #0
 800119a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800119c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011a0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011a6:	f107 0308 	add.w	r3, r7, #8
 80011aa:	2100      	movs	r1, #0
 80011ac:	4618      	mov	r0, r3
 80011ae:	f005 f9f1 	bl	8006594 <HAL_RCC_ClockConfig>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80011b8:	f000 faaa 	bl	8001710 <Error_Handler>
  }
}
 80011bc:	bf00      	nop
 80011be:	3750      	adds	r7, #80	; 0x50
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40023800 	.word	0x40023800
 80011c8:	40007000 	.word	0x40007000

080011cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011d0:	4b12      	ldr	r3, [pc, #72]	; (800121c <MX_I2C1_Init+0x50>)
 80011d2:	4a13      	ldr	r2, [pc, #76]	; (8001220 <MX_I2C1_Init+0x54>)
 80011d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011d6:	4b11      	ldr	r3, [pc, #68]	; (800121c <MX_I2C1_Init+0x50>)
 80011d8:	4a12      	ldr	r2, [pc, #72]	; (8001224 <MX_I2C1_Init+0x58>)
 80011da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011dc:	4b0f      	ldr	r3, [pc, #60]	; (800121c <MX_I2C1_Init+0x50>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011e2:	4b0e      	ldr	r3, [pc, #56]	; (800121c <MX_I2C1_Init+0x50>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011e8:	4b0c      	ldr	r3, [pc, #48]	; (800121c <MX_I2C1_Init+0x50>)
 80011ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011f0:	4b0a      	ldr	r3, [pc, #40]	; (800121c <MX_I2C1_Init+0x50>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011f6:	4b09      	ldr	r3, [pc, #36]	; (800121c <MX_I2C1_Init+0x50>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011fc:	4b07      	ldr	r3, [pc, #28]	; (800121c <MX_I2C1_Init+0x50>)
 80011fe:	2200      	movs	r2, #0
 8001200:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001202:	4b06      	ldr	r3, [pc, #24]	; (800121c <MX_I2C1_Init+0x50>)
 8001204:	2200      	movs	r2, #0
 8001206:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001208:	4804      	ldr	r0, [pc, #16]	; (800121c <MX_I2C1_Init+0x50>)
 800120a:	f004 f88b 	bl	8005324 <HAL_I2C_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001214:	f000 fa7c 	bl	8001710 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20004f48 	.word	0x20004f48
 8001220:	40005400 	.word	0x40005400
 8001224:	000186a0 	.word	0x000186a0

08001228 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b090      	sub	sp, #64	; 0x40
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800122e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	605a      	str	r2, [r3, #4]
 8001238:	609a      	str	r2, [r3, #8]
 800123a:	60da      	str	r2, [r3, #12]
 800123c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800123e:	2300      	movs	r3, #0
 8001240:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8001242:	463b      	mov	r3, r7
 8001244:	2228      	movs	r2, #40	; 0x28
 8001246:	2100      	movs	r1, #0
 8001248:	4618      	mov	r0, r3
 800124a:	f00a fd77 	bl	800bd3c <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800124e:	4b3a      	ldr	r3, [pc, #232]	; (8001338 <MX_RTC_Init+0x110>)
 8001250:	4a3a      	ldr	r2, [pc, #232]	; (800133c <MX_RTC_Init+0x114>)
 8001252:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001254:	4b38      	ldr	r3, [pc, #224]	; (8001338 <MX_RTC_Init+0x110>)
 8001256:	2200      	movs	r2, #0
 8001258:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800125a:	4b37      	ldr	r3, [pc, #220]	; (8001338 <MX_RTC_Init+0x110>)
 800125c:	227f      	movs	r2, #127	; 0x7f
 800125e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001260:	4b35      	ldr	r3, [pc, #212]	; (8001338 <MX_RTC_Init+0x110>)
 8001262:	22ff      	movs	r2, #255	; 0xff
 8001264:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001266:	4b34      	ldr	r3, [pc, #208]	; (8001338 <MX_RTC_Init+0x110>)
 8001268:	2200      	movs	r2, #0
 800126a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800126c:	4b32      	ldr	r3, [pc, #200]	; (8001338 <MX_RTC_Init+0x110>)
 800126e:	2200      	movs	r2, #0
 8001270:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001272:	4b31      	ldr	r3, [pc, #196]	; (8001338 <MX_RTC_Init+0x110>)
 8001274:	2200      	movs	r2, #0
 8001276:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001278:	482f      	ldr	r0, [pc, #188]	; (8001338 <MX_RTC_Init+0x110>)
 800127a:	f006 fa51 	bl	8007720 <HAL_RTC_Init>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001284:	f000 fa44 	bl	8001710 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001288:	2300      	movs	r3, #0
 800128a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 800128e:	2300      	movs	r3, #0
 8001290:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8001294:	2300      	movs	r3, #0
 8001296:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800129a:	2300      	movs	r3, #0
 800129c:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800129e:	2300      	movs	r3, #0
 80012a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80012a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012a6:	2201      	movs	r2, #1
 80012a8:	4619      	mov	r1, r3
 80012aa:	4823      	ldr	r0, [pc, #140]	; (8001338 <MX_RTC_Init+0x110>)
 80012ac:	f006 fac9 	bl	8007842 <HAL_RTC_SetTime>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_RTC_Init+0x92>
  {
    Error_Handler();
 80012b6:	f000 fa2b 	bl	8001710 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80012ba:	2301      	movs	r3, #1
 80012bc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 80012c0:	2301      	movs	r3, #1
 80012c2:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 80012c6:	2301      	movs	r3, #1
 80012c8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80012d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012d6:	2201      	movs	r2, #1
 80012d8:	4619      	mov	r1, r3
 80012da:	4817      	ldr	r0, [pc, #92]	; (8001338 <MX_RTC_Init+0x110>)
 80012dc:	f006 fb6e 	bl	80079bc <HAL_RTC_SetDate>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 80012e6:	f000 fa13 	bl	8001710 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80012ea:	2300      	movs	r3, #0
 80012ec:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80012ee:	2300      	movs	r3, #0
 80012f0:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x30;
 80012f2:	2330      	movs	r3, #48	; 0x30
 80012f4:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80012fa:	2300      	movs	r3, #0
 80012fc:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80012fe:	2300      	movs	r3, #0
 8001300:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001302:	2300      	movs	r3, #0
 8001304:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001306:	2300      	movs	r3, #0
 8001308:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800130a:	2300      	movs	r3, #0
 800130c:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800130e:	2301      	movs	r3, #1
 8001310:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001314:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001318:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800131a:	463b      	mov	r3, r7
 800131c:	2201      	movs	r2, #1
 800131e:	4619      	mov	r1, r3
 8001320:	4805      	ldr	r0, [pc, #20]	; (8001338 <MX_RTC_Init+0x110>)
 8001322:	f006 fbf3 	bl	8007b0c <HAL_RTC_SetAlarm_IT>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 800132c:	f000 f9f0 	bl	8001710 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001330:	bf00      	nop
 8001332:	3740      	adds	r7, #64	; 0x40
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	20004fa8 	.word	0x20004fa8
 800133c:	40002800 	.word	0x40002800

08001340 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001344:	4b11      	ldr	r3, [pc, #68]	; (800138c <MX_USART3_UART_Init+0x4c>)
 8001346:	4a12      	ldr	r2, [pc, #72]	; (8001390 <MX_USART3_UART_Init+0x50>)
 8001348:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 800134a:	4b10      	ldr	r3, [pc, #64]	; (800138c <MX_USART3_UART_Init+0x4c>)
 800134c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001350:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001352:	4b0e      	ldr	r3, [pc, #56]	; (800138c <MX_USART3_UART_Init+0x4c>)
 8001354:	2200      	movs	r2, #0
 8001356:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001358:	4b0c      	ldr	r3, [pc, #48]	; (800138c <MX_USART3_UART_Init+0x4c>)
 800135a:	2200      	movs	r2, #0
 800135c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800135e:	4b0b      	ldr	r3, [pc, #44]	; (800138c <MX_USART3_UART_Init+0x4c>)
 8001360:	2200      	movs	r2, #0
 8001362:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001364:	4b09      	ldr	r3, [pc, #36]	; (800138c <MX_USART3_UART_Init+0x4c>)
 8001366:	220c      	movs	r2, #12
 8001368:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800136a:	4b08      	ldr	r3, [pc, #32]	; (800138c <MX_USART3_UART_Init+0x4c>)
 800136c:	2200      	movs	r2, #0
 800136e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001370:	4b06      	ldr	r3, [pc, #24]	; (800138c <MX_USART3_UART_Init+0x4c>)
 8001372:	2200      	movs	r2, #0
 8001374:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001376:	4805      	ldr	r0, [pc, #20]	; (800138c <MX_USART3_UART_Init+0x4c>)
 8001378:	f007 f8c8 	bl	800850c <HAL_UART_Init>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001382:	f000 f9c5 	bl	8001710 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20004ef0 	.word	0x20004ef0
 8001390:	40004800 	.word	0x40004800

08001394 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b088      	sub	sp, #32
 8001398:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800139a:	f107 030c 	add.w	r3, r7, #12
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
 80013a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	60bb      	str	r3, [r7, #8]
 80013ae:	4b1f      	ldr	r3, [pc, #124]	; (800142c <MX_GPIO_Init+0x98>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	4a1e      	ldr	r2, [pc, #120]	; (800142c <MX_GPIO_Init+0x98>)
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ba:	4b1c      	ldr	r3, [pc, #112]	; (800142c <MX_GPIO_Init+0x98>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	60bb      	str	r3, [r7, #8]
 80013c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	607b      	str	r3, [r7, #4]
 80013ca:	4b18      	ldr	r3, [pc, #96]	; (800142c <MX_GPIO_Init+0x98>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	4a17      	ldr	r2, [pc, #92]	; (800142c <MX_GPIO_Init+0x98>)
 80013d0:	f043 0308 	orr.w	r3, r3, #8
 80013d4:	6313      	str	r3, [r2, #48]	; 0x30
 80013d6:	4b15      	ldr	r3, [pc, #84]	; (800142c <MX_GPIO_Init+0x98>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013da:	f003 0308 	and.w	r3, r3, #8
 80013de:	607b      	str	r3, [r7, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	603b      	str	r3, [r7, #0]
 80013e6:	4b11      	ldr	r3, [pc, #68]	; (800142c <MX_GPIO_Init+0x98>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	4a10      	ldr	r2, [pc, #64]	; (800142c <MX_GPIO_Init+0x98>)
 80013ec:	f043 0302 	orr.w	r3, r3, #2
 80013f0:	6313      	str	r3, [r2, #48]	; 0x30
 80013f2:	4b0e      	ldr	r3, [pc, #56]	; (800142c <MX_GPIO_Init+0x98>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	603b      	str	r3, [r7, #0]
 80013fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUILTIN_GPIO_Port, BUILTIN_Pin, GPIO_PIN_RESET);
 80013fe:	2200      	movs	r2, #0
 8001400:	2120      	movs	r1, #32
 8001402:	480b      	ldr	r0, [pc, #44]	; (8001430 <MX_GPIO_Init+0x9c>)
 8001404:	f003 ff74 	bl	80052f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUILTIN_Pin */
  GPIO_InitStruct.Pin = BUILTIN_Pin;
 8001408:	2320      	movs	r3, #32
 800140a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800140c:	2301      	movs	r3, #1
 800140e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	2300      	movs	r3, #0
 8001412:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001414:	2300      	movs	r3, #0
 8001416:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUILTIN_GPIO_Port, &GPIO_InitStruct);
 8001418:	f107 030c 	add.w	r3, r7, #12
 800141c:	4619      	mov	r1, r3
 800141e:	4804      	ldr	r0, [pc, #16]	; (8001430 <MX_GPIO_Init+0x9c>)
 8001420:	f003 fdba 	bl	8004f98 <HAL_GPIO_Init>

}
 8001424:	bf00      	nop
 8001426:	3720      	adds	r7, #32
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40023800 	.word	0x40023800
 8001430:	40020000 	.word	0x40020000

08001434 <StartEjection1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartEjection1 */
void StartEjection1(void *argument)
{
 8001434:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001438:	b088      	sub	sp, #32
 800143a:	af04      	add	r7, sp, #16
 800143c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	//Add thread id to the list
	threadID[1]=osThreadGetId();
 800143e:	f007 fc9b 	bl	8008d78 <osThreadGetId>
 8001442:	4603      	mov	r3, r0
 8001444:	4a79      	ldr	r2, [pc, #484]	; (800162c <StartEjection1+0x1f8>)
 8001446:	6053      	str	r3, [r2, #4]

	if (wakingUp) osThreadExit();
 8001448:	4b79      	ldr	r3, [pc, #484]	; (8001630 <StartEjection1+0x1fc>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <StartEjection1+0x20>
 8001450:	f007 fc9d 	bl	8008d8e <osThreadExit>

	uint8_t pressure;
	uint8_t altitude;
	char* buffer = (char*) pvPortMalloc(TX_BUF_DIM);
 8001454:	2032      	movs	r0, #50	; 0x32
 8001456:	f009 ffd7 	bl	800b408 <pvPortMalloc>
 800145a:	60f8      	str	r0, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	  sensorsPolling = true;
 800145c:	4b75      	ldr	r3, [pc, #468]	; (8001634 <StartEjection1+0x200>)
 800145e:	2201      	movs	r2, #1
 8001460:	701a      	strb	r2, [r3, #0]
	  //Poll altitude (poll pressure)


	  memset(buffer, 0, TX_BUF_DIM);
 8001462:	2232      	movs	r2, #50	; 0x32
 8001464:	2100      	movs	r1, #0
 8001466:	68f8      	ldr	r0, [r7, #12]
 8001468:	f00a fc68 	bl	800bd3c <memset>
	  MRT_ISM330DLC_getTemperature(data_raw_temperature,temperature_degC);
 800146c:	4972      	ldr	r1, [pc, #456]	; (8001638 <StartEjection1+0x204>)
 800146e:	4873      	ldr	r0, [pc, #460]	; (800163c <StartEjection1+0x208>)
 8001470:	f001 f80c 	bl	800248c <MRT_ISM330DLC_getTemperature>
	  sprintf((char *)buffer, "Temperature [degC]:%6.2f\r\n", temperature_degC[0] );sprintf((char *)buffer, "Temperature [degC]:%f\r\n", temperature_degC[0] );
 8001474:	4b70      	ldr	r3, [pc, #448]	; (8001638 <StartEjection1+0x204>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff f895 	bl	80005a8 <__aeabi_f2d>
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	496f      	ldr	r1, [pc, #444]	; (8001640 <StartEjection1+0x20c>)
 8001484:	68f8      	ldr	r0, [r7, #12]
 8001486:	f00b fcb1 	bl	800cdec <siprintf>
 800148a:	4b6b      	ldr	r3, [pc, #428]	; (8001638 <StartEjection1+0x204>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff f88a 	bl	80005a8 <__aeabi_f2d>
 8001494:	4602      	mov	r2, r0
 8001496:	460b      	mov	r3, r1
 8001498:	496a      	ldr	r1, [pc, #424]	; (8001644 <StartEjection1+0x210>)
 800149a:	68f8      	ldr	r0, [r7, #12]
 800149c:	f00b fca6 	bl	800cdec <siprintf>
	  HAL_UART_Transmit(&huart3, buffer, strlen(buffer), HAL_MAX_DELAY);
 80014a0:	68f8      	ldr	r0, [r7, #12]
 80014a2:	f7fe febf 	bl	8000224 <strlen>
 80014a6:	4603      	mov	r3, r0
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	f04f 33ff 	mov.w	r3, #4294967295
 80014ae:	68f9      	ldr	r1, [r7, #12]
 80014b0:	4865      	ldr	r0, [pc, #404]	; (8001648 <StartEjection1+0x214>)
 80014b2:	f007 f878 	bl	80085a6 <HAL_UART_Transmit>

	  pressure = ((uint8_t) temperature_degC[0]);
 80014b6:	4b60      	ldr	r3, [pc, #384]	; (8001638 <StartEjection1+0x204>)
 80014b8:	edd3 7a00 	vldr	s15, [r3]
 80014bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014c0:	edc7 7a00 	vstr	s15, [r7]
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	72fb      	strb	r3, [r7, #11]

	  sensorsPolling = false;
 80014c8:	4b5a      	ldr	r3, [pc, #360]	; (8001634 <StartEjection1+0x200>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	701a      	strb	r2, [r3, #0]


	  if (MIN_APOGEE <= pressure && MAX_APOGEE > pressure){
 80014ce:	4b5f      	ldr	r3, [pc, #380]	; (800164c <StartEjection1+0x218>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	7afa      	ldrb	r2, [r7, #11]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	f0c0 80a5 	bcc.w	8001624 <StartEjection1+0x1f0>
 80014da:	4b5d      	ldr	r3, [pc, #372]	; (8001650 <StartEjection1+0x21c>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	7afa      	ldrb	r2, [r7, #11]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	f080 809f 	bcs.w	8001624 <StartEjection1+0x1f0>


		  //Eject drogue (PG11/PG12)
		  HAL_UART_Transmit(&huart3, "Eject Drogue\r\n", 15, HAL_MAX_DELAY);
 80014e6:	f04f 33ff 	mov.w	r3, #4294967295
 80014ea:	220f      	movs	r2, #15
 80014ec:	4959      	ldr	r1, [pc, #356]	; (8001654 <StartEjection1+0x220>)
 80014ee:	4856      	ldr	r0, [pc, #344]	; (8001648 <StartEjection1+0x214>)
 80014f0:	f007 f859 	bl	80085a6 <HAL_UART_Transmit>


		  for(;;){

			  memset(buffer, 0, TX_BUF_DIM);
 80014f4:	2232      	movs	r2, #50	; 0x32
 80014f6:	2100      	movs	r1, #0
 80014f8:	68f8      	ldr	r0, [r7, #12]
 80014fa:	f00a fc1f 	bl	800bd3c <memset>
			  MRT_ISM330DLC_getAcceleration(data_raw_acceleration,acceleration_mg);
 80014fe:	4956      	ldr	r1, [pc, #344]	; (8001658 <StartEjection1+0x224>)
 8001500:	4856      	ldr	r0, [pc, #344]	; (800165c <StartEjection1+0x228>)
 8001502:	f000 ff7d 	bl	8002400 <MRT_ISM330DLC_getAcceleration>
			  sprintf((char *)buffer, "Acceleration [mg]:%4.2f\t%4.2f\t%4.2f\r\n",acceleration_mg[0], acceleration_mg[1], acceleration_mg[2]);
 8001506:	4b54      	ldr	r3, [pc, #336]	; (8001658 <StartEjection1+0x224>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff f84c 	bl	80005a8 <__aeabi_f2d>
 8001510:	4680      	mov	r8, r0
 8001512:	4689      	mov	r9, r1
 8001514:	4b50      	ldr	r3, [pc, #320]	; (8001658 <StartEjection1+0x224>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff f845 	bl	80005a8 <__aeabi_f2d>
 800151e:	4604      	mov	r4, r0
 8001520:	460d      	mov	r5, r1
 8001522:	4b4d      	ldr	r3, [pc, #308]	; (8001658 <StartEjection1+0x224>)
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff f83e 	bl	80005a8 <__aeabi_f2d>
 800152c:	4602      	mov	r2, r0
 800152e:	460b      	mov	r3, r1
 8001530:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001534:	e9cd 4500 	strd	r4, r5, [sp]
 8001538:	4642      	mov	r2, r8
 800153a:	464b      	mov	r3, r9
 800153c:	4948      	ldr	r1, [pc, #288]	; (8001660 <StartEjection1+0x22c>)
 800153e:	68f8      	ldr	r0, [r7, #12]
 8001540:	f00b fc54 	bl	800cdec <siprintf>
			  HAL_UART_Transmit(&huart3, buffer, strlen(buffer), HAL_MAX_DELAY);
 8001544:	68f8      	ldr	r0, [r7, #12]
 8001546:	f7fe fe6d 	bl	8000224 <strlen>
 800154a:	4603      	mov	r3, r0
 800154c:	b29a      	uxth	r2, r3
 800154e:	f04f 33ff 	mov.w	r3, #4294967295
 8001552:	68f9      	ldr	r1, [r7, #12]
 8001554:	483c      	ldr	r0, [pc, #240]	; (8001648 <StartEjection1+0x214>)
 8001556:	f007 f826 	bl	80085a6 <HAL_UART_Transmit>

			  memset(buffer, 0, TX_BUF_DIM);
 800155a:	2232      	movs	r2, #50	; 0x32
 800155c:	2100      	movs	r1, #0
 800155e:	68f8      	ldr	r0, [r7, #12]
 8001560:	f00a fbec 	bl	800bd3c <memset>
			  MRT_ISM330DLC_getAngularRate(data_raw_angular_rate,angular_rate_mdps);
 8001564:	493f      	ldr	r1, [pc, #252]	; (8001664 <StartEjection1+0x230>)
 8001566:	4840      	ldr	r0, [pc, #256]	; (8001668 <StartEjection1+0x234>)
 8001568:	f000 ffbc 	bl	80024e4 <MRT_ISM330DLC_getAngularRate>
			  sprintf((char *)buffer,"Angular rate [mdps]:%4.2f\t%4.2f\t%4.2f\r\n",angular_rate_mdps[0], angular_rate_mdps[1], angular_rate_mdps[2]);
 800156c:	4b3d      	ldr	r3, [pc, #244]	; (8001664 <StartEjection1+0x230>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff f819 	bl	80005a8 <__aeabi_f2d>
 8001576:	4680      	mov	r8, r0
 8001578:	4689      	mov	r9, r1
 800157a:	4b3a      	ldr	r3, [pc, #232]	; (8001664 <StartEjection1+0x230>)
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff f812 	bl	80005a8 <__aeabi_f2d>
 8001584:	4604      	mov	r4, r0
 8001586:	460d      	mov	r5, r1
 8001588:	4b36      	ldr	r3, [pc, #216]	; (8001664 <StartEjection1+0x230>)
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff f80b 	bl	80005a8 <__aeabi_f2d>
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800159a:	e9cd 4500 	strd	r4, r5, [sp]
 800159e:	4642      	mov	r2, r8
 80015a0:	464b      	mov	r3, r9
 80015a2:	4932      	ldr	r1, [pc, #200]	; (800166c <StartEjection1+0x238>)
 80015a4:	68f8      	ldr	r0, [r7, #12]
 80015a6:	f00b fc21 	bl	800cdec <siprintf>
			  HAL_UART_Transmit(&huart3, buffer, strlen(buffer), HAL_MAX_DELAY);
 80015aa:	68f8      	ldr	r0, [r7, #12]
 80015ac:	f7fe fe3a 	bl	8000224 <strlen>
 80015b0:	4603      	mov	r3, r0
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	f04f 33ff 	mov.w	r3, #4294967295
 80015b8:	68f9      	ldr	r1, [r7, #12]
 80015ba:	4823      	ldr	r0, [pc, #140]	; (8001648 <StartEjection1+0x214>)
 80015bc:	f006 fff3 	bl	80085a6 <HAL_UART_Transmit>

			  altitude = acceleration_mg[0];
 80015c0:	4b25      	ldr	r3, [pc, #148]	; (8001658 <StartEjection1+0x224>)
 80015c2:	edd3 7a00 	vldr	s15, [r3]
 80015c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015ca:	edc7 7a00 	vstr	s15, [r7]
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	72bb      	strb	r3, [r7, #10]

			  //We reached main deployment altitude
			  if (altitude>DEPLOY_ALT_MIN && altitude<DEPLOY_ALT_MAX){
 80015d2:	4b27      	ldr	r3, [pc, #156]	; (8001670 <StartEjection1+0x23c>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	7aba      	ldrb	r2, [r7, #10]
 80015d8:	429a      	cmp	r2, r3
 80015da:	d91f      	bls.n	800161c <StartEjection1+0x1e8>
 80015dc:	4b25      	ldr	r3, [pc, #148]	; (8001674 <StartEjection1+0x240>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	7aba      	ldrb	r2, [r7, #10]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d21a      	bcs.n	800161c <StartEjection1+0x1e8>

				  vPortFree(buffer);
 80015e6:	68f8      	ldr	r0, [r7, #12]
 80015e8:	f009 ffda 	bl	800b5a0 <vPortFree>

				  //Eject main ()
				  HAL_UART_Transmit(&huart3, "Eject Main\r\n", 13, HAL_MAX_DELAY);
 80015ec:	f04f 33ff 	mov.w	r3, #4294967295
 80015f0:	220d      	movs	r2, #13
 80015f2:	4921      	ldr	r1, [pc, #132]	; (8001678 <StartEjection1+0x244>)
 80015f4:	4814      	ldr	r0, [pc, #80]	; (8001648 <StartEjection1+0x214>)
 80015f6:	f006 ffd6 	bl	80085a6 <HAL_UART_Transmit>

				  for(;;){

					  sensorsPolling = true;
 80015fa:	4b0e      	ldr	r3, [pc, #56]	; (8001634 <StartEjection1+0x200>)
 80015fc:	2201      	movs	r2, #1
 80015fe:	701a      	strb	r2, [r3, #0]
					  //Poll altitude
					  sensorsPolling = false;
 8001600:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <StartEjection1+0x200>)
 8001602:	2200      	movs	r2, #0
 8001604:	701a      	strb	r2, [r3, #0]

					  if (altitude < GROUND_LEVEL)  osThreadExit();
 8001606:	4b1d      	ldr	r3, [pc, #116]	; (800167c <StartEjection1+0x248>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	7aba      	ldrb	r2, [r7, #10]
 800160c:	429a      	cmp	r2, r3
 800160e:	d201      	bcs.n	8001614 <StartEjection1+0x1e0>
 8001610:	f007 fbbd 	bl	8008d8e <osThreadExit>

					  osDelay(100);
 8001614:	2064      	movs	r0, #100	; 0x64
 8001616:	f007 fbc0 	bl	8008d9a <osDelay>
					  sensorsPolling = true;
 800161a:	e7ee      	b.n	80015fa <StartEjection1+0x1c6>
				  }
			  }

			  osDelay(100);
 800161c:	2064      	movs	r0, #100	; 0x64
 800161e:	f007 fbbc 	bl	8008d9a <osDelay>
			  memset(buffer, 0, TX_BUF_DIM);
 8001622:	e767      	b.n	80014f4 <StartEjection1+0xc0>
		  }
	  }

    osDelay(100);
 8001624:	2064      	movs	r0, #100	; 0x64
 8001626:	f007 fbb8 	bl	8008d9a <osDelay>
  {
 800162a:	e717      	b.n	800145c <StartEjection1+0x28>
 800162c:	20004f34 	.word	0x20004f34
 8001630:	20004eec 	.word	0x20004eec
 8001634:	20004fa4 	.word	0x20004fa4
 8001638:	2000029c 	.word	0x2000029c
 800163c:	20000298 	.word	0x20000298
 8001640:	0800feb4 	.word	0x0800feb4
 8001644:	0800fed0 	.word	0x0800fed0
 8001648:	20004ef0 	.word	0x20004ef0
 800164c:	20000000 	.word	0x20000000
 8001650:	20000001 	.word	0x20000001
 8001654:	0800fee8 	.word	0x0800fee8
 8001658:	20000278 	.word	0x20000278
 800165c:	20000270 	.word	0x20000270
 8001660:	0800fef8 	.word	0x0800fef8
 8001664:	2000028c 	.word	0x2000028c
 8001668:	20000284 	.word	0x20000284
 800166c:	0800ff20 	.word	0x0800ff20
 8001670:	20000002 	.word	0x20000002
 8001674:	20000003 	.word	0x20000003
 8001678:	0800ff48 	.word	0x0800ff48
 800167c:	20000004 	.word	0x20000004

08001680 <StartTelemetry2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetry2 */
void StartTelemetry2(void *argument)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemetry2 */

	//Add thread id to the list
	threadID[2]=osThreadGetId();
 8001688:	f007 fb76 	bl	8008d78 <osThreadGetId>
 800168c:	4603      	mov	r3, r0
 800168e:	4a0b      	ldr	r2, [pc, #44]	; (80016bc <StartTelemetry2+0x3c>)
 8001690:	6093      	str	r3, [r2, #8]

  /* Infinite loop */
  for(;;)
  {
	  //Poll sensor data in other thread
	  while(sensorsPolling){osDelay(1);}
 8001692:	e002      	b.n	800169a <StartTelemetry2+0x1a>
 8001694:	2001      	movs	r0, #1
 8001696:	f007 fb80 	bl	8008d9a <osDelay>
 800169a:	4b09      	ldr	r3, [pc, #36]	; (80016c0 <StartTelemetry2+0x40>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1f8      	bne.n	8001694 <StartTelemetry2+0x14>


		  //Radio send

		  //Iridium send
		  MRT_Static_Iridium_getTime();
 80016a2:	f002 fca3 	bl	8003fec <MRT_Static_Iridium_getTime>

    osDelay(1000/SEND_FREQ);
 80016a6:	4b07      	ldr	r3, [pc, #28]	; (80016c4 <StartTelemetry2+0x44>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	461a      	mov	r2, r3
 80016ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80016b4:	4618      	mov	r0, r3
 80016b6:	f007 fb70 	bl	8008d9a <osDelay>
	  while(sensorsPolling){osDelay(1);}
 80016ba:	e7ee      	b.n	800169a <StartTelemetry2+0x1a>
 80016bc:	20004f34 	.word	0x20004f34
 80016c0:	20004fa4 	.word	0x20004fa4
 80016c4:	200002a0 	.word	0x200002a0

080016c8 <StartSensors3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensors3 */
void StartSensors3(void *argument)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensors3 */

	osThreadExit();
 80016d0:	f007 fb5d 	bl	8008d8e <osThreadExit>

080016d4 <StartPropulsion4>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPropulsion4 */
void StartPropulsion4(void *argument)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPropulsion4 */
	osThreadExit();
 80016dc:	f007 fb57 	bl	8008d8e <osThreadExit>

080016e0 <StartMemory0>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMemory0 */
void StartMemory0(void *argument)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMemory0 */

	osThreadExit();
 80016e8:	f007 fb51 	bl	8008d8e <osThreadExit>

080016ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a04      	ldr	r2, [pc, #16]	; (800170c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d101      	bne.n	8001702 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80016fe:	f003 faf3 	bl	8004ce8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001702:	bf00      	nop
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40001000 	.word	0x40001000

08001710 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001714:	b672      	cpsid	i
}
 8001716:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001718:	e7fe      	b.n	8001718 <Error_Handler+0x8>
	...

0800171c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	607b      	str	r3, [r7, #4]
 8001726:	4b12      	ldr	r3, [pc, #72]	; (8001770 <HAL_MspInit+0x54>)
 8001728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800172a:	4a11      	ldr	r2, [pc, #68]	; (8001770 <HAL_MspInit+0x54>)
 800172c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001730:	6453      	str	r3, [r2, #68]	; 0x44
 8001732:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <HAL_MspInit+0x54>)
 8001734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001736:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800173a:	607b      	str	r3, [r7, #4]
 800173c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	603b      	str	r3, [r7, #0]
 8001742:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <HAL_MspInit+0x54>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001746:	4a0a      	ldr	r2, [pc, #40]	; (8001770 <HAL_MspInit+0x54>)
 8001748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800174c:	6413      	str	r3, [r2, #64]	; 0x40
 800174e:	4b08      	ldr	r3, [pc, #32]	; (8001770 <HAL_MspInit+0x54>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001756:	603b      	str	r3, [r7, #0]
 8001758:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800175a:	2200      	movs	r2, #0
 800175c:	210f      	movs	r1, #15
 800175e:	f06f 0001 	mvn.w	r0, #1
 8001762:	f003 fbe1 	bl	8004f28 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001766:	bf00      	nop
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	40023800 	.word	0x40023800

08001774 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08a      	sub	sp, #40	; 0x28
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]
 8001788:	60da      	str	r2, [r3, #12]
 800178a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a19      	ldr	r2, [pc, #100]	; (80017f8 <HAL_I2C_MspInit+0x84>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d12c      	bne.n	80017f0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	613b      	str	r3, [r7, #16]
 800179a:	4b18      	ldr	r3, [pc, #96]	; (80017fc <HAL_I2C_MspInit+0x88>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	4a17      	ldr	r2, [pc, #92]	; (80017fc <HAL_I2C_MspInit+0x88>)
 80017a0:	f043 0302 	orr.w	r3, r3, #2
 80017a4:	6313      	str	r3, [r2, #48]	; 0x30
 80017a6:	4b15      	ldr	r3, [pc, #84]	; (80017fc <HAL_I2C_MspInit+0x88>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017b8:	2312      	movs	r3, #18
 80017ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c0:	2303      	movs	r3, #3
 80017c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017c4:	2304      	movs	r3, #4
 80017c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c8:	f107 0314 	add.w	r3, r7, #20
 80017cc:	4619      	mov	r1, r3
 80017ce:	480c      	ldr	r0, [pc, #48]	; (8001800 <HAL_I2C_MspInit+0x8c>)
 80017d0:	f003 fbe2 	bl	8004f98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017d4:	2300      	movs	r3, #0
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	4b08      	ldr	r3, [pc, #32]	; (80017fc <HAL_I2C_MspInit+0x88>)
 80017da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017dc:	4a07      	ldr	r2, [pc, #28]	; (80017fc <HAL_I2C_MspInit+0x88>)
 80017de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017e2:	6413      	str	r3, [r2, #64]	; 0x40
 80017e4:	4b05      	ldr	r3, [pc, #20]	; (80017fc <HAL_I2C_MspInit+0x88>)
 80017e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80017f0:	bf00      	nop
 80017f2:	3728      	adds	r7, #40	; 0x28
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	40005400 	.word	0x40005400
 80017fc:	40023800 	.word	0x40023800
 8001800:	40020400 	.word	0x40020400

08001804 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b09a      	sub	sp, #104	; 0x68
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800180c:	f107 030c 	add.w	r3, r7, #12
 8001810:	225c      	movs	r2, #92	; 0x5c
 8001812:	2100      	movs	r1, #0
 8001814:	4618      	mov	r0, r3
 8001816:	f00a fa91 	bl	800bd3c <memset>
  if(hrtc->Instance==RTC)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a10      	ldr	r2, [pc, #64]	; (8001860 <HAL_RTC_MspInit+0x5c>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d119      	bne.n	8001858 <HAL_RTC_MspInit+0x54>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001824:	2320      	movs	r3, #32
 8001826:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001828:	f44f 7300 	mov.w	r3, #512	; 0x200
 800182c:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800182e:	f107 030c 	add.w	r3, r7, #12
 8001832:	4618      	mov	r0, r3
 8001834:	f004 fffa 	bl	800682c <HAL_RCCEx_PeriphCLKConfig>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800183e:	f7ff ff67 	bl	8001710 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001842:	4b08      	ldr	r3, [pc, #32]	; (8001864 <HAL_RTC_MspInit+0x60>)
 8001844:	2201      	movs	r2, #1
 8001846:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8001848:	2200      	movs	r2, #0
 800184a:	2105      	movs	r1, #5
 800184c:	2029      	movs	r0, #41	; 0x29
 800184e:	f003 fb6b 	bl	8004f28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001852:	2029      	movs	r0, #41	; 0x29
 8001854:	f003 fb84 	bl	8004f60 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001858:	bf00      	nop
 800185a:	3768      	adds	r7, #104	; 0x68
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	40002800 	.word	0x40002800
 8001864:	42470e3c 	.word	0x42470e3c

08001868 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b08a      	sub	sp, #40	; 0x28
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001870:	f107 0314 	add.w	r3, r7, #20
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a19      	ldr	r2, [pc, #100]	; (80018ec <HAL_UART_MspInit+0x84>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d12c      	bne.n	80018e4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	4b18      	ldr	r3, [pc, #96]	; (80018f0 <HAL_UART_MspInit+0x88>)
 8001890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001892:	4a17      	ldr	r2, [pc, #92]	; (80018f0 <HAL_UART_MspInit+0x88>)
 8001894:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001898:	6413      	str	r3, [r2, #64]	; 0x40
 800189a:	4b15      	ldr	r3, [pc, #84]	; (80018f0 <HAL_UART_MspInit+0x88>)
 800189c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018a2:	613b      	str	r3, [r7, #16]
 80018a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	60fb      	str	r3, [r7, #12]
 80018aa:	4b11      	ldr	r3, [pc, #68]	; (80018f0 <HAL_UART_MspInit+0x88>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	4a10      	ldr	r2, [pc, #64]	; (80018f0 <HAL_UART_MspInit+0x88>)
 80018b0:	f043 0308 	orr.w	r3, r3, #8
 80018b4:	6313      	str	r3, [r2, #48]	; 0x30
 80018b6:	4b0e      	ldr	r3, [pc, #56]	; (80018f0 <HAL_UART_MspInit+0x88>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ba:	f003 0308 	and.w	r3, r3, #8
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018c2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c8:	2302      	movs	r3, #2
 80018ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d0:	2303      	movs	r3, #3
 80018d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018d4:	2307      	movs	r3, #7
 80018d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018d8:	f107 0314 	add.w	r3, r7, #20
 80018dc:	4619      	mov	r1, r3
 80018de:	4805      	ldr	r0, [pc, #20]	; (80018f4 <HAL_UART_MspInit+0x8c>)
 80018e0:	f003 fb5a 	bl	8004f98 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80018e4:	bf00      	nop
 80018e6:	3728      	adds	r7, #40	; 0x28
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40004800 	.word	0x40004800
 80018f0:	40023800 	.word	0x40023800
 80018f4:	40020c00 	.word	0x40020c00

080018f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b08c      	sub	sp, #48	; 0x30
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001900:	2300      	movs	r3, #0
 8001902:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001904:	2300      	movs	r3, #0
 8001906:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001908:	2200      	movs	r2, #0
 800190a:	6879      	ldr	r1, [r7, #4]
 800190c:	2036      	movs	r0, #54	; 0x36
 800190e:	f003 fb0b 	bl	8004f28 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001912:	2036      	movs	r0, #54	; 0x36
 8001914:	f003 fb24 	bl	8004f60 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001918:	2300      	movs	r3, #0
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	4b1f      	ldr	r3, [pc, #124]	; (800199c <HAL_InitTick+0xa4>)
 800191e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001920:	4a1e      	ldr	r2, [pc, #120]	; (800199c <HAL_InitTick+0xa4>)
 8001922:	f043 0310 	orr.w	r3, r3, #16
 8001926:	6413      	str	r3, [r2, #64]	; 0x40
 8001928:	4b1c      	ldr	r3, [pc, #112]	; (800199c <HAL_InitTick+0xa4>)
 800192a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192c:	f003 0310 	and.w	r3, r3, #16
 8001930:	60fb      	str	r3, [r7, #12]
 8001932:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001934:	f107 0210 	add.w	r2, r7, #16
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	4611      	mov	r1, r2
 800193e:	4618      	mov	r0, r3
 8001940:	f004 ff42 	bl	80067c8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001944:	f004 ff18 	bl	8006778 <HAL_RCC_GetPCLK1Freq>
 8001948:	4603      	mov	r3, r0
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800194e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001950:	4a13      	ldr	r2, [pc, #76]	; (80019a0 <HAL_InitTick+0xa8>)
 8001952:	fba2 2303 	umull	r2, r3, r2, r3
 8001956:	0c9b      	lsrs	r3, r3, #18
 8001958:	3b01      	subs	r3, #1
 800195a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800195c:	4b11      	ldr	r3, [pc, #68]	; (80019a4 <HAL_InitTick+0xac>)
 800195e:	4a12      	ldr	r2, [pc, #72]	; (80019a8 <HAL_InitTick+0xb0>)
 8001960:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001962:	4b10      	ldr	r3, [pc, #64]	; (80019a4 <HAL_InitTick+0xac>)
 8001964:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001968:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800196a:	4a0e      	ldr	r2, [pc, #56]	; (80019a4 <HAL_InitTick+0xac>)
 800196c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800196e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001970:	4b0c      	ldr	r3, [pc, #48]	; (80019a4 <HAL_InitTick+0xac>)
 8001972:	2200      	movs	r2, #0
 8001974:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001976:	4b0b      	ldr	r3, [pc, #44]	; (80019a4 <HAL_InitTick+0xac>)
 8001978:	2200      	movs	r2, #0
 800197a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800197c:	4809      	ldr	r0, [pc, #36]	; (80019a4 <HAL_InitTick+0xac>)
 800197e:	f006 fb17 	bl	8007fb0 <HAL_TIM_Base_Init>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d104      	bne.n	8001992 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001988:	4806      	ldr	r0, [pc, #24]	; (80019a4 <HAL_InitTick+0xac>)
 800198a:	f006 fb6b 	bl	8008064 <HAL_TIM_Base_Start_IT>
 800198e:	4603      	mov	r3, r0
 8001990:	e000      	b.n	8001994 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001992:	2301      	movs	r3, #1
}
 8001994:	4618      	mov	r0, r3
 8001996:	3730      	adds	r7, #48	; 0x30
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	40023800 	.word	0x40023800
 80019a0:	431bde83 	.word	0x431bde83
 80019a4:	20004fdc 	.word	0x20004fdc
 80019a8:	40001000 	.word	0x40001000

080019ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019b0:	e7fe      	b.n	80019b0 <NMI_Handler+0x4>

080019b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019b2:	b480      	push	{r7}
 80019b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019b6:	e7fe      	b.n	80019b6 <HardFault_Handler+0x4>

080019b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019bc:	e7fe      	b.n	80019bc <MemManage_Handler+0x4>

080019be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019be:	b480      	push	{r7}
 80019c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019c2:	e7fe      	b.n	80019c2 <BusFault_Handler+0x4>

080019c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c8:	e7fe      	b.n	80019c8 <UsageFault_Handler+0x4>

080019ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019ca:	b480      	push	{r7}
 80019cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019ce:	bf00      	nop
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80019dc:	4802      	ldr	r0, [pc, #8]	; (80019e8 <RTC_Alarm_IRQHandler+0x10>)
 80019de:	f006 f9cd 	bl	8007d7c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20004fa8 	.word	0x20004fa8

080019ec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80019f0:	4802      	ldr	r0, [pc, #8]	; (80019fc <TIM6_DAC_IRQHandler+0x10>)
 80019f2:	f006 fba7 	bl	8008144 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20004fdc 	.word	0x20004fdc

08001a00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
	return 1;
 8001a04:	2301      	movs	r3, #1
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <_kill>:

int _kill(int pid, int sig)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a1a:	f009 ff15 	bl	800b848 <__errno>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2216      	movs	r2, #22
 8001a22:	601a      	str	r2, [r3, #0]
	return -1;
 8001a24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3708      	adds	r7, #8
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <_exit>:

void _exit (int status)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001a38:	f04f 31ff 	mov.w	r1, #4294967295
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff ffe7 	bl	8001a10 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001a42:	e7fe      	b.n	8001a42 <_exit+0x12>

08001a44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	60f8      	str	r0, [r7, #12]
 8001a4c:	60b9      	str	r1, [r7, #8]
 8001a4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a50:	2300      	movs	r3, #0
 8001a52:	617b      	str	r3, [r7, #20]
 8001a54:	e00a      	b.n	8001a6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001a56:	f3af 8000 	nop.w
 8001a5a:	4601      	mov	r1, r0
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	1c5a      	adds	r2, r3, #1
 8001a60:	60ba      	str	r2, [r7, #8]
 8001a62:	b2ca      	uxtb	r2, r1
 8001a64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	617b      	str	r3, [r7, #20]
 8001a6c:	697a      	ldr	r2, [r7, #20]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	dbf0      	blt.n	8001a56 <_read+0x12>
	}

return len;
 8001a74:	687b      	ldr	r3, [r7, #4]
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3718      	adds	r7, #24
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b086      	sub	sp, #24
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	60f8      	str	r0, [r7, #12]
 8001a86:	60b9      	str	r1, [r7, #8]
 8001a88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]
 8001a8e:	e009      	b.n	8001aa4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	1c5a      	adds	r2, r3, #1
 8001a94:	60ba      	str	r2, [r7, #8]
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	617b      	str	r3, [r7, #20]
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	dbf1      	blt.n	8001a90 <_write+0x12>
	}
	return len;
 8001aac:	687b      	ldr	r3, [r7, #4]
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3718      	adds	r7, #24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <_close>:

int _close(int file)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	b083      	sub	sp, #12
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	6078      	str	r0, [r7, #4]
	return -1;
 8001abe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr

08001ace <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	b083      	sub	sp, #12
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
 8001ad6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ade:	605a      	str	r2, [r3, #4]
	return 0;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr

08001aee <_isatty>:

int _isatty(int file)
{
 8001aee:	b480      	push	{r7}
 8001af0:	b083      	sub	sp, #12
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
	return 1;
 8001af6:	2301      	movs	r3, #1
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	60b9      	str	r1, [r7, #8]
 8001b0e:	607a      	str	r2, [r7, #4]
	return 0;
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3714      	adds	r7, #20
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
	...

08001b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b28:	4a14      	ldr	r2, [pc, #80]	; (8001b7c <_sbrk+0x5c>)
 8001b2a:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <_sbrk+0x60>)
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b34:	4b13      	ldr	r3, [pc, #76]	; (8001b84 <_sbrk+0x64>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d102      	bne.n	8001b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b3c:	4b11      	ldr	r3, [pc, #68]	; (8001b84 <_sbrk+0x64>)
 8001b3e:	4a12      	ldr	r2, [pc, #72]	; (8001b88 <_sbrk+0x68>)
 8001b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b42:	4b10      	ldr	r3, [pc, #64]	; (8001b84 <_sbrk+0x64>)
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4413      	add	r3, r2
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d207      	bcs.n	8001b60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b50:	f009 fe7a 	bl	800b848 <__errno>
 8001b54:	4603      	mov	r3, r0
 8001b56:	220c      	movs	r2, #12
 8001b58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5e:	e009      	b.n	8001b74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b60:	4b08      	ldr	r3, [pc, #32]	; (8001b84 <_sbrk+0x64>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b66:	4b07      	ldr	r3, [pc, #28]	; (8001b84 <_sbrk+0x64>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	4a05      	ldr	r2, [pc, #20]	; (8001b84 <_sbrk+0x64>)
 8001b70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b72:	68fb      	ldr	r3, [r7, #12]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3718      	adds	r7, #24
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20020000 	.word	0x20020000
 8001b80:	00000400 	.word	0x00000400
 8001b84:	200002a8 	.word	0x200002a8
 8001b88:	200050c0 	.word	0x200050c0

08001b8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b90:	4b06      	ldr	r3, [pc, #24]	; (8001bac <SystemInit+0x20>)
 8001b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b96:	4a05      	ldr	r2, [pc, #20]	; (8001bac <SystemInit+0x20>)
 8001b98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	e000ed00 	.word	0xe000ed00

08001bb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001bb0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001be8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bb4:	480d      	ldr	r0, [pc, #52]	; (8001bec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001bb6:	490e      	ldr	r1, [pc, #56]	; (8001bf0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001bb8:	4a0e      	ldr	r2, [pc, #56]	; (8001bf4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bbc:	e002      	b.n	8001bc4 <LoopCopyDataInit>

08001bbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bc2:	3304      	adds	r3, #4

08001bc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bc8:	d3f9      	bcc.n	8001bbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bca:	4a0b      	ldr	r2, [pc, #44]	; (8001bf8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001bcc:	4c0b      	ldr	r4, [pc, #44]	; (8001bfc <LoopFillZerobss+0x26>)
  movs r3, #0
 8001bce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bd0:	e001      	b.n	8001bd6 <LoopFillZerobss>

08001bd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bd4:	3204      	adds	r2, #4

08001bd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bd8:	d3fb      	bcc.n	8001bd2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001bda:	f7ff ffd7 	bl	8001b8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bde:	f009 ff2f 	bl	800ba40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001be2:	f7ff f9dd 	bl	8000fa0 <main>
  bx  lr    
 8001be6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001be8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001bec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bf0:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8001bf4:	080115a4 	.word	0x080115a4
  ldr r2, =_sbss
 8001bf8:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 8001bfc:	200050c0 	.word	0x200050c0

08001c00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c00:	e7fe      	b.n	8001c00 <ADC_IRQHandler>
	...

08001c04 <checkForI2CDevices>:
 *      Author: Jacoby
 */
#include <stm32f4xx_hal.h>


void checkForI2CDevices(UART_HandleTypeDef uart, I2C_HandleTypeDef I2C ){
 8001c04:	b084      	sub	sp, #16
 8001c06:	b5b0      	push	{r4, r5, r7, lr}
 8001c08:	b092      	sub	sp, #72	; 0x48
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001c10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t Buffer[25] = {0};
 8001c14:	2300      	movs	r3, #0
 8001c16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c18:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]
 8001c26:	611a      	str	r2, [r3, #16]
 8001c28:	751a      	strb	r2, [r3, #20]
	uint8_t Space[] = " - ";
 8001c2a:	4b38      	ldr	r3, [pc, #224]	; (8001d0c <checkForI2CDevices+0x108>)
 8001c2c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
 8001c2e:	4b38      	ldr	r3, [pc, #224]	; (8001d10 <checkForI2CDevices+0x10c>)
 8001c30:	f107 040c 	add.w	r4, r7, #12
 8001c34:	461d      	mov	r5, r3
 8001c36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c3e:	c403      	stmia	r4!, {r0, r1}
 8001c40:	8022      	strh	r2, [r4, #0]
	uint8_t EndMSG[] = "Done! \r\n\r\n";
 8001c42:	4a34      	ldr	r2, [pc, #208]	; (8001d14 <checkForI2CDevices+0x110>)
 8001c44:	463b      	mov	r3, r7
 8001c46:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c48:	c303      	stmia	r3!, {r0, r1}
 8001c4a:	801a      	strh	r2, [r3, #0]
 8001c4c:	3302      	adds	r3, #2
 8001c4e:	0c12      	lsrs	r2, r2, #16
 8001c50:	701a      	strb	r2, [r3, #0]

    uint8_t i = 0, ret;
 8001c52:	2300      	movs	r3, #0
 8001c54:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_Delay(1000);
 8001c58:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c5c:	f003 f864 	bl	8004d28 <HAL_Delay>

    /*-[ I2C Bus Scanning ]-*/
    HAL_UART_Transmit(&uart, StartMSG, sizeof(StartMSG), HAL_MAX_DELAY);
 8001c60:	f107 010c 	add.w	r1, r7, #12
 8001c64:	f04f 33ff 	mov.w	r3, #4294967295
 8001c68:	221a      	movs	r2, #26
 8001c6a:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001c6e:	f006 fc9a 	bl	80085a6 <HAL_UART_Transmit>
    for(i=1; i<128; i++)
 8001c72:	2301      	movs	r3, #1
 8001c74:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8001c78:	e035      	b.n	8001ce6 <checkForI2CDevices+0xe2>
    {
        ret = HAL_I2C_IsDeviceReady(&I2C, (uint16_t)(i<<1), 3, 5);
 8001c7a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001c7e:	b29b      	uxth	r3, r3
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	b299      	uxth	r1, r3
 8001c84:	f107 009c 	add.w	r0, r7, #156	; 0x9c
 8001c88:	2305      	movs	r3, #5
 8001c8a:	2203      	movs	r2, #3
 8001c8c:	f003 ffae 	bl	8005bec <HAL_I2C_IsDeviceReady>
 8001c90:	4603      	mov	r3, r0
 8001c92:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
        if (ret != HAL_OK) /* No ACK Received At That Address */
 8001c96:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d009      	beq.n	8001cb2 <checkForI2CDevices+0xae>
        {
            HAL_UART_Transmit(&uart, Space, sizeof(Space), HAL_MAX_DELAY);
 8001c9e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001ca2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca6:	2204      	movs	r2, #4
 8001ca8:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001cac:	f006 fc7b 	bl	80085a6 <HAL_UART_Transmit>
 8001cb0:	e014      	b.n	8001cdc <checkForI2CDevices+0xd8>
        }
        else if(ret == HAL_OK)
 8001cb2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d110      	bne.n	8001cdc <checkForI2CDevices+0xd8>
        {
            sprintf(Buffer, "0x%X", i);
 8001cba:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001cbe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cc2:	4915      	ldr	r1, [pc, #84]	; (8001d18 <checkForI2CDevices+0x114>)
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f00b f891 	bl	800cdec <siprintf>
            HAL_UART_Transmit(&uart, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 8001cca:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001cce:	f04f 33ff 	mov.w	r3, #4294967295
 8001cd2:	2219      	movs	r2, #25
 8001cd4:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001cd8:	f006 fc65 	bl	80085a6 <HAL_UART_Transmit>
    for(i=1; i<128; i++)
 8001cdc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8001ce6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	dac5      	bge.n	8001c7a <checkForI2CDevices+0x76>
        }
    }
    HAL_UART_Transmit(&uart, EndMSG, sizeof(EndMSG), HAL_MAX_DELAY);
 8001cee:	4639      	mov	r1, r7
 8001cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf4:	220b      	movs	r2, #11
 8001cf6:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001cfa:	f006 fc54 	bl	80085a6 <HAL_UART_Transmit>
    /*--[ Scanning Done ]--*/

}
 8001cfe:	bf00      	nop
 8001d00:	3748      	adds	r7, #72	; 0x48
 8001d02:	46bd      	mov	sp, r7
 8001d04:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001d08:	b004      	add	sp, #16
 8001d0a:	4770      	bx	lr
 8001d0c:	00202d20 	.word	0x00202d20
 8001d10:	0800ff60 	.word	0x0800ff60
 8001d14:	0800ff7c 	.word	0x0800ff7c
 8001d18:	0800ff58 	.word	0x0800ff58

08001d1c <ism330dlc_read_reg>:
  *
  */
int32_t ism330dlc_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                           uint8_t *data,
                           uint16_t len)
{
 8001d1c:	b590      	push	{r4, r7, lr}
 8001d1e:	b087      	sub	sp, #28
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	607a      	str	r2, [r7, #4]
 8001d26:	461a      	mov	r2, r3
 8001d28:	460b      	mov	r3, r1
 8001d2a:	72fb      	strb	r3, [r7, #11]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	685c      	ldr	r4, [r3, #4]
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	6898      	ldr	r0, [r3, #8]
 8001d38:	893b      	ldrh	r3, [r7, #8]
 8001d3a:	7af9      	ldrb	r1, [r7, #11]
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	47a0      	blx	r4
 8001d40:	6178      	str	r0, [r7, #20]

  return ret;
 8001d42:	697b      	ldr	r3, [r7, #20]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	371c      	adds	r7, #28
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd90      	pop	{r4, r7, pc}

08001d4c <ism330dlc_write_reg>:
  *
  */
int32_t ism330dlc_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                            uint8_t *data,
                            uint16_t len)
{
 8001d4c:	b590      	push	{r4, r7, lr}
 8001d4e:	b087      	sub	sp, #28
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	607a      	str	r2, [r7, #4]
 8001d56:	461a      	mov	r2, r3
 8001d58:	460b      	mov	r3, r1
 8001d5a:	72fb      	strb	r3, [r7, #11]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681c      	ldr	r4, [r3, #0]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	6898      	ldr	r0, [r3, #8]
 8001d68:	893b      	ldrh	r3, [r7, #8]
 8001d6a:	7af9      	ldrb	r1, [r7, #11]
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	47a0      	blx	r4
 8001d70:	6178      	str	r0, [r7, #20]

  return ret;
 8001d72:	697b      	ldr	r3, [r7, #20]
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	371c      	adds	r7, #28
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd90      	pop	{r4, r7, pc}

08001d7c <ism330dlc_from_fs2g_to_mg>:
  * @{
  *
  */

float_t ism330dlc_from_fs2g_to_mg(int16_t lsb)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	4603      	mov	r3, r0
 8001d84:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 8001d86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d8a:	ee07 3a90 	vmov	s15, r3
 8001d8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d92:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001da8 <ism330dlc_from_fs2g_to_mg+0x2c>
 8001d96:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001d9a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr
 8001da8:	3d79db23 	.word	0x3d79db23

08001dac <ism330dlc_from_lsb_to_celsius>:
{
  return ((float_t)lsb * 70.0f);
}

float_t ism330dlc_from_lsb_to_celsius(int16_t lsb)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 8001db6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dba:	ee07 3a90 	vmov	s15, r3
 8001dbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dc2:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001de0 <ism330dlc_from_lsb_to_celsius+0x34>
 8001dc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dca:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8001dce:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8001dd2:	eeb0 0a67 	vmov.f32	s0, s15
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	43800000 	.word	0x43800000

08001de4 <ism330dlc_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dlc_xl_full_scale_set(stmdev_ctx_t *ctx,
                                    ism330dlc_fs_xl_t val)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	460b      	mov	r3, r1
 8001dee:	70fb      	strb	r3, [r7, #3]
  ism330dlc_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dlc_read_reg(ctx, ISM330DLC_CTRL1_XL,
 8001df0:	f107 0208 	add.w	r2, r7, #8
 8001df4:	2301      	movs	r3, #1
 8001df6:	2110      	movs	r1, #16
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f7ff ff8f 	bl	8001d1c <ism330dlc_read_reg>
 8001dfe:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&ctrl1_xl, 1);

  if (ret == 0)
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d10f      	bne.n	8001e26 <ism330dlc_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t) val;
 8001e06:	78fb      	ldrb	r3, [r7, #3]
 8001e08:	f003 0303 	and.w	r3, r3, #3
 8001e0c:	b2da      	uxtb	r2, r3
 8001e0e:	7a3b      	ldrb	r3, [r7, #8]
 8001e10:	f362 0383 	bfi	r3, r2, #2, #2
 8001e14:	723b      	strb	r3, [r7, #8]
    ret = ism330dlc_write_reg(ctx, ISM330DLC_CTRL1_XL,
 8001e16:	f107 0208 	add.w	r2, r7, #8
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	2110      	movs	r1, #16
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f7ff ff94 	bl	8001d4c <ism330dlc_write_reg>
 8001e24:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8001e26:	68fb      	ldr	r3, [r7, #12]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <ism330dlc_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dlc_xl_data_rate_set(stmdev_ctx_t *ctx,
                                   ism330dlc_odr_xl_t val)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	460b      	mov	r3, r1
 8001e3a:	70fb      	strb	r3, [r7, #3]
  ism330dlc_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dlc_read_reg(ctx, ISM330DLC_CTRL1_XL,
 8001e3c:	f107 0208 	add.w	r2, r7, #8
 8001e40:	2301      	movs	r3, #1
 8001e42:	2110      	movs	r1, #16
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f7ff ff69 	bl	8001d1c <ism330dlc_read_reg>
 8001e4a:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&ctrl1_xl, 1);

  if (ret == 0)
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d10f      	bne.n	8001e72 <ism330dlc_xl_data_rate_set+0x42>
  {
    ctrl1_xl.odr_xl = (uint8_t) val;
 8001e52:	78fb      	ldrb	r3, [r7, #3]
 8001e54:	f003 030f 	and.w	r3, r3, #15
 8001e58:	b2da      	uxtb	r2, r3
 8001e5a:	7a3b      	ldrb	r3, [r7, #8]
 8001e5c:	f362 1307 	bfi	r3, r2, #4, #4
 8001e60:	723b      	strb	r3, [r7, #8]
    ret = ism330dlc_write_reg(ctx, ISM330DLC_CTRL1_XL,
 8001e62:	f107 0208 	add.w	r2, r7, #8
 8001e66:	2301      	movs	r3, #1
 8001e68:	2110      	movs	r1, #16
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f7ff ff6e 	bl	8001d4c <ism330dlc_write_reg>
 8001e70:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8001e72:	68fb      	ldr	r3, [r7, #12]
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3710      	adds	r7, #16
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <ism330dlc_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dlc_gy_full_scale_set(stmdev_ctx_t *ctx,
                                    ism330dlc_fs_g_t val)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	460b      	mov	r3, r1
 8001e86:	70fb      	strb	r3, [r7, #3]
  ism330dlc_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = ism330dlc_read_reg(ctx, ISM330DLC_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8001e88:	f107 0208 	add.w	r2, r7, #8
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	2111      	movs	r1, #17
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f7ff ff43 	bl	8001d1c <ism330dlc_read_reg>
 8001e96:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d10f      	bne.n	8001ebe <ism330dlc_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t) val;
 8001e9e:	78fb      	ldrb	r3, [r7, #3]
 8001ea0:	f003 0307 	and.w	r3, r3, #7
 8001ea4:	b2da      	uxtb	r2, r3
 8001ea6:	7a3b      	ldrb	r3, [r7, #8]
 8001ea8:	f362 0343 	bfi	r3, r2, #1, #3
 8001eac:	723b      	strb	r3, [r7, #8]
    ret = ism330dlc_write_reg(ctx, ISM330DLC_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8001eae:	f107 0208 	add.w	r2, r7, #8
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	2111      	movs	r1, #17
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f7ff ff48 	bl	8001d4c <ism330dlc_write_reg>
 8001ebc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3710      	adds	r7, #16
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <ism330dlc_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dlc_gy_data_rate_set(stmdev_ctx_t *ctx,
                                   ism330dlc_odr_g_t val)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	70fb      	strb	r3, [r7, #3]
  ism330dlc_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = ism330dlc_read_reg(ctx, ISM330DLC_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8001ed4:	f107 0208 	add.w	r2, r7, #8
 8001ed8:	2301      	movs	r3, #1
 8001eda:	2111      	movs	r1, #17
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f7ff ff1d 	bl	8001d1c <ism330dlc_read_reg>
 8001ee2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d10f      	bne.n	8001f0a <ism330dlc_gy_data_rate_set+0x42>
  {
    ctrl2_g.odr_g = (uint8_t) val;
 8001eea:	78fb      	ldrb	r3, [r7, #3]
 8001eec:	f003 030f 	and.w	r3, r3, #15
 8001ef0:	b2da      	uxtb	r2, r3
 8001ef2:	7a3b      	ldrb	r3, [r7, #8]
 8001ef4:	f362 1307 	bfi	r3, r2, #4, #4
 8001ef8:	723b      	strb	r3, [r7, #8]
    ret = ism330dlc_write_reg(ctx, ISM330DLC_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8001efa:	f107 0208 	add.w	r2, r7, #8
 8001efe:	2301      	movs	r3, #1
 8001f00:	2111      	movs	r1, #17
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f7ff ff22 	bl	8001d4c <ism330dlc_write_reg>
 8001f08:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3710      	adds	r7, #16
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <ism330dlc_block_data_update_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dlc_block_data_update_set(stmdev_ctx_t *ctx,
                                        uint8_t val)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	70fb      	strb	r3, [r7, #3]
  ism330dlc_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dlc_read_reg(ctx, ISM330DLC_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001f20:	f107 0208 	add.w	r2, r7, #8
 8001f24:	2301      	movs	r3, #1
 8001f26:	2112      	movs	r1, #18
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f7ff fef7 	bl	8001d1c <ism330dlc_read_reg>
 8001f2e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d10f      	bne.n	8001f56 <ism330dlc_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = val;
 8001f36:	78fb      	ldrb	r3, [r7, #3]
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	b2da      	uxtb	r2, r3
 8001f3e:	7a3b      	ldrb	r3, [r7, #8]
 8001f40:	f362 1386 	bfi	r3, r2, #6, #1
 8001f44:	723b      	strb	r3, [r7, #8]
    ret = ism330dlc_write_reg(ctx, ISM330DLC_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001f46:	f107 0208 	add.w	r2, r7, #8
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	2112      	movs	r1, #18
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f7ff fefc 	bl	8001d4c <ism330dlc_write_reg>
 8001f54:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001f56:	68fb      	ldr	r3, [r7, #12]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3710      	adds	r7, #16
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <ism330dlc_status_reg_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dlc_status_reg_get(stmdev_ctx_t *ctx,
                                 ism330dlc_status_reg_t *val)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dlc_read_reg(ctx, ISM330DLC_STATUS_REG, (uint8_t *) val, 1);
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	683a      	ldr	r2, [r7, #0]
 8001f6e:	211e      	movs	r1, #30
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	f7ff fed3 	bl	8001d1c <ism330dlc_read_reg>
 8001f76:	60f8      	str	r0, [r7, #12]

  return ret;
 8001f78:	68fb      	ldr	r3, [r7, #12]
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <ism330dlc_temperature_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dlc_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b084      	sub	sp, #16
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
 8001f8a:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;
  ret = ism330dlc_read_reg(ctx, ISM330DLC_OUT_TEMP_L, buff, 2);
 8001f8c:	f107 0208 	add.w	r2, r7, #8
 8001f90:	2302      	movs	r3, #2
 8001f92:	2120      	movs	r1, #32
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f7ff fec1 	bl	8001d1c <ism330dlc_read_reg>
 8001f9a:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 8001f9c:	7a7b      	ldrb	r3, [r7, #9]
 8001f9e:	b21a      	sxth	r2, r3
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	021b      	lsls	r3, r3, #8
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	7a3b      	ldrb	r3, [r7, #8]
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	4413      	add	r3, r2
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	b21a      	sxth	r2, r3
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	801a      	strh	r2, [r3, #0]

  return ret;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3710      	adds	r7, #16
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <ism330dlc_acceleration_raw_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dlc_acceleration_raw_get(stmdev_ctx_t *ctx,
                                       int16_t *val)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b086      	sub	sp, #24
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = ism330dlc_read_reg(ctx, ISM330DLC_OUTX_L_XL, buff, 6);
 8001fd2:	f107 020c 	add.w	r2, r7, #12
 8001fd6:	2306      	movs	r3, #6
 8001fd8:	2128      	movs	r1, #40	; 0x28
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f7ff fe9e 	bl	8001d1c <ism330dlc_read_reg>
 8001fe0:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8001fe2:	7b7b      	ldrb	r3, [r7, #13]
 8001fe4:	b21a      	sxth	r2, r3
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	021b      	lsls	r3, r3, #8
 8001ff4:	b29a      	uxth	r2, r3
 8001ff6:	7b3b      	ldrb	r3, [r7, #12]
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	4413      	add	r3, r2
 8001ffc:	b29b      	uxth	r3, r3
 8001ffe:	b21a      	sxth	r2, r3
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8002004:	7bfa      	ldrb	r2, [r7, #15]
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	3302      	adds	r3, #2
 800200a:	b212      	sxth	r2, r2
 800200c:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	3302      	adds	r3, #2
 8002012:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002016:	b29b      	uxth	r3, r3
 8002018:	021b      	lsls	r3, r3, #8
 800201a:	b29a      	uxth	r2, r3
 800201c:	7bbb      	ldrb	r3, [r7, #14]
 800201e:	b29b      	uxth	r3, r3
 8002020:	4413      	add	r3, r2
 8002022:	b29a      	uxth	r2, r3
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	3302      	adds	r3, #2
 8002028:	b212      	sxth	r2, r2
 800202a:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800202c:	7c7a      	ldrb	r2, [r7, #17]
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	3304      	adds	r3, #4
 8002032:	b212      	sxth	r2, r2
 8002034:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	3304      	adds	r3, #4
 800203a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800203e:	b29b      	uxth	r3, r3
 8002040:	021b      	lsls	r3, r3, #8
 8002042:	b29a      	uxth	r2, r3
 8002044:	7c3b      	ldrb	r3, [r7, #16]
 8002046:	b29b      	uxth	r3, r3
 8002048:	4413      	add	r3, r2
 800204a:	b29a      	uxth	r2, r3
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	3304      	adds	r3, #4
 8002050:	b212      	sxth	r2, r2
 8002052:	801a      	strh	r2, [r3, #0]

  return ret;
 8002054:	697b      	ldr	r3, [r7, #20]
}
 8002056:	4618      	mov	r0, r3
 8002058:	3718      	adds	r7, #24
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}

0800205e <ism330dlc_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dlc_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800205e:	b580      	push	{r7, lr}
 8002060:	b084      	sub	sp, #16
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
 8002066:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dlc_read_reg(ctx, ISM330DLC_WHO_AM_I, buff, 1);
 8002068:	2301      	movs	r3, #1
 800206a:	683a      	ldr	r2, [r7, #0]
 800206c:	210f      	movs	r1, #15
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f7ff fe54 	bl	8001d1c <ism330dlc_read_reg>
 8002074:	60f8      	str	r0, [r7, #12]

  return ret;
 8002076:	68fb      	ldr	r3, [r7, #12]
}
 8002078:	4618      	mov	r0, r3
 800207a:	3710      	adds	r7, #16
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <ism330dlc_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dlc_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	460b      	mov	r3, r1
 800208a:	70fb      	strb	r3, [r7, #3]
  ism330dlc_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dlc_read_reg(ctx, ISM330DLC_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 800208c:	f107 0208 	add.w	r2, r7, #8
 8002090:	2301      	movs	r3, #1
 8002092:	2112      	movs	r1, #18
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f7ff fe41 	bl	8001d1c <ism330dlc_read_reg>
 800209a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d10f      	bne.n	80020c2 <ism330dlc_reset_set+0x42>
  {
    ctrl3_c.sw_reset = val;
 80020a2:	78fb      	ldrb	r3, [r7, #3]
 80020a4:	f003 0301 	and.w	r3, r3, #1
 80020a8:	b2da      	uxtb	r2, r3
 80020aa:	7a3b      	ldrb	r3, [r7, #8]
 80020ac:	f362 0300 	bfi	r3, r2, #0, #1
 80020b0:	723b      	strb	r3, [r7, #8]
    ret = ism330dlc_write_reg(ctx, ISM330DLC_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80020b2:	f107 0208 	add.w	r2, r7, #8
 80020b6:	2301      	movs	r3, #1
 80020b8:	2112      	movs	r1, #18
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff fe46 	bl	8001d4c <ism330dlc_write_reg>
 80020c0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80020c2:	68fb      	ldr	r3, [r7, #12]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3710      	adds	r7, #16
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <ism330dlc_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dlc_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	6039      	str	r1, [r7, #0]
  ism330dlc_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dlc_read_reg(ctx, ISM330DLC_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80020d6:	f107 0208 	add.w	r2, r7, #8
 80020da:	2301      	movs	r3, #1
 80020dc:	2112      	movs	r1, #18
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f7ff fe1c 	bl	8001d1c <ism330dlc_read_reg>
 80020e4:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 80020e6:	7a3b      	ldrb	r3, [r7, #8]
 80020e8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	461a      	mov	r2, r3
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	701a      	strb	r2, [r3, #0]

  return ret;
 80020f4:	68fb      	ldr	r3, [r7, #12]
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}

080020fe <ism330dlc_xl_filter_analog_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dlc_xl_filter_analog_set(stmdev_ctx_t *ctx,
                                       ism330dlc_bw0_xl_t val)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b084      	sub	sp, #16
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
 8002106:	460b      	mov	r3, r1
 8002108:	70fb      	strb	r3, [r7, #3]
  ism330dlc_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dlc_read_reg(ctx, ISM330DLC_CTRL1_XL,
 800210a:	f107 0208 	add.w	r2, r7, #8
 800210e:	2301      	movs	r3, #1
 8002110:	2110      	movs	r1, #16
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f7ff fe02 	bl	8001d1c <ism330dlc_read_reg>
 8002118:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&ctrl1_xl, 1);

  if (ret == 0)
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d10f      	bne.n	8002140 <ism330dlc_xl_filter_analog_set+0x42>
  {
    ctrl1_xl.bw0_xl = (uint8_t) val;
 8002120:	78fb      	ldrb	r3, [r7, #3]
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	b2da      	uxtb	r2, r3
 8002128:	7a3b      	ldrb	r3, [r7, #8]
 800212a:	f362 0300 	bfi	r3, r2, #0, #1
 800212e:	723b      	strb	r3, [r7, #8]
    ret = ism330dlc_write_reg(ctx, ISM330DLC_CTRL1_XL,
 8002130:	f107 0208 	add.w	r2, r7, #8
 8002134:	2301      	movs	r3, #1
 8002136:	2110      	movs	r1, #16
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f7ff fe07 	bl	8001d4c <ism330dlc_write_reg>
 800213e:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8002140:	68fb      	ldr	r3, [r7, #12]
}
 8002142:	4618      	mov	r0, r3
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <ism330dlc_xl_lp2_bandwidth_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dlc_xl_lp2_bandwidth_set(stmdev_ctx_t *ctx,
                                       ism330dlc_input_composite_t val)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b084      	sub	sp, #16
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
 8002152:	460b      	mov	r3, r1
 8002154:	70fb      	strb	r3, [r7, #3]
  ism330dlc_ctrl8_xl_t ctrl8_xl;
  int32_t ret;
  ret = ism330dlc_read_reg(ctx, ISM330DLC_CTRL8_XL,
 8002156:	f107 0208 	add.w	r2, r7, #8
 800215a:	2301      	movs	r3, #1
 800215c:	2117      	movs	r1, #23
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f7ff fddc 	bl	8001d1c <ism330dlc_read_reg>
 8002164:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&ctrl8_xl, 1);

  if (ret == 0)
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d120      	bne.n	80021ae <ism330dlc_xl_lp2_bandwidth_set+0x64>
  {
    ctrl8_xl.input_composite = ((uint8_t) val & 0x10U) >> 4;
 800216c:	78fb      	ldrb	r3, [r7, #3]
 800216e:	091b      	lsrs	r3, r3, #4
 8002170:	f003 0301 	and.w	r3, r3, #1
 8002174:	b2da      	uxtb	r2, r3
 8002176:	7a3b      	ldrb	r3, [r7, #8]
 8002178:	f362 03c3 	bfi	r3, r2, #3, #1
 800217c:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hpcf_xl = (uint8_t) val & 0x03U;
 800217e:	78fb      	ldrb	r3, [r7, #3]
 8002180:	f003 0303 	and.w	r3, r3, #3
 8002184:	b2da      	uxtb	r2, r3
 8002186:	7a3b      	ldrb	r3, [r7, #8]
 8002188:	f362 1346 	bfi	r3, r2, #5, #2
 800218c:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.lpf2_xl_en = 1;
 800218e:	7a3b      	ldrb	r3, [r7, #8]
 8002190:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002194:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hp_slope_xl_en = 0;
 8002196:	7a3b      	ldrb	r3, [r7, #8]
 8002198:	f36f 0382 	bfc	r3, #2, #1
 800219c:	723b      	strb	r3, [r7, #8]
    ret = ism330dlc_write_reg(ctx, ISM330DLC_CTRL8_XL,
 800219e:	f107 0208 	add.w	r2, r7, #8
 80021a2:	2301      	movs	r3, #1
 80021a4:	2117      	movs	r1, #23
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f7ff fdd0 	bl	8001d4c <ism330dlc_write_reg>
 80021ac:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&ctrl8_xl, 1);
  }

  return ret;
 80021ae:	68fb      	ldr	r3, [r7, #12]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3710      	adds	r7, #16
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <ism330dlc_gy_band_pass_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dlc_gy_band_pass_set(stmdev_ctx_t *ctx,
                                   ism330dlc_lpf1_sel_g_t val)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	460b      	mov	r3, r1
 80021c2:	70fb      	strb	r3, [r7, #3]
  ism330dlc_ctrl4_c_t ctrl4_c;
  ism330dlc_ctrl6_c_t ctrl6_c;
  ism330dlc_ctrl7_g_t ctrl7_g;
  int32_t ret;
  ret = ism330dlc_read_reg(ctx, ISM330DLC_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 80021c4:	f107 0208 	add.w	r2, r7, #8
 80021c8:	2301      	movs	r3, #1
 80021ca:	2116      	movs	r1, #22
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f7ff fda5 	bl	8001d1c <ism330dlc_read_reg>
 80021d2:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d157      	bne.n	800228a <ism330dlc_gy_band_pass_set+0xd2>
  {
    ctrl7_g.hpm_g  = ((uint8_t)val & 0x30U) >> 4;
 80021da:	78fb      	ldrb	r3, [r7, #3]
 80021dc:	091b      	lsrs	r3, r3, #4
 80021de:	f003 0303 	and.w	r3, r3, #3
 80021e2:	b2da      	uxtb	r2, r3
 80021e4:	7a3b      	ldrb	r3, [r7, #8]
 80021e6:	f362 1305 	bfi	r3, r2, #4, #2
 80021ea:	723b      	strb	r3, [r7, #8]
    ctrl7_g.hp_en_g = ((uint8_t)val & 0x80U) >> 7;
 80021ec:	78fb      	ldrb	r3, [r7, #3]
 80021ee:	09db      	lsrs	r3, r3, #7
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	b2da      	uxtb	r2, r3
 80021f8:	7a3b      	ldrb	r3, [r7, #8]
 80021fa:	f362 1386 	bfi	r3, r2, #6, #1
 80021fe:	723b      	strb	r3, [r7, #8]
    ret = ism330dlc_write_reg(ctx, ISM330DLC_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 8002200:	f107 0208 	add.w	r2, r7, #8
 8002204:	2301      	movs	r3, #1
 8002206:	2116      	movs	r1, #22
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f7ff fd9f 	bl	8001d4c <ism330dlc_write_reg>
 800220e:	6178      	str	r0, [r7, #20]

    if (ret == 0)
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d139      	bne.n	800228a <ism330dlc_gy_band_pass_set+0xd2>
    {
      ret = ism330dlc_read_reg(ctx, ISM330DLC_CTRL6_C, (uint8_t *)&ctrl6_c, 1);
 8002216:	f107 020c 	add.w	r2, r7, #12
 800221a:	2301      	movs	r3, #1
 800221c:	2115      	movs	r1, #21
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7ff fd7c 	bl	8001d1c <ism330dlc_read_reg>
 8002224:	6178      	str	r0, [r7, #20]

      if (ret == 0)
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d12e      	bne.n	800228a <ism330dlc_gy_band_pass_set+0xd2>
      {
        ctrl6_c.ftype = (uint8_t)val & 0x03U;
 800222c:	78fb      	ldrb	r3, [r7, #3]
 800222e:	f003 0303 	and.w	r3, r3, #3
 8002232:	b2da      	uxtb	r2, r3
 8002234:	7b3b      	ldrb	r3, [r7, #12]
 8002236:	f362 0301 	bfi	r3, r2, #0, #2
 800223a:	733b      	strb	r3, [r7, #12]
        ret = ism330dlc_write_reg(ctx, ISM330DLC_CTRL6_C,
 800223c:	f107 020c 	add.w	r2, r7, #12
 8002240:	2301      	movs	r3, #1
 8002242:	2115      	movs	r1, #21
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7ff fd81 	bl	8001d4c <ism330dlc_write_reg>
 800224a:	6178      	str	r0, [r7, #20]
                                  (uint8_t *)&ctrl6_c, 1);

        if (ret == 0)
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d11b      	bne.n	800228a <ism330dlc_gy_band_pass_set+0xd2>
        {
          ret = ism330dlc_read_reg(ctx, ISM330DLC_CTRL4_C,
 8002252:	f107 0210 	add.w	r2, r7, #16
 8002256:	2301      	movs	r3, #1
 8002258:	2113      	movs	r1, #19
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f7ff fd5e 	bl	8001d1c <ism330dlc_read_reg>
 8002260:	6178      	str	r0, [r7, #20]
                                   (uint8_t *)&ctrl4_c, 1);

          if (ret == 0)
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d110      	bne.n	800228a <ism330dlc_gy_band_pass_set+0xd2>
          {
            ctrl4_c.lpf1_sel_g = ((uint8_t)val & 0x08U) >> 3;
 8002268:	78fb      	ldrb	r3, [r7, #3]
 800226a:	08db      	lsrs	r3, r3, #3
 800226c:	f003 0301 	and.w	r3, r3, #1
 8002270:	b2da      	uxtb	r2, r3
 8002272:	7c3b      	ldrb	r3, [r7, #16]
 8002274:	f362 0341 	bfi	r3, r2, #1, #1
 8002278:	743b      	strb	r3, [r7, #16]
            ret = ism330dlc_write_reg(ctx, ISM330DLC_CTRL4_C,
 800227a:	f107 0210 	add.w	r2, r7, #16
 800227e:	2301      	movs	r3, #1
 8002280:	2113      	movs	r1, #19
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7ff fd62 	bl	8001d4c <ism330dlc_write_reg>
 8002288:	6178      	str	r0, [r7, #20]
        }
      }
    }
  }

  return ret;
 800228a:	697b      	ldr	r3, [r7, #20]
}
 800228c:	4618      	mov	r0, r3
 800228e:	3718      	adds	r7, #24
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <write>:
 * @param  bufp      pointer to data to write in register reg
 * @param  len       number of consecutive register to write
 *
 */
static int32_t write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b088      	sub	sp, #32
 8002298:	af04      	add	r7, sp, #16
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	607a      	str	r2, [r7, #4]
 800229e:	461a      	mov	r2, r3
 80022a0:	460b      	mov	r3, r1
 80022a2:	72fb      	strb	r3, [r7, #11]
 80022a4:	4613      	mov	r3, r2
 80022a6:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, ISM330DLC_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 80022a8:	7afb      	ldrb	r3, [r7, #11]
 80022aa:	b29a      	uxth	r2, r3
 80022ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022b0:	9302      	str	r3, [sp, #8]
 80022b2:	893b      	ldrh	r3, [r7, #8]
 80022b4:	9301      	str	r3, [sp, #4]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	2301      	movs	r3, #1
 80022bc:	21d5      	movs	r1, #213	; 0xd5
 80022be:	68f8      	ldr	r0, [r7, #12]
 80022c0:	f003 f974 	bl	80055ac <HAL_I2C_Mem_Write>
  return 0;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b088      	sub	sp, #32
 80022d2:	af04      	add	r7, sp, #16
 80022d4:	60f8      	str	r0, [r7, #12]
 80022d6:	607a      	str	r2, [r7, #4]
 80022d8:	461a      	mov	r2, r3
 80022da:	460b      	mov	r3, r1
 80022dc:	72fb      	strb	r3, [r7, #11]
 80022de:	4613      	mov	r3, r2
 80022e0:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, ISM330DLC_I2C_ADD_L, reg,
 80022e2:	7afb      	ldrb	r3, [r7, #11]
 80022e4:	b29a      	uxth	r2, r3
 80022e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022ea:	9302      	str	r3, [sp, #8]
 80022ec:	893b      	ldrh	r3, [r7, #8]
 80022ee:	9301      	str	r3, [sp, #4]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	9300      	str	r3, [sp, #0]
 80022f4:	2301      	movs	r3, #1
 80022f6:	21d5      	movs	r1, #213	; 0xd5
 80022f8:	68f8      	ldr	r0, [r7, #12]
 80022fa:	f003 fa51 	bl	80057a0 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  return 0;
 80022fe:	2300      	movs	r3, #0
}
 8002300:	4618      	mov	r0, r3
 8002302:	3710      	adds	r7, #16
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}

08002308 <MRT_ISM330DLC_Setup>:




void MRT_ISM330DLC_Setup(stmdev_ctx_t *dev_ctx, I2C_HandleTypeDef* SENSOR_BUS, UART_HandleTypeDef* uart)
	{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	60b9      	str	r1, [r7, #8]
 8002312:	607a      	str	r2, [r7, #4]
	  Guart = uart;
 8002314:	4a31      	ldr	r2, [pc, #196]	; (80023dc <MRT_ISM330DLC_Setup+0xd4>)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6013      	str	r3, [r2, #0]

	  HAL_UART_Transmit(Guart,"LISM330DLC Setup Starts\n\r", 27, HAL_MAX_DELAY);
 800231a:	4b30      	ldr	r3, [pc, #192]	; (80023dc <MRT_ISM330DLC_Setup+0xd4>)
 800231c:	6818      	ldr	r0, [r3, #0]
 800231e:	f04f 33ff 	mov.w	r3, #4294967295
 8002322:	221b      	movs	r2, #27
 8002324:	492e      	ldr	r1, [pc, #184]	; (80023e0 <MRT_ISM330DLC_Setup+0xd8>)
 8002326:	f006 f93e 	bl	80085a6 <HAL_UART_Transmit>
	  /* Initialize mems driver interface */
	  //dev_ctx->write_reg = write;
	  dev_ctx->write_reg = write;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	4a2d      	ldr	r2, [pc, #180]	; (80023e4 <MRT_ISM330DLC_Setup+0xdc>)
 800232e:	601a      	str	r2, [r3, #0]
	  dev_ctx->read_reg = read;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	4a2d      	ldr	r2, [pc, #180]	; (80023e8 <MRT_ISM330DLC_Setup+0xe0>)
 8002334:	605a      	str	r2, [r3, #4]
	  dev_ctx->handle = SENSOR_BUS;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	68ba      	ldr	r2, [r7, #8]
 800233a:	609a      	str	r2, [r3, #8]
	  /* Wait sensor boot time */
	  HAL_Delay(BOOT_TIME);
 800233c:	200a      	movs	r0, #10
 800233e:	f002 fcf3 	bl	8004d28 <HAL_Delay>
	  /* Check device ID */
	  ism330dlc_device_id_get(dev_ctx, &whoamI);
 8002342:	492a      	ldr	r1, [pc, #168]	; (80023ec <MRT_ISM330DLC_Setup+0xe4>)
 8002344:	68f8      	ldr	r0, [r7, #12]
 8002346:	f7ff fe8a 	bl	800205e <ism330dlc_device_id_get>

	  	  HAL_UART_Transmit(Guart,"Checking Sensor ID...", 21, HAL_MAX_DELAY);
 800234a:	4b24      	ldr	r3, [pc, #144]	; (80023dc <MRT_ISM330DLC_Setup+0xd4>)
 800234c:	6818      	ldr	r0, [r3, #0]
 800234e:	f04f 33ff 	mov.w	r3, #4294967295
 8002352:	2215      	movs	r2, #21
 8002354:	4926      	ldr	r1, [pc, #152]	; (80023f0 <MRT_ISM330DLC_Setup+0xe8>)
 8002356:	f006 f926 	bl	80085a6 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart3,whoamI, 2, HAL_MAX_DELAY);
		  HAL_UART_Transmit(&huart3,"\n\rProgram Terminated\n\r", 26, HAL_MAX_DELAY);
		  while(1);
	  }
	  */
	  	  HAL_UART_Transmit(Guart,"OK\n\r", 6, HAL_MAX_DELAY);
 800235a:	4b20      	ldr	r3, [pc, #128]	; (80023dc <MRT_ISM330DLC_Setup+0xd4>)
 800235c:	6818      	ldr	r0, [r3, #0]
 800235e:	f04f 33ff 	mov.w	r3, #4294967295
 8002362:	2206      	movs	r2, #6
 8002364:	4923      	ldr	r1, [pc, #140]	; (80023f4 <MRT_ISM330DLC_Setup+0xec>)
 8002366:	f006 f91e 	bl	80085a6 <HAL_UART_Transmit>

	  /* Restore default configuration */
	  ism330dlc_reset_set(dev_ctx, PROPERTY_ENABLE);
 800236a:	2101      	movs	r1, #1
 800236c:	68f8      	ldr	r0, [r7, #12]
 800236e:	f7ff fe87 	bl	8002080 <ism330dlc_reset_set>

	  do {
		ism330dlc_reset_get(dev_ctx, &rst);
 8002372:	4921      	ldr	r1, [pc, #132]	; (80023f8 <MRT_ISM330DLC_Setup+0xf0>)
 8002374:	68f8      	ldr	r0, [r7, #12]
 8002376:	f7ff fea9 	bl	80020cc <ism330dlc_reset_get>
	  } while (rst);
 800237a:	4b1f      	ldr	r3, [pc, #124]	; (80023f8 <MRT_ISM330DLC_Setup+0xf0>)
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1f7      	bne.n	8002372 <MRT_ISM330DLC_Setup+0x6a>


	  /* Enable Block Data Update */
	    ism330dlc_block_data_update_set(dev_ctx, PROPERTY_ENABLE);
 8002382:	2101      	movs	r1, #1
 8002384:	68f8      	ldr	r0, [r7, #12]
 8002386:	f7ff fdc5 	bl	8001f14 <ism330dlc_block_data_update_set>
	    /* Set Output Data Rate */
	    ism330dlc_xl_data_rate_set(dev_ctx, ISM330DLC_XL_ODR_12Hz5);
 800238a:	2101      	movs	r1, #1
 800238c:	68f8      	ldr	r0, [r7, #12]
 800238e:	f7ff fd4f 	bl	8001e30 <ism330dlc_xl_data_rate_set>
	    ism330dlc_gy_data_rate_set(dev_ctx, ISM330DLC_GY_ODR_12Hz5);
 8002392:	2101      	movs	r1, #1
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f7ff fd97 	bl	8001ec8 <ism330dlc_gy_data_rate_set>
	    /* Set full scale */
	    ism330dlc_xl_full_scale_set(dev_ctx, ISM330DLC_2g);
 800239a:	2100      	movs	r1, #0
 800239c:	68f8      	ldr	r0, [r7, #12]
 800239e:	f7ff fd21 	bl	8001de4 <ism330dlc_xl_full_scale_set>
	    ism330dlc_gy_full_scale_set(dev_ctx, ISM330DLC_2000dps);
 80023a2:	2106      	movs	r1, #6
 80023a4:	68f8      	ldr	r0, [r7, #12]
 80023a6:	f7ff fd69 	bl	8001e7c <ism330dlc_gy_full_scale_set>
	    /* Configure filtering chain(No aux interface) */
	    /* Accelerometer - analog filter */
	    ism330dlc_xl_filter_analog_set(dev_ctx, ISM330DLC_XL_ANA_BW_400Hz);
 80023aa:	2101      	movs	r1, #1
 80023ac:	68f8      	ldr	r0, [r7, #12]
 80023ae:	f7ff fea6 	bl	80020fe <ism330dlc_xl_filter_analog_set>
	    /* Accelerometer - LPF1 path ( LPF2 not used )*/
	    //ism330dlc_xl_lp1_bandwidth_set(dev_ctx, ISM330DLC_XL_LP1_ODR_DIV_4);
	    /* Accelerometer - LPF1 + LPF2 path */
	    ism330dlc_xl_lp2_bandwidth_set(dev_ctx,
 80023b2:	2111      	movs	r1, #17
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f7ff fec8 	bl	800214a <ism330dlc_xl_lp2_bandwidth_set>
	                                   ISM330DLC_XL_LOW_NOISE_LP_ODR_DIV_100);
	    /* Accelerometer - High Pass / Slope path */
	    //ism330dlc_xl_reference_mode_set(&dev_ctx, PROPERTY_DISABLE);
	    //ism330dlc_xl_hp_bandwidth_set(&dev_ctx, ISM330DLC_XL_HP_ODR_DIV_100);
	    /* Gyroscope - filtering chain */
	    ism330dlc_gy_band_pass_set(dev_ctx, ISM330DLC_HP_260mHz_LP1_STRONG);
 80023ba:	21a8      	movs	r1, #168	; 0xa8
 80023bc:	68f8      	ldr	r0, [r7, #12]
 80023be:	f7ff fefb 	bl	80021b8 <ism330dlc_gy_band_pass_set>
	    HAL_UART_Transmit(Guart,"LISM330DLC Setup Ends\n\r", 25, HAL_MAX_DELAY);
 80023c2:	4b06      	ldr	r3, [pc, #24]	; (80023dc <MRT_ISM330DLC_Setup+0xd4>)
 80023c4:	6818      	ldr	r0, [r3, #0]
 80023c6:	f04f 33ff 	mov.w	r3, #4294967295
 80023ca:	2219      	movs	r2, #25
 80023cc:	490b      	ldr	r1, [pc, #44]	; (80023fc <MRT_ISM330DLC_Setup+0xf4>)
 80023ce:	f006 f8ea 	bl	80085a6 <HAL_UART_Transmit>
	}
 80023d2:	bf00      	nop
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	20004fcc 	.word	0x20004fcc
 80023e0:	0800ff88 	.word	0x0800ff88
 80023e4:	08002295 	.word	0x08002295
 80023e8:	080022cf 	.word	0x080022cf
 80023ec:	200002ac 	.word	0x200002ac
 80023f0:	0800ffa4 	.word	0x0800ffa4
 80023f4:	0800ffbc 	.word	0x0800ffbc
 80023f8:	200002ad 	.word	0x200002ad
 80023fc:	0800ffc4 	.word	0x0800ffc4

08002400 <MRT_ISM330DLC_getAcceleration>:


/*
 * Get acceleration values
 */
void MRT_ISM330DLC_getAcceleration(int16_t data_raw_acceleration[3],float acceleration_mg[3]){
 8002400:	b590      	push	{r4, r7, lr}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
		ism330dlc_reg_t reg;
		ism330dlc_status_reg_get(&dev_ctx, &reg.status_reg);
 800240a:	f107 030c 	add.w	r3, r7, #12
 800240e:	4619      	mov	r1, r3
 8002410:	481d      	ldr	r0, [pc, #116]	; (8002488 <MRT_ISM330DLC_getAcceleration+0x88>)
 8002412:	f7ff fda5 	bl	8001f60 <ism330dlc_status_reg_get>

		if (reg.status_reg.gda) {
 8002416:	7b3b      	ldrb	r3, [r7, #12]
 8002418:	f003 0302 	and.w	r3, r3, #2
 800241c:	b2db      	uxtb	r3, r3
 800241e:	2b00      	cmp	r3, #0
 8002420:	d02e      	beq.n	8002480 <MRT_ISM330DLC_getAcceleration+0x80>
		/* Read magnetic field data */
		memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 8002422:	2206      	movs	r2, #6
 8002424:	2100      	movs	r1, #0
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f009 fc88 	bl	800bd3c <memset>
        ism330dlc_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
 800242c:	6879      	ldr	r1, [r7, #4]
 800242e:	4816      	ldr	r0, [pc, #88]	; (8002488 <MRT_ISM330DLC_getAcceleration+0x88>)
 8002430:	f7ff fdca 	bl	8001fc8 <ism330dlc_acceleration_raw_get>
        acceleration_mg[0] = ism330dlc_from_fs2g_to_mg(
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f9b3 3000 	ldrsh.w	r3, [r3]
 800243a:	4618      	mov	r0, r3
 800243c:	f7ff fc9e 	bl	8001d7c <ism330dlc_from_fs2g_to_mg>
 8002440:	eef0 7a40 	vmov.f32	s15, s0
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	edc3 7a00 	vstr	s15, [r3]
                               data_raw_acceleration[0]);
        acceleration_mg[1] = ism330dlc_from_fs2g_to_mg(
                               data_raw_acceleration[1]);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	3302      	adds	r3, #2
        acceleration_mg[1] = ism330dlc_from_fs2g_to_mg(
 800244e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	1d1c      	adds	r4, r3, #4
 8002456:	4610      	mov	r0, r2
 8002458:	f7ff fc90 	bl	8001d7c <ism330dlc_from_fs2g_to_mg>
 800245c:	eef0 7a40 	vmov.f32	s15, s0
 8002460:	edc4 7a00 	vstr	s15, [r4]
        acceleration_mg[2] = ism330dlc_from_fs2g_to_mg(
                               data_raw_acceleration[2]);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3304      	adds	r3, #4
        acceleration_mg[2] = ism330dlc_from_fs2g_to_mg(
 8002468:	f9b3 2000 	ldrsh.w	r2, [r3]
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	f103 0408 	add.w	r4, r3, #8
 8002472:	4610      	mov	r0, r2
 8002474:	f7ff fc82 	bl	8001d7c <ism330dlc_from_fs2g_to_mg>
 8002478:	eef0 7a40 	vmov.f32	s15, s0
 800247c:	edc4 7a00 	vstr	s15, [r4]
      }
}
 8002480:	bf00      	nop
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	bd90      	pop	{r4, r7, pc}
 8002488:	20004ee0 	.word	0x20004ee0

0800248c <MRT_ISM330DLC_getTemperature>:


/*
 * Get temperature value
 */
void MRT_ISM330DLC_getTemperature(int16_t data_raw_temperature[1],float temperature_degC[1]){
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
	ism330dlc_reg_t reg; //For some reason, this one has to be in the loop
	ism330dlc_status_reg_get(&dev_ctx, &reg.status_reg);
 8002496:	f107 030c 	add.w	r3, r7, #12
 800249a:	4619      	mov	r1, r3
 800249c:	4810      	ldr	r0, [pc, #64]	; (80024e0 <MRT_ISM330DLC_getTemperature+0x54>)
 800249e:	f7ff fd5f 	bl	8001f60 <ism330dlc_status_reg_get>
	if (reg.status_reg.tda) {
 80024a2:	7b3b      	ldrb	r3, [r7, #12]
 80024a4:	f003 0304 	and.w	r3, r3, #4
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d013      	beq.n	80024d6 <MRT_ISM330DLC_getTemperature+0x4a>
		//Read temperature data
		memset(data_raw_temperature, 0x00, sizeof(int16_t));
 80024ae:	2202      	movs	r2, #2
 80024b0:	2100      	movs	r1, #0
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f009 fc42 	bl	800bd3c <memset>
		ism330dlc_temperature_raw_get(&dev_ctx, data_raw_temperature);
 80024b8:	6879      	ldr	r1, [r7, #4]
 80024ba:	4809      	ldr	r0, [pc, #36]	; (80024e0 <MRT_ISM330DLC_getTemperature+0x54>)
 80024bc:	f7ff fd61 	bl	8001f82 <ism330dlc_temperature_raw_get>
		temperature_degC[0] = ism330dlc_from_lsb_to_celsius(data_raw_temperature[0]);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff fc70 	bl	8001dac <ism330dlc_from_lsb_to_celsius>
 80024cc:	eef0 7a40 	vmov.f32	s15, s0
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80024d6:	bf00      	nop
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	20004ee0 	.word	0x20004ee0

080024e4 <MRT_ISM330DLC_getAngularRate>:


/*
 * Get angular rate values
 */
void MRT_ISM330DLC_getAngularRate(int16_t data_raw_angular_rate[3],float angular_rate_mdps[3]){
 80024e4:	b590      	push	{r4, r7, lr}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
		ism330dlc_reg_t reg; //For some reason, this one has to be in the loop
		ism330dlc_status_reg_get(&dev_ctx, &reg.status_reg);
 80024ee:	f107 030c 	add.w	r3, r7, #12
 80024f2:	4619      	mov	r1, r3
 80024f4:	481d      	ldr	r0, [pc, #116]	; (800256c <MRT_ISM330DLC_getAngularRate+0x88>)
 80024f6:	f7ff fd33 	bl	8001f60 <ism330dlc_status_reg_get>

		if (reg.status_reg.xlda) {
 80024fa:	7b3b      	ldrb	r3, [r7, #12]
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	b2db      	uxtb	r3, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d02e      	beq.n	8002564 <MRT_ISM330DLC_getAngularRate+0x80>
		/* Read magnetic field data */
		memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 8002506:	2206      	movs	r2, #6
 8002508:	2100      	movs	r1, #0
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f009 fc16 	bl	800bd3c <memset>
		ism330dlc_acceleration_raw_get(&dev_ctx, data_raw_angular_rate);
 8002510:	6879      	ldr	r1, [r7, #4]
 8002512:	4816      	ldr	r0, [pc, #88]	; (800256c <MRT_ISM330DLC_getAngularRate+0x88>)
 8002514:	f7ff fd58 	bl	8001fc8 <ism330dlc_acceleration_raw_get>
		angular_rate_mdps[0] = ism330dlc_from_fs2g_to_mg(
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800251e:	4618      	mov	r0, r3
 8002520:	f7ff fc2c 	bl	8001d7c <ism330dlc_from_fs2g_to_mg>
 8002524:	eef0 7a40 	vmov.f32	s15, s0
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	edc3 7a00 	vstr	s15, [r3]
		data_raw_angular_rate[0]);
		angular_rate_mdps[1] = ism330dlc_from_fs2g_to_mg(
		data_raw_angular_rate[1]);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	3302      	adds	r3, #2
		angular_rate_mdps[1] = ism330dlc_from_fs2g_to_mg(
 8002532:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	1d1c      	adds	r4, r3, #4
 800253a:	4610      	mov	r0, r2
 800253c:	f7ff fc1e 	bl	8001d7c <ism330dlc_from_fs2g_to_mg>
 8002540:	eef0 7a40 	vmov.f32	s15, s0
 8002544:	edc4 7a00 	vstr	s15, [r4]
		angular_rate_mdps[2] = ism330dlc_from_fs2g_to_mg(
		data_raw_angular_rate[2]);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	3304      	adds	r3, #4
		angular_rate_mdps[2] = ism330dlc_from_fs2g_to_mg(
 800254c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	f103 0408 	add.w	r4, r3, #8
 8002556:	4610      	mov	r0, r2
 8002558:	f7ff fc10 	bl	8001d7c <ism330dlc_from_fs2g_to_mg>
 800255c:	eef0 7a40 	vmov.f32	s15, s0
 8002560:	edc4 7a00 	vstr	s15, [r4]
		}

}
 8002564:	bf00      	nop
 8002566:	3714      	adds	r7, #20
 8002568:	46bd      	mov	sp, r7
 800256a:	bd90      	pop	{r4, r7, pc}
 800256c:	20004ee0 	.word	0x20004ee0

08002570 <_ZN7TwoWire5writeEi>:
    void onRequest( void (*)(void) );

    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	683a      	ldr	r2, [r7, #0]
 8002582:	b2d2      	uxtb	r2, r2
 8002584:	4611      	mov	r1, r2
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	4798      	blx	r3
 800258a:	4603      	mov	r3, r0
 800258c:	4618      	mov	r0, r3
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <_Z12ISBDCallbackv>:

bool ISBDCallback() __attribute__((weak));
void ISBDConsoleCallback(IridiumSBD *device, char c) __attribute__((weak));
void ISBDDiagsCallback(IridiumSBD *device, char c) __attribute__((weak));

bool ISBDCallback() { return true; }
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
 8002598:	2301      	movs	r3, #1
 800259a:	4618      	mov	r0, r3
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <_Z19ISBDConsoleCallbackP10IridiumSBDc>:
void ISBDConsoleCallback(IridiumSBD *device, char c) { }
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	460b      	mov	r3, r1
 80025ae:	70fb      	strb	r3, [r7, #3]
 80025b0:	bf00      	nop
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <_Z17ISBDDiagsCallbackP10IridiumSBDc>:
void ISBDDiagsCallback(IridiumSBD *device, char c) { }
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	460b      	mov	r3, r1
 80025c6:	70fb      	strb	r3, [r7, #3]
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <_ZN10IridiumSBD5beginEv>:



// Power on the RockBLOCK or return from sleep
int IridiumSBD::begin()
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
   if (this->reentrant)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d001      	beq.n	80025ea <_ZN10IridiumSBD5beginEv+0x16>
      return ISBD_REENTRANT;
 80025e6:	2309      	movs	r3, #9
 80025e8:	e01b      	b.n	8002622 <_ZN10IridiumSBD5beginEv+0x4e>

   this->reentrant = true;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2201      	movs	r2, #1
 80025ee:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
   int ret = internalBegin();
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f000 fa3e 	bl	8002a74 <_ZN10IridiumSBD13internalBeginEv>
 80025f8:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

   // Absent a successful startup, keep the device turned off
   if (ret != ISBD_SUCCESS)
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d00b      	beq.n	8002620 <_ZN10IridiumSBD5beginEv+0x4c>
   {
      if (this->useSerial)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800260e:	2b00      	cmp	r3, #0
 8002610:	d002      	beq.n	8002618 <_ZN10IridiumSBD5beginEv+0x44>
         endSerialPort(); // Apollo3 v2.1 Serial fix
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f000 fd6a 	bl	80030ec <_ZN10IridiumSBD13endSerialPortEv>
      power(false);
 8002618:	2100      	movs	r1, #0
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 fcac 	bl	8002f78 <_ZN10IridiumSBD5powerEb>
   }

   return ret;
 8002620:	68fb      	ldr	r3, [r7, #12]
}
 8002622:	4618      	mov	r0, r3
 8002624:	3710      	adds	r7, #16
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <_ZN10IridiumSBD16enableRingAlertsEb>:
{
   this->msstmWorkaroundRequested = useWorkAround;
}

void IridiumSBD::enableRingAlerts(bool enable) // true to enable SBDRING alerts and RING signal pin
{
 800262a:	b580      	push	{r7, lr}
 800262c:	b082      	sub	sp, #8
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
 8002632:	460b      	mov	r3, r1
 8002634:	70fb      	strb	r3, [r7, #3]
   this->ringAlertsEnabled = enable;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	78fa      	ldrb	r2, [r7, #3]
 800263a:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
   if (enable)
 800263e:	78fb      	ldrb	r3, [r7, #3]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d00e      	beq.n	8002662 <_ZN10IridiumSBD16enableRingAlertsEb+0x38>
   {
      this->ringAsserted = false;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
      if (!this->useSerial) // If we are using I2C, clear the ring indicator flag
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002652:	f083 0301 	eor.w	r3, r3, #1
 8002656:	b2db      	uxtb	r3, r3
 8002658:	2b00      	cmp	r3, #0
 800265a:	d002      	beq.n	8002662 <_ZN10IridiumSBD16enableRingAlertsEb+0x38>
      {
        clearRingIndicator();
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f000 f9b3 	bl	80029c8 <_ZN10IridiumSBD18clearRingIndicatorEv>
      }
   }
}
 8002662:	bf00      	nop
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
	...

0800266c <_ZN10IridiumSBD13getSystemTimeER2tm>:

   return ret;
}

int IridiumSBD::getSystemTime(struct tm &tm)
{
 800266c:	b5b0      	push	{r4, r5, r7, lr}
 800266e:	b09c      	sub	sp, #112	; 0x70
 8002670:	af02      	add	r7, sp, #8
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
   char msstmResponseBuf[24];

   send(F("AT-MSSTM\r"));
 8002676:	2301      	movs	r3, #1
 8002678:	2201      	movs	r2, #1
 800267a:	493f      	ldr	r1, [pc, #252]	; (8002778 <_ZN10IridiumSBD13getSystemTimeER2tm+0x10c>)
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f000 fd43 	bl	8003108 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(msstmResponseBuf, sizeof(msstmResponseBuf), "-MSSTM: "))
 8002682:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002686:	4b3d      	ldr	r3, [pc, #244]	; (800277c <_ZN10IridiumSBD13getSystemTimeER2tm+0x110>)
 8002688:	9300      	str	r3, [sp, #0]
 800268a:	4b3d      	ldr	r3, [pc, #244]	; (8002780 <_ZN10IridiumSBD13getSystemTimeER2tm+0x114>)
 800268c:	2218      	movs	r2, #24
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 fb7a 	bl	8002d88 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8002694:	4603      	mov	r3, r0
 8002696:	f083 0301 	eor.w	r3, r3, #1
 800269a:	b2db      	uxtb	r3, r3
 800269c:	2b00      	cmp	r3, #0
 800269e:	d009      	beq.n	80026b4 <_ZN10IridiumSBD13getSystemTimeER2tm+0x48>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	f000 fc37 	bl	8002f14 <_ZN10IridiumSBD9cancelledEv>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <_ZN10IridiumSBD13getSystemTimeER2tm+0x44>
 80026ac:	2304      	movs	r3, #4
 80026ae:	e05e      	b.n	800276e <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>
 80026b0:	2303      	movs	r3, #3
 80026b2:	e05c      	b.n	800276e <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>

   if (!isxdigit(msstmResponseBuf[0]))
 80026b4:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80026b8:	4618      	mov	r0, r3
 80026ba:	f009 f9e5 	bl	800ba88 <isxdigit>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d101      	bne.n	80026c8 <_ZN10IridiumSBD13getSystemTimeER2tm+0x5c>
      return ISBD_NO_NETWORK;
 80026c4:	230c      	movs	r3, #12
 80026c6:	e052      	b.n	800276e <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>

   // Latest epoch began at May 11, 2014, at 14:23:55 UTC.
   struct tm epoch_start;
   epoch_start.tm_year = 2014 - 1900;
 80026c8:	2372      	movs	r3, #114	; 0x72
 80026ca:	62bb      	str	r3, [r7, #40]	; 0x28
   epoch_start.tm_mon = 5 - 1;
 80026cc:	2304      	movs	r3, #4
 80026ce:	627b      	str	r3, [r7, #36]	; 0x24
   epoch_start.tm_mday = 11;
 80026d0:	230b      	movs	r3, #11
 80026d2:	623b      	str	r3, [r7, #32]
   epoch_start.tm_hour = 14;
 80026d4:	230e      	movs	r3, #14
 80026d6:	61fb      	str	r3, [r7, #28]
   epoch_start.tm_min = 23;
 80026d8:	2317      	movs	r3, #23
 80026da:	61bb      	str	r3, [r7, #24]
   epoch_start.tm_sec = 55;
 80026dc:	2337      	movs	r3, #55	; 0x37
 80026de:	617b      	str	r3, [r7, #20]

   unsigned long ticks_since_epoch = strtoul(msstmResponseBuf, NULL, 16);
 80026e0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80026e4:	2210      	movs	r2, #16
 80026e6:	2100      	movs	r1, #0
 80026e8:	4618      	mov	r0, r3
 80026ea:	f00a fd03 	bl	800d0f4 <strtoul>
 80026ee:	6678      	str	r0, [r7, #100]	; 0x64
      seconds less than the equivalent ticks_since_epoch. Subtract that away and
      we'll be left with a small number that won't overflow when we scale by 90/1000.

      Many thanks to Scott Weldon for this suggestion.
   */
   unsigned long secs_since_epoch = (ticks_since_epoch / 1000) * 90;
 80026f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026f2:	4a24      	ldr	r2, [pc, #144]	; (8002784 <_ZN10IridiumSBD13getSystemTimeER2tm+0x118>)
 80026f4:	fba2 2303 	umull	r2, r3, r2, r3
 80026f8:	099b      	lsrs	r3, r3, #6
 80026fa:	225a      	movs	r2, #90	; 0x5a
 80026fc:	fb02 f303 	mul.w	r3, r2, r3
 8002700:	663b      	str	r3, [r7, #96]	; 0x60
   unsigned long small_ticks = ticks_since_epoch - (secs_since_epoch / 90) * 1000;
 8002702:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002704:	085b      	lsrs	r3, r3, #1
 8002706:	4a20      	ldr	r2, [pc, #128]	; (8002788 <_ZN10IridiumSBD13getSystemTimeER2tm+0x11c>)
 8002708:	fba2 2303 	umull	r2, r3, r2, r3
 800270c:	095b      	lsrs	r3, r3, #5
 800270e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002712:	fb02 f303 	mul.w	r3, r2, r3
 8002716:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	65fb      	str	r3, [r7, #92]	; 0x5c
   secs_since_epoch += small_ticks * 90 / 1000;
 800271c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800271e:	225a      	movs	r2, #90	; 0x5a
 8002720:	fb02 f303 	mul.w	r3, r2, r3
 8002724:	4a17      	ldr	r2, [pc, #92]	; (8002784 <_ZN10IridiumSBD13getSystemTimeER2tm+0x118>)
 8002726:	fba2 2303 	umull	r2, r3, r2, r3
 800272a:	099b      	lsrs	r3, r3, #6
 800272c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800272e:	4413      	add	r3, r2
 8002730:	663b      	str	r3, [r7, #96]	; 0x60

   time_t epoch_time = mktime(&epoch_start);
 8002732:	f107 0314 	add.w	r3, r7, #20
 8002736:	4618      	mov	r0, r3
 8002738:	f009 fbe0 	bl	800befc <mktime>
 800273c:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
   time_t now = epoch_time + secs_since_epoch;
 8002740:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002742:	4618      	mov	r0, r3
 8002744:	f04f 0100 	mov.w	r1, #0
 8002748:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800274c:	1884      	adds	r4, r0, r2
 800274e:	eb41 0503 	adc.w	r5, r1, r3
 8002752:	e9c7 4502 	strd	r4, r5, [r7, #8]
   memcpy(&tm, localtime(&now), sizeof tm);
 8002756:	f107 0308 	add.w	r3, r7, #8
 800275a:	4618      	mov	r0, r3
 800275c:	f009 f99c 	bl	800ba98 <localtime>
 8002760:	4603      	mov	r3, r0
 8002762:	2224      	movs	r2, #36	; 0x24
 8002764:	4619      	mov	r1, r3
 8002766:	6838      	ldr	r0, [r7, #0]
 8002768:	f009 fac0 	bl	800bcec <memcpy>
   return ISBD_SUCCESS;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3768      	adds	r7, #104	; 0x68
 8002772:	46bd      	mov	sp, r7
 8002774:	bdb0      	pop	{r4, r5, r7, pc}
 8002776:	bf00      	nop
 8002778:	08010004 	.word	0x08010004
 800277c:	0801001c 	.word	0x0801001c
 8002780:	08010010 	.word	0x08010010
 8002784:	10624dd3 	.word	0x10624dd3
 8002788:	b60b60b7 	.word	0xb60b60b7

0800278c <_ZN10IridiumSBD18getFirmwareVersionEPcj>:

int IridiumSBD::getFirmwareVersion(char *version, size_t bufferSize)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af02      	add	r7, sp, #8
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
   if (bufferSize < 8)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2b07      	cmp	r3, #7
 800279c:	d801      	bhi.n	80027a2 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x16>
      return ISBD_RX_OVERFLOW;
 800279e:	2308      	movs	r3, #8
 80027a0:	e01e      	b.n	80027e0 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   send(F("AT+CGMR\r"));
 80027a2:	2301      	movs	r3, #1
 80027a4:	2201      	movs	r2, #1
 80027a6:	4910      	ldr	r1, [pc, #64]	; (80027e8 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x5c>)
 80027a8:	68f8      	ldr	r0, [r7, #12]
 80027aa:	f000 fcad 	bl	8003108 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(version, bufferSize, "Call Processor Version: "))
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	4b0e      	ldr	r3, [pc, #56]	; (80027ec <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x60>)
 80027b2:	9300      	str	r3, [sp, #0]
 80027b4:	4b0e      	ldr	r3, [pc, #56]	; (80027f0 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x64>)
 80027b6:	68b9      	ldr	r1, [r7, #8]
 80027b8:	68f8      	ldr	r0, [r7, #12]
 80027ba:	f000 fae5 	bl	8002d88 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 80027be:	4603      	mov	r3, r0
 80027c0:	f083 0301 	eor.w	r3, r3, #1
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d009      	beq.n	80027de <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x52>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f000 fba2 	bl	8002f14 <_ZN10IridiumSBD9cancelledEv>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x4e>
 80027d6:	2304      	movs	r3, #4
 80027d8:	e002      	b.n	80027e0 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>
 80027da:	2303      	movs	r3, #3
 80027dc:	e000      	b.n	80027e0 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   return ISBD_SUCCESS;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3710      	adds	r7, #16
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	08010024 	.word	0x08010024
 80027ec:	0801001c 	.word	0x0801001c
 80027f0:	08010030 	.word	0x08010030

080027f4 <_ZN10IridiumSBD21enableSuperCapChargerEb>:

void IridiumSBD::enableSuperCapCharger(bool enable)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	460b      	mov	r3, r1
 80027fe:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the charger manually)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002806:	2b00      	cmp	r3, #0
 8002808:	d004      	beq.n	8002814 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x20>
  {
    diagprint(F("enableSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 800280a:	4918      	ldr	r1, [pc, #96]	; (800286c <_ZN10IridiumSBD21enableSuperCapChargerEb+0x78>)
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f000 fd23 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8002812:	e028      	b.n	8002866 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x72>
  }

  // Enable/disable the supercapacitor charger by pulling its SHDN pin high/low
  check9603pins(); // Update IO_REGISTER
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f001 f801 	bl	800381c <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 800281a:	78fb      	ldrb	r3, [r7, #3]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d00b      	beq.n	8002838 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x44>
  {
    IO_REGISTER |= IO_SHDN; // Set the SHDN bit
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 800282c:	4313      	orrs	r3, r2
 800282e:	b2da      	uxtb	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8002836:	e00f      	b.n	8002858 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_SHDN; // Clear the SHDN bit
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800283e:	b25a      	sxtb	r2, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8002846:	b25b      	sxtb	r3, r3
 8002848:	43db      	mvns	r3, r3
 800284a:	b25b      	sxtb	r3, r3
 800284c:	4013      	ands	r3, r2
 800284e:	b25b      	sxtb	r3, r3
 8002850:	b2da      	uxtb	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800285e:	4619      	mov	r1, r3
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f001 f816 	bl	8003892 <_ZN10IridiumSBD11set9603pinsEh>
}
 8002866:	3708      	adds	r7, #8
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	0801004c 	.word	0x0801004c

08002870 <_ZN10IridiumSBD20checkSuperCapChargerEv>:

bool IridiumSBD::checkSuperCapCharger()
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial (the user will have to check PGOOD manually)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800287e:	2b00      	cmp	r3, #0
 8002880:	d005      	beq.n	800288e <_ZN10IridiumSBD20checkSuperCapChargerEv+0x1e>
  {
    diagprint(F("checkSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 8002882:	4912      	ldr	r1, [pc, #72]	; (80028cc <_ZN10IridiumSBD20checkSuperCapChargerEv+0x5c>)
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f000 fce7 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return(false);
 800288a:	2300      	movs	r3, #0
 800288c:	e01a      	b.n	80028c4 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x54>
  }

  // Check the status of the supercapacitor charger PGOOD pin
  check9603pins(); // Update IO_REGISTER
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 ffc4 	bl	800381c <_ZN10IridiumSBD13check9603pinsEv>
  if (IO_REGISTER &= IO_PGOOD) // If the PGOOD bit is set, return true
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f893 30e2 	ldrb.w	r3, [r3, #226]	; 0xe2
 80028a0:	4013      	ands	r3, r2
 80028a2:	b2da      	uxtb	r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	bf14      	ite	ne
 80028b4:	2301      	movne	r3, #1
 80028b6:	2300      	moveq	r3, #0
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x52>
  {
    return(true);
 80028be:	2301      	movs	r3, #1
 80028c0:	e000      	b.n	80028c4 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x54>
  }
  else
  {
    return(false);
 80028c2:	2300      	movs	r3, #0
  }
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	08010098 	.word	0x08010098

080028d0 <_ZN10IridiumSBD16enable9603NpowerEb>:

void IridiumSBD::enable9603Npower(bool enable)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	460b      	mov	r3, r1
 80028da:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N power manually)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d004      	beq.n	80028f0 <_ZN10IridiumSBD16enable9603NpowerEb+0x20>
  {
    diagprint(F("enable9603Npower is only valid when using I2C on the Qwiic Iridium\r\n"));
 80028e6:	4918      	ldr	r1, [pc, #96]	; (8002948 <_ZN10IridiumSBD16enable9603NpowerEb+0x78>)
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f000 fcb5 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 80028ee:	e028      	b.n	8002942 <_ZN10IridiumSBD16enable9603NpowerEb+0x72>
  }

  // Enable/disable power to the 9603N by pulling PWR_EN high/low
  check9603pins(); // Update IO_REGISTER
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f000 ff93 	bl	800381c <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 80028f6:	78fb      	ldrb	r3, [r7, #3]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d00b      	beq.n	8002914 <_ZN10IridiumSBD16enable9603NpowerEb+0x44>
  {
    IO_REGISTER |= IO_PWR_EN; // Set the PWR_EN bit
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8002908:	4313      	orrs	r3, r2
 800290a:	b2da      	uxtb	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8002912:	e00f      	b.n	8002934 <_ZN10IridiumSBD16enable9603NpowerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_PWR_EN; // Clear the PWR_EN bit
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800291a:	b25a      	sxtb	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8002922:	b25b      	sxtb	r3, r3
 8002924:	43db      	mvns	r3, r3
 8002926:	b25b      	sxtb	r3, r3
 8002928:	4013      	ands	r3, r2
 800292a:	b25b      	sxtb	r3, r3
 800292c:	b2da      	uxtb	r2, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800293a:	4619      	mov	r1, r3
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f000 ffa8 	bl	8003892 <_ZN10IridiumSBD11set9603pinsEh>
}
 8002942:	3708      	adds	r7, #8
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	080100e4 	.word	0x080100e4

0800294c <_ZN10IridiumSBD10enable9603Eb>:

void IridiumSBD::enable9603(bool enable)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	460b      	mov	r3, r1
 8002956:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N manually)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800295e:	2b00      	cmp	r3, #0
 8002960:	d004      	beq.n	800296c <_ZN10IridiumSBD10enable9603Eb+0x20>
  {
    diagprint(F("enable9603 is only valid when using I2C on the Qwiic Iridium\r\n"));
 8002962:	4918      	ldr	r1, [pc, #96]	; (80029c4 <_ZN10IridiumSBD10enable9603Eb+0x78>)
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f000 fc77 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 800296a:	e028      	b.n	80029be <_ZN10IridiumSBD10enable9603Eb+0x72>
  }

  // Enable/disable the 9603 by pulling ON_OFF high/low
  check9603pins(); // Update IO_REGISTER
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f000 ff55 	bl	800381c <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8002972:	78fb      	ldrb	r3, [r7, #3]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00b      	beq.n	8002990 <_ZN10IridiumSBD10enable9603Eb+0x44>
  {
    IO_REGISTER |= IO_ON_OFF; // Set the ON_OFF bit
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 8002984:	4313      	orrs	r3, r2
 8002986:	b2da      	uxtb	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 800298e:	e00f      	b.n	80029b0 <_ZN10IridiumSBD10enable9603Eb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_ON_OFF; // Clear the ON_OFF bit
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8002996:	b25a      	sxtb	r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 800299e:	b25b      	sxtb	r3, r3
 80029a0:	43db      	mvns	r3, r3
 80029a2:	b25b      	sxtb	r3, r3
 80029a4:	4013      	ands	r3, r2
 80029a6:	b25b      	sxtb	r3, r3
 80029a8:	b2da      	uxtb	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80029b6:	4619      	mov	r1, r3
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f000 ff6a 	bl	8003892 <_ZN10IridiumSBD11set9603pinsEh>
}
 80029be:	3708      	adds	r7, #8
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	0801012c 	.word	0x0801012c

080029c8 <_ZN10IridiumSBD18clearRingIndicatorEv>:
    return(false);
  }
}

void IridiumSBD::clearRingIndicator()
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d004      	beq.n	80029e4 <_ZN10IridiumSBD18clearRingIndicatorEv+0x1c>
  {
    diagprint(F("clearRingIndicator is only valid when using I2C on the Qwiic Iridium\r\n"));
 80029da:	4913      	ldr	r1, [pc, #76]	; (8002a28 <_ZN10IridiumSBD18clearRingIndicatorEv+0x60>)
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f000 fc3b 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 80029e2:	e01d      	b.n	8002a20 <_ZN10IridiumSBD18clearRingIndicatorEv+0x58>
  }

  // Clear the 9603 RI flag
  check9603pins(); // Update IO_REGISTER
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f000 ff19 	bl	800381c <_ZN10IridiumSBD13check9603pinsEv>
  IO_REGISTER &= ~IO_RI; // Clear the RI bit
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80029f0:	b25a      	sxtb	r2, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 80029f8:	b25b      	sxtb	r3, r3
 80029fa:	43db      	mvns	r3, r3
 80029fc:	b25b      	sxtb	r3, r3
 80029fe:	4013      	ands	r3, r2
 8002a00:	b25b      	sxtb	r3, r3
 8002a02:	b2da      	uxtb	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  set9603pins(IO_REGISTER); // Update the pins
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8002a10:	4619      	mov	r1, r3
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f000 ff3d 	bl	8003892 <_ZN10IridiumSBD11set9603pinsEh>
  this->ringAsserted = false; // Also clear the ringAsserted flag
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
}
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	080101fc 	.word	0x080101fc

08002a2c <_ZN10IridiumSBD11isConnectedEv>:

//Returns true if the I2C device is connected
//Always returns true for serial
//boolean IridiumSBD::isConnected() TODO
bool IridiumSBD::isConnected()
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
   if (this->useSerial) // If we are using Serial
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <_ZN10IridiumSBD11isConnectedEv+0x16>
   {
		return true;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e013      	b.n	8002a6a <_ZN10IridiumSBD11isConnectedEv+0x3e>
   }
   else
   {
		wireport->beginTransmission((uint8_t)deviceaddress);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	4610      	mov	r0, r2
 8002a50:	f001 fbec 	bl	800422c <_ZN7TwoWire17beginTransmissionEh>
		return (wireport->endTransmission() == 0); // Check that the device ack's
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f001 fc31 	bl	80042c0 <_ZN7TwoWire15endTransmissionEv>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	bf0c      	ite	eq
 8002a64:	2301      	moveq	r3, #1
 8002a66:	2300      	movne	r3, #0
 8002a68:	b2db      	uxtb	r3, r3
   }
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
	...

08002a74 <_ZN10IridiumSBD13internalBeginEv>:
/*
Private interface
*/

int IridiumSBD::internalBegin()
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b090      	sub	sp, #64	; 0x40
 8002a78:	af02      	add	r7, sp, #8
 8002a7a:	6078      	str	r0, [r7, #4]
   diagprint(F("Calling internalBegin\r\n"));
 8002a7c:	49b1      	ldr	r1, [pc, #708]	; (8002d44 <_ZN10IridiumSBD13internalBeginEv+0x2d0>)
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f000 fbea 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (!this->asleep)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8002a8a:	f083 0301 	eor.w	r3, r3, #1
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d001      	beq.n	8002a98 <_ZN10IridiumSBD13internalBeginEv+0x24>
      return ISBD_ALREADY_AWAKE;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e150      	b.n	8002d3a <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   if (!this->useSerial) // If we are using I2C
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002a9e:	f083 0301 	eor.w	r3, r3, #1
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d005      	beq.n	8002ab4 <_ZN10IridiumSBD13internalBeginEv+0x40>
   {
      check9603pins(); // Update IO_REGISTER with the status of the 9603 pins
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	f000 feb7 	bl	800381c <_ZN10IridiumSBD13check9603pinsEv>
      check9603data(); // Get any waiting 9603 serial data
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 fddc 	bl	800366c <_ZN10IridiumSBD13check9603dataEv>
   }

   power(true); // power on
 8002ab4:	2101      	movs	r1, #1
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 fa5e 	bl	8002f78 <_ZN10IridiumSBD5powerEb>

   bool modemAlive = false;
 8002abc:	2300      	movs	r3, #0
 8002abe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

   unsigned long startupTime = 500; //ms
 8002ac2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
   for (unsigned long start = millis(); millis() - start < startupTime;)
 8002ac8:	f002 f922 	bl	8004d10 <HAL_GetTick>
 8002acc:	62b8      	str	r0, [r7, #40]	; 0x28
 8002ace:	f002 f91f 	bl	8004d10 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ada:	429a      	cmp	r2, r3
 8002adc:	bf8c      	ite	hi
 8002ade:	2301      	movhi	r3, #1
 8002ae0:	2300      	movls	r3, #0
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d007      	beq.n	8002af8 <_ZN10IridiumSBD13internalBeginEv+0x84>
      if (cancelled())
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 fa13 	bl	8002f14 <_ZN10IridiumSBD9cancelledEv>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d0ec      	beq.n	8002ace <_ZN10IridiumSBD13internalBeginEv+0x5a>
         return ISBD_CANCELLED;
 8002af4:	2304      	movs	r3, #4
 8002af6:	e120      	b.n	8002d3a <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   if (this->useSerial) // If we are using Serial
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d002      	beq.n	8002b08 <_ZN10IridiumSBD13internalBeginEv+0x94>
      beginSerialPort(); // Apollo3 v2.1 Serial fix - begin the Serial port 500ms after power(true)
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 fae4 	bl	80030d0 <_ZN10IridiumSBD15beginSerialPortEv>

   // Turn on modem and wait for a response from "AT" command to begin
   for (unsigned long start = millis(); !modemAlive && millis() - start < 1000UL * this->startupTimeout;)
 8002b08:	f002 f902 	bl	8004d10 <HAL_GetTick>
 8002b0c:	6278      	str	r0, [r7, #36]	; 0x24
 8002b0e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002b12:	f083 0301 	eor.w	r3, r3, #1
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d010      	beq.n	8002b3e <_ZN10IridiumSBD13internalBeginEv+0xca>
 8002b1c:	f002 f8f8 	bl	8004d10 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b24:	1ad2      	subs	r2, r2, r3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b32:	fb03 f301 	mul.w	r3, r3, r1
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d201      	bcs.n	8002b3e <_ZN10IridiumSBD13internalBeginEv+0xca>
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e000      	b.n	8002b40 <_ZN10IridiumSBD13internalBeginEv+0xcc>
 8002b3e:	2300      	movs	r3, #0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d018      	beq.n	8002b76 <_ZN10IridiumSBD13internalBeginEv+0x102>
   {
      send(F("AT\r"));
 8002b44:	2301      	movs	r3, #1
 8002b46:	2201      	movs	r2, #1
 8002b48:	497f      	ldr	r1, [pc, #508]	; (8002d48 <_ZN10IridiumSBD13internalBeginEv+0x2d4>)
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f000 fadc 	bl	8003108 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
      modemAlive = waitForATResponse();
 8002b50:	4b7e      	ldr	r3, [pc, #504]	; (8002d4c <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8002b52:	9300      	str	r3, [sp, #0]
 8002b54:	2300      	movs	r3, #0
 8002b56:	2200      	movs	r2, #0
 8002b58:	2100      	movs	r1, #0
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f000 f914 	bl	8002d88 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8002b60:	4603      	mov	r3, r0
 8002b62:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      if (cancelled())
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f000 f9d4 	bl	8002f14 <_ZN10IridiumSBD9cancelledEv>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d0cd      	beq.n	8002b0e <_ZN10IridiumSBD13internalBeginEv+0x9a>
         return ISBD_CANCELLED;
 8002b72:	2304      	movs	r3, #4
 8002b74:	e0e1      	b.n	8002d3a <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   }

   if (!modemAlive)
 8002b76:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002b7a:	f083 0301 	eor.w	r3, r3, #1
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d005      	beq.n	8002b90 <_ZN10IridiumSBD13internalBeginEv+0x11c>
   {
      diagprint(F("No modem detected.\r\n"));
 8002b84:	4972      	ldr	r1, [pc, #456]	; (8002d50 <_ZN10IridiumSBD13internalBeginEv+0x2dc>)
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 fb66 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      return ISBD_NO_MODEM_DETECTED;
 8002b8c:	2305      	movs	r3, #5
 8002b8e:	e0d4      	b.n	8002d3a <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   }

   // The usual initialization sequence
   const char *strings[3] = { "ATE1\r", "AT&D0\r", "AT&K0\r" };
 8002b90:	4a70      	ldr	r2, [pc, #448]	; (8002d54 <_ZN10IridiumSBD13internalBeginEv+0x2e0>)
 8002b92:	f107 0310 	add.w	r3, r7, #16
 8002b96:	ca07      	ldmia	r2, {r0, r1, r2}
 8002b98:	e883 0007 	stmia.w	r3, {r0, r1, r2}
   for (int i=0; i<3; ++i)
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	633b      	str	r3, [r7, #48]	; 0x30
 8002ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	dc26      	bgt.n	8002bf4 <_ZN10IridiumSBD13internalBeginEv+0x180>
   {
      send(strings[i]);
 8002ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002bae:	4413      	add	r3, r2
 8002bb0:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f000 fb00 	bl	80031bc <_ZN10IridiumSBD4sendEPKc>
      if (!waitForATResponse())
 8002bbc:	4b63      	ldr	r3, [pc, #396]	; (8002d4c <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8002bbe:	9300      	str	r3, [sp, #0]
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	2100      	movs	r1, #0
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 f8de 	bl	8002d88 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	f083 0301 	eor.w	r3, r3, #1
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d009      	beq.n	8002bec <_ZN10IridiumSBD13internalBeginEv+0x178>
         return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 f99b 	bl	8002f14 <_ZN10IridiumSBD9cancelledEv>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d001      	beq.n	8002be8 <_ZN10IridiumSBD13internalBeginEv+0x174>
 8002be4:	2304      	movs	r3, #4
 8002be6:	e0a8      	b.n	8002d3a <_ZN10IridiumSBD13internalBeginEv+0x2c6>
 8002be8:	2303      	movs	r3, #3
 8002bea:	e0a6      	b.n	8002d3a <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   for (int i=0; i<3; ++i)
 8002bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bee:	3301      	adds	r3, #1
 8002bf0:	633b      	str	r3, [r7, #48]	; 0x30
 8002bf2:	e7d5      	b.n	8002ba0 <_ZN10IridiumSBD13internalBeginEv+0x12c>
   }

   // Enable or disable RING alerts as requested by user
   // By default they are on if a RING pin was supplied on constructor
   diagprint(F("Ring alerts are")); diagprint(ringAlertsEnabled ? F("") : F(" NOT")); diagprint(F(" enabled.\r\n"));
 8002bf4:	4958      	ldr	r1, [pc, #352]	; (8002d58 <_ZN10IridiumSBD13internalBeginEv+0x2e4>)
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f000 fb2e 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <_ZN10IridiumSBD13internalBeginEv+0x196>
 8002c06:	4b55      	ldr	r3, [pc, #340]	; (8002d5c <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 8002c08:	e000      	b.n	8002c0c <_ZN10IridiumSBD13internalBeginEv+0x198>
 8002c0a:	4b55      	ldr	r3, [pc, #340]	; (8002d60 <_ZN10IridiumSBD13internalBeginEv+0x2ec>)
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 fb22 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8002c14:	4953      	ldr	r1, [pc, #332]	; (8002d64 <_ZN10IridiumSBD13internalBeginEv+0x2f0>)
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 fb1e 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (ringAlertsEnabled) enableRingAlerts(true); // This will clear ringAsserted and the Ring Indicator flag
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d004      	beq.n	8002c30 <_ZN10IridiumSBD13internalBeginEv+0x1bc>
 8002c26:	2101      	movs	r1, #1
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f7ff fcfe 	bl	800262a <_ZN10IridiumSBD16enableRingAlertsEb>
 8002c2e:	e00a      	b.n	8002c46 <_ZN10IridiumSBD13internalBeginEv+0x1d2>
   else {
	   if (!this->useSerial) clearRingIndicator(); // If ring alerts are not enabled and using I2C, make sure the Ring Indicator flag is clear
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c36:	f083 0301 	eor.w	r3, r3, #1
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d002      	beq.n	8002c46 <_ZN10IridiumSBD13internalBeginEv+0x1d2>
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f7ff fec1 	bl	80029c8 <_ZN10IridiumSBD18clearRingIndicatorEv>
   }

   send(ringAlertsEnabled ? F("AT+SBDMTA=1\r") : F("AT+SBDMTA=0\r"));
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d001      	beq.n	8002c54 <_ZN10IridiumSBD13internalBeginEv+0x1e0>
 8002c50:	4945      	ldr	r1, [pc, #276]	; (8002d68 <_ZN10IridiumSBD13internalBeginEv+0x2f4>)
 8002c52:	e000      	b.n	8002c56 <_ZN10IridiumSBD13internalBeginEv+0x1e2>
 8002c54:	4945      	ldr	r1, [pc, #276]	; (8002d6c <_ZN10IridiumSBD13internalBeginEv+0x2f8>)
 8002c56:	2301      	movs	r3, #1
 8002c58:	2201      	movs	r2, #1
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 fa54 	bl	8003108 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse())
 8002c60:	4b3a      	ldr	r3, [pc, #232]	; (8002d4c <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	2300      	movs	r3, #0
 8002c66:	2200      	movs	r2, #0
 8002c68:	2100      	movs	r1, #0
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f000 f88c 	bl	8002d88 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8002c70:	4603      	mov	r3, r0
 8002c72:	f083 0301 	eor.w	r3, r3, #1
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d009      	beq.n	8002c90 <_ZN10IridiumSBD13internalBeginEv+0x21c>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f000 f949 	bl	8002f14 <_ZN10IridiumSBD9cancelledEv>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d001      	beq.n	8002c8c <_ZN10IridiumSBD13internalBeginEv+0x218>
 8002c88:	2304      	movs	r3, #4
 8002c8a:	e056      	b.n	8002d3a <_ZN10IridiumSBD13internalBeginEv+0x2c6>
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e054      	b.n	8002d3a <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   // Decide whether the internal MSSTM workaround should be enforced on TX/RX
   // By default it is unless the firmware rev is >= TA13001
   char version[8];
   int ret = getFirmwareVersion(version, sizeof(version));
 8002c90:	f107 0308 	add.w	r3, r7, #8
 8002c94:	2208      	movs	r2, #8
 8002c96:	4619      	mov	r1, r3
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f7ff fd77 	bl	800278c <_ZN10IridiumSBD18getFirmwareVersionEPcj>
 8002c9e:	6238      	str	r0, [r7, #32]
   if (ret != ISBD_SUCCESS)
 8002ca0:	6a3b      	ldr	r3, [r7, #32]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d008      	beq.n	8002cb8 <_ZN10IridiumSBD13internalBeginEv+0x244>
   {
      diagprint(F("Unknown FW version\r\n"));
 8002ca6:	4932      	ldr	r1, [pc, #200]	; (8002d70 <_ZN10IridiumSBD13internalBeginEv+0x2fc>)
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f000 fad5 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      msstmWorkaroundRequested = true;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8002cb6:	e027      	b.n	8002d08 <_ZN10IridiumSBD13internalBeginEv+0x294>
   }
   else
   {
      diagprint(F("Firmware version is ")); diagprint(version); diagprint(F("\r\n"));
 8002cb8:	492e      	ldr	r1, [pc, #184]	; (8002d74 <_ZN10IridiumSBD13internalBeginEv+0x300>)
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 facc 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8002cc0:	f107 0308 	add.w	r3, r7, #8
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 faec 	bl	80032a4 <_ZN10IridiumSBD9diagprintEPKc>
 8002ccc:	492a      	ldr	r1, [pc, #168]	; (8002d78 <_ZN10IridiumSBD13internalBeginEv+0x304>)
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f000 fac2 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (version[0] == 'T' && version[1] == 'A')
 8002cd4:	7a3b      	ldrb	r3, [r7, #8]
 8002cd6:	2b54      	cmp	r3, #84	; 0x54
 8002cd8:	d116      	bne.n	8002d08 <_ZN10IridiumSBD13internalBeginEv+0x294>
 8002cda:	7a7b      	ldrb	r3, [r7, #9]
 8002cdc:	2b41      	cmp	r3, #65	; 0x41
 8002cde:	d113      	bne.n	8002d08 <_ZN10IridiumSBD13internalBeginEv+0x294>
      {
         unsigned long ver = strtoul(version + 2, NULL, 10);
 8002ce0:	f107 0308 	add.w	r3, r7, #8
 8002ce4:	3302      	adds	r3, #2
 8002ce6:	220a      	movs	r2, #10
 8002ce8:	2100      	movs	r1, #0
 8002cea:	4618      	mov	r0, r3
 8002cec:	f00a fa02 	bl	800d0f4 <strtoul>
 8002cf0:	61f8      	str	r0, [r7, #28]
         msstmWorkaroundRequested = ver < ISBD_MSSTM_WORKAROUND_FW_VER;
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	bf94      	ite	ls
 8002cfc:	2301      	movls	r3, #1
 8002cfe:	2300      	movhi	r3, #0
 8002d00:	b2da      	uxtb	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
      }
   }
   diagprint(F("MSSTM workaround is")); diagprint(msstmWorkaroundRequested ? F("") : F(" NOT")); diagprint(F(" enforced.\r\n"));
 8002d08:	491c      	ldr	r1, [pc, #112]	; (8002d7c <_ZN10IridiumSBD13internalBeginEv+0x308>)
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f000 faa4 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <_ZN10IridiumSBD13internalBeginEv+0x2aa>
 8002d1a:	4b10      	ldr	r3, [pc, #64]	; (8002d5c <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 8002d1c:	e000      	b.n	8002d20 <_ZN10IridiumSBD13internalBeginEv+0x2ac>
 8002d1e:	4b10      	ldr	r3, [pc, #64]	; (8002d60 <_ZN10IridiumSBD13internalBeginEv+0x2ec>)
 8002d20:	4619      	mov	r1, r3
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f000 fa98 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8002d28:	4915      	ldr	r1, [pc, #84]	; (8002d80 <_ZN10IridiumSBD13internalBeginEv+0x30c>)
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 fa94 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   // Done!
   diagprint(F("InternalBegin: success!\r\n"));
 8002d30:	4914      	ldr	r1, [pc, #80]	; (8002d84 <_ZN10IridiumSBD13internalBeginEv+0x310>)
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f000 fa90 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   return ISBD_SUCCESS;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3738      	adds	r7, #56	; 0x38
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	0801031c 	.word	0x0801031c
 8002d48:	08010334 	.word	0x08010334
 8002d4c:	0801001c 	.word	0x0801001c
 8002d50:	08010338 	.word	0x08010338
 8002d54:	0801040c 	.word	0x0801040c
 8002d58:	08010350 	.word	0x08010350
 8002d5c:	08010360 	.word	0x08010360
 8002d60:	08010364 	.word	0x08010364
 8002d64:	0801036c 	.word	0x0801036c
 8002d68:	08010378 	.word	0x08010378
 8002d6c:	08010388 	.word	0x08010388
 8002d70:	08010398 	.word	0x08010398
 8002d74:	080103b0 	.word	0x080103b0
 8002d78:	080103c8 	.word	0x080103c8
 8002d7c:	080103cc 	.word	0x080103cc
 8002d80:	080103e0 	.word	0x080103e0
 8002d84:	080103f0 	.word	0x080103f0

08002d88 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>:

// Wait for response from previous AT command.  This process terminates when "terminator" string is seen or upon timeout.
// If "prompt" string is provided (example "+CSQ:"), then all characters following prompt up to the next CRLF are
// stored in response buffer for later parsing by caller.
bool IridiumSBD::waitForATResponse(char *response, int responseSize, const char *prompt, const char *terminator)
{
 8002d88:	b590      	push	{r4, r7, lr}
 8002d8a:	b08b      	sub	sp, #44	; 0x2c
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	607a      	str	r2, [r7, #4]
 8002d94:	603b      	str	r3, [r7, #0]
   diagprint(F("Waiting for response "));
 8002d96:	495d      	ldr	r1, [pc, #372]	; (8002f0c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x184>)
 8002d98:	68f8      	ldr	r0, [r7, #12]
 8002d9a:	f000 fa5d 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   diagprint(terminator);
 8002d9e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002da0:	68f8      	ldr	r0, [r7, #12]
 8002da2:	f000 fa7f 	bl	80032a4 <_ZN10IridiumSBD9diagprintEPKc>
   HAL_UART_Transmit(&(this->uart),(uint8_t*) terminator, strlen(terminator), HAL_MAX_DELAY); //TODO doesn't print otherwise
 8002da6:	68fc      	ldr	r4, [r7, #12]
 8002da8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002daa:	f7fd fa3b 	bl	8000224 <strlen>
 8002dae:	4603      	mov	r3, r0
 8002db0:	b29a      	uxth	r2, r3
 8002db2:	f04f 33ff 	mov.w	r3, #4294967295
 8002db6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002db8:	4620      	mov	r0, r4
 8002dba:	f005 fbf4 	bl	80085a6 <HAL_UART_Transmit>
   diagprint(F("\r\n"));
 8002dbe:	4954      	ldr	r1, [pc, #336]	; (8002f10 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x188>)
 8002dc0:	68f8      	ldr	r0, [r7, #12]
 8002dc2:	f000 fa49 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (response)
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d005      	beq.n	8002dd8 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x50>
      memset(response, 0, responseSize);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	461a      	mov	r2, r3
 8002dd0:	2100      	movs	r1, #0
 8002dd2:	68b8      	ldr	r0, [r7, #8]
 8002dd4:	f008 ffb2 	bl	800bd3c <memset>

   int matchPromptPos = 0; // Matches chars in prompt
 8002dd8:	2300      	movs	r3, #0
 8002dda:	627b      	str	r3, [r7, #36]	; 0x24
   int matchTerminatorPos = 0; // Matches chars in terminator
 8002ddc:	2300      	movs	r3, #0
 8002dde:	623b      	str	r3, [r7, #32]
   enum {LOOKING_FOR_PROMPT, GATHERING_RESPONSE, LOOKING_FOR_TERMINATOR};
   int promptState = prompt ? LOOKING_FOR_PROMPT : LOOKING_FOR_TERMINATOR;
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x62>
 8002de6:	2300      	movs	r3, #0
 8002de8:	e000      	b.n	8002dec <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x64>
 8002dea:	2302      	movs	r3, #2
 8002dec:	61fb      	str	r3, [r7, #28]
   //consoleprint(F("<< ")); //TODO If we comment out this it looks cleaner in the serial
   for (unsigned long start=millis(); millis() - start < 1000UL * atTimeout;)
 8002dee:	f001 ff8f 	bl	8004d10 <HAL_GetTick>
 8002df2:	61b8      	str	r0, [r7, #24]
 8002df4:	f001 ff8c 	bl	8004d10 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	69bb      	ldr	r3, [r7, #24]
 8002dfc:	1ad2      	subs	r2, r2, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002e04:	4619      	mov	r1, r3
 8002e06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e0a:	fb03 f301 	mul.w	r3, r3, r1
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	bf34      	ite	cc
 8002e12:	2301      	movcc	r3, #1
 8002e14:	2300      	movcs	r3, #0
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d072      	beq.n	8002f02 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17a>
   {
      if (cancelled())
 8002e1c:	68f8      	ldr	r0, [r7, #12]
 8002e1e:	f000 f879 	bl	8002f14 <_ZN10IridiumSBD9cancelledEv>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d001      	beq.n	8002e2c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
         return false;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	e06b      	b.n	8002f04 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17c>

      while (filteredavailable() > 0)
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	f000 fbbb 	bl	80035a8 <_ZN10IridiumSBD17filteredavailableEv>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	bfcc      	ite	gt
 8002e38:	2301      	movgt	r3, #1
 8002e3a:	2300      	movle	r3, #0
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d0d8      	beq.n	8002df4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x6c>
      {
         char c = filteredread();
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f000 fbcc 	bl	80035e0 <_ZN10IridiumSBD12filteredreadEv>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	75fb      	strb	r3, [r7, #23]
         if (prompt)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d03b      	beq.n	8002eca <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
         {
            switch (promptState)
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d003      	beq.n	8002e60 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xd8>
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d01d      	beq.n	8002e9a <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x112>
 8002e5e:	e034      	b.n	8002eca <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
            {
            case LOOKING_FOR_PROMPT:
               if (c == prompt[matchPromptPos])
 8002e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e62:	683a      	ldr	r2, [r7, #0]
 8002e64:	4413      	add	r3, r2
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	7dfa      	ldrb	r2, [r7, #23]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d10b      	bne.n	8002e86 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xfe>
               {
                  ++matchPromptPos;
 8002e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e70:	3301      	adds	r3, #1
 8002e72:	627b      	str	r3, [r7, #36]	; 0x24
                  if (prompt[matchPromptPos] == '\0')
 8002e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e76:	683a      	ldr	r2, [r7, #0]
 8002e78:	4413      	add	r3, r2
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d121      	bne.n	8002ec4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
                     promptState = GATHERING_RESPONSE;
 8002e80:	2301      	movs	r3, #1
 8002e82:	61fb      	str	r3, [r7, #28]
               else
               {
                  matchPromptPos = c == prompt[0] ? 1 : 0;
               }

               break;
 8002e84:	e01e      	b.n	8002ec4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
                  matchPromptPos = c == prompt[0] ? 1 : 0;
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	7dfa      	ldrb	r2, [r7, #23]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d101      	bne.n	8002e94 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x10c>
 8002e90:	2301      	movs	r3, #1
 8002e92:	e000      	b.n	8002e96 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x10e>
 8002e94:	2300      	movs	r3, #0
 8002e96:	627b      	str	r3, [r7, #36]	; 0x24
               break;
 8002e98:	e014      	b.n	8002ec4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
            case GATHERING_RESPONSE: // gathering response from end of prompt to first \r
               if (response)
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d013      	beq.n	8002ec8 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
               {
                  if (c == '\r' || responseSize < 2)
 8002ea0:	7dfb      	ldrb	r3, [r7, #23]
 8002ea2:	2b0d      	cmp	r3, #13
 8002ea4:	d002      	beq.n	8002eac <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x124>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	dc02      	bgt.n	8002eb2 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x12a>
                  {
                     promptState = LOOKING_FOR_TERMINATOR;
 8002eac:	2302      	movs	r3, #2
 8002eae:	61fb      	str	r3, [r7, #28]
                  {
                     *response++ = c;
                     responseSize--;
                  }
               }
               break;
 8002eb0:	e00a      	b.n	8002ec8 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
                     *response++ = c;
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	1c5a      	adds	r2, r3, #1
 8002eb6:	60ba      	str	r2, [r7, #8]
 8002eb8:	7dfa      	ldrb	r2, [r7, #23]
 8002eba:	701a      	strb	r2, [r3, #0]
                     responseSize--;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	607b      	str	r3, [r7, #4]
               break;
 8002ec2:	e001      	b.n	8002ec8 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
               break;
 8002ec4:	bf00      	nop
 8002ec6:	e000      	b.n	8002eca <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
               break;
 8002ec8:	bf00      	nop
            }
         }

         if (c == terminator[matchTerminatorPos])
 8002eca:	6a3b      	ldr	r3, [r7, #32]
 8002ecc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ece:	4413      	add	r3, r2
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	7dfa      	ldrb	r2, [r7, #23]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d10a      	bne.n	8002eee <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x166>
         {
            ++matchTerminatorPos;
 8002ed8:	6a3b      	ldr	r3, [r7, #32]
 8002eda:	3301      	adds	r3, #1
 8002edc:	623b      	str	r3, [r7, #32]
            if (terminator[matchTerminatorPos] == '\0')
 8002ede:	6a3b      	ldr	r3, [r7, #32]
 8002ee0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ee2:	4413      	add	r3, r2
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1a0      	bne.n	8002e2c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
               return true;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e00a      	b.n	8002f04 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17c>
         }
         else
         {
            matchTerminatorPos = c == terminator[0] ? 1 : 0;
 8002eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	7dfa      	ldrb	r2, [r7, #23]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d101      	bne.n	8002efc <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x174>
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e000      	b.n	8002efe <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x176>
 8002efc:	2300      	movs	r3, #0
 8002efe:	623b      	str	r3, [r7, #32]
      while (filteredavailable() > 0)
 8002f00:	e794      	b.n	8002e2c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
         }
      } // while (filteredavailable() > 0)
   } // timer loop
   return false;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	372c      	adds	r7, #44	; 0x2c
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd90      	pop	{r4, r7, pc}
 8002f0c:	08010550 	.word	0x08010550
 8002f10:	080103c8 	.word	0x080103c8

08002f14 <_ZN10IridiumSBD9cancelledEv>:

bool IridiumSBD::cancelled()
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
   if (this->useSerial)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d019      	beq.n	8002f5a <_ZN10IridiumSBD9cancelledEv+0x46>
   {
	   //TODO For some reason when using digitalRead here it didn't work so simply replaced with HAL function
	   //if ((ringPin != -1) && digitalRead(ringPin) == LOW)
	     if ((ringPin != -1) && HAL_GPIO_ReadPin(ringPin_GPIO_Port,ringPin_Pin) == LOW)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f30:	d008      	beq.n	8002f44 <_ZN10IridiumSBD9cancelledEv+0x30>
 8002f32:	2110      	movs	r1, #16
 8002f34:	480e      	ldr	r0, [pc, #56]	; (8002f70 <_ZN10IridiumSBD9cancelledEv+0x5c>)
 8002f36:	f002 f9c3 	bl	80052c0 <HAL_GPIO_ReadPin>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d101      	bne.n	8002f44 <_ZN10IridiumSBD9cancelledEv+0x30>
 8002f40:	2301      	movs	r3, #1
 8002f42:	e000      	b.n	8002f46 <_ZN10IridiumSBD9cancelledEv+0x32>
 8002f44:	2300      	movs	r3, #0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d007      	beq.n	8002f5a <_ZN10IridiumSBD9cancelledEv+0x46>
	  {
         ringAsserted = true;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
		 diagprint(F("ringPin seen!\r\n"));
 8002f52:	4908      	ldr	r1, [pc, #32]	; (8002f74 <_ZN10IridiumSBD9cancelledEv+0x60>)
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 f97f 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
	  }
   }

   return !ISBDCallback();
 8002f5a:	f7ff fb1b 	bl	8002594 <_Z12ISBDCallbackv>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	f083 0301 	eor.w	r3, r3, #1
 8002f64:	b2db      	uxtb	r3, r3
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3708      	adds	r7, #8
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	40020800 	.word	0x40020800
 8002f74:	08010568 	.word	0x08010568

08002f78 <_ZN10IridiumSBD5powerEb>:

   return rxOverflow ? ISBD_RX_OVERFLOW : ISBD_SUCCESS;
}

void IridiumSBD::power(bool on)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	460b      	mov	r3, r1
 8002f82:	70fb      	strb	r3, [r7, #3]
   this->asleep = !on;
 8002f84:	78fb      	ldrb	r3, [r7, #3]
 8002f86:	f083 0301 	eor.w	r3, r3, #1
 8002f8a:	b2da      	uxtb	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

   if (this->useSerial)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d011      	beq.n	8002fc0 <_ZN10IridiumSBD5powerEb+0x48>
   {
      if (this->sleepPin == -1)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fa6:	d04c      	beq.n	8003042 <_ZN10IridiumSBD5powerEb+0xca>
      {
         return;
      }
      else
      {
          if (this->sleepPinConfigured == false)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d106      	bne.n	8002fc0 <_ZN10IridiumSBD5powerEb+0x48>
          {
             configureSleepPin();
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f000 f84e 	bl	8003054 <_ZN10IridiumSBD17configureSleepPinEv>
             this->sleepPinConfigured = true;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
          }
      }
   }

   if (on)
 8002fc0:	78fb      	ldrb	r3, [r7, #3]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d018      	beq.n	8002ff8 <_ZN10IridiumSBD5powerEb+0x80>
   {
      diagprint(F("Powering on modem...\r\n"));
 8002fc6:	4921      	ldr	r1, [pc, #132]	; (800304c <_ZN10IridiumSBD5powerEb+0xd4>)
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f000 f945 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d004      	beq.n	8002fe2 <_ZN10IridiumSBD5powerEb+0x6a>
      {
         setSleepPin(HIGH); // HIGH = awake
 8002fd8:	2101      	movs	r1, #1
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 f850 	bl	8003080 <_ZN10IridiumSBD11setSleepPinEh>
 8002fe0:	e003      	b.n	8002fea <_ZN10IridiumSBD5powerEb+0x72>
      }
      else
      {
         enable9603(true);
 8002fe2:	2101      	movs	r1, #1
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f7ff fcb1 	bl	800294c <_ZN10IridiumSBD10enable9603Eb>
      }
      lastPowerOnTime = millis();
 8002fea:	f001 fe91 	bl	8004d10 <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
 8002ff6:	e025      	b.n	8003044 <_ZN10IridiumSBD5powerEb+0xcc>
   }
   else
   {
      // Best Practices Guide suggests waiting at least 2 seconds
      // before powering off again
      unsigned long elapsed = millis() - lastPowerOnTime;
 8002ff8:	f001 fe8a 	bl	8004d10 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	60fb      	str	r3, [r7, #12]
      if (elapsed < 2000UL)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800300e:	d205      	bcs.n	800301c <_ZN10IridiumSBD5powerEb+0xa4>
         //delay(2000UL - elapsed); TODO
    	  HAL_Delay(2000UL - elapsed);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f5c3 63fa 	rsb	r3, r3, #2000	; 0x7d0
 8003016:	4618      	mov	r0, r3
 8003018:	f001 fe86 	bl	8004d28 <HAL_Delay>

      diagprint(F("Powering off modem...\r\n"));
 800301c:	490c      	ldr	r1, [pc, #48]	; (8003050 <_ZN10IridiumSBD5powerEb+0xd8>)
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f000 f91a 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800302a:	2b00      	cmp	r3, #0
 800302c:	d004      	beq.n	8003038 <_ZN10IridiumSBD5powerEb+0xc0>
      {
         setSleepPin(LOW); // LOW = asleep
 800302e:	2100      	movs	r1, #0
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 f825 	bl	8003080 <_ZN10IridiumSBD11setSleepPinEh>
 8003036:	e005      	b.n	8003044 <_ZN10IridiumSBD5powerEb+0xcc>
      }
      else
      {
         enable9603(false);
 8003038:	2100      	movs	r1, #0
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f7ff fc86 	bl	800294c <_ZN10IridiumSBD10enable9603Eb>
 8003040:	e000      	b.n	8003044 <_ZN10IridiumSBD5powerEb+0xcc>
         return;
 8003042:	bf00      	nop
      }
   }
}
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	080105bc 	.word	0x080105bc
 8003050:	080105d4 	.word	0x080105d4

08003054 <_ZN10IridiumSBD17configureSleepPinEv>:

void IridiumSBD::configureSleepPin()
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
	//pinMode(this->sleepPin, OUTPUT); // Make the sleep pin an output TODO (doesnt work with this)
   pinMode(sleepPin, OUTPUT_PP); // Make the sleep pin an output
 800305c:	2200      	movs	r2, #0
 800305e:	2108      	movs	r1, #8
 8003060:	4805      	ldr	r0, [pc, #20]	; (8003078 <_ZN10IridiumSBD17configureSleepPinEv+0x24>)
 8003062:	f000 fe5d 	bl	8003d20 <_Z10st_pinModeP12GPIO_TypeDefhi>
   diagprint(F("configureSleepPin: sleepPin configured\r\n"));
 8003066:	4905      	ldr	r1, [pc, #20]	; (800307c <_ZN10IridiumSBD17configureSleepPinEv+0x28>)
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	f000 f8f5 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 800306e:	bf00      	nop
 8003070:	3708      	adds	r7, #8
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	40020800 	.word	0x40020800
 800307c:	080105ec 	.word	0x080105ec

08003080 <_ZN10IridiumSBD11setSleepPinEh>:

void IridiumSBD::setSleepPin(uint8_t enable)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	460b      	mov	r3, r1
 800308a:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(sleepPin_GPIO_Port,sleepPin_Pin,GPIO_PIN_SET);
 800308c:	2201      	movs	r2, #1
 800308e:	2108      	movs	r1, #8
 8003090:	480b      	ldr	r0, [pc, #44]	; (80030c0 <_ZN10IridiumSBD11setSleepPinEh+0x40>)
 8003092:	f002 f92d 	bl	80052f0 <HAL_GPIO_WritePin>
   //digitalWrite(this->sleepPin, enable); // HIGH = awake, LOW = asleep TODO
   diagprint(F("setSleepPin: sleepPin set "));
 8003096:	490b      	ldr	r1, [pc, #44]	; (80030c4 <_ZN10IridiumSBD11setSleepPinEh+0x44>)
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f000 f8dd 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   if (enable == HIGH)
 800309e:	78fb      	ldrb	r3, [r7, #3]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d104      	bne.n	80030ae <_ZN10IridiumSBD11setSleepPinEh+0x2e>
      diagprint(F("HIGH\r\n"));
 80030a4:	4908      	ldr	r1, [pc, #32]	; (80030c8 <_ZN10IridiumSBD11setSleepPinEh+0x48>)
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f000 f8d6 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   else
      diagprint(F("LOW\r\n"));
}
 80030ac:	e003      	b.n	80030b6 <_ZN10IridiumSBD11setSleepPinEh+0x36>
      diagprint(F("LOW\r\n"));
 80030ae:	4907      	ldr	r1, [pc, #28]	; (80030cc <_ZN10IridiumSBD11setSleepPinEh+0x4c>)
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f000 f8d1 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80030b6:	bf00      	nop
 80030b8:	3708      	adds	r7, #8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	40020800 	.word	0x40020800
 80030c4:	08010618 	.word	0x08010618
 80030c8:	08010634 	.word	0x08010634
 80030cc:	0801063c 	.word	0x0801063c

080030d0 <_ZN10IridiumSBD15beginSerialPortEv>:

void IridiumSBD::beginSerialPort()
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::beginSerialPort\r\n"));
 80030d8:	4903      	ldr	r1, [pc, #12]	; (80030e8 <_ZN10IridiumSBD15beginSerialPortEv+0x18>)
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f000 f8bc 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80030e0:	bf00      	nop
 80030e2:	3708      	adds	r7, #8
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	08010644 	.word	0x08010644

080030ec <_ZN10IridiumSBD13endSerialPortEv>:

void IridiumSBD::endSerialPort()
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::endSerialPort\r\n"));
 80030f4:	4903      	ldr	r1, [pc, #12]	; (8003104 <_ZN10IridiumSBD13endSerialPortEv+0x18>)
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 f8ae 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80030fc:	bf00      	nop
 80030fe:	3708      	adds	r7, #8
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}
 8003104:	08010664 	.word	0x08010664

08003108 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>:

void IridiumSBD::send(FlashString str, bool beginLine, bool endLine)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	60b9      	str	r1, [r7, #8]
 8003112:	4611      	mov	r1, r2
 8003114:	461a      	mov	r2, r3
 8003116:	460b      	mov	r3, r1
 8003118:	71fb      	strb	r3, [r7, #7]
 800311a:	4613      	mov	r3, r2
 800311c:	71bb      	strb	r3, [r7, #6]
   if (beginLine)
 800311e:	79fb      	ldrb	r3, [r7, #7]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d003      	beq.n	800312c <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x24>
      consoleprint(F(">> "));
 8003124:	4922      	ldr	r1, [pc, #136]	; (80031b0 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xa8>)
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f000 f8de 	bl	80032e8 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 800312c:	68b9      	ldr	r1, [r7, #8]
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f000 f8da 	bl	80032e8 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (endLine)
 8003134:	79bb      	ldrb	r3, [r7, #6]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d003      	beq.n	8003142 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x3a>
      consoleprint(F("\r\n"));
 800313a:	491e      	ldr	r1, [pc, #120]	; (80031b4 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xac>)
 800313c:	68f8      	ldr	r0, [r7, #12]
 800313e:	f000 f8d3 	bl	80032e8 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003148:	2b00      	cmp	r3, #0
 800314a:	d006      	beq.n	800315a <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x52>
   {
      stream->print(str);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003150:	68b9      	ldr	r1, [r7, #8]
 8003152:	4618      	mov	r0, r3
 8003154:	f000 ff9e 	bl	8004094 <_ZN5Print5printEPK19__FlashStringHelper>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 8003158:	e025      	b.n	80031a6 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x9e>
      wireport->beginTransmission((uint8_t)deviceaddress);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003164:	4619      	mov	r1, r3
 8003166:	4610      	mov	r0, r2
 8003168:	f001 f860 	bl	800422c <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003170:	21ff      	movs	r1, #255	; 0xff
 8003172:	4618      	mov	r0, r3
 8003174:	f7ff f9fc 	bl	8002570 <_ZN7TwoWire5writeEi>
      wireport->print(str);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800317c:	68b9      	ldr	r1, [r7, #8]
 800317e:	4618      	mov	r0, r3
 8003180:	f000 ff88 	bl	8004094 <_ZN5Print5printEPK19__FlashStringHelper>
      if (wireport->endTransmission() != 0) //Release bus
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003188:	4618      	mov	r0, r3
 800318a:	f001 f899 	bl	80042c0 <_ZN7TwoWire15endTransmissionEv>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	bf14      	ite	ne
 8003194:	2301      	movne	r3, #1
 8003196:	2300      	moveq	r3, #0
 8003198:	b2db      	uxtb	r3, r3
 800319a:	2b00      	cmp	r3, #0
 800319c:	d003      	beq.n	80031a6 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x9e>
         diagprint(F("I2C write was not successful!\r\n"));
 800319e:	4906      	ldr	r1, [pc, #24]	; (80031b8 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xb0>)
 80031a0:	68f8      	ldr	r0, [r7, #12]
 80031a2:	f000 f859 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80031a6:	bf00      	nop
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	08010680 	.word	0x08010680
 80031b4:	080103c8 	.word	0x080103c8
 80031b8:	08010448 	.word	0x08010448

080031bc <_ZN10IridiumSBD4sendEPKc>:

void IridiumSBD::send(const char *str)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
   consoleprint(F(">> "));
 80031c6:	4921      	ldr	r1, [pc, #132]	; (800324c <_ZN10IridiumSBD4sendEPKc+0x90>)
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 f88d 	bl	80032e8 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 80031ce:	6839      	ldr	r1, [r7, #0]
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f000 f8af 	bl	8003334 <_ZN10IridiumSBD12consoleprintEPKc>
   consoleprint(F("\r\n"));
 80031d6:	491e      	ldr	r1, [pc, #120]	; (8003250 <_ZN10IridiumSBD4sendEPKc+0x94>)
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	f000 f885 	bl	80032e8 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d006      	beq.n	80031f6 <_ZN10IridiumSBD4sendEPKc+0x3a>
   {
      stream->print(str);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031ec:	6839      	ldr	r1, [r7, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f000 ff5e 	bl	80040b0 <_ZN5Print5printEPKc>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 80031f4:	e025      	b.n	8003242 <_ZN10IridiumSBD4sendEPKc+0x86>
      wireport->beginTransmission((uint8_t)deviceaddress);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003200:	4619      	mov	r1, r3
 8003202:	4610      	mov	r0, r2
 8003204:	f001 f812 	bl	800422c <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800320c:	21ff      	movs	r1, #255	; 0xff
 800320e:	4618      	mov	r0, r3
 8003210:	f7ff f9ae 	bl	8002570 <_ZN7TwoWire5writeEi>
      wireport->print(str);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003218:	6839      	ldr	r1, [r7, #0]
 800321a:	4618      	mov	r0, r3
 800321c:	f000 ff48 	bl	80040b0 <_ZN5Print5printEPKc>
      if (wireport->endTransmission() != 0) //Release bus
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003224:	4618      	mov	r0, r3
 8003226:	f001 f84b 	bl	80042c0 <_ZN7TwoWire15endTransmissionEv>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	bf14      	ite	ne
 8003230:	2301      	movne	r3, #1
 8003232:	2300      	moveq	r3, #0
 8003234:	b2db      	uxtb	r3, r3
 8003236:	2b00      	cmp	r3, #0
 8003238:	d003      	beq.n	8003242 <_ZN10IridiumSBD4sendEPKc+0x86>
         diagprint(F("I2C write was not successful!\r\n"));
 800323a:	4906      	ldr	r1, [pc, #24]	; (8003254 <_ZN10IridiumSBD4sendEPKc+0x98>)
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f000 f80b 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8003242:	bf00      	nop
 8003244:	3708      	adds	r7, #8
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	08010680 	.word	0x08010680
 8003250:	080103c8 	.word	0x080103c8
 8003254:	08010448 	.word	0x08010448

08003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>:
         diagprint(F("I2C write was not successful!\r\n"));
   }
}

void IridiumSBD::diagprint(FlashString str)
{
 8003258:	b590      	push	{r4, r7, lr}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	1c5a      	adds	r2, r3, #1
 800326a:	60fa      	str	r2, [r7, #12]
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 8003270:	7afb      	ldrb	r3, [r7, #11]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d005      	beq.n	8003282 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0x2a>
      ISBDDiagsCallback(this, c);
 8003276:	7afb      	ldrb	r3, [r7, #11]
 8003278:	4619      	mov	r1, r3
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f7ff f99e 	bl	80025bc <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   }
 8003280:	e7f1      	b.n	8003266 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 8003282:	bf00      	nop

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((const char*)str), HAL_MAX_DELAY);
 8003284:	687c      	ldr	r4, [r7, #4]
 8003286:	6838      	ldr	r0, [r7, #0]
 8003288:	f7fc ffcc 	bl	8000224 <strlen>
 800328c:	4603      	mov	r3, r0
 800328e:	b29a      	uxth	r2, r3
 8003290:	f04f 33ff 	mov.w	r3, #4294967295
 8003294:	6839      	ldr	r1, [r7, #0]
 8003296:	4620      	mov	r0, r4
 8003298:	f005 f985 	bl	80085a6 <HAL_UART_Transmit>
}
 800329c:	bf00      	nop
 800329e:	3714      	adds	r7, #20
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd90      	pop	{r4, r7, pc}

080032a4 <_ZN10IridiumSBD9diagprintEPKc>:

void IridiumSBD::diagprint(const char *str)
{
 80032a4:	b590      	push	{r4, r7, lr}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
   while (*str)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d008      	beq.n	80032c8 <_ZN10IridiumSBD9diagprintEPKc+0x24>
      ISBDDiagsCallback(this, *str++);
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	1c5a      	adds	r2, r3, #1
 80032ba:	603a      	str	r2, [r7, #0]
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	4619      	mov	r1, r3
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f7ff f97b 	bl	80025bc <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   while (*str)
 80032c6:	e7f2      	b.n	80032ae <_ZN10IridiumSBD9diagprintEPKc+0xa>

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 80032c8:	687c      	ldr	r4, [r7, #4]
 80032ca:	6838      	ldr	r0, [r7, #0]
 80032cc:	f7fc ffaa 	bl	8000224 <strlen>
 80032d0:	4603      	mov	r3, r0
 80032d2:	b29a      	uxth	r2, r3
 80032d4:	f04f 33ff 	mov.w	r3, #4294967295
 80032d8:	6839      	ldr	r1, [r7, #0]
 80032da:	4620      	mov	r0, r4
 80032dc:	f005 f963 	bl	80085a6 <HAL_UART_Transmit>
}
 80032e0:	bf00      	nop
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd90      	pop	{r4, r7, pc}

080032e8 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>:
   diagprint(str); //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
}

void IridiumSBD::consoleprint(FlashString str)
{
 80032e8:	b590      	push	{r4, r7, lr}
 80032ea:	b085      	sub	sp, #20
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	1c5a      	adds	r2, r3, #1
 80032fa:	60fa      	str	r2, [r7, #12]
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 8003300:	7afb      	ldrb	r3, [r7, #11]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d005      	beq.n	8003312 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0x2a>
      ISBDConsoleCallback(this, c);
 8003306:	7afb      	ldrb	r3, [r7, #11]
 8003308:	4619      	mov	r1, r3
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f7ff f94a 	bl	80025a4 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   }
 8003310:	e7f1      	b.n	80032f6 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 8003312:	bf00      	nop

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((const char*) str), HAL_MAX_DELAY);
 8003314:	687c      	ldr	r4, [r7, #4]
 8003316:	6838      	ldr	r0, [r7, #0]
 8003318:	f7fc ff84 	bl	8000224 <strlen>
 800331c:	4603      	mov	r3, r0
 800331e:	b29a      	uxth	r2, r3
 8003320:	f04f 33ff 	mov.w	r3, #4294967295
 8003324:	6839      	ldr	r1, [r7, #0]
 8003326:	4620      	mov	r0, r4
 8003328:	f005 f93d 	bl	80085a6 <HAL_UART_Transmit>
}
 800332c:	bf00      	nop
 800332e:	3714      	adds	r7, #20
 8003330:	46bd      	mov	sp, r7
 8003332:	bd90      	pop	{r4, r7, pc}

08003334 <_ZN10IridiumSBD12consoleprintEPKc>:

void IridiumSBD::consoleprint(const char *str)
{
 8003334:	b590      	push	{r4, r7, lr}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	6039      	str	r1, [r7, #0]
   while (*str)
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d008      	beq.n	8003358 <_ZN10IridiumSBD12consoleprintEPKc+0x24>
      ISBDConsoleCallback(this, *str++);
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	1c5a      	adds	r2, r3, #1
 800334a:	603a      	str	r2, [r7, #0]
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	4619      	mov	r1, r3
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f7ff f927 	bl	80025a4 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   while (*str)
 8003356:	e7f2      	b.n	800333e <_ZN10IridiumSBD12consoleprintEPKc+0xa>

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8003358:	687c      	ldr	r4, [r7, #4]
 800335a:	6838      	ldr	r0, [r7, #0]
 800335c:	f7fc ff62 	bl	8000224 <strlen>
 8003360:	4603      	mov	r3, r0
 8003362:	b29a      	uxth	r2, r3
 8003364:	f04f 33ff 	mov.w	r3, #4294967295
 8003368:	6839      	ldr	r1, [r7, #0]
 800336a:	4620      	mov	r0, r4
 800336c:	f005 f91b 	bl	80085a6 <HAL_UART_Transmit>
}
 8003370:	bf00      	nop
 8003372:	370c      	adds	r7, #12
 8003374:	46bd      	mov	sp, r7
 8003376:	bd90      	pop	{r4, r7, pc}

08003378 <_ZN10IridiumSBD12consoleprintEc>:
   //consoleprint((const char*) str);
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
}

void IridiumSBD::consoleprint(char c)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	460b      	mov	r3, r1
 8003382:	70fb      	strb	r3, [r7, #3]
   ISBDConsoleCallback(this, c);
 8003384:	78fb      	ldrb	r3, [r7, #3]
 8003386:	4619      	mov	r1, r3
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f7ff f90b 	bl	80025a4 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
}
 800338e:	bf00      	nop
 8003390:	3708      	adds	r7, #8
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
	...

08003398 <_ZN10IridiumSBD11SBDRINGSeenEv>:

void IridiumSBD::SBDRINGSeen()
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
   ringAsserted = true;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
   diagprint(F("SBDRING alert seen!\r\n"));
 80033a8:	4903      	ldr	r1, [pc, #12]	; (80033b8 <_ZN10IridiumSBD11SBDRINGSeenEv+0x20>)
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f7ff ff54 	bl	8003258 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80033b0:	bf00      	nop
 80033b2:	3708      	adds	r7, #8
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	08010688 	.word	0x08010688

080033bc <_ZN10IridiumSBD13filterSBDRINGEv>:
// Read characters until we find one that doesn't match SBDRING
// If nextChar is -1 it means we are still entertaining a possible
// match with SBDRING\r\n.  Once we find a mismatch, stuff it into
// nextChar.
void IridiumSBD::filterSBDRING()
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
   if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80033ca:	f083 0301 	eor.w	r3, r3, #1
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d002      	beq.n	80033da <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f000 f949 	bl	800366c <_ZN10IridiumSBD13check9603dataEv>
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d00b      	beq.n	80033fc <_ZN10IridiumSBD13filterSBDRINGEv+0x40>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	3308      	adds	r3, #8
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4610      	mov	r0, r2
 80033f4:	4798      	blx	r3
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	dc0d      	bgt.n	8003418 <_ZN10IridiumSBD13filterSBDRINGEv+0x5c>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003402:	f083 0301 	eor.w	r3, r3, #1
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b00      	cmp	r3, #0
 800340a:	d00d      	beq.n	8003428 <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f000 fa67 	bl	80038e0 <_ZN10IridiumSBD15i2cSerAvailableEv>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	dd07      	ble.n	8003428 <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800341e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003422:	d101      	bne.n	8003428 <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 8003424:	2301      	movs	r3, #1
 8003426:	e000      	b.n	800342a <_ZN10IridiumSBD13filterSBDRINGEv+0x6e>
 8003428:	2300      	movs	r3, #0
 800342a:	2b00      	cmp	r3, #0
 800342c:	f000 80b6 	beq.w	800359c <_ZN10IridiumSBD13filterSBDRINGEv+0x1e0>
   {
      char c;
      if (this->useSerial)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00b      	beq.n	8003452 <_ZN10IridiumSBD13filterSBDRINGEv+0x96>
      {
         c = stream->read();
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	330c      	adds	r3, #12
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4610      	mov	r0, r2
 800344a:	4798      	blx	r3
 800344c:	4603      	mov	r3, r0
 800344e:	73fb      	strb	r3, [r7, #15]
 8003450:	e004      	b.n	800345c <_ZN10IridiumSBD13filterSBDRINGEv+0xa0>
      }
      else
      {
         c = i2cSerRead();
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 fa5e 	bl	8003914 <_ZN10IridiumSBD10i2cSerReadEv>
 8003458:	4603      	mov	r3, r0
 800345a:	73fb      	strb	r3, [r7, #15]
      }
      consoleprint(c);
 800345c:	7bfb      	ldrb	r3, [r7, #15]
 800345e:	4619      	mov	r1, r3
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f7ff ff89 	bl	8003378 <_ZN10IridiumSBD12consoleprintEc>
      if (*head != 0 && c == *head)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	2b00      	cmp	r3, #0
 8003470:	f000 808d 	beq.w	800358e <_ZN10IridiumSBD13filterSBDRINGEv+0x1d2>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	7bfa      	ldrb	r2, [r7, #15]
 800347e:	429a      	cmp	r2, r3
 8003480:	f040 8085 	bne.w	800358e <_ZN10IridiumSBD13filterSBDRINGEv+0x1d2>
      {
         ++head;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800348a:	1c5a      	adds	r2, r3, #1
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
         if (*head == 0)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d10d      	bne.n	80034ba <_ZN10IridiumSBD13filterSBDRINGEv+0xfe>
         {
            SBDRINGSeen();
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f7ff ff7a 	bl	8003398 <_ZN10IridiumSBD11SBDRINGSeenEv>
            head = tail = SBDRING;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	4a3f      	ldr	r2, [pc, #252]	; (80035a4 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e8>)
 80034a8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
            {
               --head;
               nextChar = c;
            }
         }
 80034b8:	e06e      	b.n	8003598 <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
            for (unsigned long start = millis(); ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) && millis() - start < FILTERTIMEOUT; );
 80034ba:	f001 fc29 	bl	8004d10 <HAL_GetTick>
 80034be:	60b8      	str	r0, [r7, #8]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00b      	beq.n	80034e2 <_ZN10IridiumSBD13filterSBDRINGEv+0x126>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	3308      	adds	r3, #8
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4610      	mov	r0, r2
 80034da:	4798      	blx	r3
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d00d      	beq.n	80034fe <_ZN10IridiumSBD13filterSBDRINGEv+0x142>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80034e8:	f083 0301 	eor.w	r3, r3, #1
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d00e      	beq.n	8003510 <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f000 f9f4 	bl	80038e0 <_ZN10IridiumSBD15i2cSerAvailableEv>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d108      	bne.n	8003510 <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 80034fe:	f001 fc07 	bl	8004d10 <HAL_GetTick>
 8003502:	4602      	mov	r2, r0
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	2b09      	cmp	r3, #9
 800350a:	d801      	bhi.n	8003510 <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 800350c:	2301      	movs	r3, #1
 800350e:	e000      	b.n	8003512 <_ZN10IridiumSBD13filterSBDRINGEv+0x156>
 8003510:	2300      	movs	r3, #0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d000      	beq.n	8003518 <_ZN10IridiumSBD13filterSBDRINGEv+0x15c>
 8003516:	e7d3      	b.n	80034c0 <_ZN10IridiumSBD13filterSBDRINGEv+0x104>
            if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800351e:	f083 0301 	eor.w	r3, r3, #1
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	d002      	beq.n	800352e <_ZN10IridiumSBD13filterSBDRINGEv+0x172>
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f000 f89f 	bl	800366c <_ZN10IridiumSBD13check9603dataEv>
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00b      	beq.n	8003550 <_ZN10IridiumSBD13filterSBDRINGEv+0x194>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	3308      	adds	r3, #8
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4610      	mov	r0, r2
 8003548:	4798      	blx	r3
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00d      	beq.n	800356c <_ZN10IridiumSBD13filterSBDRINGEv+0x1b0>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003556:	f083 0301 	eor.w	r3, r3, #1
 800355a:	b2db      	uxtb	r3, r3
 800355c:	2b00      	cmp	r3, #0
 800355e:	d007      	beq.n	8003570 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b4>
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f000 f9bd 	bl	80038e0 <_ZN10IridiumSBD15i2cSerAvailableEv>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d101      	bne.n	8003570 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b4>
 800356c:	2301      	movs	r3, #1
 800356e:	e000      	b.n	8003572 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b6>
 8003570:	2300      	movs	r3, #0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d010      	beq.n	8003598 <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
               --head;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800357c:	1e5a      	subs	r2, r3, #1
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
               nextChar = c;
 8003584:	7bfa      	ldrb	r2, [r7, #15]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
         }
 800358c:	e004      	b.n	8003598 <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
      }
      else
      {
         nextChar = c;
 800358e:	7bfa      	ldrb	r2, [r7, #15]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8003596:	e720      	b.n	80033da <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
         }
 8003598:	bf00      	nop
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 800359a:	e71e      	b.n	80033da <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
      }
   }
}
 800359c:	bf00      	nop
 800359e:	3710      	adds	r7, #16
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	08010fdc 	.word	0x08010fdc

080035a8 <_ZN10IridiumSBD17filteredavailableEv>:

const char IridiumSBD::SBDRING[] = "SBDRING\r\n";

int IridiumSBD::filteredavailable()
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f7ff ff03 	bl	80033bc <_ZN10IridiumSBD13filterSBDRINGEv>
   return head - tail + (nextChar != -1 ? 1 : 0);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	f8d2 20d8 	ldr.w	r2, [r2, #216]	; 0xd8
 80035ca:	f1b2 3fff 	cmp.w	r2, #4294967295
 80035ce:	d001      	beq.n	80035d4 <_ZN10IridiumSBD17filteredavailableEv+0x2c>
 80035d0:	2201      	movs	r2, #1
 80035d2:	e000      	b.n	80035d6 <_ZN10IridiumSBD17filteredavailableEv+0x2e>
 80035d4:	2200      	movs	r2, #0
 80035d6:	4413      	add	r3, r2
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3708      	adds	r7, #8
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <_ZN10IridiumSBD12filteredreadEv>:

int IridiumSBD::filteredread()
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f7ff fee7 	bl	80033bc <_ZN10IridiumSBD13filterSBDRINGEv>

   // Use up the queue first
   if (head > tail)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d91c      	bls.n	8003638 <_ZN10IridiumSBD12filteredreadEv+0x58>
   {
      char c = *tail++;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8003604:	1c59      	adds	r1, r3, #1
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	f8c2 10d4 	str.w	r1, [r2, #212]	; 0xd4
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	73bb      	strb	r3, [r7, #14]
      if (head == tail)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800361c:	429a      	cmp	r2, r3
 800361e:	d109      	bne.n	8003634 <_ZN10IridiumSBD12filteredreadEv+0x54>
         head = tail = SBDRING;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	4a11      	ldr	r2, [pc, #68]	; (8003668 <_ZN10IridiumSBD12filteredreadEv+0x88>)
 8003624:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      return c;
 8003634:	7bbb      	ldrb	r3, [r7, #14]
 8003636:	e012      	b.n	800365e <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   // Then the "extra" char
   else if (nextChar != -1)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800363e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003642:	d00a      	beq.n	800365a <_ZN10IridiumSBD12filteredreadEv+0x7a>
   {
      char c = (char)nextChar;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800364a:	73fb      	strb	r3, [r7, #15]
      nextChar = -1;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f04f 32ff 	mov.w	r2, #4294967295
 8003652:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      return c;
 8003656:	7bfb      	ldrb	r3, [r7, #15]
 8003658:	e001      	b.n	800365e <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   return -1;
 800365a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800365e:	4618      	mov	r0, r3
 8003660:	3710      	adds	r7, #16
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	08010fdc 	.word	0x08010fdc

0800366c <_ZN10IridiumSBD13check9603dataEv>:

//Checks the number of available serial bytes
//Reads the available serial bytes (if any) and stores them in i2c_ser_buffer
void IridiumSBD::check9603data()
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  if (millis() - lastCheck >= I2C_POLLING_WAIT_MS)
 8003674:	f001 fb4c 	bl	8004d10 <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	f892 20b0 	ldrb.w	r2, [r2, #176]	; 0xb0
 8003688:	4293      	cmp	r3, r2
 800368a:	bf2c      	ite	cs
 800368c:	2301      	movcs	r3, #1
 800368e:	2300      	movcc	r3, #0
 8003690:	b2db      	uxtb	r3, r3
 8003692:	2b00      	cmp	r3, #0
 8003694:	f000 80be 	beq.w	8003814 <_ZN10IridiumSBD13check9603dataEv+0x1a8>
  {
    //Check how many serial bytes are waiting to be read
    uint16_t bytesAvailable = 0;
 8003698:	2300      	movs	r3, #0
 800369a:	81fb      	strh	r3, [r7, #14]
    wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036a6:	4619      	mov	r1, r3
 80036a8:	4610      	mov	r0, r2
 80036aa:	f000 fdbf 	bl	800422c <_ZN7TwoWire17beginTransmissionEh>
    wireport->write(LEN_REG); // Point to the serial buffer length
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036b2:	21fd      	movs	r1, #253	; 0xfd
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7fe ff5b 	bl	8002570 <_ZN7TwoWire5writeEi>
    wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036be:	4618      	mov	r0, r3
 80036c0:	f000 fdfe 	bl	80042c0 <_ZN7TwoWire15endTransmissionEv>
    if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)2) == 2) // Request two bytes
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036ce:	2202      	movs	r2, #2
 80036d0:	4619      	mov	r1, r3
 80036d2:	f000 fd98 	bl	8004206 <_ZN7TwoWire11requestFromEhh>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b02      	cmp	r3, #2
 80036da:	bf0c      	ite	eq
 80036dc:	2301      	moveq	r3, #1
 80036de:	2300      	movne	r3, #0
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d01d      	beq.n	8003722 <_ZN10IridiumSBD13check9603dataEv+0xb6>
    {
      uint8_t msb = wireport->read();
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	330c      	adds	r3, #12
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4610      	mov	r0, r2
 80036f6:	4798      	blx	r3
 80036f8:	4603      	mov	r3, r0
 80036fa:	737b      	strb	r3, [r7, #13]
      uint8_t lsb = wireport->read();
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	330c      	adds	r3, #12
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4610      	mov	r0, r2
 800370c:	4798      	blx	r3
 800370e:	4603      	mov	r3, r0
 8003710:	733b      	strb	r3, [r7, #12]
      bytesAvailable = (((uint16_t)msb) << 8) | lsb;
 8003712:	7b7b      	ldrb	r3, [r7, #13]
 8003714:	021b      	lsls	r3, r3, #8
 8003716:	b21a      	sxth	r2, r3
 8003718:	7b3b      	ldrb	r3, [r7, #12]
 800371a:	b21b      	sxth	r3, r3
 800371c:	4313      	orrs	r3, r2
 800371e:	b21b      	sxth	r3, r3
 8003720:	81fb      	strh	r3, [r7, #14]
    }

    //Now read the serial bytes (if any)
    if (bytesAvailable > 0)
 8003722:	89fb      	ldrh	r3, [r7, #14]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d06f      	beq.n	8003808 <_ZN10IridiumSBD13check9603dataEv+0x19c>
    {
      // Request the bytes
      // Poke them into the i2c_serial buffer
      // Release the bus afterwards
      wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003732:	4619      	mov	r1, r3
 8003734:	4610      	mov	r0, r2
 8003736:	f000 fd79 	bl	800422c <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the serial buffer
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800373e:	21ff      	movs	r1, #255	; 0xff
 8003740:	4618      	mov	r0, r3
 8003742:	f7fe ff15 	bl	8002570 <_ZN7TwoWire5writeEi>
      wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800374a:	4618      	mov	r0, r3
 800374c:	f000 fdb8 	bl	80042c0 <_ZN7TwoWire15endTransmissionEv>
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 8003750:	89fb      	ldrh	r3, [r7, #14]
 8003752:	2b08      	cmp	r3, #8
 8003754:	d92d      	bls.n	80037b2 <_ZN10IridiumSBD13check9603dataEv+0x146>
      {
        wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)SER_PACKET_SIZE, (uint8_t)false); // Request SER_PACKET_SIZE bytes, don't release the bus
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f893 1050 	ldrb.w	r1, [r3, #80]	; 0x50
 8003760:	2300      	movs	r3, #0
 8003762:	2208      	movs	r2, #8
 8003764:	f000 fd14 	bl	8004190 <_ZN7TwoWire11requestFromEhhh>
        while (wireport->available())
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	3308      	adds	r3, #8
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4610      	mov	r0, r2
 8003778:	4798      	blx	r3
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	bf14      	ite	ne
 8003780:	2301      	movne	r3, #1
 8003782:	2300      	moveq	r3, #0
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00f      	beq.n	80037aa <_ZN10IridiumSBD13check9603dataEv+0x13e>
        {
          i2cSerPoke(wireport->read()); // Read and store each byte
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	330c      	adds	r3, #12
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4610      	mov	r0, r2
 800379a:	4798      	blx	r3
 800379c:	4603      	mov	r3, r0
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	4619      	mov	r1, r3
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f000 f8e2 	bl	800396c <_ZN10IridiumSBD10i2cSerPokeEc>
        while (wireport->available())
 80037a8:	e7de      	b.n	8003768 <_ZN10IridiumSBD13check9603dataEv+0xfc>
        }
        bytesAvailable -= SER_PACKET_SIZE; // Decrease the number of bytes available by SER_PACKET_SIZE
 80037aa:	89fb      	ldrh	r3, [r7, #14]
 80037ac:	3b08      	subs	r3, #8
 80037ae:	81fb      	strh	r3, [r7, #14]
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 80037b0:	e7ce      	b.n	8003750 <_ZN10IridiumSBD13check9603dataEv+0xe4>
      }
      wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)bytesAvailable); // Request remaining bytes, release the bus
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80037bc:	89fa      	ldrh	r2, [r7, #14]
 80037be:	b2d2      	uxtb	r2, r2
 80037c0:	4619      	mov	r1, r3
 80037c2:	f000 fd20 	bl	8004206 <_ZN7TwoWire11requestFromEhh>
      while (wireport->available())
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	3308      	adds	r3, #8
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4610      	mov	r0, r2
 80037d6:	4798      	blx	r3
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	bf14      	ite	ne
 80037de:	2301      	movne	r3, #1
 80037e0:	2300      	moveq	r3, #0
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d00f      	beq.n	8003808 <_ZN10IridiumSBD13check9603dataEv+0x19c>
      {
        i2cSerPoke(wireport->read()); // Read and store each byte
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	330c      	adds	r3, #12
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4610      	mov	r0, r2
 80037f8:	4798      	blx	r3
 80037fa:	4603      	mov	r3, r0
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	4619      	mov	r1, r3
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f000 f8b3 	bl	800396c <_ZN10IridiumSBD10i2cSerPokeEc>
      while (wireport->available())
 8003806:	e7de      	b.n	80037c6 <_ZN10IridiumSBD13check9603dataEv+0x15a>
      }
    }

    lastCheck = millis(); //Put off checking to avoid excessive I2C bus traffic
 8003808:	f001 fa82 	bl	8004d10 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  }
}
 8003814:	bf00      	nop
 8003816:	3710      	adds	r7, #16
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <_ZN10IridiumSBD13check9603pinsEv>:

//Reads the IO pins and update IO_REGISTER
void IridiumSBD::check9603pins()
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  //Read the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800382e:	4619      	mov	r1, r3
 8003830:	4610      	mov	r0, r2
 8003832:	f000 fcfb 	bl	800422c <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800383a:	2110      	movs	r1, #16
 800383c:	4618      	mov	r0, r3
 800383e:	f7fe fe97 	bl	8002570 <_ZN7TwoWire5writeEi>
  wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003846:	4618      	mov	r0, r3
 8003848:	f000 fd3a 	bl	80042c0 <_ZN7TwoWire15endTransmissionEv>
  if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)1) == 1) // Request one byte from the IO register
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003856:	2201      	movs	r2, #1
 8003858:	4619      	mov	r1, r3
 800385a:	f000 fcd4 	bl	8004206 <_ZN7TwoWire11requestFromEhh>
 800385e:	4603      	mov	r3, r0
 8003860:	2b01      	cmp	r3, #1
 8003862:	bf0c      	ite	eq
 8003864:	2301      	moveq	r3, #1
 8003866:	2300      	movne	r3, #0
 8003868:	b2db      	uxtb	r3, r3
 800386a:	2b00      	cmp	r3, #0
 800386c:	d00d      	beq.n	800388a <_ZN10IridiumSBD13check9603pinsEv+0x6e>
  {
    IO_REGISTER = wireport->read(); // Read the IO register
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	330c      	adds	r3, #12
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4610      	mov	r0, r2
 800387e:	4798      	blx	r3
 8003880:	4603      	mov	r3, r0
 8003882:	b2da      	uxtb	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
}
 800388a:	bf00      	nop
 800388c:	3708      	adds	r7, #8
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}

08003892 <_ZN10IridiumSBD11set9603pinsEh>:

//Set the IO pins
void IridiumSBD::set9603pins(uint8_t pins)
{
 8003892:	b580      	push	{r7, lr}
 8003894:	b082      	sub	sp, #8
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
 800389a:	460b      	mov	r3, r1
 800389c:	70fb      	strb	r3, [r7, #3]
  //Write to the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80038a8:	4619      	mov	r1, r3
 80038aa:	4610      	mov	r0, r2
 80038ac:	f000 fcbe 	bl	800422c <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038b4:	2110      	movs	r1, #16
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7fe fe5a 	bl	8002570 <_ZN7TwoWire5writeEi>
  wireport->write(pins); // Set the pins
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	78f9      	ldrb	r1, [r7, #3]
 80038ca:	4610      	mov	r0, r2
 80038cc:	4798      	blx	r3
  wireport->endTransmission(); // Send data and surrender the bus
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038d2:	4618      	mov	r0, r3
 80038d4:	f000 fcf4 	bl	80042c0 <_ZN7TwoWire15endTransmissionEv>
}
 80038d8:	bf00      	nop
 80038da:	3708      	adds	r7, #8
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <_ZN10IridiumSBD15i2cSerAvailableEv>:
    return(ISBD_SUCCESS);
}

// I2C_SER functions
int IridiumSBD::i2cSerAvailable()
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  return (i2c_ser_buffer_tail + I2C_SER_MAX_BUFF - i2c_ser_buffer_head) % I2C_SER_MAX_BUFF;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038ee:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	425a      	negs	r2, r3
 80038fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003900:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8003904:	bf58      	it	pl
 8003906:	4253      	negpl	r3, r2
}
 8003908:	4618      	mov	r0, r3
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <_ZN10IridiumSBD10i2cSerReadEv>:

int IridiumSBD::i2cSerRead()
{
 8003914:	b480      	push	{r7}
 8003916:	b085      	sub	sp, #20
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  // Empty buffer?
  if (i2c_ser_buffer_head == i2c_ser_buffer_tail)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003928:	429a      	cmp	r2, r3
 800392a:	d102      	bne.n	8003932 <_ZN10IridiumSBD10i2cSerReadEv+0x1e>
    return -1;
 800392c:	f04f 33ff 	mov.w	r3, #4294967295
 8003930:	e016      	b.n	8003960 <_ZN10IridiumSBD10i2cSerReadEv+0x4c>

  // Read from "head"
  uint8_t d = i2c_ser_buffer[i2c_ser_buffer_head]; // grab next byte
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	4413      	add	r3, r2
 800393c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8003940:	73fb      	strb	r3, [r7, #15]
  i2c_ser_buffer_head = (i2c_ser_buffer_head + 1) % I2C_SER_MAX_BUFF; // update head
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003948:	3301      	adds	r3, #1
 800394a:	425a      	negs	r2, r3
 800394c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003950:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8003954:	bf58      	it	pl
 8003956:	4253      	negpl	r3, r2
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  return d;
 800395e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003960:	4618      	mov	r0, r3
 8003962:	3714      	adds	r7, #20
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr

0800396c <_ZN10IridiumSBD10i2cSerPokeEc>:

void IridiumSBD::i2cSerPoke(char serChar)
{
 800396c:	b480      	push	{r7}
 800396e:	b085      	sub	sp, #20
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	460b      	mov	r3, r1
 8003976:	70fb      	strb	r3, [r7, #3]
  // Calculate the new value for the tail
  int next = (i2c_ser_buffer_tail + 1) % I2C_SER_MAX_BUFF;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800397e:	3301      	adds	r3, #1
 8003980:	425a      	negs	r2, r3
 8003982:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003986:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800398a:	bf58      	it	pl
 800398c:	4253      	negpl	r3, r2
 800398e:	60fb      	str	r3, [r7, #12]
  // If the buffer is not full (i.e. we are not about to overwrite the head byte)
  // If the buffer is full, the byte is lost
  if (next != i2c_ser_buffer_head)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003996:	68fa      	ldr	r2, [r7, #12]
 8003998:	429a      	cmp	r2, r3
 800399a:	d00b      	beq.n	80039b4 <_ZN10IridiumSBD10i2cSerPokeEc+0x48>
  {
    // save new data in buffer: tail points to where byte goes
    i2c_ser_buffer[i2c_ser_buffer_tail] = serChar; // save new byte
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	4413      	add	r3, r2
 80039a6:	78fa      	ldrb	r2, [r7, #3]
 80039a8:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    i2c_ser_buffer_tail = next;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	68fa      	ldr	r2, [r7, #12]
 80039b0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  }
}
 80039b4:	bf00      	nop
 80039b6:	3714      	adds	r7, #20
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef>:
	#endif
}


//uint8_t IridiumSBD::MRT_Iridium_setup(UART_HandleTypeDef huart,POWERPROFILE profile){ TODO
uint8_t IridiumSBD::MRT_Iridium_setup(UART_HandleTypeDef huart){
 80039c0:	b084      	sub	sp, #16
 80039c2:	b580      	push	{r7, lr}
 80039c4:	b084      	sub	sp, #16
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
 80039ca:	f107 001c 	add.w	r0, r7, #28
 80039ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	this->uart = huart;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4618      	mov	r0, r3
 80039d6:	f107 031c 	add.w	r3, r7, #28
 80039da:	2244      	movs	r2, #68	; 0x44
 80039dc:	4619      	mov	r1, r3
 80039de:	f008 f985 	bl	800bcec <memcpy>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nSetting up the Iridium 9603N\r\n", 32, HAL_MAX_DELAY);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f04f 33ff 	mov.w	r3, #4294967295
 80039e8:	2220      	movs	r2, #32
 80039ea:	4962      	ldr	r1, [pc, #392]	; (8003b74 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1b4>)
 80039ec:	f004 fddb 	bl	80085a6 <HAL_UART_Transmit>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Checking for the device...", 28, HAL_MAX_DELAY);
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f04f 33ff 	mov.w	r3, #4294967295
 80039f6:	221c      	movs	r2, #28
 80039f8:	495f      	ldr	r1, [pc, #380]	; (8003b78 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1b8>)
 80039fa:	f004 fdd4 	bl	80085a6 <HAL_UART_Transmit>
	while(!this->isConnected()){
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f7ff f814 	bl	8002a2c <_ZN10IridiumSBD11isConnectedEv>
 8003a04:	4603      	mov	r3, r0
 8003a06:	f083 0301 	eor.w	r3, r3, #1
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d02c      	beq.n	8003a6a <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0xaa>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Check if the device is connected. Trying again in\r\n", 53, HAL_MAX_DELAY);
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f04f 33ff 	mov.w	r3, #4294967295
 8003a16:	2235      	movs	r2, #53	; 0x35
 8003a18:	4958      	ldr	r1, [pc, #352]	; (8003b7c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1bc>)
 8003a1a:	f004 fdc4 	bl	80085a6 <HAL_UART_Transmit>
		HAL_Delay(500);
 8003a1e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003a22:	f001 f981 	bl	8004d28 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r3", 3, HAL_MAX_DELAY);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f04f 33ff 	mov.w	r3, #4294967295
 8003a2c:	2203      	movs	r2, #3
 8003a2e:	4954      	ldr	r1, [pc, #336]	; (8003b80 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c0>)
 8003a30:	f004 fdb9 	bl	80085a6 <HAL_UART_Transmit>
		HAL_Delay(1000);
 8003a34:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003a38:	f001 f976 	bl	8004d28 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r2", 3, HAL_MAX_DELAY);
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a42:	2203      	movs	r2, #3
 8003a44:	494f      	ldr	r1, [pc, #316]	; (8003b84 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c4>)
 8003a46:	f004 fdae 	bl	80085a6 <HAL_UART_Transmit>
		HAL_Delay(1000);
 8003a4a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003a4e:	f001 f96b 	bl	8004d28 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r1\r\n", 7, HAL_MAX_DELAY);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f04f 33ff 	mov.w	r3, #4294967295
 8003a58:	2207      	movs	r2, #7
 8003a5a:	494b      	ldr	r1, [pc, #300]	; (8003b88 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c8>)
 8003a5c:	f004 fda3 	bl	80085a6 <HAL_UART_Transmit>
		HAL_Delay(1000);
 8003a60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003a64:	f001 f960 	bl	8004d28 <HAL_Delay>
	while(!this->isConnected()){
 8003a68:	e7c9      	b.n	80039fe <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x3e>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a70:	2206      	movs	r2, #6
 8003a72:	4946      	ldr	r1, [pc, #280]	; (8003b8c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8003a74:	f004 fd97 	bl	80085a6 <HAL_UART_Transmit>

	//Activate the superchargers
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Activating the superchargers...", 31, HAL_MAX_DELAY);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a7e:	221f      	movs	r2, #31
 8003a80:	4943      	ldr	r1, [pc, #268]	; (8003b90 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d0>)
 8003a82:	f004 fd90 	bl	80085a6 <HAL_UART_Transmit>
	this->enableSuperCapCharger(true);
 8003a86:	2101      	movs	r1, #1
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f7fe feb3 	bl	80027f4 <_ZN10IridiumSBD21enableSuperCapChargerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f04f 33ff 	mov.w	r3, #4294967295
 8003a94:	2206      	movs	r2, #6
 8003a96:	493d      	ldr	r1, [pc, #244]	; (8003b8c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8003a98:	f004 fd85 	bl	80085a6 <HAL_UART_Transmit>


	//Wait for the supercapacitors to charge
	//int start=millis();
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Waiting for the supercapacitors to charge...", 44, HAL_MAX_DELAY);
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8003aa2:	222c      	movs	r2, #44	; 0x2c
 8003aa4:	493b      	ldr	r1, [pc, #236]	; (8003b94 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d4>)
 8003aa6:	f004 fd7e 	bl	80085a6 <HAL_UART_Transmit>
	while (!this->checkSuperCapCharger()){
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f7fe fee0 	bl	8002870 <_ZN10IridiumSBD20checkSuperCapChargerEv>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	f083 0301 	eor.w	r3, r3, #1
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d004      	beq.n	8003ac6 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x106>
		HAL_Delay(333);
 8003abc:	f240 104d 	movw	r0, #333	; 0x14d
 8003ac0:	f001 f932 	bl	8004d28 <HAL_Delay>
	while (!this->checkSuperCapCharger()){
 8003ac4:	e7f1      	b.n	8003aaa <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0xea>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8003acc:	2206      	movs	r2, #6
 8003ace:	492f      	ldr	r1, [pc, #188]	; (8003b8c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8003ad0:	f004 fd69 	bl	80085a6 <HAL_UART_Transmit>


	//Enable power for the 9603N
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Enabling 9603N power...", 23, HAL_MAX_DELAY);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8003ada:	2217      	movs	r2, #23
 8003adc:	492e      	ldr	r1, [pc, #184]	; (8003b98 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d8>)
 8003ade:	f004 fd62 	bl	80085a6 <HAL_UART_Transmit>
	this->enable9603Npower(true);
 8003ae2:	2101      	movs	r1, #1
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f7fe fef3 	bl	80028d0 <_ZN10IridiumSBD16enable9603NpowerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f04f 33ff 	mov.w	r3, #4294967295
 8003af0:	2206      	movs	r2, #6
 8003af2:	4926      	ldr	r1, [pc, #152]	; (8003b8c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8003af4:	f004 fd57 	bl	80085a6 <HAL_UART_Transmit>
	/*
	 * Begin satellite modem operation
	 */

	//Power on the rockblock
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Starting Modem...", 17, HAL_MAX_DELAY);
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f04f 33ff 	mov.w	r3, #4294967295
 8003afe:	2211      	movs	r2, #17
 8003b00:	4926      	ldr	r1, [pc, #152]	; (8003b9c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1dc>)
 8003b02:	f004 fd50 	bl	80085a6 <HAL_UART_Transmit>
	//this->setPowerProfile(profile);
	int err = this->begin();
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f7fe fd64 	bl	80025d4 <_ZN10IridiumSBD5beginEv>
 8003b0c:	60f8      	str	r0, [r7, #12]
	if (err != ISBD_SUCCESS)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d015      	beq.n	8003b40 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x180>
	  {
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Failed: ", 8, HAL_MAX_DELAY);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f04f 33ff 	mov.w	r3, #4294967295
 8003b1a:	2208      	movs	r2, #8
 8003b1c:	4920      	ldr	r1, [pc, #128]	; (8003ba0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e0>)
 8003b1e:	f004 fd42 	bl	80085a6 <HAL_UART_Transmit>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) err, 4, HAL_MAX_DELAY);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	68f9      	ldr	r1, [r7, #12]
 8003b26:	f04f 33ff 	mov.w	r3, #4294967295
 8003b2a:	2204      	movs	r2, #4
 8003b2c:	f004 fd3b 	bl	80085a6 <HAL_UART_Transmit>
		this->MRT_Iridium_ErrorMessage(err);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	4619      	mov	r1, r3
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f000 f83a 	bl	8003bb0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>

	    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e011      	b.n	8003b64 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1a4>
	  }
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "...OK\r\n", 7, HAL_MAX_DELAY);
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f04f 33ff 	mov.w	r3, #4294967295
 8003b46:	2207      	movs	r2, #7
 8003b48:	4916      	ldr	r1, [pc, #88]	; (8003ba4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e4>)
 8003b4a:	f004 fd2c 	bl	80085a6 <HAL_UART_Transmit>

	//Setup default IMEI to 000000000000000 (no IMEI)
	IMEI="000000000000000";
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a15      	ldr	r2, [pc, #84]	; (8003ba8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e8>)
 8003b52:	645a      	str	r2, [r3, #68]	; 0x44

	HAL_UART_Transmit(&(this->uart),(uint8_t*) "End of setup\r\n\r\n", 16, HAL_MAX_DELAY);
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f04f 33ff 	mov.w	r3, #4294967295
 8003b5a:	2210      	movs	r2, #16
 8003b5c:	4913      	ldr	r1, [pc, #76]	; (8003bac <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1ec>)
 8003b5e:	f004 fd22 	bl	80085a6 <HAL_UART_Transmit>

	return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3710      	adds	r7, #16
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003b6e:	b004      	add	sp, #16
 8003b70:	4770      	bx	lr
 8003b72:	bf00      	nop
 8003b74:	08010708 	.word	0x08010708
 8003b78:	0801072c 	.word	0x0801072c
 8003b7c:	08010748 	.word	0x08010748
 8003b80:	0801077c 	.word	0x0801077c
 8003b84:	08010780 	.word	0x08010780
 8003b88:	08010784 	.word	0x08010784
 8003b8c:	0801001c 	.word	0x0801001c
 8003b90:	0801078c 	.word	0x0801078c
 8003b94:	080107ac 	.word	0x080107ac
 8003b98:	080107dc 	.word	0x080107dc
 8003b9c:	080107f4 	.word	0x080107f4
 8003ba0:	08010808 	.word	0x08010808
 8003ba4:	08010814 	.word	0x08010814
 8003ba8:	0801081c 	.word	0x0801081c
 8003bac:	0801082c 	.word	0x0801082c

08003bb0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>:
	return true;
}



void IridiumSBD::MRT_Iridium_ErrorMessage(uint8_t error){
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	460b      	mov	r3, r1
 8003bba:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nError:\t", 12, HAL_MAX_DELAY);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc2:	220c      	movs	r2, #12
 8003bc4:	4948      	ldr	r1, [pc, #288]	; (8003ce8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x138>)
 8003bc6:	f004 fcee 	bl	80085a6 <HAL_UART_Transmit>
	if (error == ISBD_ALREADY_AWAKE){
 8003bca:	78fb      	ldrb	r3, [r7, #3]
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d107      	bne.n	8003be0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x30>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Already Awake\r\n", 17, HAL_MAX_DELAY);
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8003bd6:	2211      	movs	r2, #17
 8003bd8:	4944      	ldr	r1, [pc, #272]	; (8003cec <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x13c>)
 8003bda:	f004 fce4 	bl	80085a6 <HAL_UART_Transmit>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "DEBUG LINE REACHED\r\n", 22, HAL_MAX_DELAY);
	}
	else{
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "UNKNOWN\r\n", 11, HAL_MAX_DELAY);
	}
}
 8003bde:	e07f      	b.n	8003ce0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SERIAL_FAILURE){
 8003be0:	78fb      	ldrb	r3, [r7, #3]
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d107      	bne.n	8003bf6 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x46>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Serial Failure\r\n", 18, HAL_MAX_DELAY);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f04f 33ff 	mov.w	r3, #4294967295
 8003bec:	2212      	movs	r2, #18
 8003bee:	4940      	ldr	r1, [pc, #256]	; (8003cf0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x140>)
 8003bf0:	f004 fcd9 	bl	80085a6 <HAL_UART_Transmit>
}
 8003bf4:	e074      	b.n	8003ce0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_PROTOCOL_ERROR){
 8003bf6:	78fb      	ldrb	r3, [r7, #3]
 8003bf8:	2b03      	cmp	r3, #3
 8003bfa:	d107      	bne.n	8003c0c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x5c>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Protocol Error\r\n", 18, HAL_MAX_DELAY);
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8003c02:	2212      	movs	r2, #18
 8003c04:	493b      	ldr	r1, [pc, #236]	; (8003cf4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x144>)
 8003c06:	f004 fcce 	bl	80085a6 <HAL_UART_Transmit>
}
 8003c0a:	e069      	b.n	8003ce0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_CANCELLED){
 8003c0c:	78fb      	ldrb	r3, [r7, #3]
 8003c0e:	2b04      	cmp	r3, #4
 8003c10:	d107      	bne.n	8003c22 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x72>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nCancelled", 13, HAL_MAX_DELAY);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f04f 33ff 	mov.w	r3, #4294967295
 8003c18:	220d      	movs	r2, #13
 8003c1a:	4937      	ldr	r1, [pc, #220]	; (8003cf8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x148>)
 8003c1c:	f004 fcc3 	bl	80085a6 <HAL_UART_Transmit>
}
 8003c20:	e05e      	b.n	8003ce0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_NO_MODEM_DETECTED){
 8003c22:	78fb      	ldrb	r3, [r7, #3]
 8003c24:	2b05      	cmp	r3, #5
 8003c26:	d107      	bne.n	8003c38 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x88>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nNo modem detected: check wiring.", 36, HAL_MAX_DELAY);
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c2e:	2224      	movs	r2, #36	; 0x24
 8003c30:	4932      	ldr	r1, [pc, #200]	; (8003cfc <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x14c>)
 8003c32:	f004 fcb8 	bl	80085a6 <HAL_UART_Transmit>
}
 8003c36:	e053      	b.n	8003ce0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SBDIX_FATAL_ERROR){
 8003c38:	78fb      	ldrb	r3, [r7, #3]
 8003c3a:	2b06      	cmp	r3, #6
 8003c3c:	d107      	bne.n	8003c4e <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x9e>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "SDBIX Fatal Error\r\n", 21, HAL_MAX_DELAY);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f04f 33ff 	mov.w	r3, #4294967295
 8003c44:	2215      	movs	r2, #21
 8003c46:	492e      	ldr	r1, [pc, #184]	; (8003d00 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x150>)
 8003c48:	f004 fcad 	bl	80085a6 <HAL_UART_Transmit>
}
 8003c4c:	e048      	b.n	8003ce0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SENDRECEIVE_TIMEOUT){
 8003c4e:	78fb      	ldrb	r3, [r7, #3]
 8003c50:	2b07      	cmp	r3, #7
 8003c52:	d107      	bne.n	8003c64 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xb4>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Send-Receive Timeout\r\n", 24, HAL_MAX_DELAY);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f04f 33ff 	mov.w	r3, #4294967295
 8003c5a:	2218      	movs	r2, #24
 8003c5c:	4929      	ldr	r1, [pc, #164]	; (8003d04 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x154>)
 8003c5e:	f004 fca2 	bl	80085a6 <HAL_UART_Transmit>
}
 8003c62:	e03d      	b.n	8003ce0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_RX_OVERFLOW){
 8003c64:	78fb      	ldrb	r3, [r7, #3]
 8003c66:	2b08      	cmp	r3, #8
 8003c68:	d107      	bne.n	8003c7a <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xca>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "RX Overflow\r\n", 15, HAL_MAX_DELAY);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8003c70:	220f      	movs	r2, #15
 8003c72:	4925      	ldr	r1, [pc, #148]	; (8003d08 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x158>)
 8003c74:	f004 fc97 	bl	80085a6 <HAL_UART_Transmit>
}
 8003c78:	e032      	b.n	8003ce0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_REENTRANT){
 8003c7a:	78fb      	ldrb	r3, [r7, #3]
 8003c7c:	2b09      	cmp	r3, #9
 8003c7e:	d107      	bne.n	8003c90 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xe0>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "REENTRANT\r\n", 13, HAL_MAX_DELAY);
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f04f 33ff 	mov.w	r3, #4294967295
 8003c86:	220d      	movs	r2, #13
 8003c88:	4920      	ldr	r1, [pc, #128]	; (8003d0c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x15c>)
 8003c8a:	f004 fc8c 	bl	80085a6 <HAL_UART_Transmit>
}
 8003c8e:	e027      	b.n	8003ce0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_IS_ASLEEP){
 8003c90:	78fb      	ldrb	r3, [r7, #3]
 8003c92:	2b0a      	cmp	r3, #10
 8003c94:	d107      	bne.n	8003ca6 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xf6>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Is Asleep\r\n", 13, HAL_MAX_DELAY);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f04f 33ff 	mov.w	r3, #4294967295
 8003c9c:	220d      	movs	r2, #13
 8003c9e:	491c      	ldr	r1, [pc, #112]	; (8003d10 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x160>)
 8003ca0:	f004 fc81 	bl	80085a6 <HAL_UART_Transmit>
}
 8003ca4:	e01c      	b.n	8003ce0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_NO_SLEEP_PIN){
 8003ca6:	78fb      	ldrb	r3, [r7, #3]
 8003ca8:	2b0b      	cmp	r3, #11
 8003caa:	d107      	bne.n	8003cbc <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x10c>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "No Sleep Pin\r\n", 16, HAL_MAX_DELAY);
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f04f 33ff 	mov.w	r3, #4294967295
 8003cb2:	2210      	movs	r2, #16
 8003cb4:	4917      	ldr	r1, [pc, #92]	; (8003d14 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x164>)
 8003cb6:	f004 fc76 	bl	80085a6 <HAL_UART_Transmit>
}
 8003cba:	e011      	b.n	8003ce0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if(error == 20){
 8003cbc:	78fb      	ldrb	r3, [r7, #3]
 8003cbe:	2b14      	cmp	r3, #20
 8003cc0:	d107      	bne.n	8003cd2 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x122>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "DEBUG LINE REACHED\r\n", 22, HAL_MAX_DELAY);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8003cc8:	2216      	movs	r2, #22
 8003cca:	4913      	ldr	r1, [pc, #76]	; (8003d18 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x168>)
 8003ccc:	f004 fc6b 	bl	80085a6 <HAL_UART_Transmit>
}
 8003cd0:	e006      	b.n	8003ce0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "UNKNOWN\r\n", 11, HAL_MAX_DELAY);
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd8:	220b      	movs	r2, #11
 8003cda:	4910      	ldr	r1, [pc, #64]	; (8003d1c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x16c>)
 8003cdc:	f004 fc63 	bl	80085a6 <HAL_UART_Transmit>
}
 8003ce0:	bf00      	nop
 8003ce2:	3708      	adds	r7, #8
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	08010900 	.word	0x08010900
 8003cec:	0801090c 	.word	0x0801090c
 8003cf0:	0801091c 	.word	0x0801091c
 8003cf4:	08010930 	.word	0x08010930
 8003cf8:	08010944 	.word	0x08010944
 8003cfc:	08010950 	.word	0x08010950
 8003d00:	08010974 	.word	0x08010974
 8003d04:	08010988 	.word	0x08010988
 8003d08:	080109a0 	.word	0x080109a0
 8003d0c:	080109b0 	.word	0x080109b0
 8003d10:	080109bc 	.word	0x080109bc
 8003d14:	080109c8 	.word	0x080109c8
 8003d18:	080109d8 	.word	0x080109d8
 8003d1c:	080109f0 	.word	0x080109f0

08003d20 <_Z10st_pinModeP12GPIO_TypeDefhi>:


//Define a version of pinMode for st to convert arduino's pinMode with macro
void st_pinMode(GPIO_TypeDef* PIN_NAME_GPIO_Port,uint8_t PIN_NAME_Pin,int i){
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b08a      	sub	sp, #40	; 0x28
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	460b      	mov	r3, r1
 8003d2a:	607a      	str	r2, [r7, #4]
 8003d2c:	72fb      	strb	r3, [r7, #11]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d2e:	f107 0314 	add.w	r3, r7, #20
 8003d32:	2200      	movs	r2, #0
 8003d34:	601a      	str	r2, [r3, #0]
 8003d36:	605a      	str	r2, [r3, #4]
 8003d38:	609a      	str	r2, [r3, #8]
 8003d3a:	60da      	str	r2, [r3, #12]
 8003d3c:	611a      	str	r2, [r3, #16]
	/*Configure GPIO pin Output Level */
	if (i==1){
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d106      	bne.n	8003d52 <_Z10st_pinModeP12GPIO_TypeDefhi+0x32>
		HAL_GPIO_WritePin(PIN_NAME_GPIO_Port, PIN_NAME_Pin, GPIO_PIN_RESET);
 8003d44:	7afb      	ldrb	r3, [r7, #11]
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	2200      	movs	r2, #0
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f001 facf 	bl	80052f0 <HAL_GPIO_WritePin>
	}
	/*Configure GPIO pin */
	GPIO_InitStruct.Pin = PIN_NAME_Pin;
 8003d52:	7afb      	ldrb	r3, [r7, #11]
 8003d54:	617b      	str	r3, [r7, #20]
	if (i==1) {
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d102      	bne.n	8003d62 <_Z10st_pinModeP12GPIO_TypeDefhi+0x42>
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	61bb      	str	r3, [r7, #24]
 8003d60:	e001      	b.n	8003d66 <_Z10st_pinModeP12GPIO_TypeDefhi+0x46>
	}
	else{
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d62:	2300      	movs	r3, #0
 8003d64:	61bb      	str	r3, [r7, #24]
	}
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d66:	2300      	movs	r3, #0
 8003d68:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(PIN_NAME_GPIO_Port, &GPIO_InitStruct);
 8003d6e:	f107 0314 	add.w	r3, r7, #20
 8003d72:	4619      	mov	r1, r3
 8003d74:	68f8      	ldr	r0, [r7, #12]
 8003d76:	f001 f90f 	bl	8004f98 <HAL_GPIO_Init>
}
 8003d7a:	bf00      	nop
 8003d7c:	3728      	adds	r7, #40	; 0x28
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
	...

08003d84 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv>:


/*
 * This function requests the time
 */
boolean IridiumSBD::MRT_Iridium_getTime(void){
 8003d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d86:	b0a1      	sub	sp, #132	; 0x84
 8003d88:	af04      	add	r7, sp, #16
 8003d8a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nRetrieving time\r\n", 20, HAL_MAX_DELAY);
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8003d92:	2214      	movs	r2, #20
 8003d94:	4928      	ldr	r1, [pc, #160]	; (8003e38 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xb4>)
 8003d96:	f004 fc06 	bl	80085a6 <HAL_UART_Transmit>
	struct tm t; // struct tm is defined in time.h
	int err = this->getSystemTime(t); // Ask the 9603N for the system time
 8003d9a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003d9e:	4619      	mov	r1, r3
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f7fe fc63 	bl	800266c <_ZN10IridiumSBD13getSystemTimeER2tm>
 8003da6:	66f8      	str	r0, [r7, #108]	; 0x6c
	if (err == ISBD_SUCCESS) // Was it successful?
 8003da8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d125      	bne.n	8003dfa <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x76>
	    {
		char buf[61];
		sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
				t.tm_year + 1900, t.tm_mon + 1, t.tm_mday, t.tm_hour, t.tm_min, t.tm_sec);
 8003dae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
		sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
 8003db0:	f203 756c 	addw	r5, r3, #1900	; 0x76c
				t.tm_year + 1900, t.tm_mon + 1, t.tm_mday, t.tm_hour, t.tm_min, t.tm_sec);
 8003db4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
		sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
 8003db6:	1c5e      	adds	r6, r3, #1
 8003db8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003dbc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8003dbe:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003dc0:	f107 0408 	add.w	r4, r7, #8
 8003dc4:	9003      	str	r0, [sp, #12]
 8003dc6:	9102      	str	r1, [sp, #8]
 8003dc8:	9201      	str	r2, [sp, #4]
 8003dca:	9300      	str	r3, [sp, #0]
 8003dcc:	4633      	mov	r3, r6
 8003dce:	462a      	mov	r2, r5
 8003dd0:	491a      	ldr	r1, [pc, #104]	; (8003e3c <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xb8>)
 8003dd2:	4620      	mov	r0, r4
 8003dd4:	f009 f80a 	bl	800cdec <siprintf>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 8003dd8:	687c      	ldr	r4, [r7, #4]
 8003dda:	f107 0308 	add.w	r3, r7, #8
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7fc fa20 	bl	8000224 <strlen>
 8003de4:	4603      	mov	r3, r0
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	f107 0108 	add.w	r1, r7, #8
 8003dec:	f04f 33ff 	mov.w	r3, #4294967295
 8003df0:	4620      	mov	r0, r4
 8003df2:	f004 fbd8 	bl	80085a6 <HAL_UART_Transmit>
		return true;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e019      	b.n	8003e2e <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xaa>
	}

	else if (err == ISBD_NO_NETWORK) // Did it fail because the 9603N has not yet seen the network?
 8003dfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003dfc:	2b0c      	cmp	r3, #12
 8003dfe:	d108      	bne.n	8003e12 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x8e>
	     {
	  	 HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nNo network detected.\r\n", 28, HAL_MAX_DELAY);
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f04f 33ff 	mov.w	r3, #4294967295
 8003e06:	221c      	movs	r2, #28
 8003e08:	490d      	ldr	r1, [pc, #52]	; (8003e40 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xbc>)
 8003e0a:	f004 fbcc 	bl	80085a6 <HAL_UART_Transmit>
	   	 return false;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	e00d      	b.n	8003e2e <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xaa>
	}

	else
	    {
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nUnexpected Error ", 21, HAL_MAX_DELAY);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f04f 33ff 	mov.w	r3, #4294967295
 8003e18:	2215      	movs	r2, #21
 8003e1a:	490a      	ldr	r1, [pc, #40]	; (8003e44 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xc0>)
 8003e1c:	f004 fbc3 	bl	80085a6 <HAL_UART_Transmit>
		this->MRT_Iridium_ErrorMessage(err);
 8003e20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	4619      	mov	r1, r3
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f7ff fec2 	bl	8003bb0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>
		return false;
 8003e2c:	2300      	movs	r3, #0
	}
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3774      	adds	r7, #116	; 0x74
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e36:	bf00      	nop
 8003e38:	08010b10 	.word	0x08010b10
 8003e3c:	08010b24 	.word	0x08010b24
 8003e40:	08010b5c 	.word	0x08010b5c
 8003e44:	08010b78 	.word	0x08010b78

08003e48 <_ZN10IridiumSBDC1ER7TwoWireh>:
      if (ringPin != -1)
         pinMode(ringPin, INPUT);
   }
   */

   IridiumSBD(TwoWire &wirePort = Wire, uint8_t deviceAddress = 0x63)
 8003e48:	b480      	push	{r7}
 8003e4a:	b085      	sub	sp, #20
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	4613      	mov	r3, r2
 8003e54:	71fb      	strb	r3, [r7, #7]
   {
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2205      	movs	r2, #5
 8003e62:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2202      	movs	r2, #2
 8003e72:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2204      	movs	r2, #4
 8003e7a:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2208      	movs	r2, #8
 8003e82:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2210      	movs	r2, #16
 8003e8a:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2220      	movs	r2, #32
 8003e92:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2240      	movs	r2, #64	; 0x40
 8003e9a:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
      useSerial = false;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      wireport = &wirePort;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	68ba      	ldr	r2, [r7, #8]
 8003eaa:	64da      	str	r2, [r3, #76]	; 0x4c
      deviceaddress = deviceAddress;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	79fa      	ldrb	r2, [r7, #7]
 8003eb0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      sbdixInterval = ISBD_USB_SBDIX_INTERVAL;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	221e      	movs	r2, #30
 8003eb8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      atTimeout = ISBD_DEFAULT_AT_TIMEOUT;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	221e      	movs	r2, #30
 8003ec0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      sendReceiveTimeout = ISBD_DEFAULT_SENDRECEIVE_TIME;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003eca:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      startupTimeout = ISBD_STARTUP_MAX_TIME;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	22f0      	movs	r2, #240	; 0xf0
 8003ed2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
      remainingMessages = -1;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8003edc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
      asleep = true;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
      reentrant = false;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
      sleepPin = -1;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef6:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
      sleepPinConfigured = false;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
      ringPin = -1;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f04f 32ff 	mov.w	r2, #4294967295
 8003f08:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
      msstmWorkaroundRequested = false;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
      ringAlertsEnabled = true;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
      ringAsserted = false;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
      lastPowerOnTime = 0UL;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
      head = SBDRING;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	4a0d      	ldr	r2, [pc, #52]	; (8003f64 <_ZN10IridiumSBDC1ER7TwoWireh+0x11c>)
 8003f30:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      tail = SBDRING;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	4a0b      	ldr	r2, [pc, #44]	; (8003f64 <_ZN10IridiumSBDC1ER7TwoWireh+0x11c>)
 8003f38:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
      nextChar = -1;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f04f 32ff 	mov.w	r2, #4294967295
 8003f42:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      i2c_ser_buffer_tail = 0;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      i2c_ser_buffer_head = 0;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
   }
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3714      	adds	r7, #20
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr
 8003f64:	08010fdc 	.word	0x08010fdc

08003f68 <MRT_Static_Iridium_Constructor>:
#endif

static IridiumSBD *E_T = NULL;


void MRT_Static_Iridium_Constructor(){
 8003f68:	b598      	push	{r3, r4, r7, lr}
 8003f6a:	af00      	add	r7, sp, #0
	if (E_T==NULL){
 8003f6c:	4b08      	ldr	r3, [pc, #32]	; (8003f90 <MRT_Static_Iridium_Constructor+0x28>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d10b      	bne.n	8003f8c <MRT_Static_Iridium_Constructor+0x24>
		E_T = new IridiumSBD();
 8003f74:	20e4      	movs	r0, #228	; 0xe4
 8003f76:	f007 fc31 	bl	800b7dc <_Znwj>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	461c      	mov	r4, r3
 8003f7e:	2263      	movs	r2, #99	; 0x63
 8003f80:	4904      	ldr	r1, [pc, #16]	; (8003f94 <MRT_Static_Iridium_Constructor+0x2c>)
 8003f82:	4620      	mov	r0, r4
 8003f84:	f7ff ff60 	bl	8003e48 <_ZN10IridiumSBDC1ER7TwoWireh>
 8003f88:	4b01      	ldr	r3, [pc, #4]	; (8003f90 <MRT_Static_Iridium_Constructor+0x28>)
 8003f8a:	601c      	str	r4, [r3, #0]
	}
}
 8003f8c:	bf00      	nop
 8003f8e:	bd98      	pop	{r3, r4, r7, pc}
 8003f90:	200002b0 	.word	0x200002b0
 8003f94:	200002b4 	.word	0x200002b4

08003f98 <MRT_Static_Iridium_Setup>:
		E_T = NULL;
	}
}


uint8_t MRT_Static_Iridium_Setup(UART_HandleTypeDef huart){
 8003f98:	b084      	sub	sp, #16
 8003f9a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f9c:	b08f      	sub	sp, #60	; 0x3c
 8003f9e:	af0e      	add	r7, sp, #56	; 0x38
 8003fa0:	f107 0418 	add.w	r4, r7, #24
 8003fa4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	MRT_Static_Iridium_Constructor();
 8003fa8:	f7ff ffde 	bl	8003f68 <MRT_Static_Iridium_Constructor>
	return E_T->MRT_Iridium_setup(huart);
 8003fac:	4b0e      	ldr	r3, [pc, #56]	; (8003fe8 <MRT_Static_Iridium_Setup+0x50>)
 8003fae:	681e      	ldr	r6, [r3, #0]
 8003fb0:	466d      	mov	r5, sp
 8003fb2:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8003fb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003fb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003fba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003fbc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003fbe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003fc0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003fc2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003fc6:	e885 0003 	stmia.w	r5, {r0, r1}
 8003fca:	f107 0318 	add.w	r3, r7, #24
 8003fce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003fd0:	4630      	mov	r0, r6
 8003fd2:	f7ff fcf5 	bl	80039c0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef>
 8003fd6:	4603      	mov	r3, r0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3704      	adds	r7, #4
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8003fe2:	b004      	add	sp, #16
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	200002b0 	.word	0x200002b0

08003fec <MRT_Static_Iridium_getTime>:
bool MRT_Static_Iridium_NetworkAvailability(){
	return E_T->MRT_Iridium_NetworkAvailability();
}


bool MRT_Static_Iridium_getTime(void){
 8003fec:	b580      	push	{r7, lr}
 8003fee:	af00      	add	r7, sp, #0
	return E_T->MRT_Iridium_getTime();
 8003ff0:	4b06      	ldr	r3, [pc, #24]	; (800400c <MRT_Static_Iridium_getTime+0x20>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f7ff fec5 	bl	8003d84 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	bf14      	ite	ne
 8004000:	2301      	movne	r3, #1
 8004002:	2300      	moveq	r3, #0
 8004004:	b2db      	uxtb	r3, r3
}
 8004006:	4618      	mov	r0, r3
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	200002b0 	.word	0x200002b0

08004010 <_ZN5Print5writeEPKc>:
  
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
 8004010:	b590      	push	{r4, r7, lr}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
      if (str == NULL) return 0;
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d101      	bne.n	8004024 <_ZN5Print5writeEPKc+0x14>
 8004020:	2300      	movs	r3, #0
 8004022:	e00d      	b.n	8004040 <_ZN5Print5writeEPKc+0x30>
      return write((const uint8_t *)str, strlen(str));
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	3304      	adds	r3, #4
 800402a:	681c      	ldr	r4, [r3, #0]
 800402c:	6838      	ldr	r0, [r7, #0]
 800402e:	f7fc f8f9 	bl	8000224 <strlen>
 8004032:	4603      	mov	r3, r0
 8004034:	461a      	mov	r2, r3
 8004036:	6839      	ldr	r1, [r7, #0]
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	47a0      	blx	r4
 800403c:	4603      	mov	r3, r0
 800403e:	bf00      	nop
    }
 8004040:	4618      	mov	r0, r3
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	bd90      	pop	{r4, r7, pc}

08004048 <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b086      	sub	sp, #24
 800404c:	af00      	add	r7, sp, #0
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	60b9      	str	r1, [r7, #8]
 8004052:	607a      	str	r2, [r7, #4]
  size_t n = 0;
 8004054:	2300      	movs	r3, #0
 8004056:	617b      	str	r3, [r7, #20]
  while (size--) {
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	1e5a      	subs	r2, r3, #1
 800405c:	607a      	str	r2, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	bf14      	ite	ne
 8004062:	2301      	movne	r3, #1
 8004064:	2300      	moveq	r3, #0
 8004066:	b2db      	uxtb	r3, r3
 8004068:	2b00      	cmp	r3, #0
 800406a:	d00e      	beq.n	800408a <_ZN5Print5writeEPKhj+0x42>
    n += write(*buffer++);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	1c59      	adds	r1, r3, #1
 8004076:	60b9      	str	r1, [r7, #8]
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	4619      	mov	r1, r3
 800407c:	68f8      	ldr	r0, [r7, #12]
 800407e:	4790      	blx	r2
 8004080:	4602      	mov	r2, r0
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	4413      	add	r3, r2
 8004086:	617b      	str	r3, [r7, #20]
  while (size--) {
 8004088:	e7e6      	b.n	8004058 <_ZN5Print5writeEPKhj+0x10>
  }
  return n;
 800408a:	697b      	ldr	r3, [r7, #20]
}
 800408c:	4618      	mov	r0, r3
 800408e:	3718      	adds	r7, #24
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <_ZN5Print5printEPK19__FlashStringHelper>:

size_t Print::print(const __FlashStringHelper *ifsh)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  return print(reinterpret_cast<const char *>(ifsh));
 800409e:	6839      	ldr	r1, [r7, #0]
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f000 f805 	bl	80040b0 <_ZN5Print5printEPKc>
 80040a6:	4603      	mov	r3, r0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3708      	adds	r7, #8
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <_ZN5Print5printEPKc>:
{
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	6039      	str	r1, [r7, #0]
  return write(str);
 80040ba:	6839      	ldr	r1, [r7, #0]
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f7ff ffa7 	bl	8004010 <_ZN5Print5writeEPKc>
 80040c2:	4603      	mov	r3, r0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3708      	adds	r7, #8
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <_ZN5PrintC1Ev>:
    Print() : write_error(0) {}
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	4a06      	ldr	r2, [pc, #24]	; (80040f0 <_ZN5PrintC1Ev+0x24>)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	601a      	str	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	605a      	str	r2, [r3, #4]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	4618      	mov	r0, r3
 80040e4:	370c      	adds	r7, #12
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	08010ff0 	.word	0x08010ff0

080040f4 <_ZN6StreamC1Ev>:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	4618      	mov	r0, r3
 8004100:	f7ff ffe4 	bl	80040cc <_ZN5PrintC1Ev>
 8004104:	4a05      	ldr	r2, [pc, #20]	; (800411c <_ZN6StreamC1Ev+0x28>)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	601a      	str	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004110:	609a      	str	r2, [r3, #8]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4618      	mov	r0, r3
 8004116:	3708      	adds	r7, #8
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	08011020 	.word	0x08011020

08004120 <_ZN7TwoWireC1EP11I2C_TypeDef>:

#define FLAG_TIMEOUT ((int)0x1000)
#define LONG_TIMEOUT ((int)0x8000)

// Constructors ////////////////////////////////////////////////////////////////
TwoWire::TwoWire(I2C_TypeDef *twi)
 8004120:	b580      	push	{r7, lr}
 8004122:	b082      	sub	sp, #8
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4618      	mov	r0, r3
 800412e:	f7ff ffe1 	bl	80040f4 <_ZN6StreamC1Ev>
 8004132:	4a16      	ldr	r2, [pc, #88]	; (800418c <_ZN7TwoWireC1EP11I2C_TypeDef+0x6c>)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	601a      	str	r2, [r3, #0]
{
  I2cHandle.Instance = twi;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	683a      	ldr	r2, [r7, #0]
 800413c:	63da      	str	r2, [r3, #60]	; 0x3c
  memset(rxBuffer, 0, BUFFER_LENGTH);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	3390      	adds	r3, #144	; 0x90
 8004142:	2220      	movs	r2, #32
 8004144:	2100      	movs	r1, #0
 8004146:	4618      	mov	r0, r3
 8004148:	f007 fdf8 	bl	800bd3c <memset>
  rxBufferIndex = 0;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = 0;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
  txAddress = 0;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	741a      	strb	r2, [r3, #16]
  txBufferIndex = 0;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  transmitting = 0;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  defaultAddress = 0x00;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4618      	mov	r0, r3
 8004186:	3708      	adds	r7, #8
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}
 800418c:	08011000 	.word	0x08011000

08004190 <_ZN7TwoWire11requestFromEhhh>:
  I2cHandle.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
  HAL_I2C_Init(&I2cHandle);
}

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity, uint8_t sendStop)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af02      	add	r7, sp, #8
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	4608      	mov	r0, r1
 800419a:	4611      	mov	r1, r2
 800419c:	461a      	mov	r2, r3
 800419e:	4603      	mov	r3, r0
 80041a0:	70fb      	strb	r3, [r7, #3]
 80041a2:	460b      	mov	r3, r1
 80041a4:	70bb      	strb	r3, [r7, #2]
 80041a6:	4613      	mov	r3, r2
 80041a8:	707b      	strb	r3, [r7, #1]
  uint8_t ret_val;

  disableInterrupt();
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 fc24 	bl	80049f8 <_ZN7TwoWire16disableInterruptEv>

  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
 80041b0:	78bb      	ldrb	r3, [r7, #2]
 80041b2:	2b20      	cmp	r3, #32
 80041b4:	d901      	bls.n	80041ba <_ZN7TwoWire11requestFromEhhh+0x2a>
    quantity = BUFFER_LENGTH;
 80041b6:	2320      	movs	r3, #32
 80041b8:	70bb      	strb	r3, [r7, #2]
  }
  // perform blocking read into buffer
  int read = i2c_master_read((address << 1), (char *)rxBuffer, quantity, sendStop);
 80041ba:	78fb      	ldrb	r3, [r7, #3]
 80041bc:	005b      	lsls	r3, r3, #1
 80041be:	b2d9      	uxtb	r1, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f103 0290 	add.w	r2, r3, #144	; 0x90
 80041c6:	78b8      	ldrb	r0, [r7, #2]
 80041c8:	787b      	ldrb	r3, [r7, #1]
 80041ca:	9300      	str	r3, [sp, #0]
 80041cc:	4603      	mov	r3, r0
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 f9cf 	bl	8004572 <_ZN7TwoWire15i2c_master_readEhPchh>
 80041d4:	60b8      	str	r0, [r7, #8]

  if(read < 0)
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	da02      	bge.n	80041e2 <_ZN7TwoWire11requestFromEhhh+0x52>
  {
    ret_val = 0;
 80041dc:	2300      	movs	r3, #0
 80041de:	73fb      	strb	r3, [r7, #15]
 80041e0:	e001      	b.n	80041e6 <_ZN7TwoWire11requestFromEhhh+0x56>
  }else
  {
    ret_val = read;
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	73fb      	strb	r3, [r7, #15]
  }

  // set rx buffer iterator vars
  rxBufferIndex = 0;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = ret_val;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	7bfa      	ldrb	r2, [r7, #15]
 80041f2:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1

  enableInterrupt();
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 fbcc 	bl	8004994 <_ZN7TwoWire15enableInterruptEv>

  return ret_val;
 80041fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3710      	adds	r7, #16
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}

08004206 <_ZN7TwoWire11requestFromEhh>:

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity)
{
 8004206:	b580      	push	{r7, lr}
 8004208:	b082      	sub	sp, #8
 800420a:	af00      	add	r7, sp, #0
 800420c:	6078      	str	r0, [r7, #4]
 800420e:	460b      	mov	r3, r1
 8004210:	70fb      	strb	r3, [r7, #3]
 8004212:	4613      	mov	r3, r2
 8004214:	70bb      	strb	r3, [r7, #2]
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
 8004216:	78ba      	ldrb	r2, [r7, #2]
 8004218:	78f9      	ldrb	r1, [r7, #3]
 800421a:	2301      	movs	r3, #1
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f7ff ffb7 	bl	8004190 <_ZN7TwoWire11requestFromEhhh>
 8004222:	4603      	mov	r3, r0
}
 8004224:	4618      	mov	r0, r3
 8004226:	3708      	adds	r7, #8
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <_ZN7TwoWire17beginTransmissionEh>:
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)sendStop);
}

void TwoWire::beginTransmission(uint8_t address)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	460b      	mov	r3, r1
 8004236:	70fb      	strb	r3, [r7, #3]
  // indicate that we are transmitting
  transmitting = 1;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  // set address of targeted slave
  txAddress = address;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	78fa      	ldrb	r2, [r7, #3]
 8004244:	741a      	strb	r2, [r3, #16]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 8004256:	bf00      	nop
 8004258:	370c      	adds	r7, #12
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr

08004262 <_ZN7TwoWire15endTransmissionEh>:
//  is very possible to leave the bus in a hung state if
//  no call to endTransmission(true) is made. Some I2C
//  devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
{
 8004262:	b580      	push	{r7, lr}
 8004264:	b086      	sub	sp, #24
 8004266:	af02      	add	r7, sp, #8
 8004268:	6078      	str	r0, [r7, #4]
 800426a:	460b      	mov	r3, r1
 800426c:	70fb      	strb	r3, [r7, #3]
  // transmit buffer (blocking)
  disableInterrupt();
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 fbc2 	bl	80049f8 <_ZN7TwoWire16disableInterruptEv>

  int8_t ret = i2c_master_write((txAddress << 1), (const char *)txBuffer, txBufferLength, sendStop);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	7c1b      	ldrb	r3, [r3, #16]
 8004278:	0059      	lsls	r1, r3, #1
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f103 0211 	add.w	r2, r3, #17
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004286:	4618      	mov	r0, r3
 8004288:	78fb      	ldrb	r3, [r7, #3]
 800428a:	9300      	str	r3, [sp, #0]
 800428c:	4603      	mov	r3, r0
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f000 fa00 	bl	8004694 <_ZN7TwoWire16i2c_master_writeEiPKcii>
 8004294:	4603      	mov	r3, r0
 8004296:	73fb      	strb	r3, [r7, #15]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  // indicate that we are done transmitting
  transmitting = 0;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  enableInterrupt();
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f000 fb6f 	bl	8004994 <_ZN7TwoWire15enableInterruptEv>

  return ret;
 80042b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3710      	adds	r7, #16
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}

080042c0 <_ZN7TwoWire15endTransmissionEv>:

//  This provides backwards compatibility with the original
//  definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b082      	sub	sp, #8
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  return endTransmission(true);
 80042c8:	2101      	movs	r1, #1
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f7ff ffc9 	bl	8004262 <_ZN7TwoWire15endTransmissionEh>
 80042d0:	4603      	mov	r3, r0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3708      	adds	r7, #8
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}

080042da <_ZN7TwoWire5writeEh>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
{
 80042da:	b580      	push	{r7, lr}
 80042dc:	b082      	sub	sp, #8
 80042de:	af00      	add	r7, sp, #0
 80042e0:	6078      	str	r0, [r7, #4]
 80042e2:	460b      	mov	r3, r1
 80042e4:	70fb      	strb	r3, [r7, #3]
  if(transmitting){
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d01d      	beq.n	800432c <_ZN7TwoWire5writeEh+0x52>
    // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80042f6:	2b1f      	cmp	r3, #31
 80042f8:	d901      	bls.n	80042fe <_ZN7TwoWire5writeEh+0x24>
      return 0;
 80042fa:	2300      	movs	r3, #0
 80042fc:	e028      	b.n	8004350 <_ZN7TwoWire5writeEh+0x76>
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004304:	4619      	mov	r1, r3
 8004306:	78fa      	ldrb	r2, [r7, #3]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	440b      	add	r3, r1
 800430c:	745a      	strb	r2, [r3, #17]
    ++txBufferIndex;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004314:	3301      	adds	r3, #1
 8004316:	b2da      	uxtb	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    // update amount in buffer
    txBufferLength = txBufferIndex;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 800432a:	e010      	b.n	800434e <_ZN7TwoWire5writeEh+0x74>
  }else{
    // in slave send mode
  // transmit buffer (blocking)
    disableInterrupt();
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f000 fb63 	bl	80049f8 <_ZN7TwoWire16disableInterruptEv>

    // reply to master
  i2c_slave_write((const char *)&data, 1);
 8004332:	1cfb      	adds	r3, r7, #3
 8004334:	2201      	movs	r2, #1
 8004336:	4619      	mov	r1, r3
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f000 fa95 	bl	8004868 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f000 fb28 	bl	8004994 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	333c      	adds	r3, #60	; 0x3c
 8004348:	4618      	mov	r0, r3
 800434a:	f001 fd7d 	bl	8005e48 <HAL_I2C_EnableListen_IT>
  }
  return 1;
 800434e:	2301      	movs	r3, #1
}
 8004350:	4618      	mov	r0, r3
 8004352:	3708      	adds	r7, #8
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}

08004358 <_ZN7TwoWire5writeEPKhj>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af00      	add	r7, sp, #0
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	60b9      	str	r1, [r7, #8]
 8004362:	607a      	str	r2, [r7, #4]
  if(transmitting){
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800436a:	2b00      	cmp	r3, #0
 800436c:	d013      	beq.n	8004396 <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
 800436e:	2300      	movs	r3, #0
 8004370:	617b      	str	r3, [r7, #20]
 8004372:	697a      	ldr	r2, [r7, #20]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	429a      	cmp	r2, r3
 8004378:	d21e      	bcs.n	80043b8 <_ZN7TwoWire5writeEPKhj+0x60>
      write(data[i]);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68b9      	ldr	r1, [r7, #8]
 8004382:	697a      	ldr	r2, [r7, #20]
 8004384:	440a      	add	r2, r1
 8004386:	7812      	ldrb	r2, [r2, #0]
 8004388:	4611      	mov	r1, r2
 800438a:	68f8      	ldr	r0, [r7, #12]
 800438c:	4798      	blx	r3
    for(size_t i = 0; i < quantity; ++i){
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	3301      	adds	r3, #1
 8004392:	617b      	str	r3, [r7, #20]
 8004394:	e7ed      	b.n	8004372 <_ZN7TwoWire5writeEPKhj+0x1a>
    }
  }else{
    // in slave send mode
    // reply to master
  disableInterrupt();
 8004396:	68f8      	ldr	r0, [r7, #12]
 8004398:	f000 fb2e 	bl	80049f8 <_ZN7TwoWire16disableInterruptEv>

  i2c_slave_write((const char *)data, quantity);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	461a      	mov	r2, r3
 80043a0:	68b9      	ldr	r1, [r7, #8]
 80043a2:	68f8      	ldr	r0, [r7, #12]
 80043a4:	f000 fa60 	bl	8004868 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 80043a8:	68f8      	ldr	r0, [r7, #12]
 80043aa:	f000 faf3 	bl	8004994 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	333c      	adds	r3, #60	; 0x3c
 80043b2:	4618      	mov	r0, r3
 80043b4:	f001 fd48 	bl	8005e48 <HAL_I2C_EnableListen_IT>
  }
  return quantity;
 80043b8:	687b      	ldr	r3, [r7, #4]
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3718      	adds	r7, #24
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <_ZN7TwoWire9availableEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
{
 80043c2:	b480      	push	{r7}
 80043c4:	b083      	sub	sp, #12
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
  return rxBufferLength - rxBufferIndex;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	461a      	mov	r2, r3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	1ad3      	subs	r3, r2, r3
}
 80043de:	4618      	mov	r0, r3
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr

080043ea <_ZN7TwoWire4readEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::read(void)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b085      	sub	sp, #20
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
  int value = -1;
 80043f2:	f04f 33ff 	mov.w	r3, #4294967295
 80043f6:	60fb      	str	r3, [r7, #12]

  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80043fe:	b2da      	uxtb	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004406:	b2db      	uxtb	r3, r3
 8004408:	429a      	cmp	r2, r3
 800440a:	bf34      	ite	cc
 800440c:	2301      	movcc	r3, #1
 800440e:	2300      	movcs	r3, #0
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d012      	beq.n	800443c <_ZN7TwoWire4readEv+0x52>
    value = rxBuffer[rxBufferIndex];
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800441c:	b2db      	uxtb	r3, r3
 800441e:	461a      	mov	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	4413      	add	r3, r2
 8004424:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8004428:	60fb      	str	r3, [r7, #12]
    ++rxBufferIndex;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8004430:	b2db      	uxtb	r3, r3
 8004432:	3301      	adds	r3, #1
 8004434:	b2da      	uxtb	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  }

  return value;
 800443c:	68fb      	ldr	r3, [r7, #12]
}
 800443e:	4618      	mov	r0, r3
 8004440:	3714      	adds	r7, #20
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr

0800444a <_ZN7TwoWire4peekEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
 800444a:	b480      	push	{r7}
 800444c:	b085      	sub	sp, #20
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
  int value = -1;
 8004452:	f04f 33ff 	mov.w	r3, #4294967295
 8004456:	60fb      	str	r3, [r7, #12]

  if(rxBufferIndex < rxBufferLength){
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800445e:	b2da      	uxtb	r2, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004466:	b2db      	uxtb	r3, r3
 8004468:	429a      	cmp	r2, r3
 800446a:	bf34      	ite	cc
 800446c:	2301      	movcc	r3, #1
 800446e:	2300      	movcs	r3, #0
 8004470:	b2db      	uxtb	r3, r3
 8004472:	2b00      	cmp	r3, #0
 8004474:	d009      	beq.n	800448a <_ZN7TwoWire4peekEv+0x40>
    value = rxBuffer[rxBufferIndex];
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800447c:	b2db      	uxtb	r3, r3
 800447e:	461a      	mov	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	4413      	add	r3, r2
 8004484:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8004488:	60fb      	str	r3, [r7, #12]
  }

  return value;
 800448a:	68fb      	ldr	r3, [r7, #12]
}
 800448c:	4618      	mov	r0, r3
 800448e:	3714      	adds	r7, #20
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  // XXX: to be implemented.
}
 80044a0:	bf00      	nop
 80044a2:	370c      	adds	r7, #12
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr

080044ac <_ZN7TwoWire16i2c_master_startEv>:
{
  user_onRequest = function;
}

int TwoWire::i2c_master_start()
{
 80044ac:	b480      	push	{r7}
 80044ae:	b085      	sub	sp, #20
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044b8:	60bb      	str	r3, [r7, #8]

    int timeout;

    // Clear Acknowledge failure flag
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044be:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044c2:	615a      	str	r2, [r3, #20]

    // Wait the STOP condition has been previously correctly sent
  // This timeout can be avoid in some specific cases by simply clearing the STOP bit
    timeout = FLAG_TIMEOUT;
 80044c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80044c8:	60fb      	str	r3, [r7, #12]
    while ((i2c->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP) {
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044d6:	bf0c      	ite	eq
 80044d8:	2301      	moveq	r3, #1
 80044da:	2300      	movne	r3, #0
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d00b      	beq.n	80044fa <_ZN7TwoWire16i2c_master_startEv+0x4e>
        if ((timeout--) == 0) {
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	1e5a      	subs	r2, r3, #1
 80044e6:	60fa      	str	r2, [r7, #12]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	bf0c      	ite	eq
 80044ec:	2301      	moveq	r3, #1
 80044ee:	2300      	movne	r3, #0
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d0e9      	beq.n	80044ca <_ZN7TwoWire16i2c_master_startEv+0x1e>
            return 1;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e021      	b.n	800453e <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    // Generate the START condition
    i2c->CR1 |= I2C_CR1_START;
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	601a      	str	r2, [r3, #0]

    // Wait the START condition has been correctly sent
    timeout = FLAG_TIMEOUT;
 8004506:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800450a:	60fb      	str	r3, [r7, #12]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004510:	695b      	ldr	r3, [r3, #20]
 8004512:	f003 0301 	and.w	r3, r3, #1
 8004516:	2b01      	cmp	r3, #1
 8004518:	bf14      	ite	ne
 800451a:	2301      	movne	r3, #1
 800451c:	2300      	moveq	r3, #0
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b00      	cmp	r3, #0
 8004522:	d00b      	beq.n	800453c <_ZN7TwoWire16i2c_master_startEv+0x90>
        if ((timeout--) == 0) {
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	1e5a      	subs	r2, r3, #1
 8004528:	60fa      	str	r2, [r7, #12]
 800452a:	2b00      	cmp	r3, #0
 800452c:	bf0c      	ite	eq
 800452e:	2301      	moveq	r3, #1
 8004530:	2300      	movne	r3, #0
 8004532:	b2db      	uxtb	r3, r3
 8004534:	2b00      	cmp	r3, #0
 8004536:	d0e9      	beq.n	800450c <_ZN7TwoWire16i2c_master_startEv+0x60>
            return 1;
 8004538:	2301      	movs	r3, #1
 800453a:	e000      	b.n	800453e <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    return 0;
 800453c:	2300      	movs	r3, #0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3714      	adds	r7, #20
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr

0800454a <_ZN7TwoWire15i2c_master_stopEv>:

int TwoWire::i2c_master_stop()
{
 800454a:	b480      	push	{r7}
 800454c:	b085      	sub	sp, #20
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004556:	60fb      	str	r3, [r7, #12]

    // Generate the STOP condition
    i2c->CR1 |= I2C_CR1_STOP;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	601a      	str	r2, [r3, #0]

    return 0;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3714      	adds	r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr

08004572 <_ZN7TwoWire15i2c_master_readEhPchh>:

int TwoWire::i2c_master_read(uint8_t address, char *data, uint8_t length, uint8_t stop)
{
 8004572:	b580      	push	{r7, lr}
 8004574:	b08a      	sub	sp, #40	; 0x28
 8004576:	af00      	add	r7, sp, #0
 8004578:	60f8      	str	r0, [r7, #12]
 800457a:	607a      	str	r2, [r7, #4]
 800457c:	461a      	mov	r2, r3
 800457e:	460b      	mov	r3, r1
 8004580:	72fb      	strb	r3, [r7, #11]
 8004582:	4613      	mov	r3, r2
 8004584:	72bb      	strb	r3, [r7, #10]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800458a:	61fb      	str	r3, [r7, #28]
    int timeout;
    int count;
    int value;
    int ret;

    i2c_master_start();
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f7ff ff8d 	bl	80044ac <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 8004592:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004596:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	bf14      	ite	ne
 80045a6:	2301      	movne	r3, #1
 80045a8:	2300      	moveq	r3, #0
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d008      	beq.n	80045c2 <_ZN7TwoWire15i2c_master_readEhPchh+0x50>
        timeout--;
 80045b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b2:	3b01      	subs	r3, #1
 80045b4:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 80045b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d1ed      	bne.n	8004598 <_ZN7TwoWire15i2c_master_readEhPchh+0x26>
            return -1;
 80045bc:	f04f 33ff 	mov.w	r3, #4294967295
 80045c0:	e064      	b.n	800468c <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_READ(address);
 80045c2:	7afb      	ldrb	r3, [r7, #11]
 80045c4:	f043 0301 	orr.w	r3, r3, #1
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	461a      	mov	r2, r3
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 80045d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045d4:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045da:	695b      	ldr	r3, [r3, #20]
 80045dc:	f003 0302 	and.w	r3, r3, #2
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	bf14      	ite	ne
 80045e4:	2301      	movne	r3, #1
 80045e6:	2300      	moveq	r3, #0
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d008      	beq.n	8004600 <_ZN7TwoWire15i2c_master_readEhPchh+0x8e>
        timeout--;
 80045ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f0:	3b01      	subs	r3, #1
 80045f2:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 80045f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d1ed      	bne.n	80045d6 <_ZN7TwoWire15i2c_master_readEhPchh+0x64>
            return -1;
 80045fa:	f04f 33ff 	mov.w	r3, #4294967295
 80045fe:	e045      	b.n	800468c <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 8004600:	2300      	movs	r3, #0
 8004602:	613b      	str	r3, [r7, #16]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004608:	695b      	ldr	r3, [r3, #20]
 800460a:	613b      	str	r3, [r7, #16]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	613b      	str	r3, [r7, #16]
 8004614:	693b      	ldr	r3, [r7, #16]

    // Read all bytes except last one
    for (count = 0; count < (length - 1); count++) {
 8004616:	2300      	movs	r3, #0
 8004618:	623b      	str	r3, [r7, #32]
 800461a:	7abb      	ldrb	r3, [r7, #10]
 800461c:	3b01      	subs	r3, #1
 800461e:	6a3a      	ldr	r2, [r7, #32]
 8004620:	429a      	cmp	r2, r3
 8004622:	da17      	bge.n	8004654 <_ZN7TwoWire15i2c_master_readEhPchh+0xe2>
        ret = i2c_master_byte_read(&value, 0);
 8004624:	f107 0314 	add.w	r3, r7, #20
 8004628:	2200      	movs	r2, #0
 800462a:	4619      	mov	r1, r3
 800462c:	68f8      	ldr	r0, [r7, #12]
 800462e:	f000 f8a4 	bl	800477a <_ZN7TwoWire20i2c_master_byte_readEPii>
 8004632:	61b8      	str	r0, [r7, #24]
        if(ret)
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d002      	beq.n	8004640 <_ZN7TwoWire15i2c_master_readEhPchh+0xce>
        {
          return -1;
 800463a:	f04f 33ff 	mov.w	r3, #4294967295
 800463e:	e025      	b.n	800468c <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
        data[count] = (char)value;
 8004640:	6979      	ldr	r1, [r7, #20]
 8004642:	6a3b      	ldr	r3, [r7, #32]
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	4413      	add	r3, r2
 8004648:	b2ca      	uxtb	r2, r1
 800464a:	701a      	strb	r2, [r3, #0]
    for (count = 0; count < (length - 1); count++) {
 800464c:	6a3b      	ldr	r3, [r7, #32]
 800464e:	3301      	adds	r3, #1
 8004650:	623b      	str	r3, [r7, #32]
 8004652:	e7e2      	b.n	800461a <_ZN7TwoWire15i2c_master_readEhPchh+0xa8>
    }

    // If not repeated start, send stop.
    // Warning: must be done BEFORE the data is read.
    if (stop) {
 8004654:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004658:	2b00      	cmp	r3, #0
 800465a:	d002      	beq.n	8004662 <_ZN7TwoWire15i2c_master_readEhPchh+0xf0>
        i2c_master_stop();
 800465c:	68f8      	ldr	r0, [r7, #12]
 800465e:	f7ff ff74 	bl	800454a <_ZN7TwoWire15i2c_master_stopEv>
    }

    // Read the last byte
    ret = i2c_master_byte_read(&value, 1);
 8004662:	f107 0314 	add.w	r3, r7, #20
 8004666:	2201      	movs	r2, #1
 8004668:	4619      	mov	r1, r3
 800466a:	68f8      	ldr	r0, [r7, #12]
 800466c:	f000 f885 	bl	800477a <_ZN7TwoWire20i2c_master_byte_readEPii>
 8004670:	61b8      	str	r0, [r7, #24]
    if(ret)
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d002      	beq.n	800467e <_ZN7TwoWire15i2c_master_readEhPchh+0x10c>
    {
      return -1;
 8004678:	f04f 33ff 	mov.w	r3, #4294967295
 800467c:	e006      	b.n	800468c <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
    }
    data[count] = (char)value;
 800467e:	6979      	ldr	r1, [r7, #20]
 8004680:	6a3b      	ldr	r3, [r7, #32]
 8004682:	687a      	ldr	r2, [r7, #4]
 8004684:	4413      	add	r3, r2
 8004686:	b2ca      	uxtb	r2, r1
 8004688:	701a      	strb	r2, [r3, #0]

    return length;
 800468a:	7abb      	ldrb	r3, [r7, #10]
}
 800468c:	4618      	mov	r0, r3
 800468e:	3728      	adds	r7, #40	; 0x28
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}

08004694 <_ZN7TwoWire16i2c_master_writeEiPKcii>:

int TwoWire::i2c_master_write(int address, const char *data, int length, int stop)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b088      	sub	sp, #32
 8004698:	af00      	add	r7, sp, #0
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	60b9      	str	r1, [r7, #8]
 800469e:	607a      	str	r2, [r7, #4]
 80046a0:	603b      	str	r3, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046a6:	617b      	str	r3, [r7, #20]
    int timeout;
    int count;

    i2c_master_start();
 80046a8:	68f8      	ldr	r0, [r7, #12]
 80046aa:	f7ff feff 	bl	80044ac <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 80046ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80046b2:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	f003 0301 	and.w	r3, r3, #1
 80046be:	2b01      	cmp	r3, #1
 80046c0:	bf14      	ite	ne
 80046c2:	2301      	movne	r3, #1
 80046c4:	2300      	moveq	r3, #0
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d007      	beq.n	80046dc <_ZN7TwoWire16i2c_master_writeEiPKcii+0x48>
        timeout--;
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	3b01      	subs	r3, #1
 80046d0:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d1ed      	bne.n	80046b4 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x20>
            return 4;
 80046d8:	2304      	movs	r3, #4
 80046da:	e04a      	b.n	8004772 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_WRITE(address);
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	f003 02fe 	and.w	r2, r3, #254	; 0xfe
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 80046e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80046ec:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046f2:	695b      	ldr	r3, [r3, #20]
 80046f4:	f003 0302 	and.w	r3, r3, #2
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	bf14      	ite	ne
 80046fc:	2301      	movne	r3, #1
 80046fe:	2300      	moveq	r3, #0
 8004700:	b2db      	uxtb	r3, r3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d007      	beq.n	8004716 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x82>
        timeout--;
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	3b01      	subs	r3, #1
 800470a:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d1ed      	bne.n	80046ee <_ZN7TwoWire16i2c_master_writeEiPKcii+0x5a>
            return 2;
 8004712:	2302      	movs	r3, #2
 8004714:	e02d      	b.n	8004772 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 8004716:	2300      	movs	r3, #0
 8004718:	613b      	str	r3, [r7, #16]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800471e:	695b      	ldr	r3, [r3, #20]
 8004720:	613b      	str	r3, [r7, #16]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004726:	699b      	ldr	r3, [r3, #24]
 8004728:	613b      	str	r3, [r7, #16]
 800472a:	693b      	ldr	r3, [r7, #16]

    for (count = 0; count < length; count++) {
 800472c:	2300      	movs	r3, #0
 800472e:	61bb      	str	r3, [r7, #24]
 8004730:	69ba      	ldr	r2, [r7, #24]
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	429a      	cmp	r2, r3
 8004736:	da15      	bge.n	8004764 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xd0>
        if (i2c_master_byte_write(data[count]) != 1) {
 8004738:	69bb      	ldr	r3, [r7, #24]
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	4413      	add	r3, r2
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	4619      	mov	r1, r3
 8004742:	68f8      	ldr	r0, [r7, #12]
 8004744:	f000 f85a 	bl	80047fc <_ZN7TwoWire21i2c_master_byte_writeEi>
 8004748:	4603      	mov	r3, r0
 800474a:	2b01      	cmp	r3, #1
 800474c:	bf14      	ite	ne
 800474e:	2301      	movne	r3, #1
 8004750:	2300      	moveq	r3, #0
 8004752:	b2db      	uxtb	r3, r3
 8004754:	2b00      	cmp	r3, #0
 8004756:	d001      	beq.n	800475c <_ZN7TwoWire16i2c_master_writeEiPKcii+0xc8>
            return 3;
 8004758:	2303      	movs	r3, #3
 800475a:	e00a      	b.n	8004772 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
    for (count = 0; count < length; count++) {
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	3301      	adds	r3, #1
 8004760:	61bb      	str	r3, [r7, #24]
 8004762:	e7e5      	b.n	8004730 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x9c>
        }
    }

    // If not repeated start, send stop.
    if (stop) {
 8004764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004766:	2b00      	cmp	r3, #0
 8004768:	d002      	beq.n	8004770 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xdc>
        i2c_master_stop();
 800476a:	68f8      	ldr	r0, [r7, #12]
 800476c:	f7ff feed 	bl	800454a <_ZN7TwoWire15i2c_master_stopEv>
    }

    return 0;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	3720      	adds	r7, #32
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}

0800477a <_ZN7TwoWire20i2c_master_byte_readEPii>:

int TwoWire::i2c_master_byte_read(int *value, int last)
{
 800477a:	b480      	push	{r7}
 800477c:	b087      	sub	sp, #28
 800477e:	af00      	add	r7, sp, #0
 8004780:	60f8      	str	r0, [r7, #12]
 8004782:	60b9      	str	r1, [r7, #8]
 8004784:	607a      	str	r2, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800478a:	613b      	str	r3, [r7, #16]
    int timeout;

    if (last) {
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d006      	beq.n	80047a0 <_ZN7TwoWire20i2c_master_byte_readEPii+0x26>
        // Don't acknowledge the last byte
        i2c->CR1 &= ~I2C_CR1_ACK;
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	601a      	str	r2, [r3, #0]
 800479e:	e005      	b.n	80047ac <_ZN7TwoWire20i2c_master_byte_readEPii+0x32>
    } else {
        // Acknowledge the byte
        i2c->CR1 |= I2C_CR1_ACK;
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	601a      	str	r2, [r3, #0]
    }

    // Wait until the byte is received
    timeout = FLAG_TIMEOUT;
 80047ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80047b0:	617b      	str	r3, [r7, #20]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_RXNE) == RESET) {
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047b6:	695b      	ldr	r3, [r3, #20]
 80047b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047bc:	2b40      	cmp	r3, #64	; 0x40
 80047be:	bf14      	ite	ne
 80047c0:	2301      	movne	r3, #1
 80047c2:	2300      	moveq	r3, #0
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00c      	beq.n	80047e4 <_ZN7TwoWire20i2c_master_byte_readEPii+0x6a>
        if ((timeout--) == 0) {
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	1e5a      	subs	r2, r3, #1
 80047ce:	617a      	str	r2, [r7, #20]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	bf0c      	ite	eq
 80047d4:	2301      	moveq	r3, #1
 80047d6:	2300      	movne	r3, #0
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d0e9      	beq.n	80047b2 <_ZN7TwoWire20i2c_master_byte_readEPii+0x38>
            return -1;
 80047de:	f04f 33ff 	mov.w	r3, #4294967295
 80047e2:	e005      	b.n	80047f0 <_ZN7TwoWire20i2c_master_byte_readEPii+0x76>
        }
    }

    *value = (int)i2c->DR;
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	691b      	ldr	r3, [r3, #16]
 80047e8:	461a      	mov	r2, r3
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	601a      	str	r2, [r3, #0]

    return 0;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	371c      	adds	r7, #28
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <_ZN7TwoWire21i2c_master_byte_writeEi>:

int TwoWire::i2c_master_byte_write(int data)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800480a:	60bb      	str	r3, [r7, #8]
    int timeout;

    i2c->DR = (uint8_t)data;
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	b2db      	uxtb	r3, r3
 8004810:	461a      	mov	r2, r3
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	611a      	str	r2, [r3, #16]

    // Wait until the byte is transmitted
    timeout = FLAG_TIMEOUT;
 8004816:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800481a:	60fb      	str	r3, [r7, #12]
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004820:	695b      	ldr	r3, [r3, #20]
 8004822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004826:	2b80      	cmp	r3, #128	; 0x80
 8004828:	d008      	beq.n	800483c <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
            (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == RESET)) {
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800482e:	695b      	ldr	r3, [r3, #20]
 8004830:	f003 0304 	and.w	r3, r3, #4
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 8004834:	2b04      	cmp	r3, #4
 8004836:	d001      	beq.n	800483c <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
 8004838:	2301      	movs	r3, #1
 800483a:	e000      	b.n	800483e <_ZN7TwoWire21i2c_master_byte_writeEi+0x42>
 800483c:	2300      	movs	r3, #0
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00b      	beq.n	800485a <_ZN7TwoWire21i2c_master_byte_writeEi+0x5e>
        if ((timeout--) == 0) {
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	1e5a      	subs	r2, r3, #1
 8004846:	60fa      	str	r2, [r7, #12]
 8004848:	2b00      	cmp	r3, #0
 800484a:	bf0c      	ite	eq
 800484c:	2301      	moveq	r3, #1
 800484e:	2300      	movne	r3, #0
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d0e2      	beq.n	800481c <_ZN7TwoWire21i2c_master_byte_writeEi+0x20>
            return 0;
 8004856:	2300      	movs	r3, #0
 8004858:	e000      	b.n	800485c <_ZN7TwoWire21i2c_master_byte_writeEi+0x60>
        }
    }

    return 1;
 800485a:	2301      	movs	r3, #1
}
 800485c:	4618      	mov	r0, r3
 800485e:	3714      	adds	r7, #20
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <_ZN7TwoWire15i2c_slave_writeEPKci>:

int TwoWire::i2c_slave_write(const char *data, int length)
{
 8004868:	b480      	push	{r7}
 800486a:	b089      	sub	sp, #36	; 0x24
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
    uint32_t Timeout;
    int size = 0;
 8004874:	2300      	movs	r3, #0
 8004876:	61bb      	str	r3, [r7, #24]

    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800487c:	617b      	str	r3, [r7, #20]

    while (length > 0) {
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	dd41      	ble.n	8004908 <_ZN7TwoWire15i2c_slave_writeEPKci+0xa0>
        /* Wait until TXE flag is set */
        Timeout = FLAG_TIMEOUT;
 8004884:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004888:	61fb      	str	r3, [r7, #28]
        while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) {
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800488e:	695b      	ldr	r3, [r3, #20]
 8004890:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004894:	2b80      	cmp	r3, #128	; 0x80
 8004896:	bf14      	ite	ne
 8004898:	2301      	movne	r3, #1
 800489a:	2300      	moveq	r3, #0
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d008      	beq.n	80048b4 <_ZN7TwoWire15i2c_slave_writeEPKci+0x4c>
            Timeout--;
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	3b01      	subs	r3, #1
 80048a6:	61fb      	str	r3, [r7, #28]
            if (Timeout == 0) {
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1ed      	bne.n	800488a <_ZN7TwoWire15i2c_slave_writeEPKci+0x22>
                return -1;
 80048ae:	f04f 33ff 	mov.w	r3, #4294967295
 80048b2:	e068      	b.n	8004986 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
            }
        }

        /* Write data to DR */
        i2c->DR = (*data++);
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	1c5a      	adds	r2, r3, #1
 80048b8:	60ba      	str	r2, [r7, #8]
 80048ba:	781b      	ldrb	r3, [r3, #0]
 80048bc:	461a      	mov	r2, r3
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	611a      	str	r2, [r3, #16]
        length--;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	3b01      	subs	r3, #1
 80048c6:	607b      	str	r3, [r7, #4]
        size++;
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	3301      	adds	r3, #1
 80048cc:	61bb      	str	r3, [r7, #24]

        if ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == SET) && (length != 0)) {
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048d2:	695b      	ldr	r3, [r3, #20]
 80048d4:	f003 0304 	and.w	r3, r3, #4
 80048d8:	2b04      	cmp	r3, #4
 80048da:	d104      	bne.n	80048e6 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d001      	beq.n	80048e6 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 80048e2:	2301      	movs	r3, #1
 80048e4:	e000      	b.n	80048e8 <_ZN7TwoWire15i2c_slave_writeEPKci+0x80>
 80048e6:	2300      	movs	r3, #0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d0c8      	beq.n	800487e <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
            /* Write data to DR */
            i2c->DR = (*data++);
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	1c5a      	adds	r2, r3, #1
 80048f0:	60ba      	str	r2, [r7, #8]
 80048f2:	781b      	ldrb	r3, [r3, #0]
 80048f4:	461a      	mov	r2, r3
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	611a      	str	r2, [r3, #16]
            length--;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	3b01      	subs	r3, #1
 80048fe:	607b      	str	r3, [r7, #4]
            size++;
 8004900:	69bb      	ldr	r3, [r7, #24]
 8004902:	3301      	adds	r3, #1
 8004904:	61bb      	str	r3, [r7, #24]
    while (length > 0) {
 8004906:	e7ba      	b.n	800487e <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
        }
    }

    /* Wait until AF flag is set */
    Timeout = FLAG_TIMEOUT;
 8004908:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800490c:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_AF) == RESET) {
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004912:	695b      	ldr	r3, [r3, #20]
 8004914:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004918:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800491c:	bf14      	ite	ne
 800491e:	2301      	movne	r3, #1
 8004920:	2300      	moveq	r3, #0
 8004922:	b2db      	uxtb	r3, r3
 8004924:	2b00      	cmp	r3, #0
 8004926:	d008      	beq.n	800493a <_ZN7TwoWire15i2c_slave_writeEPKci+0xd2>
        Timeout--;
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	3b01      	subs	r3, #1
 800492c:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 800492e:	69fb      	ldr	r3, [r7, #28]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d1ec      	bne.n	800490e <_ZN7TwoWire15i2c_slave_writeEPKci+0xa6>
            return -1;
 8004934:	f04f 33ff 	mov.w	r3, #4294967295
 8004938:	e025      	b.n	8004986 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800493e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004942:	615a      	str	r2, [r3, #20]

    /* Wait until BUSY flag is reset */
    Timeout = FLAG_TIMEOUT;
 8004944:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004948:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BUSY) == SET) {
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800494e:	699b      	ldr	r3, [r3, #24]
 8004950:	f003 0302 	and.w	r3, r3, #2
 8004954:	2b02      	cmp	r3, #2
 8004956:	bf0c      	ite	eq
 8004958:	2301      	moveq	r3, #1
 800495a:	2300      	movne	r3, #0
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b00      	cmp	r3, #0
 8004960:	d008      	beq.n	8004974 <_ZN7TwoWire15i2c_slave_writeEPKci+0x10c>
        Timeout--;
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	3b01      	subs	r3, #1
 8004966:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d1ed      	bne.n	800494a <_ZN7TwoWire15i2c_slave_writeEPKci+0xe2>
            return -1;
 800496e:	f04f 33ff 	mov.w	r3, #4294967295
 8004972:	e008      	b.n	8004986 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    I2cHandle.State = HAL_I2C_STATE_READY;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2220      	movs	r2, #32
 8004978:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79

    /* Process Unlocked */
    __HAL_UNLOCK(&I2cHandle);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    return size;
 8004984:	69bb      	ldr	r3, [r7, #24]
}
 8004986:	4618      	mov	r0, r3
 8004988:	3724      	adds	r7, #36	; 0x24
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
	...

08004994 <_ZN7TwoWire15enableInterruptEv>:
      }
    }
}

void TwoWire::enableInterrupt(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049a0:	4a12      	ldr	r2, [pc, #72]	; (80049ec <_ZN7TwoWire15enableInterruptEv+0x58>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d106      	bne.n	80049b4 <_ZN7TwoWire15enableInterruptEv+0x20>
    {
      HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 80049a6:	2049      	movs	r0, #73	; 0x49
 80049a8:	f000 fada 	bl	8004f60 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80049ac:	2048      	movs	r0, #72	; 0x48
 80049ae:	f000 fad7 	bl	8004f60 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 80049b2:	e016      	b.n	80049e2 <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049b8:	4a0d      	ldr	r2, [pc, #52]	; (80049f0 <_ZN7TwoWire15enableInterruptEv+0x5c>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d106      	bne.n	80049cc <_ZN7TwoWire15enableInterruptEv+0x38>
      HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 80049be:	2022      	movs	r0, #34	; 0x22
 80049c0:	f000 face 	bl	8004f60 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80049c4:	2021      	movs	r0, #33	; 0x21
 80049c6:	f000 facb 	bl	8004f60 <HAL_NVIC_EnableIRQ>
}
 80049ca:	e00a      	b.n	80049e2 <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049d0:	4a08      	ldr	r2, [pc, #32]	; (80049f4 <_ZN7TwoWire15enableInterruptEv+0x60>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d105      	bne.n	80049e2 <_ZN7TwoWire15enableInterruptEv+0x4e>
      HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80049d6:	2020      	movs	r0, #32
 80049d8:	f000 fac2 	bl	8004f60 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80049dc:	201f      	movs	r0, #31
 80049de:	f000 fabf 	bl	8004f60 <HAL_NVIC_EnableIRQ>
}
 80049e2:	bf00      	nop
 80049e4:	3708      	adds	r7, #8
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	40005c00 	.word	0x40005c00
 80049f0:	40005800 	.word	0x40005800
 80049f4:	40005400 	.word	0x40005400

080049f8 <_ZN7TwoWire16disableInterruptEv>:

void TwoWire::disableInterrupt(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b082      	sub	sp, #8
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a04:	4a12      	ldr	r2, [pc, #72]	; (8004a50 <_ZN7TwoWire16disableInterruptEv+0x58>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d106      	bne.n	8004a18 <_ZN7TwoWire16disableInterruptEv+0x20>
    {
      HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 8004a0a:	2049      	movs	r0, #73	; 0x49
 8004a0c:	f000 fab6 	bl	8004f7c <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 8004a10:	2048      	movs	r0, #72	; 0x48
 8004a12:	f000 fab3 	bl	8004f7c <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 8004a16:	e016      	b.n	8004a46 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a1c:	4a0d      	ldr	r2, [pc, #52]	; (8004a54 <_ZN7TwoWire16disableInterruptEv+0x5c>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d106      	bne.n	8004a30 <_ZN7TwoWire16disableInterruptEv+0x38>
      HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 8004a22:	2022      	movs	r0, #34	; 0x22
 8004a24:	f000 faaa 	bl	8004f7c <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8004a28:	2021      	movs	r0, #33	; 0x21
 8004a2a:	f000 faa7 	bl	8004f7c <HAL_NVIC_DisableIRQ>
}
 8004a2e:	e00a      	b.n	8004a46 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a34:	4a08      	ldr	r2, [pc, #32]	; (8004a58 <_ZN7TwoWire16disableInterruptEv+0x60>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d105      	bne.n	8004a46 <_ZN7TwoWire16disableInterruptEv+0x4e>
      HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8004a3a:	2020      	movs	r0, #32
 8004a3c:	f000 fa9e 	bl	8004f7c <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8004a40:	201f      	movs	r0, #31
 8004a42:	f000 fa9b 	bl	8004f7c <HAL_NVIC_DisableIRQ>
}
 8004a46:	bf00      	nop
 8004a48:	3708      	adds	r7, #8
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	40005c00 	.word	0x40005c00
 8004a54:	40005800 	.word	0x40005800
 8004a58:	40005400 	.word	0x40005400

08004a5c <_Z41__static_initialization_and_destruction_0ii>:

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire  = TwoWire(I2C1);
TwoWire Wire1 = TwoWire(I2C2);
TwoWire Wire2 = TwoWire(I2C3);
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d110      	bne.n	8004a8e <_Z41__static_initialization_and_destruction_0ii+0x32>
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d10b      	bne.n	8004a8e <_Z41__static_initialization_and_destruction_0ii+0x32>
TwoWire Wire  = TwoWire(I2C1);
 8004a76:	4908      	ldr	r1, [pc, #32]	; (8004a98 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8004a78:	4808      	ldr	r0, [pc, #32]	; (8004a9c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8004a7a:	f7ff fb51 	bl	8004120 <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire1 = TwoWire(I2C2);
 8004a7e:	4908      	ldr	r1, [pc, #32]	; (8004aa0 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8004a80:	4808      	ldr	r0, [pc, #32]	; (8004aa4 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8004a82:	f7ff fb4d 	bl	8004120 <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire2 = TwoWire(I2C3);
 8004a86:	4908      	ldr	r1, [pc, #32]	; (8004aa8 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8004a88:	4808      	ldr	r0, [pc, #32]	; (8004aac <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8004a8a:	f7ff fb49 	bl	8004120 <_ZN7TwoWireC1EP11I2C_TypeDef>
 8004a8e:	bf00      	nop
 8004a90:	3708      	adds	r7, #8
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	40005400 	.word	0x40005400
 8004a9c:	200002b4 	.word	0x200002b4
 8004aa0:	40005800 	.word	0x40005800
 8004aa4:	2000036c 	.word	0x2000036c
 8004aa8:	40005c00 	.word	0x40005c00
 8004aac:	20000424 	.word	0x20000424

08004ab0 <_GLOBAL__sub_I__ZN7TwoWireC2EP11I2C_TypeDef>:
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004ab8:	2001      	movs	r0, #1
 8004aba:	f7ff ffcf 	bl	8004a5c <_Z41__static_initialization_and_destruction_0ii>
 8004abe:	bd80      	pop	{r7, pc}

08004ac0 <HAL_RTC_AlarmAEventCallback>:
RTC_TimeTypeDef sTime = {0};
RTC_DateTypeDef sDate = {0};
RTC_AlarmTypeDef sAlarm = {0};

/*You cannot put these in the user callbacks section and I don't know why (can put in user begin 4)*/
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b082      	sub	sp, #8
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),(uint8_t*)"AlarmA\r\n", 8, HAL_MAX_DELAY);
 8004ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8004acc:	2208      	movs	r2, #8
 8004ace:	4905      	ldr	r1, [pc, #20]	; (8004ae4 <HAL_RTC_AlarmAEventCallback+0x24>)
 8004ad0:	4805      	ldr	r0, [pc, #20]	; (8004ae8 <HAL_RTC_AlarmAEventCallback+0x28>)
 8004ad2:	f003 fd68 	bl	80085a6 <HAL_UART_Transmit>
	flagA = 1;
 8004ad6:	4b05      	ldr	r3, [pc, #20]	; (8004aec <HAL_RTC_AlarmAEventCallback+0x2c>)
 8004ad8:	2201      	movs	r2, #1
 8004ada:	701a      	strb	r2, [r3, #0]
}
 8004adc:	bf00      	nop
 8004ade:	3708      	adds	r7, #8
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	08010df8 	.word	0x08010df8
 8004ae8:	20005024 	.word	0x20005024
 8004aec:	200004dc 	.word	0x200004dc

08004af0 <MRT_SetupRTOS>:
}




bool MRT_SetupRTOS(UART_HandleTypeDef uart,uint8_t sleepT){
 8004af0:	b084      	sub	sp, #16
 8004af2:	b580      	push	{r7, lr}
 8004af4:	b082      	sub	sp, #8
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	f107 0c10 	add.w	ip, r7, #16
 8004afc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTOS\r\n", 17, HAL_MAX_DELAY);
 8004b00:	f04f 33ff 	mov.w	r3, #4294967295
 8004b04:	2211      	movs	r2, #17
 8004b06:	490e      	ldr	r1, [pc, #56]	; (8004b40 <MRT_SetupRTOS+0x50>)
 8004b08:	480e      	ldr	r0, [pc, #56]	; (8004b44 <MRT_SetupRTOS+0x54>)
 8004b0a:	f003 fd4c 	bl	80085a6 <HAL_UART_Transmit>
	rtos.huart = uart;
 8004b0e:	4b0d      	ldr	r3, [pc, #52]	; (8004b44 <MRT_SetupRTOS+0x54>)
 8004b10:	4618      	mov	r0, r3
 8004b12:	f107 0310 	add.w	r3, r7, #16
 8004b16:	2244      	movs	r2, #68	; 0x44
 8004b18:	4619      	mov	r1, r3
 8004b1a:	f007 f8e7 	bl	800bcec <memcpy>
	rtos.sleepTime = sleepT;
 8004b1e:	4a09      	ldr	r2, [pc, #36]	; (8004b44 <MRT_SetupRTOS+0x54>)
 8004b20:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8004b24:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
	bool wakingUp = MRT_WUProcedure();
 8004b28:	f000 f80e 	bl	8004b48 <MRT_WUProcedure>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	71fb      	strb	r3, [r7, #7]
	return wakingUp;
 8004b30:	79fb      	ldrb	r3, [r7, #7]
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3708      	adds	r7, #8
 8004b36:	46bd      	mov	sp, r7
 8004b38:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004b3c:	b004      	add	sp, #16
 8004b3e:	4770      	bx	lr
 8004b40:	08010e10 	.word	0x08010e10
 8004b44:	20005024 	.word	0x20005024

08004b48 <MRT_WUProcedure>:



bool MRT_WUProcedure(void){
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b082      	sub	sp, #8
 8004b4c:	af00      	add	r7, sp, #0

	bool wakingUp = false;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	71fb      	strb	r3, [r7, #7]

	//If WU flag set, wake up procedure
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8004b52:	4b14      	ldr	r3, [pc, #80]	; (8004ba4 <MRT_WUProcedure+0x5c>)
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	f003 0302 	and.w	r3, r3, #2
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d11b      	bne.n	8004b96 <MRT_WUProcedure+0x4e>
	{
		wakingUp = true;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	71fb      	strb	r3, [r7, #7]

		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 8004b62:	4b10      	ldr	r3, [pc, #64]	; (8004ba4 <MRT_WUProcedure+0x5c>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a0f      	ldr	r2, [pc, #60]	; (8004ba4 <MRT_WUProcedure+0x5c>)
 8004b68:	f043 0308 	orr.w	r3, r3, #8
 8004b6c:	6013      	str	r3, [r2, #0]

		/** display  the string **/
		char *str = "Wakeup from the STANDBY MODE\r\n";
 8004b6e:	4b0e      	ldr	r3, [pc, #56]	; (8004ba8 <MRT_WUProcedure+0x60>)
 8004b70:	603b      	str	r3, [r7, #0]
		HAL_UART_Transmit(&(rtos.huart), (uint8_t *)str, strlen (str), HAL_MAX_DELAY);
 8004b72:	6838      	ldr	r0, [r7, #0]
 8004b74:	f7fb fb56 	bl	8000224 <strlen>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	b29a      	uxth	r2, r3
 8004b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8004b80:	6839      	ldr	r1, [r7, #0]
 8004b82:	480a      	ldr	r0, [pc, #40]	; (8004bac <MRT_WUProcedure+0x64>)
 8004b84:	f003 fd0f 	bl	80085a6 <HAL_UART_Transmit>

		/** Disable the WWAKEUP PIN **/
		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 8004b88:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004b8c:	f001 fcee 	bl	800656c <HAL_PWR_DisableWakeUpPin>

		/** Deactivate the RTC wakeup  **/
		HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8004b90:	4807      	ldr	r0, [pc, #28]	; (8004bb0 <MRT_WUProcedure+0x68>)
 8004b92:	f003 f9ab 	bl	8007eec <HAL_RTCEx_DeactivateWakeUpTimer>
	}

	MRT_ClearFlags();
 8004b96:	f000 f80d 	bl	8004bb4 <MRT_ClearFlags>

	return wakingUp;
 8004b9a:	79fb      	ldrb	r3, [r7, #7]
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3708      	adds	r7, #8
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	40007000 	.word	0x40007000
 8004ba8:	08010e24 	.word	0x08010e24
 8004bac:	20005024 	.word	0x20005024
 8004bb0:	20004fa8 	.word	0x20004fa8

08004bb4 <MRT_ClearFlags>:

void MRT_ClearFlags(void){
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	af00      	add	r7, sp, #0
	//Must be after alarm A was activated and before going to sleep

	HAL_UART_Transmit(&(rtos.huart),"Clearing the flags\r\n", 20, HAL_MAX_DELAY);
 8004bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8004bbc:	2214      	movs	r2, #20
 8004bbe:	4932      	ldr	r1, [pc, #200]	; (8004c88 <MRT_ClearFlags+0xd4>)
 8004bc0:	4832      	ldr	r0, [pc, #200]	; (8004c8c <MRT_ClearFlags+0xd8>)
 8004bc2:	f003 fcf0 	bl	80085a6 <HAL_UART_Transmit>
	  	//Clear alarmA flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8004bc6:	4b32      	ldr	r3, [pc, #200]	; (8004c90 <MRT_ClearFlags+0xdc>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	22ca      	movs	r2, #202	; 0xca
 8004bcc:	625a      	str	r2, [r3, #36]	; 0x24
 8004bce:	4b30      	ldr	r3, [pc, #192]	; (8004c90 <MRT_ClearFlags+0xdc>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2253      	movs	r2, #83	; 0x53
 8004bd4:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 8004bd6:	e00f      	b.n	8004bf8 <MRT_ClearFlags+0x44>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm A flag\r\n", 23, HAL_MAX_DELAY);
 8004bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8004bdc:	2217      	movs	r2, #23
 8004bde:	492d      	ldr	r1, [pc, #180]	; (8004c94 <MRT_ClearFlags+0xe0>)
 8004be0:	482a      	ldr	r0, [pc, #168]	; (8004c8c <MRT_ClearFlags+0xd8>)
 8004be2:	f003 fce0 	bl	80085a6 <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8004be6:	4b2a      	ldr	r3, [pc, #168]	; (8004c90 <MRT_ClearFlags+0xdc>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	b2da      	uxtb	r2, r3
 8004bee:	4b28      	ldr	r3, [pc, #160]	; (8004c90 <MRT_ClearFlags+0xdc>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8004bf6:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 8004bf8:	4b25      	ldr	r3, [pc, #148]	; (8004c90 <MRT_ClearFlags+0xdc>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d1e8      	bne.n	8004bd8 <MRT_ClearFlags+0x24>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8004c06:	4b22      	ldr	r3, [pc, #136]	; (8004c90 <MRT_ClearFlags+0xdc>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	22ff      	movs	r2, #255	; 0xff
 8004c0c:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004c0e:	4b22      	ldr	r3, [pc, #136]	; (8004c98 <MRT_ClearFlags+0xe4>)
 8004c10:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c14:	615a      	str	r2, [r3, #20]


  	//Clear alarmB flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8004c16:	4b1e      	ldr	r3, [pc, #120]	; (8004c90 <MRT_ClearFlags+0xdc>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	22ca      	movs	r2, #202	; 0xca
 8004c1c:	625a      	str	r2, [r3, #36]	; 0x24
 8004c1e:	4b1c      	ldr	r3, [pc, #112]	; (8004c90 <MRT_ClearFlags+0xdc>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2253      	movs	r2, #83	; 0x53
 8004c24:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 8004c26:	e00f      	b.n	8004c48 <MRT_ClearFlags+0x94>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm B flag\r\n", 23, HAL_MAX_DELAY);
 8004c28:	f04f 33ff 	mov.w	r3, #4294967295
 8004c2c:	2217      	movs	r2, #23
 8004c2e:	491b      	ldr	r1, [pc, #108]	; (8004c9c <MRT_ClearFlags+0xe8>)
 8004c30:	4816      	ldr	r0, [pc, #88]	; (8004c8c <MRT_ClearFlags+0xd8>)
 8004c32:	f003 fcb8 	bl	80085a6 <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRBF);
 8004c36:	4b16      	ldr	r3, [pc, #88]	; (8004c90 <MRT_ClearFlags+0xdc>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	b2da      	uxtb	r2, r3
 8004c3e:	4b14      	ldr	r3, [pc, #80]	; (8004c90 <MRT_ClearFlags+0xdc>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f462 7220 	orn	r2, r2, #640	; 0x280
 8004c46:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 8004c48:	4b11      	ldr	r3, [pc, #68]	; (8004c90 <MRT_ClearFlags+0xdc>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d1e8      	bne.n	8004c28 <MRT_ClearFlags+0x74>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8004c56:	4b0e      	ldr	r3, [pc, #56]	; (8004c90 <MRT_ClearFlags+0xdc>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	22ff      	movs	r2, #255	; 0xff
 8004c5c:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004c5e:	4b0e      	ldr	r3, [pc, #56]	; (8004c98 <MRT_ClearFlags+0xe4>)
 8004c60:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c64:	615a      	str	r2, [r3, #20]


	/* Clear the WU FLAG */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing WU flag\r\n", 18, HAL_MAX_DELAY);
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8004c66:	4b0e      	ldr	r3, [pc, #56]	; (8004ca0 <MRT_ClearFlags+0xec>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a0d      	ldr	r2, [pc, #52]	; (8004ca0 <MRT_ClearFlags+0xec>)
 8004c6c:	f043 0304 	orr.w	r3, r3, #4
 8004c70:	6013      	str	r3, [r2, #0]

	/* clear the RTC Wake UP (WU) flag */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing RTC WU flag\r\n", 22, HAL_MAX_DELAY);
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 8004c72:	4b07      	ldr	r3, [pc, #28]	; (8004c90 <MRT_ClearFlags+0xdc>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	b2da      	uxtb	r2, r3
 8004c7a:	4b05      	ldr	r3, [pc, #20]	; (8004c90 <MRT_ClearFlags+0xdc>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8004c82:	60da      	str	r2, [r3, #12]
}
 8004c84:	bf00      	nop
 8004c86:	bd80      	pop	{r7, pc}
 8004c88:	08010e44 	.word	0x08010e44
 8004c8c:	20005024 	.word	0x20005024
 8004c90:	20004fa8 	.word	0x20004fa8
 8004c94:	08010e5c 	.word	0x08010e5c
 8004c98:	40013c00 	.word	0x40013c00
 8004c9c:	08010e74 	.word	0x08010e74
 8004ca0:	40007000 	.word	0x40007000

08004ca4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004ca8:	4b0e      	ldr	r3, [pc, #56]	; (8004ce4 <HAL_Init+0x40>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a0d      	ldr	r2, [pc, #52]	; (8004ce4 <HAL_Init+0x40>)
 8004cae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004cb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004cb4:	4b0b      	ldr	r3, [pc, #44]	; (8004ce4 <HAL_Init+0x40>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a0a      	ldr	r2, [pc, #40]	; (8004ce4 <HAL_Init+0x40>)
 8004cba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004cbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004cc0:	4b08      	ldr	r3, [pc, #32]	; (8004ce4 <HAL_Init+0x40>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a07      	ldr	r2, [pc, #28]	; (8004ce4 <HAL_Init+0x40>)
 8004cc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ccc:	2003      	movs	r0, #3
 8004cce:	f000 f920 	bl	8004f12 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004cd2:	200f      	movs	r0, #15
 8004cd4:	f7fc fe10 	bl	80018f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004cd8:	f7fc fd20 	bl	800171c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	40023c00 	.word	0x40023c00

08004ce8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004cec:	4b06      	ldr	r3, [pc, #24]	; (8004d08 <HAL_IncTick+0x20>)
 8004cee:	781b      	ldrb	r3, [r3, #0]
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	4b06      	ldr	r3, [pc, #24]	; (8004d0c <HAL_IncTick+0x24>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	4a04      	ldr	r2, [pc, #16]	; (8004d0c <HAL_IncTick+0x24>)
 8004cfa:	6013      	str	r3, [r2, #0]
}
 8004cfc:	bf00      	nop
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	20000014 	.word	0x20000014
 8004d0c:	2000506c 	.word	0x2000506c

08004d10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004d10:	b480      	push	{r7}
 8004d12:	af00      	add	r7, sp, #0
  return uwTick;
 8004d14:	4b03      	ldr	r3, [pc, #12]	; (8004d24 <HAL_GetTick+0x14>)
 8004d16:	681b      	ldr	r3, [r3, #0]
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	2000506c 	.word	0x2000506c

08004d28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004d30:	f7ff ffee 	bl	8004d10 <HAL_GetTick>
 8004d34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d40:	d005      	beq.n	8004d4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004d42:	4b0a      	ldr	r3, [pc, #40]	; (8004d6c <HAL_Delay+0x44>)
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	461a      	mov	r2, r3
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	4413      	add	r3, r2
 8004d4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004d4e:	bf00      	nop
 8004d50:	f7ff ffde 	bl	8004d10 <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	68fa      	ldr	r2, [r7, #12]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d8f7      	bhi.n	8004d50 <HAL_Delay+0x28>
  {
  }
}
 8004d60:	bf00      	nop
 8004d62:	bf00      	nop
 8004d64:	3710      	adds	r7, #16
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	bf00      	nop
 8004d6c:	20000014 	.word	0x20000014

08004d70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b085      	sub	sp, #20
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f003 0307 	and.w	r3, r3, #7
 8004d7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d80:	4b0c      	ldr	r3, [pc, #48]	; (8004db4 <__NVIC_SetPriorityGrouping+0x44>)
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d86:	68ba      	ldr	r2, [r7, #8]
 8004d88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004d9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004da0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004da2:	4a04      	ldr	r2, [pc, #16]	; (8004db4 <__NVIC_SetPriorityGrouping+0x44>)
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	60d3      	str	r3, [r2, #12]
}
 8004da8:	bf00      	nop
 8004daa:	3714      	adds	r7, #20
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr
 8004db4:	e000ed00 	.word	0xe000ed00

08004db8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004db8:	b480      	push	{r7}
 8004dba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004dbc:	4b04      	ldr	r3, [pc, #16]	; (8004dd0 <__NVIC_GetPriorityGrouping+0x18>)
 8004dbe:	68db      	ldr	r3, [r3, #12]
 8004dc0:	0a1b      	lsrs	r3, r3, #8
 8004dc2:	f003 0307 	and.w	r3, r3, #7
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr
 8004dd0:	e000ed00 	.word	0xe000ed00

08004dd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	4603      	mov	r3, r0
 8004ddc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	db0b      	blt.n	8004dfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004de6:	79fb      	ldrb	r3, [r7, #7]
 8004de8:	f003 021f 	and.w	r2, r3, #31
 8004dec:	4907      	ldr	r1, [pc, #28]	; (8004e0c <__NVIC_EnableIRQ+0x38>)
 8004dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004df2:	095b      	lsrs	r3, r3, #5
 8004df4:	2001      	movs	r0, #1
 8004df6:	fa00 f202 	lsl.w	r2, r0, r2
 8004dfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004dfe:	bf00      	nop
 8004e00:	370c      	adds	r7, #12
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop
 8004e0c:	e000e100 	.word	0xe000e100

08004e10 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b083      	sub	sp, #12
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	4603      	mov	r3, r0
 8004e18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	db12      	blt.n	8004e48 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e22:	79fb      	ldrb	r3, [r7, #7]
 8004e24:	f003 021f 	and.w	r2, r3, #31
 8004e28:	490a      	ldr	r1, [pc, #40]	; (8004e54 <__NVIC_DisableIRQ+0x44>)
 8004e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e2e:	095b      	lsrs	r3, r3, #5
 8004e30:	2001      	movs	r0, #1
 8004e32:	fa00 f202 	lsl.w	r2, r0, r2
 8004e36:	3320      	adds	r3, #32
 8004e38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004e3c:	f3bf 8f4f 	dsb	sy
}
 8004e40:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004e42:	f3bf 8f6f 	isb	sy
}
 8004e46:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr
 8004e54:	e000e100 	.word	0xe000e100

08004e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	4603      	mov	r3, r0
 8004e60:	6039      	str	r1, [r7, #0]
 8004e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	db0a      	blt.n	8004e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	b2da      	uxtb	r2, r3
 8004e70:	490c      	ldr	r1, [pc, #48]	; (8004ea4 <__NVIC_SetPriority+0x4c>)
 8004e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e76:	0112      	lsls	r2, r2, #4
 8004e78:	b2d2      	uxtb	r2, r2
 8004e7a:	440b      	add	r3, r1
 8004e7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004e80:	e00a      	b.n	8004e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	b2da      	uxtb	r2, r3
 8004e86:	4908      	ldr	r1, [pc, #32]	; (8004ea8 <__NVIC_SetPriority+0x50>)
 8004e88:	79fb      	ldrb	r3, [r7, #7]
 8004e8a:	f003 030f 	and.w	r3, r3, #15
 8004e8e:	3b04      	subs	r3, #4
 8004e90:	0112      	lsls	r2, r2, #4
 8004e92:	b2d2      	uxtb	r2, r2
 8004e94:	440b      	add	r3, r1
 8004e96:	761a      	strb	r2, [r3, #24]
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr
 8004ea4:	e000e100 	.word	0xe000e100
 8004ea8:	e000ed00 	.word	0xe000ed00

08004eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b089      	sub	sp, #36	; 0x24
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f003 0307 	and.w	r3, r3, #7
 8004ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	f1c3 0307 	rsb	r3, r3, #7
 8004ec6:	2b04      	cmp	r3, #4
 8004ec8:	bf28      	it	cs
 8004eca:	2304      	movcs	r3, #4
 8004ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	3304      	adds	r3, #4
 8004ed2:	2b06      	cmp	r3, #6
 8004ed4:	d902      	bls.n	8004edc <NVIC_EncodePriority+0x30>
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	3b03      	subs	r3, #3
 8004eda:	e000      	b.n	8004ede <NVIC_EncodePriority+0x32>
 8004edc:	2300      	movs	r3, #0
 8004ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eea:	43da      	mvns	r2, r3
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	401a      	ands	r2, r3
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	fa01 f303 	lsl.w	r3, r1, r3
 8004efe:	43d9      	mvns	r1, r3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f04:	4313      	orrs	r3, r2
         );
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3724      	adds	r7, #36	; 0x24
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr

08004f12 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f12:	b580      	push	{r7, lr}
 8004f14:	b082      	sub	sp, #8
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f7ff ff28 	bl	8004d70 <__NVIC_SetPriorityGrouping>
}
 8004f20:	bf00      	nop
 8004f22:	3708      	adds	r7, #8
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b086      	sub	sp, #24
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	4603      	mov	r3, r0
 8004f30:	60b9      	str	r1, [r7, #8]
 8004f32:	607a      	str	r2, [r7, #4]
 8004f34:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004f36:	2300      	movs	r3, #0
 8004f38:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004f3a:	f7ff ff3d 	bl	8004db8 <__NVIC_GetPriorityGrouping>
 8004f3e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	68b9      	ldr	r1, [r7, #8]
 8004f44:	6978      	ldr	r0, [r7, #20]
 8004f46:	f7ff ffb1 	bl	8004eac <NVIC_EncodePriority>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f50:	4611      	mov	r1, r2
 8004f52:	4618      	mov	r0, r3
 8004f54:	f7ff ff80 	bl	8004e58 <__NVIC_SetPriority>
}
 8004f58:	bf00      	nop
 8004f5a:	3718      	adds	r7, #24
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b082      	sub	sp, #8
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	4603      	mov	r3, r0
 8004f68:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7ff ff30 	bl	8004dd4 <__NVIC_EnableIRQ>
}
 8004f74:	bf00      	nop
 8004f76:	3708      	adds	r7, #8
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b082      	sub	sp, #8
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	4603      	mov	r3, r0
 8004f84:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f7ff ff40 	bl	8004e10 <__NVIC_DisableIRQ>
}
 8004f90:	bf00      	nop
 8004f92:	3708      	adds	r7, #8
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b089      	sub	sp, #36	; 0x24
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004faa:	2300      	movs	r3, #0
 8004fac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004fae:	2300      	movs	r3, #0
 8004fb0:	61fb      	str	r3, [r7, #28]
 8004fb2:	e165      	b.n	8005280 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fbc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	697a      	ldr	r2, [r7, #20]
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004fc8:	693a      	ldr	r2, [r7, #16]
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	f040 8154 	bne.w	800527a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	f003 0303 	and.w	r3, r3, #3
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d005      	beq.n	8004fea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	d130      	bne.n	800504c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004ff0:	69fb      	ldr	r3, [r7, #28]
 8004ff2:	005b      	lsls	r3, r3, #1
 8004ff4:	2203      	movs	r2, #3
 8004ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffa:	43db      	mvns	r3, r3
 8004ffc:	69ba      	ldr	r2, [r7, #24]
 8004ffe:	4013      	ands	r3, r2
 8005000:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	68da      	ldr	r2, [r3, #12]
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	005b      	lsls	r3, r3, #1
 800500a:	fa02 f303 	lsl.w	r3, r2, r3
 800500e:	69ba      	ldr	r2, [r7, #24]
 8005010:	4313      	orrs	r3, r2
 8005012:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	69ba      	ldr	r2, [r7, #24]
 8005018:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005020:	2201      	movs	r2, #1
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	fa02 f303 	lsl.w	r3, r2, r3
 8005028:	43db      	mvns	r3, r3
 800502a:	69ba      	ldr	r2, [r7, #24]
 800502c:	4013      	ands	r3, r2
 800502e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	091b      	lsrs	r3, r3, #4
 8005036:	f003 0201 	and.w	r2, r3, #1
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	fa02 f303 	lsl.w	r3, r2, r3
 8005040:	69ba      	ldr	r2, [r7, #24]
 8005042:	4313      	orrs	r3, r2
 8005044:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	69ba      	ldr	r2, [r7, #24]
 800504a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f003 0303 	and.w	r3, r3, #3
 8005054:	2b03      	cmp	r3, #3
 8005056:	d017      	beq.n	8005088 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	005b      	lsls	r3, r3, #1
 8005062:	2203      	movs	r2, #3
 8005064:	fa02 f303 	lsl.w	r3, r2, r3
 8005068:	43db      	mvns	r3, r3
 800506a:	69ba      	ldr	r2, [r7, #24]
 800506c:	4013      	ands	r3, r2
 800506e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	689a      	ldr	r2, [r3, #8]
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	005b      	lsls	r3, r3, #1
 8005078:	fa02 f303 	lsl.w	r3, r2, r3
 800507c:	69ba      	ldr	r2, [r7, #24]
 800507e:	4313      	orrs	r3, r2
 8005080:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	69ba      	ldr	r2, [r7, #24]
 8005086:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	f003 0303 	and.w	r3, r3, #3
 8005090:	2b02      	cmp	r3, #2
 8005092:	d123      	bne.n	80050dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	08da      	lsrs	r2, r3, #3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	3208      	adds	r2, #8
 800509c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	f003 0307 	and.w	r3, r3, #7
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	220f      	movs	r2, #15
 80050ac:	fa02 f303 	lsl.w	r3, r2, r3
 80050b0:	43db      	mvns	r3, r3
 80050b2:	69ba      	ldr	r2, [r7, #24]
 80050b4:	4013      	ands	r3, r2
 80050b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	691a      	ldr	r2, [r3, #16]
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	f003 0307 	and.w	r3, r3, #7
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	fa02 f303 	lsl.w	r3, r2, r3
 80050c8:	69ba      	ldr	r2, [r7, #24]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	08da      	lsrs	r2, r3, #3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	3208      	adds	r2, #8
 80050d6:	69b9      	ldr	r1, [r7, #24]
 80050d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	005b      	lsls	r3, r3, #1
 80050e6:	2203      	movs	r2, #3
 80050e8:	fa02 f303 	lsl.w	r3, r2, r3
 80050ec:	43db      	mvns	r3, r3
 80050ee:	69ba      	ldr	r2, [r7, #24]
 80050f0:	4013      	ands	r3, r2
 80050f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f003 0203 	and.w	r2, r3, #3
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	005b      	lsls	r3, r3, #1
 8005100:	fa02 f303 	lsl.w	r3, r2, r3
 8005104:	69ba      	ldr	r2, [r7, #24]
 8005106:	4313      	orrs	r3, r2
 8005108:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	69ba      	ldr	r2, [r7, #24]
 800510e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005118:	2b00      	cmp	r3, #0
 800511a:	f000 80ae 	beq.w	800527a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800511e:	2300      	movs	r3, #0
 8005120:	60fb      	str	r3, [r7, #12]
 8005122:	4b5d      	ldr	r3, [pc, #372]	; (8005298 <HAL_GPIO_Init+0x300>)
 8005124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005126:	4a5c      	ldr	r2, [pc, #368]	; (8005298 <HAL_GPIO_Init+0x300>)
 8005128:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800512c:	6453      	str	r3, [r2, #68]	; 0x44
 800512e:	4b5a      	ldr	r3, [pc, #360]	; (8005298 <HAL_GPIO_Init+0x300>)
 8005130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005132:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005136:	60fb      	str	r3, [r7, #12]
 8005138:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800513a:	4a58      	ldr	r2, [pc, #352]	; (800529c <HAL_GPIO_Init+0x304>)
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	089b      	lsrs	r3, r3, #2
 8005140:	3302      	adds	r3, #2
 8005142:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005146:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005148:	69fb      	ldr	r3, [r7, #28]
 800514a:	f003 0303 	and.w	r3, r3, #3
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	220f      	movs	r2, #15
 8005152:	fa02 f303 	lsl.w	r3, r2, r3
 8005156:	43db      	mvns	r3, r3
 8005158:	69ba      	ldr	r2, [r7, #24]
 800515a:	4013      	ands	r3, r2
 800515c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4a4f      	ldr	r2, [pc, #316]	; (80052a0 <HAL_GPIO_Init+0x308>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d025      	beq.n	80051b2 <HAL_GPIO_Init+0x21a>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	4a4e      	ldr	r2, [pc, #312]	; (80052a4 <HAL_GPIO_Init+0x30c>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d01f      	beq.n	80051ae <HAL_GPIO_Init+0x216>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4a4d      	ldr	r2, [pc, #308]	; (80052a8 <HAL_GPIO_Init+0x310>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d019      	beq.n	80051aa <HAL_GPIO_Init+0x212>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a4c      	ldr	r2, [pc, #304]	; (80052ac <HAL_GPIO_Init+0x314>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d013      	beq.n	80051a6 <HAL_GPIO_Init+0x20e>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a4b      	ldr	r2, [pc, #300]	; (80052b0 <HAL_GPIO_Init+0x318>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d00d      	beq.n	80051a2 <HAL_GPIO_Init+0x20a>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a4a      	ldr	r2, [pc, #296]	; (80052b4 <HAL_GPIO_Init+0x31c>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d007      	beq.n	800519e <HAL_GPIO_Init+0x206>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a49      	ldr	r2, [pc, #292]	; (80052b8 <HAL_GPIO_Init+0x320>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d101      	bne.n	800519a <HAL_GPIO_Init+0x202>
 8005196:	2306      	movs	r3, #6
 8005198:	e00c      	b.n	80051b4 <HAL_GPIO_Init+0x21c>
 800519a:	2307      	movs	r3, #7
 800519c:	e00a      	b.n	80051b4 <HAL_GPIO_Init+0x21c>
 800519e:	2305      	movs	r3, #5
 80051a0:	e008      	b.n	80051b4 <HAL_GPIO_Init+0x21c>
 80051a2:	2304      	movs	r3, #4
 80051a4:	e006      	b.n	80051b4 <HAL_GPIO_Init+0x21c>
 80051a6:	2303      	movs	r3, #3
 80051a8:	e004      	b.n	80051b4 <HAL_GPIO_Init+0x21c>
 80051aa:	2302      	movs	r3, #2
 80051ac:	e002      	b.n	80051b4 <HAL_GPIO_Init+0x21c>
 80051ae:	2301      	movs	r3, #1
 80051b0:	e000      	b.n	80051b4 <HAL_GPIO_Init+0x21c>
 80051b2:	2300      	movs	r3, #0
 80051b4:	69fa      	ldr	r2, [r7, #28]
 80051b6:	f002 0203 	and.w	r2, r2, #3
 80051ba:	0092      	lsls	r2, r2, #2
 80051bc:	4093      	lsls	r3, r2
 80051be:	69ba      	ldr	r2, [r7, #24]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80051c4:	4935      	ldr	r1, [pc, #212]	; (800529c <HAL_GPIO_Init+0x304>)
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	089b      	lsrs	r3, r3, #2
 80051ca:	3302      	adds	r3, #2
 80051cc:	69ba      	ldr	r2, [r7, #24]
 80051ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80051d2:	4b3a      	ldr	r3, [pc, #232]	; (80052bc <HAL_GPIO_Init+0x324>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	43db      	mvns	r3, r3
 80051dc:	69ba      	ldr	r2, [r7, #24]
 80051de:	4013      	ands	r3, r2
 80051e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d003      	beq.n	80051f6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80051ee:	69ba      	ldr	r2, [r7, #24]
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	4313      	orrs	r3, r2
 80051f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80051f6:	4a31      	ldr	r2, [pc, #196]	; (80052bc <HAL_GPIO_Init+0x324>)
 80051f8:	69bb      	ldr	r3, [r7, #24]
 80051fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80051fc:	4b2f      	ldr	r3, [pc, #188]	; (80052bc <HAL_GPIO_Init+0x324>)
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	43db      	mvns	r3, r3
 8005206:	69ba      	ldr	r2, [r7, #24]
 8005208:	4013      	ands	r3, r2
 800520a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d003      	beq.n	8005220 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005218:	69ba      	ldr	r2, [r7, #24]
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	4313      	orrs	r3, r2
 800521e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005220:	4a26      	ldr	r2, [pc, #152]	; (80052bc <HAL_GPIO_Init+0x324>)
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005226:	4b25      	ldr	r3, [pc, #148]	; (80052bc <HAL_GPIO_Init+0x324>)
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	43db      	mvns	r3, r3
 8005230:	69ba      	ldr	r2, [r7, #24]
 8005232:	4013      	ands	r3, r2
 8005234:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800523e:	2b00      	cmp	r3, #0
 8005240:	d003      	beq.n	800524a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005242:	69ba      	ldr	r2, [r7, #24]
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	4313      	orrs	r3, r2
 8005248:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800524a:	4a1c      	ldr	r2, [pc, #112]	; (80052bc <HAL_GPIO_Init+0x324>)
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005250:	4b1a      	ldr	r3, [pc, #104]	; (80052bc <HAL_GPIO_Init+0x324>)
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	43db      	mvns	r3, r3
 800525a:	69ba      	ldr	r2, [r7, #24]
 800525c:	4013      	ands	r3, r2
 800525e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005268:	2b00      	cmp	r3, #0
 800526a:	d003      	beq.n	8005274 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800526c:	69ba      	ldr	r2, [r7, #24]
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	4313      	orrs	r3, r2
 8005272:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005274:	4a11      	ldr	r2, [pc, #68]	; (80052bc <HAL_GPIO_Init+0x324>)
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	3301      	adds	r3, #1
 800527e:	61fb      	str	r3, [r7, #28]
 8005280:	69fb      	ldr	r3, [r7, #28]
 8005282:	2b0f      	cmp	r3, #15
 8005284:	f67f ae96 	bls.w	8004fb4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005288:	bf00      	nop
 800528a:	bf00      	nop
 800528c:	3724      	adds	r7, #36	; 0x24
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
 8005296:	bf00      	nop
 8005298:	40023800 	.word	0x40023800
 800529c:	40013800 	.word	0x40013800
 80052a0:	40020000 	.word	0x40020000
 80052a4:	40020400 	.word	0x40020400
 80052a8:	40020800 	.word	0x40020800
 80052ac:	40020c00 	.word	0x40020c00
 80052b0:	40021000 	.word	0x40021000
 80052b4:	40021400 	.word	0x40021400
 80052b8:	40021800 	.word	0x40021800
 80052bc:	40013c00 	.word	0x40013c00

080052c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b085      	sub	sp, #20
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	460b      	mov	r3, r1
 80052ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	691a      	ldr	r2, [r3, #16]
 80052d0:	887b      	ldrh	r3, [r7, #2]
 80052d2:	4013      	ands	r3, r2
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d002      	beq.n	80052de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80052d8:	2301      	movs	r3, #1
 80052da:	73fb      	strb	r3, [r7, #15]
 80052dc:	e001      	b.n	80052e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80052de:	2300      	movs	r3, #0
 80052e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80052e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3714      	adds	r7, #20
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr

080052f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b083      	sub	sp, #12
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	460b      	mov	r3, r1
 80052fa:	807b      	strh	r3, [r7, #2]
 80052fc:	4613      	mov	r3, r2
 80052fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005300:	787b      	ldrb	r3, [r7, #1]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d003      	beq.n	800530e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005306:	887a      	ldrh	r2, [r7, #2]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800530c:	e003      	b.n	8005316 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800530e:	887b      	ldrh	r3, [r7, #2]
 8005310:	041a      	lsls	r2, r3, #16
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	619a      	str	r2, [r3, #24]
}
 8005316:	bf00      	nop
 8005318:	370c      	adds	r7, #12
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr
	...

08005324 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d101      	bne.n	8005336 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e12b      	b.n	800558e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b00      	cmp	r3, #0
 8005340:	d106      	bne.n	8005350 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f7fc fa12 	bl	8001774 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2224      	movs	r2, #36	; 0x24
 8005354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f022 0201 	bic.w	r2, r2, #1
 8005366:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005376:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005386:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005388:	f001 f9f6 	bl	8006778 <HAL_RCC_GetPCLK1Freq>
 800538c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	4a81      	ldr	r2, [pc, #516]	; (8005598 <HAL_I2C_Init+0x274>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d807      	bhi.n	80053a8 <HAL_I2C_Init+0x84>
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	4a80      	ldr	r2, [pc, #512]	; (800559c <HAL_I2C_Init+0x278>)
 800539c:	4293      	cmp	r3, r2
 800539e:	bf94      	ite	ls
 80053a0:	2301      	movls	r3, #1
 80053a2:	2300      	movhi	r3, #0
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	e006      	b.n	80053b6 <HAL_I2C_Init+0x92>
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	4a7d      	ldr	r2, [pc, #500]	; (80055a0 <HAL_I2C_Init+0x27c>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	bf94      	ite	ls
 80053b0:	2301      	movls	r3, #1
 80053b2:	2300      	movhi	r3, #0
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d001      	beq.n	80053be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	e0e7      	b.n	800558e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	4a78      	ldr	r2, [pc, #480]	; (80055a4 <HAL_I2C_Init+0x280>)
 80053c2:	fba2 2303 	umull	r2, r3, r2, r3
 80053c6:	0c9b      	lsrs	r3, r3, #18
 80053c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	68ba      	ldr	r2, [r7, #8]
 80053da:	430a      	orrs	r2, r1
 80053dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6a1b      	ldr	r3, [r3, #32]
 80053e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	4a6a      	ldr	r2, [pc, #424]	; (8005598 <HAL_I2C_Init+0x274>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d802      	bhi.n	80053f8 <HAL_I2C_Init+0xd4>
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	3301      	adds	r3, #1
 80053f6:	e009      	b.n	800540c <HAL_I2C_Init+0xe8>
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80053fe:	fb02 f303 	mul.w	r3, r2, r3
 8005402:	4a69      	ldr	r2, [pc, #420]	; (80055a8 <HAL_I2C_Init+0x284>)
 8005404:	fba2 2303 	umull	r2, r3, r2, r3
 8005408:	099b      	lsrs	r3, r3, #6
 800540a:	3301      	adds	r3, #1
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	6812      	ldr	r2, [r2, #0]
 8005410:	430b      	orrs	r3, r1
 8005412:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	69db      	ldr	r3, [r3, #28]
 800541a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800541e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	495c      	ldr	r1, [pc, #368]	; (8005598 <HAL_I2C_Init+0x274>)
 8005428:	428b      	cmp	r3, r1
 800542a:	d819      	bhi.n	8005460 <HAL_I2C_Init+0x13c>
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	1e59      	subs	r1, r3, #1
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	005b      	lsls	r3, r3, #1
 8005436:	fbb1 f3f3 	udiv	r3, r1, r3
 800543a:	1c59      	adds	r1, r3, #1
 800543c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005440:	400b      	ands	r3, r1
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00a      	beq.n	800545c <HAL_I2C_Init+0x138>
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	1e59      	subs	r1, r3, #1
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	005b      	lsls	r3, r3, #1
 8005450:	fbb1 f3f3 	udiv	r3, r1, r3
 8005454:	3301      	adds	r3, #1
 8005456:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800545a:	e051      	b.n	8005500 <HAL_I2C_Init+0x1dc>
 800545c:	2304      	movs	r3, #4
 800545e:	e04f      	b.n	8005500 <HAL_I2C_Init+0x1dc>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d111      	bne.n	800548c <HAL_I2C_Init+0x168>
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	1e58      	subs	r0, r3, #1
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6859      	ldr	r1, [r3, #4]
 8005470:	460b      	mov	r3, r1
 8005472:	005b      	lsls	r3, r3, #1
 8005474:	440b      	add	r3, r1
 8005476:	fbb0 f3f3 	udiv	r3, r0, r3
 800547a:	3301      	adds	r3, #1
 800547c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005480:	2b00      	cmp	r3, #0
 8005482:	bf0c      	ite	eq
 8005484:	2301      	moveq	r3, #1
 8005486:	2300      	movne	r3, #0
 8005488:	b2db      	uxtb	r3, r3
 800548a:	e012      	b.n	80054b2 <HAL_I2C_Init+0x18e>
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	1e58      	subs	r0, r3, #1
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6859      	ldr	r1, [r3, #4]
 8005494:	460b      	mov	r3, r1
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	440b      	add	r3, r1
 800549a:	0099      	lsls	r1, r3, #2
 800549c:	440b      	add	r3, r1
 800549e:	fbb0 f3f3 	udiv	r3, r0, r3
 80054a2:	3301      	adds	r3, #1
 80054a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	bf0c      	ite	eq
 80054ac:	2301      	moveq	r3, #1
 80054ae:	2300      	movne	r3, #0
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d001      	beq.n	80054ba <HAL_I2C_Init+0x196>
 80054b6:	2301      	movs	r3, #1
 80054b8:	e022      	b.n	8005500 <HAL_I2C_Init+0x1dc>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d10e      	bne.n	80054e0 <HAL_I2C_Init+0x1bc>
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	1e58      	subs	r0, r3, #1
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6859      	ldr	r1, [r3, #4]
 80054ca:	460b      	mov	r3, r1
 80054cc:	005b      	lsls	r3, r3, #1
 80054ce:	440b      	add	r3, r1
 80054d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80054d4:	3301      	adds	r3, #1
 80054d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80054de:	e00f      	b.n	8005500 <HAL_I2C_Init+0x1dc>
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	1e58      	subs	r0, r3, #1
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6859      	ldr	r1, [r3, #4]
 80054e8:	460b      	mov	r3, r1
 80054ea:	009b      	lsls	r3, r3, #2
 80054ec:	440b      	add	r3, r1
 80054ee:	0099      	lsls	r1, r3, #2
 80054f0:	440b      	add	r3, r1
 80054f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80054f6:	3301      	adds	r3, #1
 80054f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005500:	6879      	ldr	r1, [r7, #4]
 8005502:	6809      	ldr	r1, [r1, #0]
 8005504:	4313      	orrs	r3, r2
 8005506:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	69da      	ldr	r2, [r3, #28]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a1b      	ldr	r3, [r3, #32]
 800551a:	431a      	orrs	r2, r3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	430a      	orrs	r2, r1
 8005522:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800552e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	6911      	ldr	r1, [r2, #16]
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	68d2      	ldr	r2, [r2, #12]
 800553a:	4311      	orrs	r1, r2
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	6812      	ldr	r2, [r2, #0]
 8005540:	430b      	orrs	r3, r1
 8005542:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	68db      	ldr	r3, [r3, #12]
 800554a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	695a      	ldr	r2, [r3, #20]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	699b      	ldr	r3, [r3, #24]
 8005556:	431a      	orrs	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	430a      	orrs	r2, r1
 800555e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f042 0201 	orr.w	r2, r2, #1
 800556e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2200      	movs	r2, #0
 8005574:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2220      	movs	r2, #32
 800557a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800558c:	2300      	movs	r3, #0
}
 800558e:	4618      	mov	r0, r3
 8005590:	3710      	adds	r7, #16
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}
 8005596:	bf00      	nop
 8005598:	000186a0 	.word	0x000186a0
 800559c:	001e847f 	.word	0x001e847f
 80055a0:	003d08ff 	.word	0x003d08ff
 80055a4:	431bde83 	.word	0x431bde83
 80055a8:	10624dd3 	.word	0x10624dd3

080055ac <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b088      	sub	sp, #32
 80055b0:	af02      	add	r7, sp, #8
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	4608      	mov	r0, r1
 80055b6:	4611      	mov	r1, r2
 80055b8:	461a      	mov	r2, r3
 80055ba:	4603      	mov	r3, r0
 80055bc:	817b      	strh	r3, [r7, #10]
 80055be:	460b      	mov	r3, r1
 80055c0:	813b      	strh	r3, [r7, #8]
 80055c2:	4613      	mov	r3, r2
 80055c4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80055c6:	f7ff fba3 	bl	8004d10 <HAL_GetTick>
 80055ca:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055d2:	b2db      	uxtb	r3, r3
 80055d4:	2b20      	cmp	r3, #32
 80055d6:	f040 80d9 	bne.w	800578c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	2319      	movs	r3, #25
 80055e0:	2201      	movs	r2, #1
 80055e2:	496d      	ldr	r1, [pc, #436]	; (8005798 <HAL_I2C_Mem_Write+0x1ec>)
 80055e4:	68f8      	ldr	r0, [r7, #12]
 80055e6:	f000 fde3 	bl	80061b0 <I2C_WaitOnFlagUntilTimeout>
 80055ea:	4603      	mov	r3, r0
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d001      	beq.n	80055f4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80055f0:	2302      	movs	r3, #2
 80055f2:	e0cc      	b.n	800578e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d101      	bne.n	8005602 <HAL_I2C_Mem_Write+0x56>
 80055fe:	2302      	movs	r3, #2
 8005600:	e0c5      	b.n	800578e <HAL_I2C_Mem_Write+0x1e2>
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0301 	and.w	r3, r3, #1
 8005614:	2b01      	cmp	r3, #1
 8005616:	d007      	beq.n	8005628 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f042 0201 	orr.w	r2, r2, #1
 8005626:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005636:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2221      	movs	r2, #33	; 0x21
 800563c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2240      	movs	r2, #64	; 0x40
 8005644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2200      	movs	r2, #0
 800564c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	6a3a      	ldr	r2, [r7, #32]
 8005652:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005658:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800565e:	b29a      	uxth	r2, r3
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	4a4d      	ldr	r2, [pc, #308]	; (800579c <HAL_I2C_Mem_Write+0x1f0>)
 8005668:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800566a:	88f8      	ldrh	r0, [r7, #6]
 800566c:	893a      	ldrh	r2, [r7, #8]
 800566e:	8979      	ldrh	r1, [r7, #10]
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	9301      	str	r3, [sp, #4]
 8005674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005676:	9300      	str	r3, [sp, #0]
 8005678:	4603      	mov	r3, r0
 800567a:	68f8      	ldr	r0, [r7, #12]
 800567c:	f000 fc1a 	bl	8005eb4 <I2C_RequestMemoryWrite>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d052      	beq.n	800572c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e081      	b.n	800578e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800568a:	697a      	ldr	r2, [r7, #20]
 800568c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f000 fe64 	bl	800635c <I2C_WaitOnTXEFlagUntilTimeout>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d00d      	beq.n	80056b6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569e:	2b04      	cmp	r3, #4
 80056a0:	d107      	bne.n	80056b2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e06b      	b.n	800578e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ba:	781a      	ldrb	r2, [r3, #0]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c6:	1c5a      	adds	r2, r3, #1
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056d0:	3b01      	subs	r3, #1
 80056d2:	b29a      	uxth	r2, r3
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056dc:	b29b      	uxth	r3, r3
 80056de:	3b01      	subs	r3, #1
 80056e0:	b29a      	uxth	r2, r3
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	695b      	ldr	r3, [r3, #20]
 80056ec:	f003 0304 	and.w	r3, r3, #4
 80056f0:	2b04      	cmp	r3, #4
 80056f2:	d11b      	bne.n	800572c <HAL_I2C_Mem_Write+0x180>
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d017      	beq.n	800572c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005700:	781a      	ldrb	r2, [r3, #0]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570c:	1c5a      	adds	r2, r3, #1
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005716:	3b01      	subs	r3, #1
 8005718:	b29a      	uxth	r2, r3
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005722:	b29b      	uxth	r3, r3
 8005724:	3b01      	subs	r3, #1
 8005726:	b29a      	uxth	r2, r3
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005730:	2b00      	cmp	r3, #0
 8005732:	d1aa      	bne.n	800568a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005734:	697a      	ldr	r2, [r7, #20]
 8005736:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005738:	68f8      	ldr	r0, [r7, #12]
 800573a:	f000 fe50 	bl	80063de <I2C_WaitOnBTFFlagUntilTimeout>
 800573e:	4603      	mov	r3, r0
 8005740:	2b00      	cmp	r3, #0
 8005742:	d00d      	beq.n	8005760 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005748:	2b04      	cmp	r3, #4
 800574a:	d107      	bne.n	800575c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800575a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e016      	b.n	800578e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800576e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2220      	movs	r2, #32
 8005774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2200      	movs	r2, #0
 800577c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2200      	movs	r2, #0
 8005784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005788:	2300      	movs	r3, #0
 800578a:	e000      	b.n	800578e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800578c:	2302      	movs	r3, #2
  }
}
 800578e:	4618      	mov	r0, r3
 8005790:	3718      	adds	r7, #24
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	00100002 	.word	0x00100002
 800579c:	ffff0000 	.word	0xffff0000

080057a0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b08c      	sub	sp, #48	; 0x30
 80057a4:	af02      	add	r7, sp, #8
 80057a6:	60f8      	str	r0, [r7, #12]
 80057a8:	4608      	mov	r0, r1
 80057aa:	4611      	mov	r1, r2
 80057ac:	461a      	mov	r2, r3
 80057ae:	4603      	mov	r3, r0
 80057b0:	817b      	strh	r3, [r7, #10]
 80057b2:	460b      	mov	r3, r1
 80057b4:	813b      	strh	r3, [r7, #8]
 80057b6:	4613      	mov	r3, r2
 80057b8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80057ba:	f7ff faa9 	bl	8004d10 <HAL_GetTick>
 80057be:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b20      	cmp	r3, #32
 80057ca:	f040 8208 	bne.w	8005bde <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d0:	9300      	str	r3, [sp, #0]
 80057d2:	2319      	movs	r3, #25
 80057d4:	2201      	movs	r2, #1
 80057d6:	497b      	ldr	r1, [pc, #492]	; (80059c4 <HAL_I2C_Mem_Read+0x224>)
 80057d8:	68f8      	ldr	r0, [r7, #12]
 80057da:	f000 fce9 	bl	80061b0 <I2C_WaitOnFlagUntilTimeout>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d001      	beq.n	80057e8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80057e4:	2302      	movs	r3, #2
 80057e6:	e1fb      	b.n	8005be0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d101      	bne.n	80057f6 <HAL_I2C_Mem_Read+0x56>
 80057f2:	2302      	movs	r3, #2
 80057f4:	e1f4      	b.n	8005be0 <HAL_I2C_Mem_Read+0x440>
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2201      	movs	r2, #1
 80057fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 0301 	and.w	r3, r3, #1
 8005808:	2b01      	cmp	r3, #1
 800580a:	d007      	beq.n	800581c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f042 0201 	orr.w	r2, r2, #1
 800581a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800582a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2222      	movs	r2, #34	; 0x22
 8005830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2240      	movs	r2, #64	; 0x40
 8005838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2200      	movs	r2, #0
 8005840:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005846:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800584c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005852:	b29a      	uxth	r2, r3
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	4a5b      	ldr	r2, [pc, #364]	; (80059c8 <HAL_I2C_Mem_Read+0x228>)
 800585c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800585e:	88f8      	ldrh	r0, [r7, #6]
 8005860:	893a      	ldrh	r2, [r7, #8]
 8005862:	8979      	ldrh	r1, [r7, #10]
 8005864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005866:	9301      	str	r3, [sp, #4]
 8005868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800586a:	9300      	str	r3, [sp, #0]
 800586c:	4603      	mov	r3, r0
 800586e:	68f8      	ldr	r0, [r7, #12]
 8005870:	f000 fbb6 	bl	8005fe0 <I2C_RequestMemoryRead>
 8005874:	4603      	mov	r3, r0
 8005876:	2b00      	cmp	r3, #0
 8005878:	d001      	beq.n	800587e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e1b0      	b.n	8005be0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005882:	2b00      	cmp	r3, #0
 8005884:	d113      	bne.n	80058ae <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005886:	2300      	movs	r3, #0
 8005888:	623b      	str	r3, [r7, #32]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	695b      	ldr	r3, [r3, #20]
 8005890:	623b      	str	r3, [r7, #32]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	699b      	ldr	r3, [r3, #24]
 8005898:	623b      	str	r3, [r7, #32]
 800589a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058aa:	601a      	str	r2, [r3, #0]
 80058ac:	e184      	b.n	8005bb8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d11b      	bne.n	80058ee <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058c6:	2300      	movs	r3, #0
 80058c8:	61fb      	str	r3, [r7, #28]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	695b      	ldr	r3, [r3, #20]
 80058d0:	61fb      	str	r3, [r7, #28]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	699b      	ldr	r3, [r3, #24]
 80058d8:	61fb      	str	r3, [r7, #28]
 80058da:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058ea:	601a      	str	r2, [r3, #0]
 80058ec:	e164      	b.n	8005bb8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058f2:	2b02      	cmp	r3, #2
 80058f4:	d11b      	bne.n	800592e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005904:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005914:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005916:	2300      	movs	r3, #0
 8005918:	61bb      	str	r3, [r7, #24]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	695b      	ldr	r3, [r3, #20]
 8005920:	61bb      	str	r3, [r7, #24]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	699b      	ldr	r3, [r3, #24]
 8005928:	61bb      	str	r3, [r7, #24]
 800592a:	69bb      	ldr	r3, [r7, #24]
 800592c:	e144      	b.n	8005bb8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800592e:	2300      	movs	r3, #0
 8005930:	617b      	str	r3, [r7, #20]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	695b      	ldr	r3, [r3, #20]
 8005938:	617b      	str	r3, [r7, #20]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	699b      	ldr	r3, [r3, #24]
 8005940:	617b      	str	r3, [r7, #20]
 8005942:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005944:	e138      	b.n	8005bb8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800594a:	2b03      	cmp	r3, #3
 800594c:	f200 80f1 	bhi.w	8005b32 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005954:	2b01      	cmp	r3, #1
 8005956:	d123      	bne.n	80059a0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005958:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800595a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800595c:	68f8      	ldr	r0, [r7, #12]
 800595e:	f000 fd7f 	bl	8006460 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005962:	4603      	mov	r3, r0
 8005964:	2b00      	cmp	r3, #0
 8005966:	d001      	beq.n	800596c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	e139      	b.n	8005be0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	691a      	ldr	r2, [r3, #16]
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005976:	b2d2      	uxtb	r2, r2
 8005978:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597e:	1c5a      	adds	r2, r3, #1
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005988:	3b01      	subs	r3, #1
 800598a:	b29a      	uxth	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005994:	b29b      	uxth	r3, r3
 8005996:	3b01      	subs	r3, #1
 8005998:	b29a      	uxth	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800599e:	e10b      	b.n	8005bb8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059a4:	2b02      	cmp	r3, #2
 80059a6:	d14e      	bne.n	8005a46 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80059a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059aa:	9300      	str	r3, [sp, #0]
 80059ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ae:	2200      	movs	r2, #0
 80059b0:	4906      	ldr	r1, [pc, #24]	; (80059cc <HAL_I2C_Mem_Read+0x22c>)
 80059b2:	68f8      	ldr	r0, [r7, #12]
 80059b4:	f000 fbfc 	bl	80061b0 <I2C_WaitOnFlagUntilTimeout>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d008      	beq.n	80059d0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e10e      	b.n	8005be0 <HAL_I2C_Mem_Read+0x440>
 80059c2:	bf00      	nop
 80059c4:	00100002 	.word	0x00100002
 80059c8:	ffff0000 	.word	0xffff0000
 80059cc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	691a      	ldr	r2, [r3, #16]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ea:	b2d2      	uxtb	r2, r2
 80059ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f2:	1c5a      	adds	r2, r3, #1
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059fc:	3b01      	subs	r3, #1
 80059fe:	b29a      	uxth	r2, r3
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	3b01      	subs	r3, #1
 8005a0c:	b29a      	uxth	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	691a      	ldr	r2, [r3, #16]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a1c:	b2d2      	uxtb	r2, r2
 8005a1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a24:	1c5a      	adds	r2, r3, #1
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	b29a      	uxth	r2, r3
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	3b01      	subs	r3, #1
 8005a3e:	b29a      	uxth	r2, r3
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005a44:	e0b8      	b.n	8005bb8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a48:	9300      	str	r3, [sp, #0]
 8005a4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	4966      	ldr	r1, [pc, #408]	; (8005be8 <HAL_I2C_Mem_Read+0x448>)
 8005a50:	68f8      	ldr	r0, [r7, #12]
 8005a52:	f000 fbad 	bl	80061b0 <I2C_WaitOnFlagUntilTimeout>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d001      	beq.n	8005a60 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e0bf      	b.n	8005be0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	691a      	ldr	r2, [r3, #16]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7a:	b2d2      	uxtb	r2, r2
 8005a7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a82:	1c5a      	adds	r2, r3, #1
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	b29a      	uxth	r2, r3
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	b29a      	uxth	r2, r3
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa4:	9300      	str	r3, [sp, #0]
 8005aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	494f      	ldr	r1, [pc, #316]	; (8005be8 <HAL_I2C_Mem_Read+0x448>)
 8005aac:	68f8      	ldr	r0, [r7, #12]
 8005aae:	f000 fb7f 	bl	80061b0 <I2C_WaitOnFlagUntilTimeout>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d001      	beq.n	8005abc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e091      	b.n	8005be0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005aca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	691a      	ldr	r2, [r3, #16]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad6:	b2d2      	uxtb	r2, r2
 8005ad8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ade:	1c5a      	adds	r2, r3, #1
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ae8:	3b01      	subs	r3, #1
 8005aea:	b29a      	uxth	r2, r3
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	3b01      	subs	r3, #1
 8005af8:	b29a      	uxth	r2, r3
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	691a      	ldr	r2, [r3, #16]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b08:	b2d2      	uxtb	r2, r2
 8005b0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b10:	1c5a      	adds	r2, r3, #1
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b1a:	3b01      	subs	r3, #1
 8005b1c:	b29a      	uxth	r2, r3
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	3b01      	subs	r3, #1
 8005b2a:	b29a      	uxth	r2, r3
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005b30:	e042      	b.n	8005bb8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b34:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005b36:	68f8      	ldr	r0, [r7, #12]
 8005b38:	f000 fc92 	bl	8006460 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d001      	beq.n	8005b46 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e04c      	b.n	8005be0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	691a      	ldr	r2, [r3, #16]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b50:	b2d2      	uxtb	r2, r2
 8005b52:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b58:	1c5a      	adds	r2, r3, #1
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b62:	3b01      	subs	r3, #1
 8005b64:	b29a      	uxth	r2, r3
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	3b01      	subs	r3, #1
 8005b72:	b29a      	uxth	r2, r3
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	f003 0304 	and.w	r3, r3, #4
 8005b82:	2b04      	cmp	r3, #4
 8005b84:	d118      	bne.n	8005bb8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	691a      	ldr	r2, [r3, #16]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b90:	b2d2      	uxtb	r2, r2
 8005b92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b98:	1c5a      	adds	r2, r3, #1
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	b29a      	uxth	r2, r3
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	3b01      	subs	r3, #1
 8005bb2:	b29a      	uxth	r2, r3
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	f47f aec2 	bne.w	8005946 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2220      	movs	r2, #32
 8005bc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	e000      	b.n	8005be0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005bde:	2302      	movs	r3, #2
  }
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3728      	adds	r7, #40	; 0x28
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}
 8005be8:	00010004 	.word	0x00010004

08005bec <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b08a      	sub	sp, #40	; 0x28
 8005bf0:	af02      	add	r7, sp, #8
 8005bf2:	60f8      	str	r0, [r7, #12]
 8005bf4:	607a      	str	r2, [r7, #4]
 8005bf6:	603b      	str	r3, [r7, #0]
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005bfc:	f7ff f888 	bl	8004d10 <HAL_GetTick>
 8005c00:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8005c02:	2301      	movs	r3, #1
 8005c04:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	2b20      	cmp	r3, #32
 8005c10:	f040 8111 	bne.w	8005e36 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	9300      	str	r3, [sp, #0]
 8005c18:	2319      	movs	r3, #25
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	4988      	ldr	r1, [pc, #544]	; (8005e40 <HAL_I2C_IsDeviceReady+0x254>)
 8005c1e:	68f8      	ldr	r0, [r7, #12]
 8005c20:	f000 fac6 	bl	80061b0 <I2C_WaitOnFlagUntilTimeout>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d001      	beq.n	8005c2e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005c2a:	2302      	movs	r3, #2
 8005c2c:	e104      	b.n	8005e38 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d101      	bne.n	8005c3c <HAL_I2C_IsDeviceReady+0x50>
 8005c38:	2302      	movs	r3, #2
 8005c3a:	e0fd      	b.n	8005e38 <HAL_I2C_IsDeviceReady+0x24c>
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2201      	movs	r2, #1
 8005c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d007      	beq.n	8005c62 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f042 0201 	orr.w	r2, r2, #1
 8005c60:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c70:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2224      	movs	r2, #36	; 0x24
 8005c76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	4a70      	ldr	r2, [pc, #448]	; (8005e44 <HAL_I2C_IsDeviceReady+0x258>)
 8005c84:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c94:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005c96:	69fb      	ldr	r3, [r7, #28]
 8005c98:	9300      	str	r3, [sp, #0]
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005ca2:	68f8      	ldr	r0, [r7, #12]
 8005ca4:	f000 fa84 	bl	80061b0 <I2C_WaitOnFlagUntilTimeout>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d00d      	beq.n	8005cca <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cbc:	d103      	bne.n	8005cc6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cc4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e0b6      	b.n	8005e38 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005cca:	897b      	ldrh	r3, [r7, #10]
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	461a      	mov	r2, r3
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005cd8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005cda:	f7ff f819 	bl	8004d10 <HAL_GetTick>
 8005cde:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	695b      	ldr	r3, [r3, #20]
 8005ce6:	f003 0302 	and.w	r3, r3, #2
 8005cea:	2b02      	cmp	r3, #2
 8005cec:	bf0c      	ite	eq
 8005cee:	2301      	moveq	r3, #1
 8005cf0:	2300      	movne	r3, #0
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	695b      	ldr	r3, [r3, #20]
 8005cfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d04:	bf0c      	ite	eq
 8005d06:	2301      	moveq	r3, #1
 8005d08:	2300      	movne	r3, #0
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005d0e:	e025      	b.n	8005d5c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005d10:	f7fe fffe 	bl	8004d10 <HAL_GetTick>
 8005d14:	4602      	mov	r2, r0
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	1ad3      	subs	r3, r2, r3
 8005d1a:	683a      	ldr	r2, [r7, #0]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d302      	bcc.n	8005d26 <HAL_I2C_IsDeviceReady+0x13a>
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d103      	bne.n	8005d2e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	22a0      	movs	r2, #160	; 0xa0
 8005d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	695b      	ldr	r3, [r3, #20]
 8005d34:	f003 0302 	and.w	r3, r3, #2
 8005d38:	2b02      	cmp	r3, #2
 8005d3a:	bf0c      	ite	eq
 8005d3c:	2301      	moveq	r3, #1
 8005d3e:	2300      	movne	r3, #0
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	695b      	ldr	r3, [r3, #20]
 8005d4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d52:	bf0c      	ite	eq
 8005d54:	2301      	moveq	r3, #1
 8005d56:	2300      	movne	r3, #0
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	2ba0      	cmp	r3, #160	; 0xa0
 8005d66:	d005      	beq.n	8005d74 <HAL_I2C_IsDeviceReady+0x188>
 8005d68:	7dfb      	ldrb	r3, [r7, #23]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d102      	bne.n	8005d74 <HAL_I2C_IsDeviceReady+0x188>
 8005d6e:	7dbb      	ldrb	r3, [r7, #22]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d0cd      	beq.n	8005d10 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2220      	movs	r2, #32
 8005d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	f003 0302 	and.w	r3, r3, #2
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d129      	bne.n	8005dde <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d98:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	613b      	str	r3, [r7, #16]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	695b      	ldr	r3, [r3, #20]
 8005da4:	613b      	str	r3, [r7, #16]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	613b      	str	r3, [r7, #16]
 8005dae:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005db0:	69fb      	ldr	r3, [r7, #28]
 8005db2:	9300      	str	r3, [sp, #0]
 8005db4:	2319      	movs	r3, #25
 8005db6:	2201      	movs	r2, #1
 8005db8:	4921      	ldr	r1, [pc, #132]	; (8005e40 <HAL_I2C_IsDeviceReady+0x254>)
 8005dba:	68f8      	ldr	r0, [r7, #12]
 8005dbc:	f000 f9f8 	bl	80061b0 <I2C_WaitOnFlagUntilTimeout>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d001      	beq.n	8005dca <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e036      	b.n	8005e38 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2220      	movs	r2, #32
 8005dce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	e02c      	b.n	8005e38 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dec:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005df6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005df8:	69fb      	ldr	r3, [r7, #28]
 8005dfa:	9300      	str	r3, [sp, #0]
 8005dfc:	2319      	movs	r3, #25
 8005dfe:	2201      	movs	r2, #1
 8005e00:	490f      	ldr	r1, [pc, #60]	; (8005e40 <HAL_I2C_IsDeviceReady+0x254>)
 8005e02:	68f8      	ldr	r0, [r7, #12]
 8005e04:	f000 f9d4 	bl	80061b0 <I2C_WaitOnFlagUntilTimeout>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d001      	beq.n	8005e12 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e012      	b.n	8005e38 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005e12:	69bb      	ldr	r3, [r7, #24]
 8005e14:	3301      	adds	r3, #1
 8005e16:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005e18:	69ba      	ldr	r2, [r7, #24]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	f4ff af32 	bcc.w	8005c86 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2220      	movs	r2, #32
 8005e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e000      	b.n	8005e38 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005e36:	2302      	movs	r3, #2
  }
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3720      	adds	r7, #32
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	00100002 	.word	0x00100002
 8005e44:	ffff0000 	.word	0xffff0000

08005e48 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	2b20      	cmp	r3, #32
 8005e5a:	d124      	bne.n	8005ea6 <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2228      	movs	r2, #40	; 0x28
 8005e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f003 0301 	and.w	r3, r3, #1
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d007      	beq.n	8005e82 <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f042 0201 	orr.w	r2, r2, #1
 8005e80:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e90:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	685a      	ldr	r2, [r3, #4]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005ea0:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	e000      	b.n	8005ea8 <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8005ea6:	2302      	movs	r3, #2
  }
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	370c      	adds	r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr

08005eb4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b088      	sub	sp, #32
 8005eb8:	af02      	add	r7, sp, #8
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	4608      	mov	r0, r1
 8005ebe:	4611      	mov	r1, r2
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	817b      	strh	r3, [r7, #10]
 8005ec6:	460b      	mov	r3, r1
 8005ec8:	813b      	strh	r3, [r7, #8]
 8005eca:	4613      	mov	r3, r2
 8005ecc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005edc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee0:	9300      	str	r3, [sp, #0]
 8005ee2:	6a3b      	ldr	r3, [r7, #32]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005eea:	68f8      	ldr	r0, [r7, #12]
 8005eec:	f000 f960 	bl	80061b0 <I2C_WaitOnFlagUntilTimeout>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d00d      	beq.n	8005f12 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f04:	d103      	bne.n	8005f0e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f0c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	e05f      	b.n	8005fd2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005f12:	897b      	ldrh	r3, [r7, #10]
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	461a      	mov	r2, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005f20:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f24:	6a3a      	ldr	r2, [r7, #32]
 8005f26:	492d      	ldr	r1, [pc, #180]	; (8005fdc <I2C_RequestMemoryWrite+0x128>)
 8005f28:	68f8      	ldr	r0, [r7, #12]
 8005f2a:	f000 f998 	bl	800625e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d001      	beq.n	8005f38 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	e04c      	b.n	8005fd2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f38:	2300      	movs	r3, #0
 8005f3a:	617b      	str	r3, [r7, #20]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	695b      	ldr	r3, [r3, #20]
 8005f42:	617b      	str	r3, [r7, #20]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	699b      	ldr	r3, [r3, #24]
 8005f4a:	617b      	str	r3, [r7, #20]
 8005f4c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f50:	6a39      	ldr	r1, [r7, #32]
 8005f52:	68f8      	ldr	r0, [r7, #12]
 8005f54:	f000 fa02 	bl	800635c <I2C_WaitOnTXEFlagUntilTimeout>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d00d      	beq.n	8005f7a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f62:	2b04      	cmp	r3, #4
 8005f64:	d107      	bne.n	8005f76 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f74:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	e02b      	b.n	8005fd2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f7a:	88fb      	ldrh	r3, [r7, #6]
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d105      	bne.n	8005f8c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f80:	893b      	ldrh	r3, [r7, #8]
 8005f82:	b2da      	uxtb	r2, r3
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	611a      	str	r2, [r3, #16]
 8005f8a:	e021      	b.n	8005fd0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005f8c:	893b      	ldrh	r3, [r7, #8]
 8005f8e:	0a1b      	lsrs	r3, r3, #8
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	b2da      	uxtb	r2, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f9c:	6a39      	ldr	r1, [r7, #32]
 8005f9e:	68f8      	ldr	r0, [r7, #12]
 8005fa0:	f000 f9dc 	bl	800635c <I2C_WaitOnTXEFlagUntilTimeout>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00d      	beq.n	8005fc6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fae:	2b04      	cmp	r3, #4
 8005fb0:	d107      	bne.n	8005fc2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fc0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e005      	b.n	8005fd2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005fc6:	893b      	ldrh	r3, [r7, #8]
 8005fc8:	b2da      	uxtb	r2, r3
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3718      	adds	r7, #24
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	bf00      	nop
 8005fdc:	00010002 	.word	0x00010002

08005fe0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b088      	sub	sp, #32
 8005fe4:	af02      	add	r7, sp, #8
 8005fe6:	60f8      	str	r0, [r7, #12]
 8005fe8:	4608      	mov	r0, r1
 8005fea:	4611      	mov	r1, r2
 8005fec:	461a      	mov	r2, r3
 8005fee:	4603      	mov	r3, r0
 8005ff0:	817b      	strh	r3, [r7, #10]
 8005ff2:	460b      	mov	r3, r1
 8005ff4:	813b      	strh	r3, [r7, #8]
 8005ff6:	4613      	mov	r3, r2
 8005ff8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006008:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006018:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800601a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800601c:	9300      	str	r3, [sp, #0]
 800601e:	6a3b      	ldr	r3, [r7, #32]
 8006020:	2200      	movs	r2, #0
 8006022:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f000 f8c2 	bl	80061b0 <I2C_WaitOnFlagUntilTimeout>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00d      	beq.n	800604e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800603c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006040:	d103      	bne.n	800604a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006048:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800604a:	2303      	movs	r3, #3
 800604c:	e0aa      	b.n	80061a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800604e:	897b      	ldrh	r3, [r7, #10]
 8006050:	b2db      	uxtb	r3, r3
 8006052:	461a      	mov	r2, r3
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800605c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800605e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006060:	6a3a      	ldr	r2, [r7, #32]
 8006062:	4952      	ldr	r1, [pc, #328]	; (80061ac <I2C_RequestMemoryRead+0x1cc>)
 8006064:	68f8      	ldr	r0, [r7, #12]
 8006066:	f000 f8fa 	bl	800625e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800606a:	4603      	mov	r3, r0
 800606c:	2b00      	cmp	r3, #0
 800606e:	d001      	beq.n	8006074 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	e097      	b.n	80061a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006074:	2300      	movs	r3, #0
 8006076:	617b      	str	r3, [r7, #20]
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	695b      	ldr	r3, [r3, #20]
 800607e:	617b      	str	r3, [r7, #20]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	617b      	str	r3, [r7, #20]
 8006088:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800608a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800608c:	6a39      	ldr	r1, [r7, #32]
 800608e:	68f8      	ldr	r0, [r7, #12]
 8006090:	f000 f964 	bl	800635c <I2C_WaitOnTXEFlagUntilTimeout>
 8006094:	4603      	mov	r3, r0
 8006096:	2b00      	cmp	r3, #0
 8006098:	d00d      	beq.n	80060b6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800609e:	2b04      	cmp	r3, #4
 80060a0:	d107      	bne.n	80060b2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060b0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	e076      	b.n	80061a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80060b6:	88fb      	ldrh	r3, [r7, #6]
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d105      	bne.n	80060c8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80060bc:	893b      	ldrh	r3, [r7, #8]
 80060be:	b2da      	uxtb	r2, r3
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	611a      	str	r2, [r3, #16]
 80060c6:	e021      	b.n	800610c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80060c8:	893b      	ldrh	r3, [r7, #8]
 80060ca:	0a1b      	lsrs	r3, r3, #8
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	b2da      	uxtb	r2, r3
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80060d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060d8:	6a39      	ldr	r1, [r7, #32]
 80060da:	68f8      	ldr	r0, [r7, #12]
 80060dc:	f000 f93e 	bl	800635c <I2C_WaitOnTXEFlagUntilTimeout>
 80060e0:	4603      	mov	r3, r0
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d00d      	beq.n	8006102 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ea:	2b04      	cmp	r3, #4
 80060ec:	d107      	bne.n	80060fe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060fc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	e050      	b.n	80061a4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006102:	893b      	ldrh	r3, [r7, #8]
 8006104:	b2da      	uxtb	r2, r3
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800610c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800610e:	6a39      	ldr	r1, [r7, #32]
 8006110:	68f8      	ldr	r0, [r7, #12]
 8006112:	f000 f923 	bl	800635c <I2C_WaitOnTXEFlagUntilTimeout>
 8006116:	4603      	mov	r3, r0
 8006118:	2b00      	cmp	r3, #0
 800611a:	d00d      	beq.n	8006138 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006120:	2b04      	cmp	r3, #4
 8006122:	d107      	bne.n	8006134 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006132:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006134:	2301      	movs	r3, #1
 8006136:	e035      	b.n	80061a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006146:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800614a:	9300      	str	r3, [sp, #0]
 800614c:	6a3b      	ldr	r3, [r7, #32]
 800614e:	2200      	movs	r2, #0
 8006150:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006154:	68f8      	ldr	r0, [r7, #12]
 8006156:	f000 f82b 	bl	80061b0 <I2C_WaitOnFlagUntilTimeout>
 800615a:	4603      	mov	r3, r0
 800615c:	2b00      	cmp	r3, #0
 800615e:	d00d      	beq.n	800617c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800616a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800616e:	d103      	bne.n	8006178 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006176:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006178:	2303      	movs	r3, #3
 800617a:	e013      	b.n	80061a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800617c:	897b      	ldrh	r3, [r7, #10]
 800617e:	b2db      	uxtb	r3, r3
 8006180:	f043 0301 	orr.w	r3, r3, #1
 8006184:	b2da      	uxtb	r2, r3
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800618c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800618e:	6a3a      	ldr	r2, [r7, #32]
 8006190:	4906      	ldr	r1, [pc, #24]	; (80061ac <I2C_RequestMemoryRead+0x1cc>)
 8006192:	68f8      	ldr	r0, [r7, #12]
 8006194:	f000 f863 	bl	800625e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d001      	beq.n	80061a2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e000      	b.n	80061a4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3718      	adds	r7, #24
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}
 80061ac:	00010002 	.word	0x00010002

080061b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b084      	sub	sp, #16
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	603b      	str	r3, [r7, #0]
 80061bc:	4613      	mov	r3, r2
 80061be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061c0:	e025      	b.n	800620e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061c8:	d021      	beq.n	800620e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061ca:	f7fe fda1 	bl	8004d10 <HAL_GetTick>
 80061ce:	4602      	mov	r2, r0
 80061d0:	69bb      	ldr	r3, [r7, #24]
 80061d2:	1ad3      	subs	r3, r2, r3
 80061d4:	683a      	ldr	r2, [r7, #0]
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d302      	bcc.n	80061e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d116      	bne.n	800620e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2200      	movs	r2, #0
 80061e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2220      	movs	r2, #32
 80061ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2200      	movs	r2, #0
 80061f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fa:	f043 0220 	orr.w	r2, r3, #32
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e023      	b.n	8006256 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	0c1b      	lsrs	r3, r3, #16
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b01      	cmp	r3, #1
 8006216:	d10d      	bne.n	8006234 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	695b      	ldr	r3, [r3, #20]
 800621e:	43da      	mvns	r2, r3
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	4013      	ands	r3, r2
 8006224:	b29b      	uxth	r3, r3
 8006226:	2b00      	cmp	r3, #0
 8006228:	bf0c      	ite	eq
 800622a:	2301      	moveq	r3, #1
 800622c:	2300      	movne	r3, #0
 800622e:	b2db      	uxtb	r3, r3
 8006230:	461a      	mov	r2, r3
 8006232:	e00c      	b.n	800624e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	699b      	ldr	r3, [r3, #24]
 800623a:	43da      	mvns	r2, r3
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	4013      	ands	r3, r2
 8006240:	b29b      	uxth	r3, r3
 8006242:	2b00      	cmp	r3, #0
 8006244:	bf0c      	ite	eq
 8006246:	2301      	moveq	r3, #1
 8006248:	2300      	movne	r3, #0
 800624a:	b2db      	uxtb	r3, r3
 800624c:	461a      	mov	r2, r3
 800624e:	79fb      	ldrb	r3, [r7, #7]
 8006250:	429a      	cmp	r2, r3
 8006252:	d0b6      	beq.n	80061c2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3710      	adds	r7, #16
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}

0800625e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800625e:	b580      	push	{r7, lr}
 8006260:	b084      	sub	sp, #16
 8006262:	af00      	add	r7, sp, #0
 8006264:	60f8      	str	r0, [r7, #12]
 8006266:	60b9      	str	r1, [r7, #8]
 8006268:	607a      	str	r2, [r7, #4]
 800626a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800626c:	e051      	b.n	8006312 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	695b      	ldr	r3, [r3, #20]
 8006274:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006278:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800627c:	d123      	bne.n	80062c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800628c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006296:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2200      	movs	r2, #0
 800629c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2220      	movs	r2, #32
 80062a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2200      	movs	r2, #0
 80062aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062b2:	f043 0204 	orr.w	r2, r3, #4
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e046      	b.n	8006354 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062cc:	d021      	beq.n	8006312 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062ce:	f7fe fd1f 	bl	8004d10 <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	687a      	ldr	r2, [r7, #4]
 80062da:	429a      	cmp	r2, r3
 80062dc:	d302      	bcc.n	80062e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d116      	bne.n	8006312 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2200      	movs	r2, #0
 80062e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2220      	movs	r2, #32
 80062ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062fe:	f043 0220 	orr.w	r2, r3, #32
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2200      	movs	r2, #0
 800630a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e020      	b.n	8006354 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	0c1b      	lsrs	r3, r3, #16
 8006316:	b2db      	uxtb	r3, r3
 8006318:	2b01      	cmp	r3, #1
 800631a:	d10c      	bne.n	8006336 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	695b      	ldr	r3, [r3, #20]
 8006322:	43da      	mvns	r2, r3
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	4013      	ands	r3, r2
 8006328:	b29b      	uxth	r3, r3
 800632a:	2b00      	cmp	r3, #0
 800632c:	bf14      	ite	ne
 800632e:	2301      	movne	r3, #1
 8006330:	2300      	moveq	r3, #0
 8006332:	b2db      	uxtb	r3, r3
 8006334:	e00b      	b.n	800634e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	699b      	ldr	r3, [r3, #24]
 800633c:	43da      	mvns	r2, r3
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	4013      	ands	r3, r2
 8006342:	b29b      	uxth	r3, r3
 8006344:	2b00      	cmp	r3, #0
 8006346:	bf14      	ite	ne
 8006348:	2301      	movne	r3, #1
 800634a:	2300      	moveq	r3, #0
 800634c:	b2db      	uxtb	r3, r3
 800634e:	2b00      	cmp	r3, #0
 8006350:	d18d      	bne.n	800626e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006352:	2300      	movs	r3, #0
}
 8006354:	4618      	mov	r0, r3
 8006356:	3710      	adds	r7, #16
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}

0800635c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006368:	e02d      	b.n	80063c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800636a:	68f8      	ldr	r0, [r7, #12]
 800636c:	f000 f8ce 	bl	800650c <I2C_IsAcknowledgeFailed>
 8006370:	4603      	mov	r3, r0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d001      	beq.n	800637a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e02d      	b.n	80063d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006380:	d021      	beq.n	80063c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006382:	f7fe fcc5 	bl	8004d10 <HAL_GetTick>
 8006386:	4602      	mov	r2, r0
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	1ad3      	subs	r3, r2, r3
 800638c:	68ba      	ldr	r2, [r7, #8]
 800638e:	429a      	cmp	r2, r3
 8006390:	d302      	bcc.n	8006398 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d116      	bne.n	80063c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2200      	movs	r2, #0
 800639c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2220      	movs	r2, #32
 80063a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b2:	f043 0220 	orr.w	r2, r3, #32
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2200      	movs	r2, #0
 80063be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	e007      	b.n	80063d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	695b      	ldr	r3, [r3, #20]
 80063cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063d0:	2b80      	cmp	r3, #128	; 0x80
 80063d2:	d1ca      	bne.n	800636a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80063d4:	2300      	movs	r3, #0
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3710      	adds	r7, #16
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b084      	sub	sp, #16
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	60f8      	str	r0, [r7, #12]
 80063e6:	60b9      	str	r1, [r7, #8]
 80063e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80063ea:	e02d      	b.n	8006448 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80063ec:	68f8      	ldr	r0, [r7, #12]
 80063ee:	f000 f88d 	bl	800650c <I2C_IsAcknowledgeFailed>
 80063f2:	4603      	mov	r3, r0
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d001      	beq.n	80063fc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80063f8:	2301      	movs	r3, #1
 80063fa:	e02d      	b.n	8006458 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006402:	d021      	beq.n	8006448 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006404:	f7fe fc84 	bl	8004d10 <HAL_GetTick>
 8006408:	4602      	mov	r2, r0
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	68ba      	ldr	r2, [r7, #8]
 8006410:	429a      	cmp	r2, r3
 8006412:	d302      	bcc.n	800641a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d116      	bne.n	8006448 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2200      	movs	r2, #0
 800641e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2220      	movs	r2, #32
 8006424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2200      	movs	r2, #0
 800642c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006434:	f043 0220 	orr.w	r2, r3, #32
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2200      	movs	r2, #0
 8006440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006444:	2301      	movs	r3, #1
 8006446:	e007      	b.n	8006458 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	695b      	ldr	r3, [r3, #20]
 800644e:	f003 0304 	and.w	r3, r3, #4
 8006452:	2b04      	cmp	r3, #4
 8006454:	d1ca      	bne.n	80063ec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006456:	2300      	movs	r3, #0
}
 8006458:	4618      	mov	r0, r3
 800645a:	3710      	adds	r7, #16
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}

08006460 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b084      	sub	sp, #16
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800646c:	e042      	b.n	80064f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	695b      	ldr	r3, [r3, #20]
 8006474:	f003 0310 	and.w	r3, r3, #16
 8006478:	2b10      	cmp	r3, #16
 800647a:	d119      	bne.n	80064b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f06f 0210 	mvn.w	r2, #16
 8006484:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2200      	movs	r2, #0
 800648a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2220      	movs	r2, #32
 8006490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2200      	movs	r2, #0
 8006498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80064ac:	2301      	movs	r3, #1
 80064ae:	e029      	b.n	8006504 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064b0:	f7fe fc2e 	bl	8004d10 <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	68ba      	ldr	r2, [r7, #8]
 80064bc:	429a      	cmp	r2, r3
 80064be:	d302      	bcc.n	80064c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d116      	bne.n	80064f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2220      	movs	r2, #32
 80064d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2200      	movs	r2, #0
 80064d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e0:	f043 0220 	orr.w	r2, r3, #32
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2200      	movs	r2, #0
 80064ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	e007      	b.n	8006504 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	695b      	ldr	r3, [r3, #20]
 80064fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064fe:	2b40      	cmp	r3, #64	; 0x40
 8006500:	d1b5      	bne.n	800646e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006502:	2300      	movs	r3, #0
}
 8006504:	4618      	mov	r0, r3
 8006506:	3710      	adds	r7, #16
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	695b      	ldr	r3, [r3, #20]
 800651a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800651e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006522:	d11b      	bne.n	800655c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800652c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2220      	movs	r2, #32
 8006538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006548:	f043 0204 	orr.w	r2, r3, #4
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e000      	b.n	800655e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800655c:	2300      	movs	r3, #0
}
 800655e:	4618      	mov	r0, r3
 8006560:	370c      	adds	r7, #12
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
	...

0800656c <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8006574:	4b06      	ldr	r3, [pc, #24]	; (8006590 <HAL_PWR_DisableWakeUpPin+0x24>)
 8006576:	685a      	ldr	r2, [r3, #4]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	43db      	mvns	r3, r3
 800657c:	4904      	ldr	r1, [pc, #16]	; (8006590 <HAL_PWR_DisableWakeUpPin+0x24>)
 800657e:	4013      	ands	r3, r2
 8006580:	604b      	str	r3, [r1, #4]
}
 8006582:	bf00      	nop
 8006584:	370c      	adds	r7, #12
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	40007000 	.word	0x40007000

08006594 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b084      	sub	sp, #16
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
 800659c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d101      	bne.n	80065a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	e0cc      	b.n	8006742 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80065a8:	4b68      	ldr	r3, [pc, #416]	; (800674c <HAL_RCC_ClockConfig+0x1b8>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f003 030f 	and.w	r3, r3, #15
 80065b0:	683a      	ldr	r2, [r7, #0]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d90c      	bls.n	80065d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065b6:	4b65      	ldr	r3, [pc, #404]	; (800674c <HAL_RCC_ClockConfig+0x1b8>)
 80065b8:	683a      	ldr	r2, [r7, #0]
 80065ba:	b2d2      	uxtb	r2, r2
 80065bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80065be:	4b63      	ldr	r3, [pc, #396]	; (800674c <HAL_RCC_ClockConfig+0x1b8>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f003 030f 	and.w	r3, r3, #15
 80065c6:	683a      	ldr	r2, [r7, #0]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d001      	beq.n	80065d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e0b8      	b.n	8006742 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f003 0302 	and.w	r3, r3, #2
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d020      	beq.n	800661e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f003 0304 	and.w	r3, r3, #4
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d005      	beq.n	80065f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80065e8:	4b59      	ldr	r3, [pc, #356]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	4a58      	ldr	r2, [pc, #352]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 80065ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80065f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f003 0308 	and.w	r3, r3, #8
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d005      	beq.n	800660c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006600:	4b53      	ldr	r3, [pc, #332]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	4a52      	ldr	r2, [pc, #328]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 8006606:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800660a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800660c:	4b50      	ldr	r3, [pc, #320]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	494d      	ldr	r1, [pc, #308]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 800661a:	4313      	orrs	r3, r2
 800661c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f003 0301 	and.w	r3, r3, #1
 8006626:	2b00      	cmp	r3, #0
 8006628:	d044      	beq.n	80066b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	2b01      	cmp	r3, #1
 8006630:	d107      	bne.n	8006642 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006632:	4b47      	ldr	r3, [pc, #284]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d119      	bne.n	8006672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e07f      	b.n	8006742 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	2b02      	cmp	r3, #2
 8006648:	d003      	beq.n	8006652 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800664e:	2b03      	cmp	r3, #3
 8006650:	d107      	bne.n	8006662 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006652:	4b3f      	ldr	r3, [pc, #252]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800665a:	2b00      	cmp	r3, #0
 800665c:	d109      	bne.n	8006672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e06f      	b.n	8006742 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006662:	4b3b      	ldr	r3, [pc, #236]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f003 0302 	and.w	r3, r3, #2
 800666a:	2b00      	cmp	r3, #0
 800666c:	d101      	bne.n	8006672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e067      	b.n	8006742 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006672:	4b37      	ldr	r3, [pc, #220]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	f023 0203 	bic.w	r2, r3, #3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	4934      	ldr	r1, [pc, #208]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 8006680:	4313      	orrs	r3, r2
 8006682:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006684:	f7fe fb44 	bl	8004d10 <HAL_GetTick>
 8006688:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800668a:	e00a      	b.n	80066a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800668c:	f7fe fb40 	bl	8004d10 <HAL_GetTick>
 8006690:	4602      	mov	r2, r0
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	1ad3      	subs	r3, r2, r3
 8006696:	f241 3288 	movw	r2, #5000	; 0x1388
 800669a:	4293      	cmp	r3, r2
 800669c:	d901      	bls.n	80066a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800669e:	2303      	movs	r3, #3
 80066a0:	e04f      	b.n	8006742 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066a2:	4b2b      	ldr	r3, [pc, #172]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	f003 020c 	and.w	r2, r3, #12
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	009b      	lsls	r3, r3, #2
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d1eb      	bne.n	800668c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80066b4:	4b25      	ldr	r3, [pc, #148]	; (800674c <HAL_RCC_ClockConfig+0x1b8>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 030f 	and.w	r3, r3, #15
 80066bc:	683a      	ldr	r2, [r7, #0]
 80066be:	429a      	cmp	r2, r3
 80066c0:	d20c      	bcs.n	80066dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066c2:	4b22      	ldr	r3, [pc, #136]	; (800674c <HAL_RCC_ClockConfig+0x1b8>)
 80066c4:	683a      	ldr	r2, [r7, #0]
 80066c6:	b2d2      	uxtb	r2, r2
 80066c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80066ca:	4b20      	ldr	r3, [pc, #128]	; (800674c <HAL_RCC_ClockConfig+0x1b8>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f003 030f 	and.w	r3, r3, #15
 80066d2:	683a      	ldr	r2, [r7, #0]
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d001      	beq.n	80066dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e032      	b.n	8006742 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 0304 	and.w	r3, r3, #4
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d008      	beq.n	80066fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80066e8:	4b19      	ldr	r3, [pc, #100]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	4916      	ldr	r1, [pc, #88]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 80066f6:	4313      	orrs	r3, r2
 80066f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 0308 	and.w	r3, r3, #8
 8006702:	2b00      	cmp	r3, #0
 8006704:	d009      	beq.n	800671a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006706:	4b12      	ldr	r3, [pc, #72]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	691b      	ldr	r3, [r3, #16]
 8006712:	00db      	lsls	r3, r3, #3
 8006714:	490e      	ldr	r1, [pc, #56]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 8006716:	4313      	orrs	r3, r2
 8006718:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800671a:	f000 fbb1 	bl	8006e80 <HAL_RCC_GetSysClockFreq>
 800671e:	4602      	mov	r2, r0
 8006720:	4b0b      	ldr	r3, [pc, #44]	; (8006750 <HAL_RCC_ClockConfig+0x1bc>)
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	091b      	lsrs	r3, r3, #4
 8006726:	f003 030f 	and.w	r3, r3, #15
 800672a:	490a      	ldr	r1, [pc, #40]	; (8006754 <HAL_RCC_ClockConfig+0x1c0>)
 800672c:	5ccb      	ldrb	r3, [r1, r3]
 800672e:	fa22 f303 	lsr.w	r3, r2, r3
 8006732:	4a09      	ldr	r2, [pc, #36]	; (8006758 <HAL_RCC_ClockConfig+0x1c4>)
 8006734:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006736:	4b09      	ldr	r3, [pc, #36]	; (800675c <HAL_RCC_ClockConfig+0x1c8>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4618      	mov	r0, r3
 800673c:	f7fb f8dc 	bl	80018f8 <HAL_InitTick>

  return HAL_OK;
 8006740:	2300      	movs	r3, #0
}
 8006742:	4618      	mov	r0, r3
 8006744:	3710      	adds	r7, #16
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}
 800674a:	bf00      	nop
 800674c:	40023c00 	.word	0x40023c00
 8006750:	40023800 	.word	0x40023800
 8006754:	08010fc4 	.word	0x08010fc4
 8006758:	2000000c 	.word	0x2000000c
 800675c:	20000010 	.word	0x20000010

08006760 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006760:	b480      	push	{r7}
 8006762:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006764:	4b03      	ldr	r3, [pc, #12]	; (8006774 <HAL_RCC_GetHCLKFreq+0x14>)
 8006766:	681b      	ldr	r3, [r3, #0]
}
 8006768:	4618      	mov	r0, r3
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr
 8006772:	bf00      	nop
 8006774:	2000000c 	.word	0x2000000c

08006778 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800677c:	f7ff fff0 	bl	8006760 <HAL_RCC_GetHCLKFreq>
 8006780:	4602      	mov	r2, r0
 8006782:	4b05      	ldr	r3, [pc, #20]	; (8006798 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	0a9b      	lsrs	r3, r3, #10
 8006788:	f003 0307 	and.w	r3, r3, #7
 800678c:	4903      	ldr	r1, [pc, #12]	; (800679c <HAL_RCC_GetPCLK1Freq+0x24>)
 800678e:	5ccb      	ldrb	r3, [r1, r3]
 8006790:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006794:	4618      	mov	r0, r3
 8006796:	bd80      	pop	{r7, pc}
 8006798:	40023800 	.word	0x40023800
 800679c:	08010fd4 	.word	0x08010fd4

080067a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80067a4:	f7ff ffdc 	bl	8006760 <HAL_RCC_GetHCLKFreq>
 80067a8:	4602      	mov	r2, r0
 80067aa:	4b05      	ldr	r3, [pc, #20]	; (80067c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	0b5b      	lsrs	r3, r3, #13
 80067b0:	f003 0307 	and.w	r3, r3, #7
 80067b4:	4903      	ldr	r1, [pc, #12]	; (80067c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80067b6:	5ccb      	ldrb	r3, [r1, r3]
 80067b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80067bc:	4618      	mov	r0, r3
 80067be:	bd80      	pop	{r7, pc}
 80067c0:	40023800 	.word	0x40023800
 80067c4:	08010fd4 	.word	0x08010fd4

080067c8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b083      	sub	sp, #12
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	220f      	movs	r2, #15
 80067d6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80067d8:	4b12      	ldr	r3, [pc, #72]	; (8006824 <HAL_RCC_GetClockConfig+0x5c>)
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	f003 0203 	and.w	r2, r3, #3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80067e4:	4b0f      	ldr	r3, [pc, #60]	; (8006824 <HAL_RCC_GetClockConfig+0x5c>)
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80067f0:	4b0c      	ldr	r3, [pc, #48]	; (8006824 <HAL_RCC_GetClockConfig+0x5c>)
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80067fc:	4b09      	ldr	r3, [pc, #36]	; (8006824 <HAL_RCC_GetClockConfig+0x5c>)
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	08db      	lsrs	r3, r3, #3
 8006802:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800680a:	4b07      	ldr	r3, [pc, #28]	; (8006828 <HAL_RCC_GetClockConfig+0x60>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f003 020f 	and.w	r2, r3, #15
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	601a      	str	r2, [r3, #0]
}
 8006816:	bf00      	nop
 8006818:	370c      	adds	r7, #12
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	40023800 	.word	0x40023800
 8006828:	40023c00 	.word	0x40023c00

0800682c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b08c      	sub	sp, #48	; 0x30
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006834:	2300      	movs	r3, #0
 8006836:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8006838:	2300      	movs	r3, #0
 800683a:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 800683c:	2300      	movs	r3, #0
 800683e:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8006840:	2300      	movs	r3, #0
 8006842:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8006844:	2300      	movs	r3, #0
 8006846:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8006848:	2300      	movs	r3, #0
 800684a:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 800684c:	2300      	movs	r3, #0
 800684e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8006850:	2300      	movs	r3, #0
 8006852:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8006854:	2300      	movs	r3, #0
 8006856:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 0301 	and.w	r3, r3, #1
 8006860:	2b00      	cmp	r3, #0
 8006862:	d010      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8006864:	4b6f      	ldr	r3, [pc, #444]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006866:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800686a:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006872:	496c      	ldr	r1, [pc, #432]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006874:	4313      	orrs	r3, r2
 8006876:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800687e:	2b00      	cmp	r3, #0
 8006880:	d101      	bne.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8006882:	2301      	movs	r3, #1
 8006884:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f003 0302 	and.w	r3, r3, #2
 800688e:	2b00      	cmp	r3, #0
 8006890:	d010      	beq.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8006892:	4b64      	ldr	r3, [pc, #400]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006894:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006898:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068a0:	4960      	ldr	r1, [pc, #384]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80068a2:	4313      	orrs	r3, r2
 80068a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d101      	bne.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80068b0:	2301      	movs	r3, #1
 80068b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f003 0304 	and.w	r3, r3, #4
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d017      	beq.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80068c0:	4b58      	ldr	r3, [pc, #352]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80068c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80068c6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ce:	4955      	ldr	r1, [pc, #340]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80068d0:	4313      	orrs	r3, r2
 80068d2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80068de:	d101      	bne.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80068e0:	2301      	movs	r3, #1
 80068e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d101      	bne.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80068ec:	2301      	movs	r3, #1
 80068ee:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0308 	and.w	r3, r3, #8
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d017      	beq.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80068fc:	4b49      	ldr	r3, [pc, #292]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80068fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006902:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800690a:	4946      	ldr	r1, [pc, #280]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800690c:	4313      	orrs	r3, r2
 800690e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006916:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800691a:	d101      	bne.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 800691c:	2301      	movs	r3, #1
 800691e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006924:	2b00      	cmp	r3, #0
 8006926:	d101      	bne.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8006928:	2301      	movs	r3, #1
 800692a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f003 0320 	and.w	r3, r3, #32
 8006934:	2b00      	cmp	r3, #0
 8006936:	f000 808a 	beq.w	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800693a:	2300      	movs	r3, #0
 800693c:	60bb      	str	r3, [r7, #8]
 800693e:	4b39      	ldr	r3, [pc, #228]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006942:	4a38      	ldr	r2, [pc, #224]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006944:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006948:	6413      	str	r3, [r2, #64]	; 0x40
 800694a:	4b36      	ldr	r3, [pc, #216]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800694c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800694e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006952:	60bb      	str	r3, [r7, #8]
 8006954:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006956:	4b34      	ldr	r3, [pc, #208]	; (8006a28 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a33      	ldr	r2, [pc, #204]	; (8006a28 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800695c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006960:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006962:	f7fe f9d5 	bl	8004d10 <HAL_GetTick>
 8006966:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006968:	e008      	b.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800696a:	f7fe f9d1 	bl	8004d10 <HAL_GetTick>
 800696e:	4602      	mov	r2, r0
 8006970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006972:	1ad3      	subs	r3, r2, r3
 8006974:	2b02      	cmp	r3, #2
 8006976:	d901      	bls.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8006978:	2303      	movs	r3, #3
 800697a:	e278      	b.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800697c:	4b2a      	ldr	r3, [pc, #168]	; (8006a28 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006984:	2b00      	cmp	r3, #0
 8006986:	d0f0      	beq.n	800696a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006988:	4b26      	ldr	r3, [pc, #152]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800698a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800698c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006990:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006992:	6a3b      	ldr	r3, [r7, #32]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d02f      	beq.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800699c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069a0:	6a3a      	ldr	r2, [r7, #32]
 80069a2:	429a      	cmp	r2, r3
 80069a4:	d028      	beq.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80069a6:	4b1f      	ldr	r3, [pc, #124]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80069a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069ae:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80069b0:	4b1e      	ldr	r3, [pc, #120]	; (8006a2c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80069b2:	2201      	movs	r2, #1
 80069b4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80069b6:	4b1d      	ldr	r3, [pc, #116]	; (8006a2c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80069b8:	2200      	movs	r2, #0
 80069ba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80069bc:	4a19      	ldr	r2, [pc, #100]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80069be:	6a3b      	ldr	r3, [r7, #32]
 80069c0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80069c2:	4b18      	ldr	r3, [pc, #96]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80069c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069c6:	f003 0301 	and.w	r3, r3, #1
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d114      	bne.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80069ce:	f7fe f99f 	bl	8004d10 <HAL_GetTick>
 80069d2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069d4:	e00a      	b.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069d6:	f7fe f99b 	bl	8004d10 <HAL_GetTick>
 80069da:	4602      	mov	r2, r0
 80069dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069de:	1ad3      	subs	r3, r2, r3
 80069e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d901      	bls.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80069e8:	2303      	movs	r3, #3
 80069ea:	e240      	b.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069ec:	4b0d      	ldr	r3, [pc, #52]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80069ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069f0:	f003 0302 	and.w	r3, r3, #2
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d0ee      	beq.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a00:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a04:	d114      	bne.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8006a06:	4b07      	ldr	r3, [pc, #28]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a12:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006a16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a1a:	4902      	ldr	r1, [pc, #8]	; (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	608b      	str	r3, [r1, #8]
 8006a20:	e00c      	b.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x210>
 8006a22:	bf00      	nop
 8006a24:	40023800 	.word	0x40023800
 8006a28:	40007000 	.word	0x40007000
 8006a2c:	42470e40 	.word	0x42470e40
 8006a30:	4b4a      	ldr	r3, [pc, #296]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	4a49      	ldr	r2, [pc, #292]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006a36:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006a3a:	6093      	str	r3, [r2, #8]
 8006a3c:	4b47      	ldr	r3, [pc, #284]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006a3e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a48:	4944      	ldr	r1, [pc, #272]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 0310 	and.w	r3, r3, #16
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d004      	beq.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8006a60:	4b3f      	ldr	r3, [pc, #252]	; (8006b60 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8006a62:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d00a      	beq.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8006a70:	4b3a      	ldr	r3, [pc, #232]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006a72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a76:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a7e:	4937      	ldr	r1, [pc, #220]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006a80:	4313      	orrs	r3, r2
 8006a82:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d00a      	beq.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006a92:	4b32      	ldr	r3, [pc, #200]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006a94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a98:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006aa0:	492e      	ldr	r1, [pc, #184]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d011      	beq.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006ab4:	4b29      	ldr	r3, [pc, #164]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006aba:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ac2:	4926      	ldr	r1, [pc, #152]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ace:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006ad2:	d101      	bne.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d00a      	beq.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8006ae4:	4b1d      	ldr	r3, [pc, #116]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006ae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006aea:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006af2:	491a      	ldr	r1, [pc, #104]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006af4:	4313      	orrs	r3, r2
 8006af6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d011      	beq.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8006b06:	4b15      	ldr	r3, [pc, #84]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006b08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b0c:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b14:	4911      	ldr	r1, [pc, #68]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006b16:	4313      	orrs	r3, r2
 8006b18:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b24:	d101      	bne.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8006b26:	2301      	movs	r3, #1
 8006b28:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d005      	beq.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b38:	f040 80ff 	bne.w	8006d3a <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006b3c:	4b09      	ldr	r3, [pc, #36]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b3e:	2200      	movs	r2, #0
 8006b40:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b42:	f7fe f8e5 	bl	8004d10 <HAL_GetTick>
 8006b46:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b48:	e00e      	b.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006b4a:	f7fe f8e1 	bl	8004d10 <HAL_GetTick>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b52:	1ad3      	subs	r3, r2, r3
 8006b54:	2b02      	cmp	r3, #2
 8006b56:	d907      	bls.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b58:	2303      	movs	r3, #3
 8006b5a:	e188      	b.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8006b5c:	40023800 	.word	0x40023800
 8006b60:	424711e0 	.word	0x424711e0
 8006b64:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b68:	4b7e      	ldr	r3, [pc, #504]	; (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d1ea      	bne.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 0301 	and.w	r3, r3, #1
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d003      	beq.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d009      	beq.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d028      	beq.n	8006be6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d124      	bne.n	8006be6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006b9c:	4b71      	ldr	r3, [pc, #452]	; (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006b9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ba2:	0c1b      	lsrs	r3, r3, #16
 8006ba4:	f003 0303 	and.w	r3, r3, #3
 8006ba8:	3301      	adds	r3, #1
 8006baa:	005b      	lsls	r3, r3, #1
 8006bac:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006bae:	4b6d      	ldr	r3, [pc, #436]	; (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006bb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006bb4:	0e1b      	lsrs	r3, r3, #24
 8006bb6:	f003 030f 	and.w	r3, r3, #15
 8006bba:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	685a      	ldr	r2, [r3, #4]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	019b      	lsls	r3, r3, #6
 8006bc6:	431a      	orrs	r2, r3
 8006bc8:	69fb      	ldr	r3, [r7, #28]
 8006bca:	085b      	lsrs	r3, r3, #1
 8006bcc:	3b01      	subs	r3, #1
 8006bce:	041b      	lsls	r3, r3, #16
 8006bd0:	431a      	orrs	r2, r3
 8006bd2:	69bb      	ldr	r3, [r7, #24]
 8006bd4:	061b      	lsls	r3, r3, #24
 8006bd6:	431a      	orrs	r2, r3
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	695b      	ldr	r3, [r3, #20]
 8006bdc:	071b      	lsls	r3, r3, #28
 8006bde:	4961      	ldr	r1, [pc, #388]	; (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006be0:	4313      	orrs	r3, r2
 8006be2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f003 0304 	and.w	r3, r3, #4
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d004      	beq.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bf6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bfa:	d00a      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d035      	beq.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c10:	d130      	bne.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006c12:	4b54      	ldr	r3, [pc, #336]	; (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006c14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c18:	0c1b      	lsrs	r3, r3, #16
 8006c1a:	f003 0303 	and.w	r3, r3, #3
 8006c1e:	3301      	adds	r3, #1
 8006c20:	005b      	lsls	r3, r3, #1
 8006c22:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006c24:	4b4f      	ldr	r3, [pc, #316]	; (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006c26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c2a:	0f1b      	lsrs	r3, r3, #28
 8006c2c:	f003 0307 	and.w	r3, r3, #7
 8006c30:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	685a      	ldr	r2, [r3, #4]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	019b      	lsls	r3, r3, #6
 8006c3c:	431a      	orrs	r2, r3
 8006c3e:	69fb      	ldr	r3, [r7, #28]
 8006c40:	085b      	lsrs	r3, r3, #1
 8006c42:	3b01      	subs	r3, #1
 8006c44:	041b      	lsls	r3, r3, #16
 8006c46:	431a      	orrs	r2, r3
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	691b      	ldr	r3, [r3, #16]
 8006c4c:	061b      	lsls	r3, r3, #24
 8006c4e:	431a      	orrs	r2, r3
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	071b      	lsls	r3, r3, #28
 8006c54:	4943      	ldr	r1, [pc, #268]	; (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006c56:	4313      	orrs	r3, r2
 8006c58:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006c5c:	4b41      	ldr	r3, [pc, #260]	; (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006c5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c62:	f023 021f 	bic.w	r2, r3, #31
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c6a:	3b01      	subs	r3, #1
 8006c6c:	493d      	ldr	r1, [pc, #244]	; (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d029      	beq.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c88:	d124      	bne.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006c8a:	4b36      	ldr	r3, [pc, #216]	; (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006c8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c90:	0c1b      	lsrs	r3, r3, #16
 8006c92:	f003 0303 	and.w	r3, r3, #3
 8006c96:	3301      	adds	r3, #1
 8006c98:	005b      	lsls	r3, r3, #1
 8006c9a:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006c9c:	4b31      	ldr	r3, [pc, #196]	; (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006c9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ca2:	0f1b      	lsrs	r3, r3, #28
 8006ca4:	f003 0307 	and.w	r3, r3, #7
 8006ca8:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	685a      	ldr	r2, [r3, #4]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	019b      	lsls	r3, r3, #6
 8006cb4:	431a      	orrs	r2, r3
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	68db      	ldr	r3, [r3, #12]
 8006cba:	085b      	lsrs	r3, r3, #1
 8006cbc:	3b01      	subs	r3, #1
 8006cbe:	041b      	lsls	r3, r3, #16
 8006cc0:	431a      	orrs	r2, r3
 8006cc2:	69bb      	ldr	r3, [r7, #24]
 8006cc4:	061b      	lsls	r3, r3, #24
 8006cc6:	431a      	orrs	r2, r3
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	071b      	lsls	r3, r3, #28
 8006ccc:	4925      	ldr	r1, [pc, #148]	; (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d016      	beq.n	8006d0e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	685a      	ldr	r2, [r3, #4]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	019b      	lsls	r3, r3, #6
 8006cea:	431a      	orrs	r2, r3
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	085b      	lsrs	r3, r3, #1
 8006cf2:	3b01      	subs	r3, #1
 8006cf4:	041b      	lsls	r3, r3, #16
 8006cf6:	431a      	orrs	r2, r3
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	691b      	ldr	r3, [r3, #16]
 8006cfc:	061b      	lsls	r3, r3, #24
 8006cfe:	431a      	orrs	r2, r3
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	695b      	ldr	r3, [r3, #20]
 8006d04:	071b      	lsls	r3, r3, #28
 8006d06:	4917      	ldr	r1, [pc, #92]	; (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006d0e:	4b16      	ldr	r3, [pc, #88]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8006d10:	2201      	movs	r2, #1
 8006d12:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d14:	f7fd fffc 	bl	8004d10 <HAL_GetTick>
 8006d18:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006d1a:	e008      	b.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006d1c:	f7fd fff8 	bl	8004d10 <HAL_GetTick>
 8006d20:	4602      	mov	r2, r0
 8006d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d24:	1ad3      	subs	r3, r2, r3
 8006d26:	2b02      	cmp	r3, #2
 8006d28:	d901      	bls.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	e09f      	b.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006d2e:	4b0d      	ldr	r3, [pc, #52]	; (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d0f0      	beq.n	8006d1c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8006d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	f040 8095 	bne.w	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006d42:	4b0a      	ldr	r3, [pc, #40]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8006d44:	2200      	movs	r2, #0
 8006d46:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d48:	f7fd ffe2 	bl	8004d10 <HAL_GetTick>
 8006d4c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006d4e:	e00f      	b.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006d50:	f7fd ffde 	bl	8004d10 <HAL_GetTick>
 8006d54:	4602      	mov	r2, r0
 8006d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d58:	1ad3      	subs	r3, r2, r3
 8006d5a:	2b02      	cmp	r3, #2
 8006d5c:	d908      	bls.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d5e:	2303      	movs	r3, #3
 8006d60:	e085      	b.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8006d62:	bf00      	nop
 8006d64:	40023800 	.word	0x40023800
 8006d68:	42470068 	.word	0x42470068
 8006d6c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006d70:	4b41      	ldr	r3, [pc, #260]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d78:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d7c:	d0e8      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f003 0304 	and.w	r3, r3, #4
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d003      	beq.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x566>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d009      	beq.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d02b      	beq.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d127      	bne.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8006da6:	4b34      	ldr	r3, [pc, #208]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dac:	0c1b      	lsrs	r3, r3, #16
 8006dae:	f003 0303 	and.w	r3, r3, #3
 8006db2:	3301      	adds	r3, #1
 8006db4:	005b      	lsls	r3, r3, #1
 8006db6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	699a      	ldr	r2, [r3, #24]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	69db      	ldr	r3, [r3, #28]
 8006dc0:	019b      	lsls	r3, r3, #6
 8006dc2:	431a      	orrs	r2, r3
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	085b      	lsrs	r3, r3, #1
 8006dc8:	3b01      	subs	r3, #1
 8006dca:	041b      	lsls	r3, r3, #16
 8006dcc:	431a      	orrs	r2, r3
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd2:	061b      	lsls	r3, r3, #24
 8006dd4:	4928      	ldr	r1, [pc, #160]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006ddc:	4b26      	ldr	r3, [pc, #152]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006dde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006de2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dea:	3b01      	subs	r3, #1
 8006dec:	021b      	lsls	r3, r3, #8
 8006dee:	4922      	ldr	r1, [pc, #136]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006df0:	4313      	orrs	r3, r2
 8006df2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d01d      	beq.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x612>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e0a:	d118      	bne.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006e0c:	4b1a      	ldr	r3, [pc, #104]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e12:	0e1b      	lsrs	r3, r3, #24
 8006e14:	f003 030f 	and.w	r3, r3, #15
 8006e18:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	699a      	ldr	r2, [r3, #24]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	69db      	ldr	r3, [r3, #28]
 8006e22:	019b      	lsls	r3, r3, #6
 8006e24:	431a      	orrs	r2, r3
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a1b      	ldr	r3, [r3, #32]
 8006e2a:	085b      	lsrs	r3, r3, #1
 8006e2c:	3b01      	subs	r3, #1
 8006e2e:	041b      	lsls	r3, r3, #16
 8006e30:	431a      	orrs	r2, r3
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	061b      	lsls	r3, r3, #24
 8006e36:	4910      	ldr	r1, [pc, #64]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006e3e:	4b0f      	ldr	r3, [pc, #60]	; (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8006e40:	2201      	movs	r2, #1
 8006e42:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e44:	f7fd ff64 	bl	8004d10 <HAL_GetTick>
 8006e48:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006e4a:	e008      	b.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006e4c:	f7fd ff60 	bl	8004d10 <HAL_GetTick>
 8006e50:	4602      	mov	r2, r0
 8006e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e54:	1ad3      	subs	r3, r2, r3
 8006e56:	2b02      	cmp	r3, #2
 8006e58:	d901      	bls.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e5a:	2303      	movs	r3, #3
 8006e5c:	e007      	b.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006e5e:	4b06      	ldr	r3, [pc, #24]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006e66:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e6a:	d1ef      	bne.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8006e6c:	2300      	movs	r3, #0
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3730      	adds	r7, #48	; 0x30
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	40023800 	.word	0x40023800
 8006e7c:	42470070 	.word	0x42470070

08006e80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e84:	b088      	sub	sp, #32
 8006e86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006e88:	2300      	movs	r3, #0
 8006e8a:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8006e90:	2300      	movs	r3, #0
 8006e92:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8006e94:	2300      	movs	r3, #0
 8006e96:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e9c:	4bce      	ldr	r3, [pc, #824]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x358>)
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	f003 030c 	and.w	r3, r3, #12
 8006ea4:	2b0c      	cmp	r3, #12
 8006ea6:	f200 818d 	bhi.w	80071c4 <HAL_RCC_GetSysClockFreq+0x344>
 8006eaa:	a201      	add	r2, pc, #4	; (adr r2, 8006eb0 <HAL_RCC_GetSysClockFreq+0x30>)
 8006eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb0:	08006ee5 	.word	0x08006ee5
 8006eb4:	080071c5 	.word	0x080071c5
 8006eb8:	080071c5 	.word	0x080071c5
 8006ebc:	080071c5 	.word	0x080071c5
 8006ec0:	08006eeb 	.word	0x08006eeb
 8006ec4:	080071c5 	.word	0x080071c5
 8006ec8:	080071c5 	.word	0x080071c5
 8006ecc:	080071c5 	.word	0x080071c5
 8006ed0:	08006ef1 	.word	0x08006ef1
 8006ed4:	080071c5 	.word	0x080071c5
 8006ed8:	080071c5 	.word	0x080071c5
 8006edc:	080071c5 	.word	0x080071c5
 8006ee0:	08007065 	.word	0x08007065
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ee4:	4bbd      	ldr	r3, [pc, #756]	; (80071dc <HAL_RCC_GetSysClockFreq+0x35c>)
 8006ee6:	61bb      	str	r3, [r7, #24]
       break;
 8006ee8:	e16f      	b.n	80071ca <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006eea:	4bbd      	ldr	r3, [pc, #756]	; (80071e0 <HAL_RCC_GetSysClockFreq+0x360>)
 8006eec:	61bb      	str	r3, [r7, #24]
      break;
 8006eee:	e16c      	b.n	80071ca <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ef0:	4bb9      	ldr	r3, [pc, #740]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x358>)
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ef8:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006efa:	4bb7      	ldr	r3, [pc, #732]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x358>)
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d053      	beq.n	8006fae <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f06:	4bb4      	ldr	r3, [pc, #720]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x358>)
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	099b      	lsrs	r3, r3, #6
 8006f0c:	461a      	mov	r2, r3
 8006f0e:	f04f 0300 	mov.w	r3, #0
 8006f12:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006f16:	f04f 0100 	mov.w	r1, #0
 8006f1a:	ea02 0400 	and.w	r4, r2, r0
 8006f1e:	603c      	str	r4, [r7, #0]
 8006f20:	400b      	ands	r3, r1
 8006f22:	607b      	str	r3, [r7, #4]
 8006f24:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006f28:	4620      	mov	r0, r4
 8006f2a:	4629      	mov	r1, r5
 8006f2c:	f04f 0200 	mov.w	r2, #0
 8006f30:	f04f 0300 	mov.w	r3, #0
 8006f34:	014b      	lsls	r3, r1, #5
 8006f36:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006f3a:	0142      	lsls	r2, r0, #5
 8006f3c:	4610      	mov	r0, r2
 8006f3e:	4619      	mov	r1, r3
 8006f40:	4623      	mov	r3, r4
 8006f42:	1ac0      	subs	r0, r0, r3
 8006f44:	462b      	mov	r3, r5
 8006f46:	eb61 0103 	sbc.w	r1, r1, r3
 8006f4a:	f04f 0200 	mov.w	r2, #0
 8006f4e:	f04f 0300 	mov.w	r3, #0
 8006f52:	018b      	lsls	r3, r1, #6
 8006f54:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006f58:	0182      	lsls	r2, r0, #6
 8006f5a:	1a12      	subs	r2, r2, r0
 8006f5c:	eb63 0301 	sbc.w	r3, r3, r1
 8006f60:	f04f 0000 	mov.w	r0, #0
 8006f64:	f04f 0100 	mov.w	r1, #0
 8006f68:	00d9      	lsls	r1, r3, #3
 8006f6a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006f6e:	00d0      	lsls	r0, r2, #3
 8006f70:	4602      	mov	r2, r0
 8006f72:	460b      	mov	r3, r1
 8006f74:	4621      	mov	r1, r4
 8006f76:	1852      	adds	r2, r2, r1
 8006f78:	4629      	mov	r1, r5
 8006f7a:	eb43 0101 	adc.w	r1, r3, r1
 8006f7e:	460b      	mov	r3, r1
 8006f80:	f04f 0000 	mov.w	r0, #0
 8006f84:	f04f 0100 	mov.w	r1, #0
 8006f88:	0259      	lsls	r1, r3, #9
 8006f8a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006f8e:	0250      	lsls	r0, r2, #9
 8006f90:	4602      	mov	r2, r0
 8006f92:	460b      	mov	r3, r1
 8006f94:	4610      	mov	r0, r2
 8006f96:	4619      	mov	r1, r3
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	f04f 0300 	mov.w	r3, #0
 8006fa0:	f7f9 fe82 	bl	8000ca8 <__aeabi_uldivmod>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	460b      	mov	r3, r1
 8006fa8:	4613      	mov	r3, r2
 8006faa:	61fb      	str	r3, [r7, #28]
 8006fac:	e04c      	b.n	8007048 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fae:	4b8a      	ldr	r3, [pc, #552]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x358>)
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	099b      	lsrs	r3, r3, #6
 8006fb4:	461a      	mov	r2, r3
 8006fb6:	f04f 0300 	mov.w	r3, #0
 8006fba:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006fbe:	f04f 0100 	mov.w	r1, #0
 8006fc2:	ea02 0a00 	and.w	sl, r2, r0
 8006fc6:	ea03 0b01 	and.w	fp, r3, r1
 8006fca:	4650      	mov	r0, sl
 8006fcc:	4659      	mov	r1, fp
 8006fce:	f04f 0200 	mov.w	r2, #0
 8006fd2:	f04f 0300 	mov.w	r3, #0
 8006fd6:	014b      	lsls	r3, r1, #5
 8006fd8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006fdc:	0142      	lsls	r2, r0, #5
 8006fde:	4610      	mov	r0, r2
 8006fe0:	4619      	mov	r1, r3
 8006fe2:	ebb0 000a 	subs.w	r0, r0, sl
 8006fe6:	eb61 010b 	sbc.w	r1, r1, fp
 8006fea:	f04f 0200 	mov.w	r2, #0
 8006fee:	f04f 0300 	mov.w	r3, #0
 8006ff2:	018b      	lsls	r3, r1, #6
 8006ff4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006ff8:	0182      	lsls	r2, r0, #6
 8006ffa:	1a12      	subs	r2, r2, r0
 8006ffc:	eb63 0301 	sbc.w	r3, r3, r1
 8007000:	f04f 0000 	mov.w	r0, #0
 8007004:	f04f 0100 	mov.w	r1, #0
 8007008:	00d9      	lsls	r1, r3, #3
 800700a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800700e:	00d0      	lsls	r0, r2, #3
 8007010:	4602      	mov	r2, r0
 8007012:	460b      	mov	r3, r1
 8007014:	eb12 020a 	adds.w	r2, r2, sl
 8007018:	eb43 030b 	adc.w	r3, r3, fp
 800701c:	f04f 0000 	mov.w	r0, #0
 8007020:	f04f 0100 	mov.w	r1, #0
 8007024:	0299      	lsls	r1, r3, #10
 8007026:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800702a:	0290      	lsls	r0, r2, #10
 800702c:	4602      	mov	r2, r0
 800702e:	460b      	mov	r3, r1
 8007030:	4610      	mov	r0, r2
 8007032:	4619      	mov	r1, r3
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	461a      	mov	r2, r3
 8007038:	f04f 0300 	mov.w	r3, #0
 800703c:	f7f9 fe34 	bl	8000ca8 <__aeabi_uldivmod>
 8007040:	4602      	mov	r2, r0
 8007042:	460b      	mov	r3, r1
 8007044:	4613      	mov	r3, r2
 8007046:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007048:	4b63      	ldr	r3, [pc, #396]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x358>)
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	0c1b      	lsrs	r3, r3, #16
 800704e:	f003 0303 	and.w	r3, r3, #3
 8007052:	3301      	adds	r3, #1
 8007054:	005b      	lsls	r3, r3, #1
 8007056:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8007058:	69fa      	ldr	r2, [r7, #28]
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007060:	61bb      	str	r3, [r7, #24]
      break;
 8007062:	e0b2      	b.n	80071ca <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007064:	4b5c      	ldr	r3, [pc, #368]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x358>)
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800706c:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800706e:	4b5a      	ldr	r3, [pc, #360]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x358>)
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007076:	2b00      	cmp	r3, #0
 8007078:	d04d      	beq.n	8007116 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800707a:	4b57      	ldr	r3, [pc, #348]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x358>)
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	099b      	lsrs	r3, r3, #6
 8007080:	461a      	mov	r2, r3
 8007082:	f04f 0300 	mov.w	r3, #0
 8007086:	f240 10ff 	movw	r0, #511	; 0x1ff
 800708a:	f04f 0100 	mov.w	r1, #0
 800708e:	ea02 0800 	and.w	r8, r2, r0
 8007092:	ea03 0901 	and.w	r9, r3, r1
 8007096:	4640      	mov	r0, r8
 8007098:	4649      	mov	r1, r9
 800709a:	f04f 0200 	mov.w	r2, #0
 800709e:	f04f 0300 	mov.w	r3, #0
 80070a2:	014b      	lsls	r3, r1, #5
 80070a4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80070a8:	0142      	lsls	r2, r0, #5
 80070aa:	4610      	mov	r0, r2
 80070ac:	4619      	mov	r1, r3
 80070ae:	ebb0 0008 	subs.w	r0, r0, r8
 80070b2:	eb61 0109 	sbc.w	r1, r1, r9
 80070b6:	f04f 0200 	mov.w	r2, #0
 80070ba:	f04f 0300 	mov.w	r3, #0
 80070be:	018b      	lsls	r3, r1, #6
 80070c0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80070c4:	0182      	lsls	r2, r0, #6
 80070c6:	1a12      	subs	r2, r2, r0
 80070c8:	eb63 0301 	sbc.w	r3, r3, r1
 80070cc:	f04f 0000 	mov.w	r0, #0
 80070d0:	f04f 0100 	mov.w	r1, #0
 80070d4:	00d9      	lsls	r1, r3, #3
 80070d6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80070da:	00d0      	lsls	r0, r2, #3
 80070dc:	4602      	mov	r2, r0
 80070de:	460b      	mov	r3, r1
 80070e0:	eb12 0208 	adds.w	r2, r2, r8
 80070e4:	eb43 0309 	adc.w	r3, r3, r9
 80070e8:	f04f 0000 	mov.w	r0, #0
 80070ec:	f04f 0100 	mov.w	r1, #0
 80070f0:	0259      	lsls	r1, r3, #9
 80070f2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80070f6:	0250      	lsls	r0, r2, #9
 80070f8:	4602      	mov	r2, r0
 80070fa:	460b      	mov	r3, r1
 80070fc:	4610      	mov	r0, r2
 80070fe:	4619      	mov	r1, r3
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	461a      	mov	r2, r3
 8007104:	f04f 0300 	mov.w	r3, #0
 8007108:	f7f9 fdce 	bl	8000ca8 <__aeabi_uldivmod>
 800710c:	4602      	mov	r2, r0
 800710e:	460b      	mov	r3, r1
 8007110:	4613      	mov	r3, r2
 8007112:	61fb      	str	r3, [r7, #28]
 8007114:	e04a      	b.n	80071ac <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007116:	4b30      	ldr	r3, [pc, #192]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x358>)
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	099b      	lsrs	r3, r3, #6
 800711c:	461a      	mov	r2, r3
 800711e:	f04f 0300 	mov.w	r3, #0
 8007122:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007126:	f04f 0100 	mov.w	r1, #0
 800712a:	ea02 0400 	and.w	r4, r2, r0
 800712e:	ea03 0501 	and.w	r5, r3, r1
 8007132:	4620      	mov	r0, r4
 8007134:	4629      	mov	r1, r5
 8007136:	f04f 0200 	mov.w	r2, #0
 800713a:	f04f 0300 	mov.w	r3, #0
 800713e:	014b      	lsls	r3, r1, #5
 8007140:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007144:	0142      	lsls	r2, r0, #5
 8007146:	4610      	mov	r0, r2
 8007148:	4619      	mov	r1, r3
 800714a:	1b00      	subs	r0, r0, r4
 800714c:	eb61 0105 	sbc.w	r1, r1, r5
 8007150:	f04f 0200 	mov.w	r2, #0
 8007154:	f04f 0300 	mov.w	r3, #0
 8007158:	018b      	lsls	r3, r1, #6
 800715a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800715e:	0182      	lsls	r2, r0, #6
 8007160:	1a12      	subs	r2, r2, r0
 8007162:	eb63 0301 	sbc.w	r3, r3, r1
 8007166:	f04f 0000 	mov.w	r0, #0
 800716a:	f04f 0100 	mov.w	r1, #0
 800716e:	00d9      	lsls	r1, r3, #3
 8007170:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007174:	00d0      	lsls	r0, r2, #3
 8007176:	4602      	mov	r2, r0
 8007178:	460b      	mov	r3, r1
 800717a:	1912      	adds	r2, r2, r4
 800717c:	eb45 0303 	adc.w	r3, r5, r3
 8007180:	f04f 0000 	mov.w	r0, #0
 8007184:	f04f 0100 	mov.w	r1, #0
 8007188:	0299      	lsls	r1, r3, #10
 800718a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800718e:	0290      	lsls	r0, r2, #10
 8007190:	4602      	mov	r2, r0
 8007192:	460b      	mov	r3, r1
 8007194:	4610      	mov	r0, r2
 8007196:	4619      	mov	r1, r3
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	461a      	mov	r2, r3
 800719c:	f04f 0300 	mov.w	r3, #0
 80071a0:	f7f9 fd82 	bl	8000ca8 <__aeabi_uldivmod>
 80071a4:	4602      	mov	r2, r0
 80071a6:	460b      	mov	r3, r1
 80071a8:	4613      	mov	r3, r2
 80071aa:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80071ac:	4b0a      	ldr	r3, [pc, #40]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x358>)
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	0f1b      	lsrs	r3, r3, #28
 80071b2:	f003 0307 	and.w	r3, r3, #7
 80071b6:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 80071b8:	69fa      	ldr	r2, [r7, #28]
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80071c0:	61bb      	str	r3, [r7, #24]
      break;
 80071c2:	e002      	b.n	80071ca <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80071c4:	4b05      	ldr	r3, [pc, #20]	; (80071dc <HAL_RCC_GetSysClockFreq+0x35c>)
 80071c6:	61bb      	str	r3, [r7, #24]
      break;
 80071c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80071ca:	69bb      	ldr	r3, [r7, #24]
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3720      	adds	r7, #32
 80071d0:	46bd      	mov	sp, r7
 80071d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80071d6:	bf00      	nop
 80071d8:	40023800 	.word	0x40023800
 80071dc:	00f42400 	.word	0x00f42400
 80071e0:	007a1200 	.word	0x007a1200

080071e4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b086      	sub	sp, #24
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d101      	bne.n	80071f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80071f2:	2301      	movs	r3, #1
 80071f4:	e28d      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f003 0301 	and.w	r3, r3, #1
 80071fe:	2b00      	cmp	r3, #0
 8007200:	f000 8083 	beq.w	800730a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007204:	4b94      	ldr	r3, [pc, #592]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	f003 030c 	and.w	r3, r3, #12
 800720c:	2b04      	cmp	r3, #4
 800720e:	d019      	beq.n	8007244 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007210:	4b91      	ldr	r3, [pc, #580]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007218:	2b08      	cmp	r3, #8
 800721a:	d106      	bne.n	800722a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800721c:	4b8e      	ldr	r3, [pc, #568]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007224:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007228:	d00c      	beq.n	8007244 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800722a:	4b8b      	ldr	r3, [pc, #556]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007232:	2b0c      	cmp	r3, #12
 8007234:	d112      	bne.n	800725c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007236:	4b88      	ldr	r3, [pc, #544]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800723e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007242:	d10b      	bne.n	800725c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007244:	4b84      	ldr	r3, [pc, #528]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800724c:	2b00      	cmp	r3, #0
 800724e:	d05b      	beq.n	8007308 <HAL_RCC_OscConfig+0x124>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d157      	bne.n	8007308 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	e25a      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007264:	d106      	bne.n	8007274 <HAL_RCC_OscConfig+0x90>
 8007266:	4b7c      	ldr	r3, [pc, #496]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a7b      	ldr	r2, [pc, #492]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 800726c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007270:	6013      	str	r3, [r2, #0]
 8007272:	e01d      	b.n	80072b0 <HAL_RCC_OscConfig+0xcc>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800727c:	d10c      	bne.n	8007298 <HAL_RCC_OscConfig+0xb4>
 800727e:	4b76      	ldr	r3, [pc, #472]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a75      	ldr	r2, [pc, #468]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 8007284:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007288:	6013      	str	r3, [r2, #0]
 800728a:	4b73      	ldr	r3, [pc, #460]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a72      	ldr	r2, [pc, #456]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 8007290:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007294:	6013      	str	r3, [r2, #0]
 8007296:	e00b      	b.n	80072b0 <HAL_RCC_OscConfig+0xcc>
 8007298:	4b6f      	ldr	r3, [pc, #444]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a6e      	ldr	r2, [pc, #440]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 800729e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072a2:	6013      	str	r3, [r2, #0]
 80072a4:	4b6c      	ldr	r3, [pc, #432]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a6b      	ldr	r2, [pc, #428]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 80072aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80072ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d013      	beq.n	80072e0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072b8:	f7fd fd2a 	bl	8004d10 <HAL_GetTick>
 80072bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072be:	e008      	b.n	80072d2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80072c0:	f7fd fd26 	bl	8004d10 <HAL_GetTick>
 80072c4:	4602      	mov	r2, r0
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	1ad3      	subs	r3, r2, r3
 80072ca:	2b64      	cmp	r3, #100	; 0x64
 80072cc:	d901      	bls.n	80072d2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80072ce:	2303      	movs	r3, #3
 80072d0:	e21f      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072d2:	4b61      	ldr	r3, [pc, #388]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d0f0      	beq.n	80072c0 <HAL_RCC_OscConfig+0xdc>
 80072de:	e014      	b.n	800730a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072e0:	f7fd fd16 	bl	8004d10 <HAL_GetTick>
 80072e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072e6:	e008      	b.n	80072fa <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80072e8:	f7fd fd12 	bl	8004d10 <HAL_GetTick>
 80072ec:	4602      	mov	r2, r0
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	1ad3      	subs	r3, r2, r3
 80072f2:	2b64      	cmp	r3, #100	; 0x64
 80072f4:	d901      	bls.n	80072fa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80072f6:	2303      	movs	r3, #3
 80072f8:	e20b      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072fa:	4b57      	ldr	r3, [pc, #348]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1f0      	bne.n	80072e8 <HAL_RCC_OscConfig+0x104>
 8007306:	e000      	b.n	800730a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007308:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f003 0302 	and.w	r3, r3, #2
 8007312:	2b00      	cmp	r3, #0
 8007314:	d06f      	beq.n	80073f6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007316:	4b50      	ldr	r3, [pc, #320]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	f003 030c 	and.w	r3, r3, #12
 800731e:	2b00      	cmp	r3, #0
 8007320:	d017      	beq.n	8007352 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007322:	4b4d      	ldr	r3, [pc, #308]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800732a:	2b08      	cmp	r3, #8
 800732c:	d105      	bne.n	800733a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800732e:	4b4a      	ldr	r3, [pc, #296]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007336:	2b00      	cmp	r3, #0
 8007338:	d00b      	beq.n	8007352 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800733a:	4b47      	ldr	r3, [pc, #284]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007342:	2b0c      	cmp	r3, #12
 8007344:	d11c      	bne.n	8007380 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007346:	4b44      	ldr	r3, [pc, #272]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800734e:	2b00      	cmp	r3, #0
 8007350:	d116      	bne.n	8007380 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007352:	4b41      	ldr	r3, [pc, #260]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f003 0302 	and.w	r3, r3, #2
 800735a:	2b00      	cmp	r3, #0
 800735c:	d005      	beq.n	800736a <HAL_RCC_OscConfig+0x186>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	68db      	ldr	r3, [r3, #12]
 8007362:	2b01      	cmp	r3, #1
 8007364:	d001      	beq.n	800736a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	e1d3      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800736a:	4b3b      	ldr	r3, [pc, #236]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	691b      	ldr	r3, [r3, #16]
 8007376:	00db      	lsls	r3, r3, #3
 8007378:	4937      	ldr	r1, [pc, #220]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 800737a:	4313      	orrs	r3, r2
 800737c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800737e:	e03a      	b.n	80073f6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d020      	beq.n	80073ca <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007388:	4b34      	ldr	r3, [pc, #208]	; (800745c <HAL_RCC_OscConfig+0x278>)
 800738a:	2201      	movs	r2, #1
 800738c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800738e:	f7fd fcbf 	bl	8004d10 <HAL_GetTick>
 8007392:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007394:	e008      	b.n	80073a8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007396:	f7fd fcbb 	bl	8004d10 <HAL_GetTick>
 800739a:	4602      	mov	r2, r0
 800739c:	693b      	ldr	r3, [r7, #16]
 800739e:	1ad3      	subs	r3, r2, r3
 80073a0:	2b02      	cmp	r3, #2
 80073a2:	d901      	bls.n	80073a8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80073a4:	2303      	movs	r3, #3
 80073a6:	e1b4      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073a8:	4b2b      	ldr	r3, [pc, #172]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f003 0302 	and.w	r3, r3, #2
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d0f0      	beq.n	8007396 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073b4:	4b28      	ldr	r3, [pc, #160]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	691b      	ldr	r3, [r3, #16]
 80073c0:	00db      	lsls	r3, r3, #3
 80073c2:	4925      	ldr	r1, [pc, #148]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 80073c4:	4313      	orrs	r3, r2
 80073c6:	600b      	str	r3, [r1, #0]
 80073c8:	e015      	b.n	80073f6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80073ca:	4b24      	ldr	r3, [pc, #144]	; (800745c <HAL_RCC_OscConfig+0x278>)
 80073cc:	2200      	movs	r2, #0
 80073ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073d0:	f7fd fc9e 	bl	8004d10 <HAL_GetTick>
 80073d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80073d6:	e008      	b.n	80073ea <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80073d8:	f7fd fc9a 	bl	8004d10 <HAL_GetTick>
 80073dc:	4602      	mov	r2, r0
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	1ad3      	subs	r3, r2, r3
 80073e2:	2b02      	cmp	r3, #2
 80073e4:	d901      	bls.n	80073ea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80073e6:	2303      	movs	r3, #3
 80073e8:	e193      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80073ea:	4b1b      	ldr	r3, [pc, #108]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f003 0302 	and.w	r3, r3, #2
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1f0      	bne.n	80073d8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f003 0308 	and.w	r3, r3, #8
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d036      	beq.n	8007470 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	695b      	ldr	r3, [r3, #20]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d016      	beq.n	8007438 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800740a:	4b15      	ldr	r3, [pc, #84]	; (8007460 <HAL_RCC_OscConfig+0x27c>)
 800740c:	2201      	movs	r2, #1
 800740e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007410:	f7fd fc7e 	bl	8004d10 <HAL_GetTick>
 8007414:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007416:	e008      	b.n	800742a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007418:	f7fd fc7a 	bl	8004d10 <HAL_GetTick>
 800741c:	4602      	mov	r2, r0
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	1ad3      	subs	r3, r2, r3
 8007422:	2b02      	cmp	r3, #2
 8007424:	d901      	bls.n	800742a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8007426:	2303      	movs	r3, #3
 8007428:	e173      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800742a:	4b0b      	ldr	r3, [pc, #44]	; (8007458 <HAL_RCC_OscConfig+0x274>)
 800742c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800742e:	f003 0302 	and.w	r3, r3, #2
 8007432:	2b00      	cmp	r3, #0
 8007434:	d0f0      	beq.n	8007418 <HAL_RCC_OscConfig+0x234>
 8007436:	e01b      	b.n	8007470 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007438:	4b09      	ldr	r3, [pc, #36]	; (8007460 <HAL_RCC_OscConfig+0x27c>)
 800743a:	2200      	movs	r2, #0
 800743c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800743e:	f7fd fc67 	bl	8004d10 <HAL_GetTick>
 8007442:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007444:	e00e      	b.n	8007464 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007446:	f7fd fc63 	bl	8004d10 <HAL_GetTick>
 800744a:	4602      	mov	r2, r0
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	1ad3      	subs	r3, r2, r3
 8007450:	2b02      	cmp	r3, #2
 8007452:	d907      	bls.n	8007464 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007454:	2303      	movs	r3, #3
 8007456:	e15c      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
 8007458:	40023800 	.word	0x40023800
 800745c:	42470000 	.word	0x42470000
 8007460:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007464:	4b8a      	ldr	r3, [pc, #552]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 8007466:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007468:	f003 0302 	and.w	r3, r3, #2
 800746c:	2b00      	cmp	r3, #0
 800746e:	d1ea      	bne.n	8007446 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f003 0304 	and.w	r3, r3, #4
 8007478:	2b00      	cmp	r3, #0
 800747a:	f000 8097 	beq.w	80075ac <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800747e:	2300      	movs	r3, #0
 8007480:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007482:	4b83      	ldr	r3, [pc, #524]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 8007484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800748a:	2b00      	cmp	r3, #0
 800748c:	d10f      	bne.n	80074ae <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800748e:	2300      	movs	r3, #0
 8007490:	60bb      	str	r3, [r7, #8]
 8007492:	4b7f      	ldr	r3, [pc, #508]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 8007494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007496:	4a7e      	ldr	r2, [pc, #504]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 8007498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800749c:	6413      	str	r3, [r2, #64]	; 0x40
 800749e:	4b7c      	ldr	r3, [pc, #496]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 80074a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074a6:	60bb      	str	r3, [r7, #8]
 80074a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80074aa:	2301      	movs	r3, #1
 80074ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074ae:	4b79      	ldr	r3, [pc, #484]	; (8007694 <HAL_RCC_OscConfig+0x4b0>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d118      	bne.n	80074ec <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80074ba:	4b76      	ldr	r3, [pc, #472]	; (8007694 <HAL_RCC_OscConfig+0x4b0>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a75      	ldr	r2, [pc, #468]	; (8007694 <HAL_RCC_OscConfig+0x4b0>)
 80074c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80074c6:	f7fd fc23 	bl	8004d10 <HAL_GetTick>
 80074ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074cc:	e008      	b.n	80074e0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074ce:	f7fd fc1f 	bl	8004d10 <HAL_GetTick>
 80074d2:	4602      	mov	r2, r0
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	1ad3      	subs	r3, r2, r3
 80074d8:	2b02      	cmp	r3, #2
 80074da:	d901      	bls.n	80074e0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80074dc:	2303      	movs	r3, #3
 80074de:	e118      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074e0:	4b6c      	ldr	r3, [pc, #432]	; (8007694 <HAL_RCC_OscConfig+0x4b0>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d0f0      	beq.n	80074ce <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d106      	bne.n	8007502 <HAL_RCC_OscConfig+0x31e>
 80074f4:	4b66      	ldr	r3, [pc, #408]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 80074f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074f8:	4a65      	ldr	r2, [pc, #404]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 80074fa:	f043 0301 	orr.w	r3, r3, #1
 80074fe:	6713      	str	r3, [r2, #112]	; 0x70
 8007500:	e01c      	b.n	800753c <HAL_RCC_OscConfig+0x358>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	2b05      	cmp	r3, #5
 8007508:	d10c      	bne.n	8007524 <HAL_RCC_OscConfig+0x340>
 800750a:	4b61      	ldr	r3, [pc, #388]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 800750c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800750e:	4a60      	ldr	r2, [pc, #384]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 8007510:	f043 0304 	orr.w	r3, r3, #4
 8007514:	6713      	str	r3, [r2, #112]	; 0x70
 8007516:	4b5e      	ldr	r3, [pc, #376]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 8007518:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800751a:	4a5d      	ldr	r2, [pc, #372]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 800751c:	f043 0301 	orr.w	r3, r3, #1
 8007520:	6713      	str	r3, [r2, #112]	; 0x70
 8007522:	e00b      	b.n	800753c <HAL_RCC_OscConfig+0x358>
 8007524:	4b5a      	ldr	r3, [pc, #360]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 8007526:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007528:	4a59      	ldr	r2, [pc, #356]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 800752a:	f023 0301 	bic.w	r3, r3, #1
 800752e:	6713      	str	r3, [r2, #112]	; 0x70
 8007530:	4b57      	ldr	r3, [pc, #348]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 8007532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007534:	4a56      	ldr	r2, [pc, #344]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 8007536:	f023 0304 	bic.w	r3, r3, #4
 800753a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d015      	beq.n	8007570 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007544:	f7fd fbe4 	bl	8004d10 <HAL_GetTick>
 8007548:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800754a:	e00a      	b.n	8007562 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800754c:	f7fd fbe0 	bl	8004d10 <HAL_GetTick>
 8007550:	4602      	mov	r2, r0
 8007552:	693b      	ldr	r3, [r7, #16]
 8007554:	1ad3      	subs	r3, r2, r3
 8007556:	f241 3288 	movw	r2, #5000	; 0x1388
 800755a:	4293      	cmp	r3, r2
 800755c:	d901      	bls.n	8007562 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800755e:	2303      	movs	r3, #3
 8007560:	e0d7      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007562:	4b4b      	ldr	r3, [pc, #300]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 8007564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007566:	f003 0302 	and.w	r3, r3, #2
 800756a:	2b00      	cmp	r3, #0
 800756c:	d0ee      	beq.n	800754c <HAL_RCC_OscConfig+0x368>
 800756e:	e014      	b.n	800759a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007570:	f7fd fbce 	bl	8004d10 <HAL_GetTick>
 8007574:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007576:	e00a      	b.n	800758e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007578:	f7fd fbca 	bl	8004d10 <HAL_GetTick>
 800757c:	4602      	mov	r2, r0
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	1ad3      	subs	r3, r2, r3
 8007582:	f241 3288 	movw	r2, #5000	; 0x1388
 8007586:	4293      	cmp	r3, r2
 8007588:	d901      	bls.n	800758e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800758a:	2303      	movs	r3, #3
 800758c:	e0c1      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800758e:	4b40      	ldr	r3, [pc, #256]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 8007590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007592:	f003 0302 	and.w	r3, r3, #2
 8007596:	2b00      	cmp	r3, #0
 8007598:	d1ee      	bne.n	8007578 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800759a:	7dfb      	ldrb	r3, [r7, #23]
 800759c:	2b01      	cmp	r3, #1
 800759e:	d105      	bne.n	80075ac <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075a0:	4b3b      	ldr	r3, [pc, #236]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 80075a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075a4:	4a3a      	ldr	r2, [pc, #232]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 80075a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80075aa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	699b      	ldr	r3, [r3, #24]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	f000 80ad 	beq.w	8007710 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80075b6:	4b36      	ldr	r3, [pc, #216]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 80075b8:	689b      	ldr	r3, [r3, #8]
 80075ba:	f003 030c 	and.w	r3, r3, #12
 80075be:	2b08      	cmp	r3, #8
 80075c0:	d060      	beq.n	8007684 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	699b      	ldr	r3, [r3, #24]
 80075c6:	2b02      	cmp	r3, #2
 80075c8:	d145      	bne.n	8007656 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075ca:	4b33      	ldr	r3, [pc, #204]	; (8007698 <HAL_RCC_OscConfig+0x4b4>)
 80075cc:	2200      	movs	r2, #0
 80075ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075d0:	f7fd fb9e 	bl	8004d10 <HAL_GetTick>
 80075d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075d6:	e008      	b.n	80075ea <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80075d8:	f7fd fb9a 	bl	8004d10 <HAL_GetTick>
 80075dc:	4602      	mov	r2, r0
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	2b02      	cmp	r3, #2
 80075e4:	d901      	bls.n	80075ea <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80075e6:	2303      	movs	r3, #3
 80075e8:	e093      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075ea:	4b29      	ldr	r3, [pc, #164]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d1f0      	bne.n	80075d8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	69da      	ldr	r2, [r3, #28]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6a1b      	ldr	r3, [r3, #32]
 80075fe:	431a      	orrs	r2, r3
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007604:	019b      	lsls	r3, r3, #6
 8007606:	431a      	orrs	r2, r3
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800760c:	085b      	lsrs	r3, r3, #1
 800760e:	3b01      	subs	r3, #1
 8007610:	041b      	lsls	r3, r3, #16
 8007612:	431a      	orrs	r2, r3
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007618:	061b      	lsls	r3, r3, #24
 800761a:	431a      	orrs	r2, r3
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007620:	071b      	lsls	r3, r3, #28
 8007622:	491b      	ldr	r1, [pc, #108]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 8007624:	4313      	orrs	r3, r2
 8007626:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007628:	4b1b      	ldr	r3, [pc, #108]	; (8007698 <HAL_RCC_OscConfig+0x4b4>)
 800762a:	2201      	movs	r2, #1
 800762c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800762e:	f7fd fb6f 	bl	8004d10 <HAL_GetTick>
 8007632:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007634:	e008      	b.n	8007648 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007636:	f7fd fb6b 	bl	8004d10 <HAL_GetTick>
 800763a:	4602      	mov	r2, r0
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	1ad3      	subs	r3, r2, r3
 8007640:	2b02      	cmp	r3, #2
 8007642:	d901      	bls.n	8007648 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007644:	2303      	movs	r3, #3
 8007646:	e064      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007648:	4b11      	ldr	r3, [pc, #68]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007650:	2b00      	cmp	r3, #0
 8007652:	d0f0      	beq.n	8007636 <HAL_RCC_OscConfig+0x452>
 8007654:	e05c      	b.n	8007710 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007656:	4b10      	ldr	r3, [pc, #64]	; (8007698 <HAL_RCC_OscConfig+0x4b4>)
 8007658:	2200      	movs	r2, #0
 800765a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800765c:	f7fd fb58 	bl	8004d10 <HAL_GetTick>
 8007660:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007662:	e008      	b.n	8007676 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007664:	f7fd fb54 	bl	8004d10 <HAL_GetTick>
 8007668:	4602      	mov	r2, r0
 800766a:	693b      	ldr	r3, [r7, #16]
 800766c:	1ad3      	subs	r3, r2, r3
 800766e:	2b02      	cmp	r3, #2
 8007670:	d901      	bls.n	8007676 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8007672:	2303      	movs	r3, #3
 8007674:	e04d      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007676:	4b06      	ldr	r3, [pc, #24]	; (8007690 <HAL_RCC_OscConfig+0x4ac>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800767e:	2b00      	cmp	r3, #0
 8007680:	d1f0      	bne.n	8007664 <HAL_RCC_OscConfig+0x480>
 8007682:	e045      	b.n	8007710 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	699b      	ldr	r3, [r3, #24]
 8007688:	2b01      	cmp	r3, #1
 800768a:	d107      	bne.n	800769c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	e040      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
 8007690:	40023800 	.word	0x40023800
 8007694:	40007000 	.word	0x40007000
 8007698:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800769c:	4b1f      	ldr	r3, [pc, #124]	; (800771c <HAL_RCC_OscConfig+0x538>)
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	699b      	ldr	r3, [r3, #24]
 80076a6:	2b01      	cmp	r3, #1
 80076a8:	d030      	beq.n	800770c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076b4:	429a      	cmp	r2, r3
 80076b6:	d129      	bne.n	800770c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d122      	bne.n	800770c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80076c6:	68fa      	ldr	r2, [r7, #12]
 80076c8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80076cc:	4013      	ands	r3, r2
 80076ce:	687a      	ldr	r2, [r7, #4]
 80076d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80076d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d119      	bne.n	800770c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076e2:	085b      	lsrs	r3, r3, #1
 80076e4:	3b01      	subs	r3, #1
 80076e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d10f      	bne.n	800770c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d107      	bne.n	800770c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007706:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007708:	429a      	cmp	r2, r3
 800770a:	d001      	beq.n	8007710 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800770c:	2301      	movs	r3, #1
 800770e:	e000      	b.n	8007712 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007710:	2300      	movs	r3, #0
}
 8007712:	4618      	mov	r0, r3
 8007714:	3718      	adds	r7, #24
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}
 800771a:	bf00      	nop
 800771c:	40023800 	.word	0x40023800

08007720 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b082      	sub	sp, #8
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d101      	bne.n	8007732 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	e083      	b.n	800783a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	7f5b      	ldrb	r3, [r3, #29]
 8007736:	b2db      	uxtb	r3, r3
 8007738:	2b00      	cmp	r3, #0
 800773a:	d105      	bne.n	8007748 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f7fa f85e 	bl	8001804 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2202      	movs	r2, #2
 800774c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	22ca      	movs	r2, #202	; 0xca
 8007754:	625a      	str	r2, [r3, #36]	; 0x24
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	2253      	movs	r2, #83	; 0x53
 800775c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	f000 fb7a 	bl	8007e58 <RTC_EnterInitMode>
 8007764:	4603      	mov	r3, r0
 8007766:	2b00      	cmp	r3, #0
 8007768:	d008      	beq.n	800777c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	22ff      	movs	r2, #255	; 0xff
 8007770:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2204      	movs	r2, #4
 8007776:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8007778:	2301      	movs	r3, #1
 800777a:	e05e      	b.n	800783a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	689b      	ldr	r3, [r3, #8]
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	6812      	ldr	r2, [r2, #0]
 8007786:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800778a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800778e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	6899      	ldr	r1, [r3, #8]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	685a      	ldr	r2, [r3, #4]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	691b      	ldr	r3, [r3, #16]
 800779e:	431a      	orrs	r2, r3
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	695b      	ldr	r3, [r3, #20]
 80077a4:	431a      	orrs	r2, r3
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	430a      	orrs	r2, r1
 80077ac:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	687a      	ldr	r2, [r7, #4]
 80077b4:	68d2      	ldr	r2, [r2, #12]
 80077b6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	6919      	ldr	r1, [r3, #16]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	041a      	lsls	r2, r3, #16
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	430a      	orrs	r2, r1
 80077ca:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	68da      	ldr	r2, [r3, #12]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80077da:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	f003 0320 	and.w	r3, r3, #32
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d10e      	bne.n	8007808 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 fb0c 	bl	8007e08 <HAL_RTC_WaitForSynchro>
 80077f0:	4603      	mov	r3, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d008      	beq.n	8007808 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	22ff      	movs	r2, #255	; 0xff
 80077fc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2204      	movs	r2, #4
 8007802:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	e018      	b.n	800783a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007816:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	699a      	ldr	r2, [r3, #24]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	430a      	orrs	r2, r1
 8007828:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	22ff      	movs	r2, #255	; 0xff
 8007830:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2201      	movs	r2, #1
 8007836:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8007838:	2300      	movs	r3, #0
  }
}
 800783a:	4618      	mov	r0, r3
 800783c:	3708      	adds	r7, #8
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}

08007842 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007842:	b590      	push	{r4, r7, lr}
 8007844:	b087      	sub	sp, #28
 8007846:	af00      	add	r7, sp, #0
 8007848:	60f8      	str	r0, [r7, #12]
 800784a:	60b9      	str	r1, [r7, #8]
 800784c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800784e:	2300      	movs	r3, #0
 8007850:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	7f1b      	ldrb	r3, [r3, #28]
 8007856:	2b01      	cmp	r3, #1
 8007858:	d101      	bne.n	800785e <HAL_RTC_SetTime+0x1c>
 800785a:	2302      	movs	r3, #2
 800785c:	e0aa      	b.n	80079b4 <HAL_RTC_SetTime+0x172>
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2201      	movs	r2, #1
 8007862:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2202      	movs	r2, #2
 8007868:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d126      	bne.n	80078be <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800787a:	2b00      	cmp	r3, #0
 800787c:	d102      	bne.n	8007884 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	2200      	movs	r2, #0
 8007882:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	781b      	ldrb	r3, [r3, #0]
 8007888:	4618      	mov	r0, r3
 800788a:	f000 fb11 	bl	8007eb0 <RTC_ByteToBcd2>
 800788e:	4603      	mov	r3, r0
 8007890:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	785b      	ldrb	r3, [r3, #1]
 8007896:	4618      	mov	r0, r3
 8007898:	f000 fb0a 	bl	8007eb0 <RTC_ByteToBcd2>
 800789c:	4603      	mov	r3, r0
 800789e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80078a0:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	789b      	ldrb	r3, [r3, #2]
 80078a6:	4618      	mov	r0, r3
 80078a8:	f000 fb02 	bl	8007eb0 <RTC_ByteToBcd2>
 80078ac:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80078ae:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	78db      	ldrb	r3, [r3, #3]
 80078b6:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80078b8:	4313      	orrs	r3, r2
 80078ba:	617b      	str	r3, [r7, #20]
 80078bc:	e018      	b.n	80078f0 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	689b      	ldr	r3, [r3, #8]
 80078c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d102      	bne.n	80078d2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	2200      	movs	r2, #0
 80078d0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	781b      	ldrb	r3, [r3, #0]
 80078d6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	785b      	ldrb	r3, [r3, #1]
 80078dc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80078de:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80078e0:	68ba      	ldr	r2, [r7, #8]
 80078e2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80078e4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	78db      	ldrb	r3, [r3, #3]
 80078ea:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80078ec:	4313      	orrs	r3, r2
 80078ee:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	22ca      	movs	r2, #202	; 0xca
 80078f6:	625a      	str	r2, [r3, #36]	; 0x24
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	2253      	movs	r2, #83	; 0x53
 80078fe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007900:	68f8      	ldr	r0, [r7, #12]
 8007902:	f000 faa9 	bl	8007e58 <RTC_EnterInitMode>
 8007906:	4603      	mov	r3, r0
 8007908:	2b00      	cmp	r3, #0
 800790a:	d00b      	beq.n	8007924 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	22ff      	movs	r2, #255	; 0xff
 8007912:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	2204      	movs	r2, #4
 8007918:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2200      	movs	r2, #0
 800791e:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	e047      	b.n	80079b4 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681a      	ldr	r2, [r3, #0]
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800792e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007932:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	689a      	ldr	r2, [r3, #8]
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007942:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	6899      	ldr	r1, [r3, #8]
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	68da      	ldr	r2, [r3, #12]
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	691b      	ldr	r3, [r3, #16]
 8007952:	431a      	orrs	r2, r3
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	430a      	orrs	r2, r1
 800795a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68da      	ldr	r2, [r3, #12]
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800796a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	f003 0320 	and.w	r3, r3, #32
 8007976:	2b00      	cmp	r3, #0
 8007978:	d111      	bne.n	800799e <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800797a:	68f8      	ldr	r0, [r7, #12]
 800797c:	f000 fa44 	bl	8007e08 <HAL_RTC_WaitForSynchro>
 8007980:	4603      	mov	r3, r0
 8007982:	2b00      	cmp	r3, #0
 8007984:	d00b      	beq.n	800799e <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	22ff      	movs	r2, #255	; 0xff
 800798c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2204      	movs	r2, #4
 8007992:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2200      	movs	r2, #0
 8007998:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	e00a      	b.n	80079b4 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	22ff      	movs	r2, #255	; 0xff
 80079a4:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2201      	movs	r2, #1
 80079aa:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80079b2:	2300      	movs	r3, #0
  }
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	371c      	adds	r7, #28
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd90      	pop	{r4, r7, pc}

080079bc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80079bc:	b590      	push	{r4, r7, lr}
 80079be:	b087      	sub	sp, #28
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	60f8      	str	r0, [r7, #12]
 80079c4:	60b9      	str	r1, [r7, #8]
 80079c6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80079c8:	2300      	movs	r3, #0
 80079ca:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	7f1b      	ldrb	r3, [r3, #28]
 80079d0:	2b01      	cmp	r3, #1
 80079d2:	d101      	bne.n	80079d8 <HAL_RTC_SetDate+0x1c>
 80079d4:	2302      	movs	r3, #2
 80079d6:	e094      	b.n	8007b02 <HAL_RTC_SetDate+0x146>
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	2201      	movs	r2, #1
 80079dc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2202      	movs	r2, #2
 80079e2:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d10e      	bne.n	8007a08 <HAL_RTC_SetDate+0x4c>
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	785b      	ldrb	r3, [r3, #1]
 80079ee:	f003 0310 	and.w	r3, r3, #16
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d008      	beq.n	8007a08 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	785b      	ldrb	r3, [r3, #1]
 80079fa:	f023 0310 	bic.w	r3, r3, #16
 80079fe:	b2db      	uxtb	r3, r3
 8007a00:	330a      	adds	r3, #10
 8007a02:	b2da      	uxtb	r2, r3
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d11c      	bne.n	8007a48 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	78db      	ldrb	r3, [r3, #3]
 8007a12:	4618      	mov	r0, r3
 8007a14:	f000 fa4c 	bl	8007eb0 <RTC_ByteToBcd2>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	785b      	ldrb	r3, [r3, #1]
 8007a20:	4618      	mov	r0, r3
 8007a22:	f000 fa45 	bl	8007eb0 <RTC_ByteToBcd2>
 8007a26:	4603      	mov	r3, r0
 8007a28:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8007a2a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	789b      	ldrb	r3, [r3, #2]
 8007a30:	4618      	mov	r0, r3
 8007a32:	f000 fa3d 	bl	8007eb0 <RTC_ByteToBcd2>
 8007a36:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8007a38:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	781b      	ldrb	r3, [r3, #0]
 8007a40:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8007a42:	4313      	orrs	r3, r2
 8007a44:	617b      	str	r3, [r7, #20]
 8007a46:	e00e      	b.n	8007a66 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	78db      	ldrb	r3, [r3, #3]
 8007a4c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	785b      	ldrb	r3, [r3, #1]
 8007a52:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007a54:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8007a56:	68ba      	ldr	r2, [r7, #8]
 8007a58:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8007a5a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	781b      	ldrb	r3, [r3, #0]
 8007a60:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007a62:	4313      	orrs	r3, r2
 8007a64:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	22ca      	movs	r2, #202	; 0xca
 8007a6c:	625a      	str	r2, [r3, #36]	; 0x24
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	2253      	movs	r2, #83	; 0x53
 8007a74:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007a76:	68f8      	ldr	r0, [r7, #12]
 8007a78:	f000 f9ee 	bl	8007e58 <RTC_EnterInitMode>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d00b      	beq.n	8007a9a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	22ff      	movs	r2, #255	; 0xff
 8007a88:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2204      	movs	r2, #4
 8007a8e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2200      	movs	r2, #0
 8007a94:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007a96:	2301      	movs	r3, #1
 8007a98:	e033      	b.n	8007b02 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007aa4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007aa8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	68da      	ldr	r2, [r3, #12]
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007ab8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	f003 0320 	and.w	r3, r3, #32
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d111      	bne.n	8007aec <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007ac8:	68f8      	ldr	r0, [r7, #12]
 8007aca:	f000 f99d 	bl	8007e08 <HAL_RTC_WaitForSynchro>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d00b      	beq.n	8007aec <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	22ff      	movs	r2, #255	; 0xff
 8007ada:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2204      	movs	r2, #4
 8007ae0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	e00a      	b.n	8007b02 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	22ff      	movs	r2, #255	; 0xff
 8007af2:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2201      	movs	r2, #1
 8007af8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2200      	movs	r2, #0
 8007afe:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8007b00:	2300      	movs	r3, #0
  }
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	371c      	adds	r7, #28
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd90      	pop	{r4, r7, pc}
	...

08007b0c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007b0c:	b590      	push	{r4, r7, lr}
 8007b0e:	b089      	sub	sp, #36	; 0x24
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	60f8      	str	r0, [r7, #12]
 8007b14:	60b9      	str	r1, [r7, #8]
 8007b16:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	61fb      	str	r3, [r7, #28]
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8007b20:	4b93      	ldr	r3, [pc, #588]	; (8007d70 <HAL_RTC_SetAlarm_IT+0x264>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4a93      	ldr	r2, [pc, #588]	; (8007d74 <HAL_RTC_SetAlarm_IT+0x268>)
 8007b26:	fba2 2303 	umull	r2, r3, r2, r3
 8007b2a:	0adb      	lsrs	r3, r3, #11
 8007b2c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007b30:	fb02 f303 	mul.w	r3, r2, r3
 8007b34:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	7f1b      	ldrb	r3, [r3, #28]
 8007b3a:	2b01      	cmp	r3, #1
 8007b3c:	d101      	bne.n	8007b42 <HAL_RTC_SetAlarm_IT+0x36>
 8007b3e:	2302      	movs	r3, #2
 8007b40:	e111      	b.n	8007d66 <HAL_RTC_SetAlarm_IT+0x25a>
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2201      	movs	r2, #1
 8007b46:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	2202      	movs	r2, #2
 8007b4c:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d137      	bne.n	8007bc4 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d102      	bne.n	8007b68 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	2200      	movs	r2, #0
 8007b66:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	781b      	ldrb	r3, [r3, #0]
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f000 f99f 	bl	8007eb0 <RTC_ByteToBcd2>
 8007b72:	4603      	mov	r3, r0
 8007b74:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	785b      	ldrb	r3, [r3, #1]
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f000 f998 	bl	8007eb0 <RTC_ByteToBcd2>
 8007b80:	4603      	mov	r3, r0
 8007b82:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8007b84:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	789b      	ldrb	r3, [r3, #2]
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f000 f990 	bl	8007eb0 <RTC_ByteToBcd2>
 8007b90:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8007b92:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	78db      	ldrb	r3, [r3, #3]
 8007b9a:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8007b9c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f000 f982 	bl	8007eb0 <RTC_ByteToBcd2>
 8007bac:	4603      	mov	r3, r0
 8007bae:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8007bb0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8007bb8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	61fb      	str	r3, [r7, #28]
 8007bc2:	e023      	b.n	8007c0c <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d102      	bne.n	8007bd8 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	785b      	ldrb	r3, [r3, #1]
 8007be2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8007be4:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8007be6:	68ba      	ldr	r2, [r7, #8]
 8007be8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8007bea:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	78db      	ldrb	r3, [r3, #3]
 8007bf0:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8007bf2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007bfa:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8007bfc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8007c02:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8007c08:	4313      	orrs	r3, r2
 8007c0a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	685a      	ldr	r2, [r3, #4]
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	699b      	ldr	r3, [r3, #24]
 8007c14:	4313      	orrs	r3, r2
 8007c16:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	22ca      	movs	r2, #202	; 0xca
 8007c1e:	625a      	str	r2, [r3, #36]	; 0x24
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	2253      	movs	r2, #83	; 0x53
 8007c26:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c30:	d141      	bne.n	8007cb6 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	689a      	ldr	r2, [r3, #8]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007c40:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	68db      	ldr	r3, [r3, #12]
 8007c48:	b2da      	uxtb	r2, r3
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8007c52:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	1e5a      	subs	r2, r3, #1
 8007c58:	617a      	str	r2, [r7, #20]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d10b      	bne.n	8007c76 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	22ff      	movs	r2, #255	; 0xff
 8007c64:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2203      	movs	r2, #3
 8007c6a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8007c72:	2303      	movs	r3, #3
 8007c74:	e077      	b.n	8007d66 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	68db      	ldr	r3, [r3, #12]
 8007c7c:	f003 0301 	and.w	r3, r3, #1
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d0e7      	beq.n	8007c54 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	69fa      	ldr	r2, [r7, #28]
 8007c8a:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	69ba      	ldr	r2, [r7, #24]
 8007c92:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	689a      	ldr	r2, [r3, #8]
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ca2:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	689a      	ldr	r2, [r3, #8]
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007cb2:	609a      	str	r2, [r3, #8]
 8007cb4:	e040      	b.n	8007d38 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	689a      	ldr	r2, [r3, #8]
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007cc4:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	68db      	ldr	r3, [r3, #12]
 8007ccc:	b2da      	uxtb	r2, r3
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f462 7220 	orn	r2, r2, #640	; 0x280
 8007cd6:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	1e5a      	subs	r2, r3, #1
 8007cdc:	617a      	str	r2, [r7, #20]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d10b      	bne.n	8007cfa <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	22ff      	movs	r2, #255	; 0xff
 8007ce8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	2203      	movs	r2, #3
 8007cee:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8007cf6:	2303      	movs	r3, #3
 8007cf8:	e035      	b.n	8007d66 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	68db      	ldr	r3, [r3, #12]
 8007d00:	f003 0302 	and.w	r3, r3, #2
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d0e7      	beq.n	8007cd8 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	69fa      	ldr	r2, [r7, #28]
 8007d0e:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	69ba      	ldr	r2, [r7, #24]
 8007d16:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	689a      	ldr	r2, [r3, #8]
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d26:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	689a      	ldr	r2, [r3, #8]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d36:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007d38:	4b0f      	ldr	r3, [pc, #60]	; (8007d78 <HAL_RTC_SetAlarm_IT+0x26c>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a0e      	ldr	r2, [pc, #56]	; (8007d78 <HAL_RTC_SetAlarm_IT+0x26c>)
 8007d3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d42:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8007d44:	4b0c      	ldr	r3, [pc, #48]	; (8007d78 <HAL_RTC_SetAlarm_IT+0x26c>)
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	4a0b      	ldr	r2, [pc, #44]	; (8007d78 <HAL_RTC_SetAlarm_IT+0x26c>)
 8007d4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d4e:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	22ff      	movs	r2, #255	; 0xff
 8007d56:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	2200      	movs	r2, #0
 8007d62:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8007d64:	2300      	movs	r3, #0
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3724      	adds	r7, #36	; 0x24
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd90      	pop	{r4, r7, pc}
 8007d6e:	bf00      	nop
 8007d70:	2000000c 	.word	0x2000000c
 8007d74:	10624dd3 	.word	0x10624dd3
 8007d78:	40013c00 	.word	0x40013c00

08007d7c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b082      	sub	sp, #8
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	689b      	ldr	r3, [r3, #8]
 8007d8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d012      	beq.n	8007db8 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	68db      	ldr	r3, [r3, #12]
 8007d98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d00b      	beq.n	8007db8 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f7fc fe8d 	bl	8004ac0 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	b2da      	uxtb	r2, r3
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8007db6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d012      	beq.n	8007dec <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	68db      	ldr	r3, [r3, #12]
 8007dcc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d00b      	beq.n	8007dec <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f000 f8e1 	bl	8007f9c <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	68db      	ldr	r3, [r3, #12]
 8007de0:	b2da      	uxtb	r2, r3
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f462 7220 	orn	r2, r2, #640	; 0x280
 8007dea:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007dec:	4b05      	ldr	r3, [pc, #20]	; (8007e04 <HAL_RTC_AlarmIRQHandler+0x88>)
 8007dee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007df2:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2201      	movs	r2, #1
 8007df8:	775a      	strb	r2, [r3, #29]
}
 8007dfa:	bf00      	nop
 8007dfc:	3708      	adds	r7, #8
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	40013c00 	.word	0x40013c00

08007e08 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007e10:	2300      	movs	r3, #0
 8007e12:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	68da      	ldr	r2, [r3, #12]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007e22:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007e24:	f7fc ff74 	bl	8004d10 <HAL_GetTick>
 8007e28:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007e2a:	e009      	b.n	8007e40 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007e2c:	f7fc ff70 	bl	8004d10 <HAL_GetTick>
 8007e30:	4602      	mov	r2, r0
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	1ad3      	subs	r3, r2, r3
 8007e36:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007e3a:	d901      	bls.n	8007e40 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8007e3c:	2303      	movs	r3, #3
 8007e3e:	e007      	b.n	8007e50 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	68db      	ldr	r3, [r3, #12]
 8007e46:	f003 0320 	and.w	r3, r3, #32
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d0ee      	beq.n	8007e2c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8007e4e:	2300      	movs	r3, #0
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	3710      	adds	r7, #16
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}

08007e58 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b084      	sub	sp, #16
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007e60:	2300      	movs	r3, #0
 8007e62:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	68db      	ldr	r3, [r3, #12]
 8007e6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d119      	bne.n	8007ea6 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f04f 32ff 	mov.w	r2, #4294967295
 8007e7a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007e7c:	f7fc ff48 	bl	8004d10 <HAL_GetTick>
 8007e80:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007e82:	e009      	b.n	8007e98 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007e84:	f7fc ff44 	bl	8004d10 <HAL_GetTick>
 8007e88:	4602      	mov	r2, r0
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	1ad3      	subs	r3, r2, r3
 8007e8e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007e92:	d901      	bls.n	8007e98 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8007e94:	2303      	movs	r3, #3
 8007e96:	e007      	b.n	8007ea8 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	68db      	ldr	r3, [r3, #12]
 8007e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d0ee      	beq.n	8007e84 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8007ea6:	2300      	movs	r3, #0
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3710      	adds	r7, #16
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b085      	sub	sp, #20
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8007ebe:	e005      	b.n	8007ecc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	3301      	adds	r3, #1
 8007ec4:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8007ec6:	79fb      	ldrb	r3, [r7, #7]
 8007ec8:	3b0a      	subs	r3, #10
 8007eca:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8007ecc:	79fb      	ldrb	r3, [r7, #7]
 8007ece:	2b09      	cmp	r3, #9
 8007ed0:	d8f6      	bhi.n	8007ec0 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	b2db      	uxtb	r3, r3
 8007ed6:	011b      	lsls	r3, r3, #4
 8007ed8:	b2da      	uxtb	r2, r3
 8007eda:	79fb      	ldrb	r3, [r7, #7]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	b2db      	uxtb	r3, r3
}
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	3714      	adds	r7, #20
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr

08007eec <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b084      	sub	sp, #16
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	7f1b      	ldrb	r3, [r3, #28]
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d101      	bne.n	8007f04 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 8007f00:	2302      	movs	r3, #2
 8007f02:	e047      	b.n	8007f94 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2201      	movs	r2, #1
 8007f08:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2202      	movs	r2, #2
 8007f0e:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	22ca      	movs	r2, #202	; 0xca
 8007f16:	625a      	str	r2, [r3, #36]	; 0x24
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2253      	movs	r2, #83	; 0x53
 8007f1e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	689a      	ldr	r2, [r3, #8]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f2e:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	689a      	ldr	r2, [r3, #8]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007f3e:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007f40:	f7fc fee6 	bl	8004d10 <HAL_GetTick>
 8007f44:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 8007f46:	e013      	b.n	8007f70 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007f48:	f7fc fee2 	bl	8004d10 <HAL_GetTick>
 8007f4c:	4602      	mov	r2, r0
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	1ad3      	subs	r3, r2, r3
 8007f52:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007f56:	d90b      	bls.n	8007f70 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	22ff      	movs	r2, #255	; 0xff
 8007f5e:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2203      	movs	r2, #3
 8007f64:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8007f6c:	2303      	movs	r3, #3
 8007f6e:	e011      	b.n	8007f94 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	68db      	ldr	r3, [r3, #12]
 8007f76:	f003 0304 	and.w	r3, r3, #4
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d0e4      	beq.n	8007f48 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	22ff      	movs	r2, #255	; 0xff
 8007f84:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2201      	movs	r2, #1
 8007f8a:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8007f92:	2300      	movs	r3, #0
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3710      	adds	r7, #16
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}

08007f9c <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b083      	sub	sp, #12
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 8007fa4:	bf00      	nop
 8007fa6:	370c      	adds	r7, #12
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr

08007fb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b082      	sub	sp, #8
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d101      	bne.n	8007fc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	e041      	b.n	8008046 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fc8:	b2db      	uxtb	r3, r3
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d106      	bne.n	8007fdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f000 f839 	bl	800804e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2202      	movs	r2, #2
 8007fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681a      	ldr	r2, [r3, #0]
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	3304      	adds	r3, #4
 8007fec:	4619      	mov	r1, r3
 8007fee:	4610      	mov	r0, r2
 8007ff0:	f000 f9d8 	bl	80083a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2201      	movs	r2, #1
 8008000:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2201      	movs	r2, #1
 8008008:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2201      	movs	r2, #1
 8008010:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2201      	movs	r2, #1
 8008018:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2201      	movs	r2, #1
 8008020:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2201      	movs	r2, #1
 8008028:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2201      	movs	r2, #1
 8008030:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2201      	movs	r2, #1
 8008038:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2201      	movs	r2, #1
 8008040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008044:	2300      	movs	r3, #0
}
 8008046:	4618      	mov	r0, r3
 8008048:	3708      	adds	r7, #8
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}

0800804e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800804e:	b480      	push	{r7}
 8008050:	b083      	sub	sp, #12
 8008052:	af00      	add	r7, sp, #0
 8008054:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008056:	bf00      	nop
 8008058:	370c      	adds	r7, #12
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr
	...

08008064 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008064:	b480      	push	{r7}
 8008066:	b085      	sub	sp, #20
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008072:	b2db      	uxtb	r3, r3
 8008074:	2b01      	cmp	r3, #1
 8008076:	d001      	beq.n	800807c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008078:	2301      	movs	r3, #1
 800807a:	e04e      	b.n	800811a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2202      	movs	r2, #2
 8008080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	68da      	ldr	r2, [r3, #12]
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f042 0201 	orr.w	r2, r2, #1
 8008092:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a23      	ldr	r2, [pc, #140]	; (8008128 <HAL_TIM_Base_Start_IT+0xc4>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d022      	beq.n	80080e4 <HAL_TIM_Base_Start_IT+0x80>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080a6:	d01d      	beq.n	80080e4 <HAL_TIM_Base_Start_IT+0x80>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a1f      	ldr	r2, [pc, #124]	; (800812c <HAL_TIM_Base_Start_IT+0xc8>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d018      	beq.n	80080e4 <HAL_TIM_Base_Start_IT+0x80>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a1e      	ldr	r2, [pc, #120]	; (8008130 <HAL_TIM_Base_Start_IT+0xcc>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d013      	beq.n	80080e4 <HAL_TIM_Base_Start_IT+0x80>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a1c      	ldr	r2, [pc, #112]	; (8008134 <HAL_TIM_Base_Start_IT+0xd0>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d00e      	beq.n	80080e4 <HAL_TIM_Base_Start_IT+0x80>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a1b      	ldr	r2, [pc, #108]	; (8008138 <HAL_TIM_Base_Start_IT+0xd4>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d009      	beq.n	80080e4 <HAL_TIM_Base_Start_IT+0x80>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a19      	ldr	r2, [pc, #100]	; (800813c <HAL_TIM_Base_Start_IT+0xd8>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d004      	beq.n	80080e4 <HAL_TIM_Base_Start_IT+0x80>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a18      	ldr	r2, [pc, #96]	; (8008140 <HAL_TIM_Base_Start_IT+0xdc>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d111      	bne.n	8008108 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	f003 0307 	and.w	r3, r3, #7
 80080ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2b06      	cmp	r3, #6
 80080f4:	d010      	beq.n	8008118 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	681a      	ldr	r2, [r3, #0]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f042 0201 	orr.w	r2, r2, #1
 8008104:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008106:	e007      	b.n	8008118 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f042 0201 	orr.w	r2, r2, #1
 8008116:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008118:	2300      	movs	r3, #0
}
 800811a:	4618      	mov	r0, r3
 800811c:	3714      	adds	r7, #20
 800811e:	46bd      	mov	sp, r7
 8008120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008124:	4770      	bx	lr
 8008126:	bf00      	nop
 8008128:	40010000 	.word	0x40010000
 800812c:	40000400 	.word	0x40000400
 8008130:	40000800 	.word	0x40000800
 8008134:	40000c00 	.word	0x40000c00
 8008138:	40010400 	.word	0x40010400
 800813c:	40014000 	.word	0x40014000
 8008140:	40001800 	.word	0x40001800

08008144 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b082      	sub	sp, #8
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	691b      	ldr	r3, [r3, #16]
 8008152:	f003 0302 	and.w	r3, r3, #2
 8008156:	2b02      	cmp	r3, #2
 8008158:	d122      	bne.n	80081a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	68db      	ldr	r3, [r3, #12]
 8008160:	f003 0302 	and.w	r3, r3, #2
 8008164:	2b02      	cmp	r3, #2
 8008166:	d11b      	bne.n	80081a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f06f 0202 	mvn.w	r2, #2
 8008170:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2201      	movs	r2, #1
 8008176:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	699b      	ldr	r3, [r3, #24]
 800817e:	f003 0303 	and.w	r3, r3, #3
 8008182:	2b00      	cmp	r3, #0
 8008184:	d003      	beq.n	800818e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f000 f8ee 	bl	8008368 <HAL_TIM_IC_CaptureCallback>
 800818c:	e005      	b.n	800819a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f000 f8e0 	bl	8008354 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f000 f8f1 	bl	800837c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2200      	movs	r2, #0
 800819e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	691b      	ldr	r3, [r3, #16]
 80081a6:	f003 0304 	and.w	r3, r3, #4
 80081aa:	2b04      	cmp	r3, #4
 80081ac:	d122      	bne.n	80081f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	68db      	ldr	r3, [r3, #12]
 80081b4:	f003 0304 	and.w	r3, r3, #4
 80081b8:	2b04      	cmp	r3, #4
 80081ba:	d11b      	bne.n	80081f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f06f 0204 	mvn.w	r2, #4
 80081c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2202      	movs	r2, #2
 80081ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	699b      	ldr	r3, [r3, #24]
 80081d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d003      	beq.n	80081e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 f8c4 	bl	8008368 <HAL_TIM_IC_CaptureCallback>
 80081e0:	e005      	b.n	80081ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 f8b6 	bl	8008354 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f000 f8c7 	bl	800837c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	691b      	ldr	r3, [r3, #16]
 80081fa:	f003 0308 	and.w	r3, r3, #8
 80081fe:	2b08      	cmp	r3, #8
 8008200:	d122      	bne.n	8008248 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	68db      	ldr	r3, [r3, #12]
 8008208:	f003 0308 	and.w	r3, r3, #8
 800820c:	2b08      	cmp	r3, #8
 800820e:	d11b      	bne.n	8008248 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f06f 0208 	mvn.w	r2, #8
 8008218:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2204      	movs	r2, #4
 800821e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	69db      	ldr	r3, [r3, #28]
 8008226:	f003 0303 	and.w	r3, r3, #3
 800822a:	2b00      	cmp	r3, #0
 800822c:	d003      	beq.n	8008236 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f000 f89a 	bl	8008368 <HAL_TIM_IC_CaptureCallback>
 8008234:	e005      	b.n	8008242 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 f88c 	bl	8008354 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800823c:	6878      	ldr	r0, [r7, #4]
 800823e:	f000 f89d 	bl	800837c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2200      	movs	r2, #0
 8008246:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	691b      	ldr	r3, [r3, #16]
 800824e:	f003 0310 	and.w	r3, r3, #16
 8008252:	2b10      	cmp	r3, #16
 8008254:	d122      	bne.n	800829c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	68db      	ldr	r3, [r3, #12]
 800825c:	f003 0310 	and.w	r3, r3, #16
 8008260:	2b10      	cmp	r3, #16
 8008262:	d11b      	bne.n	800829c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f06f 0210 	mvn.w	r2, #16
 800826c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2208      	movs	r2, #8
 8008272:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	69db      	ldr	r3, [r3, #28]
 800827a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800827e:	2b00      	cmp	r3, #0
 8008280:	d003      	beq.n	800828a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 f870 	bl	8008368 <HAL_TIM_IC_CaptureCallback>
 8008288:	e005      	b.n	8008296 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 f862 	bl	8008354 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f000 f873 	bl	800837c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	691b      	ldr	r3, [r3, #16]
 80082a2:	f003 0301 	and.w	r3, r3, #1
 80082a6:	2b01      	cmp	r3, #1
 80082a8:	d10e      	bne.n	80082c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	f003 0301 	and.w	r3, r3, #1
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	d107      	bne.n	80082c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f06f 0201 	mvn.w	r2, #1
 80082c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f7f9 fa12 	bl	80016ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	691b      	ldr	r3, [r3, #16]
 80082ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082d2:	2b80      	cmp	r3, #128	; 0x80
 80082d4:	d10e      	bne.n	80082f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	68db      	ldr	r3, [r3, #12]
 80082dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082e0:	2b80      	cmp	r3, #128	; 0x80
 80082e2:	d107      	bne.n	80082f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80082ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 f902 	bl	80084f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	691b      	ldr	r3, [r3, #16]
 80082fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082fe:	2b40      	cmp	r3, #64	; 0x40
 8008300:	d10e      	bne.n	8008320 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	68db      	ldr	r3, [r3, #12]
 8008308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800830c:	2b40      	cmp	r3, #64	; 0x40
 800830e:	d107      	bne.n	8008320 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008318:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f000 f838 	bl	8008390 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	691b      	ldr	r3, [r3, #16]
 8008326:	f003 0320 	and.w	r3, r3, #32
 800832a:	2b20      	cmp	r3, #32
 800832c:	d10e      	bne.n	800834c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	f003 0320 	and.w	r3, r3, #32
 8008338:	2b20      	cmp	r3, #32
 800833a:	d107      	bne.n	800834c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f06f 0220 	mvn.w	r2, #32
 8008344:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f000 f8cc 	bl	80084e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800834c:	bf00      	nop
 800834e:	3708      	adds	r7, #8
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}

08008354 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008354:	b480      	push	{r7}
 8008356:	b083      	sub	sp, #12
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800835c:	bf00      	nop
 800835e:	370c      	adds	r7, #12
 8008360:	46bd      	mov	sp, r7
 8008362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008366:	4770      	bx	lr

08008368 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008368:	b480      	push	{r7}
 800836a:	b083      	sub	sp, #12
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008370:	bf00      	nop
 8008372:	370c      	adds	r7, #12
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800837c:	b480      	push	{r7}
 800837e:	b083      	sub	sp, #12
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008384:	bf00      	nop
 8008386:	370c      	adds	r7, #12
 8008388:	46bd      	mov	sp, r7
 800838a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838e:	4770      	bx	lr

08008390 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008390:	b480      	push	{r7}
 8008392:	b083      	sub	sp, #12
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008398:	bf00      	nop
 800839a:	370c      	adds	r7, #12
 800839c:	46bd      	mov	sp, r7
 800839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a2:	4770      	bx	lr

080083a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80083a4:	b480      	push	{r7}
 80083a6:	b085      	sub	sp, #20
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	4a40      	ldr	r2, [pc, #256]	; (80084b8 <TIM_Base_SetConfig+0x114>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d013      	beq.n	80083e4 <TIM_Base_SetConfig+0x40>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083c2:	d00f      	beq.n	80083e4 <TIM_Base_SetConfig+0x40>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	4a3d      	ldr	r2, [pc, #244]	; (80084bc <TIM_Base_SetConfig+0x118>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d00b      	beq.n	80083e4 <TIM_Base_SetConfig+0x40>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	4a3c      	ldr	r2, [pc, #240]	; (80084c0 <TIM_Base_SetConfig+0x11c>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d007      	beq.n	80083e4 <TIM_Base_SetConfig+0x40>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	4a3b      	ldr	r2, [pc, #236]	; (80084c4 <TIM_Base_SetConfig+0x120>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d003      	beq.n	80083e4 <TIM_Base_SetConfig+0x40>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4a3a      	ldr	r2, [pc, #232]	; (80084c8 <TIM_Base_SetConfig+0x124>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d108      	bne.n	80083f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	685b      	ldr	r3, [r3, #4]
 80083f0:	68fa      	ldr	r2, [r7, #12]
 80083f2:	4313      	orrs	r3, r2
 80083f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	4a2f      	ldr	r2, [pc, #188]	; (80084b8 <TIM_Base_SetConfig+0x114>)
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d02b      	beq.n	8008456 <TIM_Base_SetConfig+0xb2>
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008404:	d027      	beq.n	8008456 <TIM_Base_SetConfig+0xb2>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	4a2c      	ldr	r2, [pc, #176]	; (80084bc <TIM_Base_SetConfig+0x118>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d023      	beq.n	8008456 <TIM_Base_SetConfig+0xb2>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	4a2b      	ldr	r2, [pc, #172]	; (80084c0 <TIM_Base_SetConfig+0x11c>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d01f      	beq.n	8008456 <TIM_Base_SetConfig+0xb2>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	4a2a      	ldr	r2, [pc, #168]	; (80084c4 <TIM_Base_SetConfig+0x120>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d01b      	beq.n	8008456 <TIM_Base_SetConfig+0xb2>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	4a29      	ldr	r2, [pc, #164]	; (80084c8 <TIM_Base_SetConfig+0x124>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d017      	beq.n	8008456 <TIM_Base_SetConfig+0xb2>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	4a28      	ldr	r2, [pc, #160]	; (80084cc <TIM_Base_SetConfig+0x128>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d013      	beq.n	8008456 <TIM_Base_SetConfig+0xb2>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	4a27      	ldr	r2, [pc, #156]	; (80084d0 <TIM_Base_SetConfig+0x12c>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d00f      	beq.n	8008456 <TIM_Base_SetConfig+0xb2>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4a26      	ldr	r2, [pc, #152]	; (80084d4 <TIM_Base_SetConfig+0x130>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d00b      	beq.n	8008456 <TIM_Base_SetConfig+0xb2>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	4a25      	ldr	r2, [pc, #148]	; (80084d8 <TIM_Base_SetConfig+0x134>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d007      	beq.n	8008456 <TIM_Base_SetConfig+0xb2>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4a24      	ldr	r2, [pc, #144]	; (80084dc <TIM_Base_SetConfig+0x138>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d003      	beq.n	8008456 <TIM_Base_SetConfig+0xb2>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	4a23      	ldr	r2, [pc, #140]	; (80084e0 <TIM_Base_SetConfig+0x13c>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d108      	bne.n	8008468 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800845c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	68fa      	ldr	r2, [r7, #12]
 8008464:	4313      	orrs	r3, r2
 8008466:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	695b      	ldr	r3, [r3, #20]
 8008472:	4313      	orrs	r3, r2
 8008474:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	68fa      	ldr	r2, [r7, #12]
 800847a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	689a      	ldr	r2, [r3, #8]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	681a      	ldr	r2, [r3, #0]
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	4a0a      	ldr	r2, [pc, #40]	; (80084b8 <TIM_Base_SetConfig+0x114>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d003      	beq.n	800849c <TIM_Base_SetConfig+0xf8>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	4a0c      	ldr	r2, [pc, #48]	; (80084c8 <TIM_Base_SetConfig+0x124>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d103      	bne.n	80084a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	691a      	ldr	r2, [r3, #16]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2201      	movs	r2, #1
 80084a8:	615a      	str	r2, [r3, #20]
}
 80084aa:	bf00      	nop
 80084ac:	3714      	adds	r7, #20
 80084ae:	46bd      	mov	sp, r7
 80084b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b4:	4770      	bx	lr
 80084b6:	bf00      	nop
 80084b8:	40010000 	.word	0x40010000
 80084bc:	40000400 	.word	0x40000400
 80084c0:	40000800 	.word	0x40000800
 80084c4:	40000c00 	.word	0x40000c00
 80084c8:	40010400 	.word	0x40010400
 80084cc:	40014000 	.word	0x40014000
 80084d0:	40014400 	.word	0x40014400
 80084d4:	40014800 	.word	0x40014800
 80084d8:	40001800 	.word	0x40001800
 80084dc:	40001c00 	.word	0x40001c00
 80084e0:	40002000 	.word	0x40002000

080084e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b083      	sub	sp, #12
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80084ec:	bf00      	nop
 80084ee:	370c      	adds	r7, #12
 80084f0:	46bd      	mov	sp, r7
 80084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f6:	4770      	bx	lr

080084f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80084f8:	b480      	push	{r7}
 80084fa:	b083      	sub	sp, #12
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008500:	bf00      	nop
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b082      	sub	sp, #8
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d101      	bne.n	800851e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800851a:	2301      	movs	r3, #1
 800851c:	e03f      	b.n	800859e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008524:	b2db      	uxtb	r3, r3
 8008526:	2b00      	cmp	r3, #0
 8008528:	d106      	bne.n	8008538 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2200      	movs	r2, #0
 800852e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f7f9 f998 	bl	8001868 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2224      	movs	r2, #36	; 0x24
 800853c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	68da      	ldr	r2, [r3, #12]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800854e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f000 f929 	bl	80087a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	691a      	ldr	r2, [r3, #16]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008564:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	695a      	ldr	r2, [r3, #20]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008574:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	68da      	ldr	r2, [r3, #12]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008584:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2200      	movs	r2, #0
 800858a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2220      	movs	r2, #32
 8008590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2220      	movs	r2, #32
 8008598:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800859c:	2300      	movs	r3, #0
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3708      	adds	r7, #8
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}

080085a6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085a6:	b580      	push	{r7, lr}
 80085a8:	b08a      	sub	sp, #40	; 0x28
 80085aa:	af02      	add	r7, sp, #8
 80085ac:	60f8      	str	r0, [r7, #12]
 80085ae:	60b9      	str	r1, [r7, #8]
 80085b0:	603b      	str	r3, [r7, #0]
 80085b2:	4613      	mov	r3, r2
 80085b4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80085b6:	2300      	movs	r3, #0
 80085b8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085c0:	b2db      	uxtb	r3, r3
 80085c2:	2b20      	cmp	r3, #32
 80085c4:	d17c      	bne.n	80086c0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d002      	beq.n	80085d2 <HAL_UART_Transmit+0x2c>
 80085cc:	88fb      	ldrh	r3, [r7, #6]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d101      	bne.n	80085d6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80085d2:	2301      	movs	r3, #1
 80085d4:	e075      	b.n	80086c2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d101      	bne.n	80085e4 <HAL_UART_Transmit+0x3e>
 80085e0:	2302      	movs	r3, #2
 80085e2:	e06e      	b.n	80086c2 <HAL_UART_Transmit+0x11c>
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2201      	movs	r2, #1
 80085e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2200      	movs	r2, #0
 80085f0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2221      	movs	r2, #33	; 0x21
 80085f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80085fa:	f7fc fb89 	bl	8004d10 <HAL_GetTick>
 80085fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	88fa      	ldrh	r2, [r7, #6]
 8008604:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	88fa      	ldrh	r2, [r7, #6]
 800860a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008614:	d108      	bne.n	8008628 <HAL_UART_Transmit+0x82>
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	691b      	ldr	r3, [r3, #16]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d104      	bne.n	8008628 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800861e:	2300      	movs	r3, #0
 8008620:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	61bb      	str	r3, [r7, #24]
 8008626:	e003      	b.n	8008630 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800862c:	2300      	movs	r3, #0
 800862e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2200      	movs	r2, #0
 8008634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008638:	e02a      	b.n	8008690 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	9300      	str	r3, [sp, #0]
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	2200      	movs	r2, #0
 8008642:	2180      	movs	r1, #128	; 0x80
 8008644:	68f8      	ldr	r0, [r7, #12]
 8008646:	f000 f840 	bl	80086ca <UART_WaitOnFlagUntilTimeout>
 800864a:	4603      	mov	r3, r0
 800864c:	2b00      	cmp	r3, #0
 800864e:	d001      	beq.n	8008654 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008650:	2303      	movs	r3, #3
 8008652:	e036      	b.n	80086c2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008654:	69fb      	ldr	r3, [r7, #28]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d10b      	bne.n	8008672 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800865a:	69bb      	ldr	r3, [r7, #24]
 800865c:	881b      	ldrh	r3, [r3, #0]
 800865e:	461a      	mov	r2, r3
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008668:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800866a:	69bb      	ldr	r3, [r7, #24]
 800866c:	3302      	adds	r3, #2
 800866e:	61bb      	str	r3, [r7, #24]
 8008670:	e007      	b.n	8008682 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008672:	69fb      	ldr	r3, [r7, #28]
 8008674:	781a      	ldrb	r2, [r3, #0]
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800867c:	69fb      	ldr	r3, [r7, #28]
 800867e:	3301      	adds	r3, #1
 8008680:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008686:	b29b      	uxth	r3, r3
 8008688:	3b01      	subs	r3, #1
 800868a:	b29a      	uxth	r2, r3
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008694:	b29b      	uxth	r3, r3
 8008696:	2b00      	cmp	r3, #0
 8008698:	d1cf      	bne.n	800863a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	9300      	str	r3, [sp, #0]
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	2200      	movs	r2, #0
 80086a2:	2140      	movs	r1, #64	; 0x40
 80086a4:	68f8      	ldr	r0, [r7, #12]
 80086a6:	f000 f810 	bl	80086ca <UART_WaitOnFlagUntilTimeout>
 80086aa:	4603      	mov	r3, r0
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d001      	beq.n	80086b4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80086b0:	2303      	movs	r3, #3
 80086b2:	e006      	b.n	80086c2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2220      	movs	r2, #32
 80086b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80086bc:	2300      	movs	r3, #0
 80086be:	e000      	b.n	80086c2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80086c0:	2302      	movs	r3, #2
  }
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3720      	adds	r7, #32
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}

080086ca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80086ca:	b580      	push	{r7, lr}
 80086cc:	b090      	sub	sp, #64	; 0x40
 80086ce:	af00      	add	r7, sp, #0
 80086d0:	60f8      	str	r0, [r7, #12]
 80086d2:	60b9      	str	r1, [r7, #8]
 80086d4:	603b      	str	r3, [r7, #0]
 80086d6:	4613      	mov	r3, r2
 80086d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086da:	e050      	b.n	800877e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086e2:	d04c      	beq.n	800877e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80086e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d007      	beq.n	80086fa <UART_WaitOnFlagUntilTimeout+0x30>
 80086ea:	f7fc fb11 	bl	8004d10 <HAL_GetTick>
 80086ee:	4602      	mov	r2, r0
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	1ad3      	subs	r3, r2, r3
 80086f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80086f6:	429a      	cmp	r2, r3
 80086f8:	d241      	bcs.n	800877e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	330c      	adds	r3, #12
 8008700:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008704:	e853 3f00 	ldrex	r3, [r3]
 8008708:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800870a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008710:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	330c      	adds	r3, #12
 8008718:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800871a:	637a      	str	r2, [r7, #52]	; 0x34
 800871c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800871e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008720:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008722:	e841 2300 	strex	r3, r2, [r1]
 8008726:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800872a:	2b00      	cmp	r3, #0
 800872c:	d1e5      	bne.n	80086fa <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	3314      	adds	r3, #20
 8008734:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	e853 3f00 	ldrex	r3, [r3]
 800873c:	613b      	str	r3, [r7, #16]
   return(result);
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	f023 0301 	bic.w	r3, r3, #1
 8008744:	63bb      	str	r3, [r7, #56]	; 0x38
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	3314      	adds	r3, #20
 800874c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800874e:	623a      	str	r2, [r7, #32]
 8008750:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008752:	69f9      	ldr	r1, [r7, #28]
 8008754:	6a3a      	ldr	r2, [r7, #32]
 8008756:	e841 2300 	strex	r3, r2, [r1]
 800875a:	61bb      	str	r3, [r7, #24]
   return(result);
 800875c:	69bb      	ldr	r3, [r7, #24]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d1e5      	bne.n	800872e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2220      	movs	r2, #32
 8008766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	2220      	movs	r2, #32
 800876e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2200      	movs	r2, #0
 8008776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800877a:	2303      	movs	r3, #3
 800877c:	e00f      	b.n	800879e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	4013      	ands	r3, r2
 8008788:	68ba      	ldr	r2, [r7, #8]
 800878a:	429a      	cmp	r2, r3
 800878c:	bf0c      	ite	eq
 800878e:	2301      	moveq	r3, #1
 8008790:	2300      	movne	r3, #0
 8008792:	b2db      	uxtb	r3, r3
 8008794:	461a      	mov	r2, r3
 8008796:	79fb      	ldrb	r3, [r7, #7]
 8008798:	429a      	cmp	r2, r3
 800879a:	d09f      	beq.n	80086dc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800879c:	2300      	movs	r3, #0
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3740      	adds	r7, #64	; 0x40
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}
	...

080087a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80087a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087ac:	b09f      	sub	sp, #124	; 0x7c
 80087ae:	af00      	add	r7, sp, #0
 80087b0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80087b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	691b      	ldr	r3, [r3, #16]
 80087b8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80087bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087be:	68d9      	ldr	r1, [r3, #12]
 80087c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087c2:	681a      	ldr	r2, [r3, #0]
 80087c4:	ea40 0301 	orr.w	r3, r0, r1
 80087c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80087ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087cc:	689a      	ldr	r2, [r3, #8]
 80087ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087d0:	691b      	ldr	r3, [r3, #16]
 80087d2:	431a      	orrs	r2, r3
 80087d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087d6:	695b      	ldr	r3, [r3, #20]
 80087d8:	431a      	orrs	r2, r3
 80087da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087dc:	69db      	ldr	r3, [r3, #28]
 80087de:	4313      	orrs	r3, r2
 80087e0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80087e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	68db      	ldr	r3, [r3, #12]
 80087e8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80087ec:	f021 010c 	bic.w	r1, r1, #12
 80087f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087f2:	681a      	ldr	r2, [r3, #0]
 80087f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80087f6:	430b      	orrs	r3, r1
 80087f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80087fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	695b      	ldr	r3, [r3, #20]
 8008800:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008804:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008806:	6999      	ldr	r1, [r3, #24]
 8008808:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	ea40 0301 	orr.w	r3, r0, r1
 8008810:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008812:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008814:	681a      	ldr	r2, [r3, #0]
 8008816:	4bc5      	ldr	r3, [pc, #788]	; (8008b2c <UART_SetConfig+0x384>)
 8008818:	429a      	cmp	r2, r3
 800881a:	d004      	beq.n	8008826 <UART_SetConfig+0x7e>
 800881c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800881e:	681a      	ldr	r2, [r3, #0]
 8008820:	4bc3      	ldr	r3, [pc, #780]	; (8008b30 <UART_SetConfig+0x388>)
 8008822:	429a      	cmp	r2, r3
 8008824:	d103      	bne.n	800882e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008826:	f7fd ffbb 	bl	80067a0 <HAL_RCC_GetPCLK2Freq>
 800882a:	6778      	str	r0, [r7, #116]	; 0x74
 800882c:	e002      	b.n	8008834 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800882e:	f7fd ffa3 	bl	8006778 <HAL_RCC_GetPCLK1Freq>
 8008832:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008834:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008836:	69db      	ldr	r3, [r3, #28]
 8008838:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800883c:	f040 80b6 	bne.w	80089ac <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008840:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008842:	461c      	mov	r4, r3
 8008844:	f04f 0500 	mov.w	r5, #0
 8008848:	4622      	mov	r2, r4
 800884a:	462b      	mov	r3, r5
 800884c:	1891      	adds	r1, r2, r2
 800884e:	6439      	str	r1, [r7, #64]	; 0x40
 8008850:	415b      	adcs	r3, r3
 8008852:	647b      	str	r3, [r7, #68]	; 0x44
 8008854:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008858:	1912      	adds	r2, r2, r4
 800885a:	eb45 0303 	adc.w	r3, r5, r3
 800885e:	f04f 0000 	mov.w	r0, #0
 8008862:	f04f 0100 	mov.w	r1, #0
 8008866:	00d9      	lsls	r1, r3, #3
 8008868:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800886c:	00d0      	lsls	r0, r2, #3
 800886e:	4602      	mov	r2, r0
 8008870:	460b      	mov	r3, r1
 8008872:	1911      	adds	r1, r2, r4
 8008874:	6639      	str	r1, [r7, #96]	; 0x60
 8008876:	416b      	adcs	r3, r5
 8008878:	667b      	str	r3, [r7, #100]	; 0x64
 800887a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	461a      	mov	r2, r3
 8008880:	f04f 0300 	mov.w	r3, #0
 8008884:	1891      	adds	r1, r2, r2
 8008886:	63b9      	str	r1, [r7, #56]	; 0x38
 8008888:	415b      	adcs	r3, r3
 800888a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800888c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008890:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008894:	f7f8 fa08 	bl	8000ca8 <__aeabi_uldivmod>
 8008898:	4602      	mov	r2, r0
 800889a:	460b      	mov	r3, r1
 800889c:	4ba5      	ldr	r3, [pc, #660]	; (8008b34 <UART_SetConfig+0x38c>)
 800889e:	fba3 2302 	umull	r2, r3, r3, r2
 80088a2:	095b      	lsrs	r3, r3, #5
 80088a4:	011e      	lsls	r6, r3, #4
 80088a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80088a8:	461c      	mov	r4, r3
 80088aa:	f04f 0500 	mov.w	r5, #0
 80088ae:	4622      	mov	r2, r4
 80088b0:	462b      	mov	r3, r5
 80088b2:	1891      	adds	r1, r2, r2
 80088b4:	6339      	str	r1, [r7, #48]	; 0x30
 80088b6:	415b      	adcs	r3, r3
 80088b8:	637b      	str	r3, [r7, #52]	; 0x34
 80088ba:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80088be:	1912      	adds	r2, r2, r4
 80088c0:	eb45 0303 	adc.w	r3, r5, r3
 80088c4:	f04f 0000 	mov.w	r0, #0
 80088c8:	f04f 0100 	mov.w	r1, #0
 80088cc:	00d9      	lsls	r1, r3, #3
 80088ce:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80088d2:	00d0      	lsls	r0, r2, #3
 80088d4:	4602      	mov	r2, r0
 80088d6:	460b      	mov	r3, r1
 80088d8:	1911      	adds	r1, r2, r4
 80088da:	65b9      	str	r1, [r7, #88]	; 0x58
 80088dc:	416b      	adcs	r3, r5
 80088de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80088e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	461a      	mov	r2, r3
 80088e6:	f04f 0300 	mov.w	r3, #0
 80088ea:	1891      	adds	r1, r2, r2
 80088ec:	62b9      	str	r1, [r7, #40]	; 0x28
 80088ee:	415b      	adcs	r3, r3
 80088f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80088f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80088f6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80088fa:	f7f8 f9d5 	bl	8000ca8 <__aeabi_uldivmod>
 80088fe:	4602      	mov	r2, r0
 8008900:	460b      	mov	r3, r1
 8008902:	4b8c      	ldr	r3, [pc, #560]	; (8008b34 <UART_SetConfig+0x38c>)
 8008904:	fba3 1302 	umull	r1, r3, r3, r2
 8008908:	095b      	lsrs	r3, r3, #5
 800890a:	2164      	movs	r1, #100	; 0x64
 800890c:	fb01 f303 	mul.w	r3, r1, r3
 8008910:	1ad3      	subs	r3, r2, r3
 8008912:	00db      	lsls	r3, r3, #3
 8008914:	3332      	adds	r3, #50	; 0x32
 8008916:	4a87      	ldr	r2, [pc, #540]	; (8008b34 <UART_SetConfig+0x38c>)
 8008918:	fba2 2303 	umull	r2, r3, r2, r3
 800891c:	095b      	lsrs	r3, r3, #5
 800891e:	005b      	lsls	r3, r3, #1
 8008920:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008924:	441e      	add	r6, r3
 8008926:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008928:	4618      	mov	r0, r3
 800892a:	f04f 0100 	mov.w	r1, #0
 800892e:	4602      	mov	r2, r0
 8008930:	460b      	mov	r3, r1
 8008932:	1894      	adds	r4, r2, r2
 8008934:	623c      	str	r4, [r7, #32]
 8008936:	415b      	adcs	r3, r3
 8008938:	627b      	str	r3, [r7, #36]	; 0x24
 800893a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800893e:	1812      	adds	r2, r2, r0
 8008940:	eb41 0303 	adc.w	r3, r1, r3
 8008944:	f04f 0400 	mov.w	r4, #0
 8008948:	f04f 0500 	mov.w	r5, #0
 800894c:	00dd      	lsls	r5, r3, #3
 800894e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008952:	00d4      	lsls	r4, r2, #3
 8008954:	4622      	mov	r2, r4
 8008956:	462b      	mov	r3, r5
 8008958:	1814      	adds	r4, r2, r0
 800895a:	653c      	str	r4, [r7, #80]	; 0x50
 800895c:	414b      	adcs	r3, r1
 800895e:	657b      	str	r3, [r7, #84]	; 0x54
 8008960:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	461a      	mov	r2, r3
 8008966:	f04f 0300 	mov.w	r3, #0
 800896a:	1891      	adds	r1, r2, r2
 800896c:	61b9      	str	r1, [r7, #24]
 800896e:	415b      	adcs	r3, r3
 8008970:	61fb      	str	r3, [r7, #28]
 8008972:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008976:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800897a:	f7f8 f995 	bl	8000ca8 <__aeabi_uldivmod>
 800897e:	4602      	mov	r2, r0
 8008980:	460b      	mov	r3, r1
 8008982:	4b6c      	ldr	r3, [pc, #432]	; (8008b34 <UART_SetConfig+0x38c>)
 8008984:	fba3 1302 	umull	r1, r3, r3, r2
 8008988:	095b      	lsrs	r3, r3, #5
 800898a:	2164      	movs	r1, #100	; 0x64
 800898c:	fb01 f303 	mul.w	r3, r1, r3
 8008990:	1ad3      	subs	r3, r2, r3
 8008992:	00db      	lsls	r3, r3, #3
 8008994:	3332      	adds	r3, #50	; 0x32
 8008996:	4a67      	ldr	r2, [pc, #412]	; (8008b34 <UART_SetConfig+0x38c>)
 8008998:	fba2 2303 	umull	r2, r3, r2, r3
 800899c:	095b      	lsrs	r3, r3, #5
 800899e:	f003 0207 	and.w	r2, r3, #7
 80089a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	4432      	add	r2, r6
 80089a8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80089aa:	e0b9      	b.n	8008b20 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80089ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80089ae:	461c      	mov	r4, r3
 80089b0:	f04f 0500 	mov.w	r5, #0
 80089b4:	4622      	mov	r2, r4
 80089b6:	462b      	mov	r3, r5
 80089b8:	1891      	adds	r1, r2, r2
 80089ba:	6139      	str	r1, [r7, #16]
 80089bc:	415b      	adcs	r3, r3
 80089be:	617b      	str	r3, [r7, #20]
 80089c0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80089c4:	1912      	adds	r2, r2, r4
 80089c6:	eb45 0303 	adc.w	r3, r5, r3
 80089ca:	f04f 0000 	mov.w	r0, #0
 80089ce:	f04f 0100 	mov.w	r1, #0
 80089d2:	00d9      	lsls	r1, r3, #3
 80089d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80089d8:	00d0      	lsls	r0, r2, #3
 80089da:	4602      	mov	r2, r0
 80089dc:	460b      	mov	r3, r1
 80089de:	eb12 0804 	adds.w	r8, r2, r4
 80089e2:	eb43 0905 	adc.w	r9, r3, r5
 80089e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	4618      	mov	r0, r3
 80089ec:	f04f 0100 	mov.w	r1, #0
 80089f0:	f04f 0200 	mov.w	r2, #0
 80089f4:	f04f 0300 	mov.w	r3, #0
 80089f8:	008b      	lsls	r3, r1, #2
 80089fa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80089fe:	0082      	lsls	r2, r0, #2
 8008a00:	4640      	mov	r0, r8
 8008a02:	4649      	mov	r1, r9
 8008a04:	f7f8 f950 	bl	8000ca8 <__aeabi_uldivmod>
 8008a08:	4602      	mov	r2, r0
 8008a0a:	460b      	mov	r3, r1
 8008a0c:	4b49      	ldr	r3, [pc, #292]	; (8008b34 <UART_SetConfig+0x38c>)
 8008a0e:	fba3 2302 	umull	r2, r3, r3, r2
 8008a12:	095b      	lsrs	r3, r3, #5
 8008a14:	011e      	lsls	r6, r3, #4
 8008a16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a18:	4618      	mov	r0, r3
 8008a1a:	f04f 0100 	mov.w	r1, #0
 8008a1e:	4602      	mov	r2, r0
 8008a20:	460b      	mov	r3, r1
 8008a22:	1894      	adds	r4, r2, r2
 8008a24:	60bc      	str	r4, [r7, #8]
 8008a26:	415b      	adcs	r3, r3
 8008a28:	60fb      	str	r3, [r7, #12]
 8008a2a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008a2e:	1812      	adds	r2, r2, r0
 8008a30:	eb41 0303 	adc.w	r3, r1, r3
 8008a34:	f04f 0400 	mov.w	r4, #0
 8008a38:	f04f 0500 	mov.w	r5, #0
 8008a3c:	00dd      	lsls	r5, r3, #3
 8008a3e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008a42:	00d4      	lsls	r4, r2, #3
 8008a44:	4622      	mov	r2, r4
 8008a46:	462b      	mov	r3, r5
 8008a48:	1814      	adds	r4, r2, r0
 8008a4a:	64bc      	str	r4, [r7, #72]	; 0x48
 8008a4c:	414b      	adcs	r3, r1
 8008a4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a52:	685b      	ldr	r3, [r3, #4]
 8008a54:	4618      	mov	r0, r3
 8008a56:	f04f 0100 	mov.w	r1, #0
 8008a5a:	f04f 0200 	mov.w	r2, #0
 8008a5e:	f04f 0300 	mov.w	r3, #0
 8008a62:	008b      	lsls	r3, r1, #2
 8008a64:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008a68:	0082      	lsls	r2, r0, #2
 8008a6a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008a6e:	f7f8 f91b 	bl	8000ca8 <__aeabi_uldivmod>
 8008a72:	4602      	mov	r2, r0
 8008a74:	460b      	mov	r3, r1
 8008a76:	4b2f      	ldr	r3, [pc, #188]	; (8008b34 <UART_SetConfig+0x38c>)
 8008a78:	fba3 1302 	umull	r1, r3, r3, r2
 8008a7c:	095b      	lsrs	r3, r3, #5
 8008a7e:	2164      	movs	r1, #100	; 0x64
 8008a80:	fb01 f303 	mul.w	r3, r1, r3
 8008a84:	1ad3      	subs	r3, r2, r3
 8008a86:	011b      	lsls	r3, r3, #4
 8008a88:	3332      	adds	r3, #50	; 0x32
 8008a8a:	4a2a      	ldr	r2, [pc, #168]	; (8008b34 <UART_SetConfig+0x38c>)
 8008a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8008a90:	095b      	lsrs	r3, r3, #5
 8008a92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008a96:	441e      	add	r6, r3
 8008a98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f04f 0100 	mov.w	r1, #0
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	460b      	mov	r3, r1
 8008aa4:	1894      	adds	r4, r2, r2
 8008aa6:	603c      	str	r4, [r7, #0]
 8008aa8:	415b      	adcs	r3, r3
 8008aaa:	607b      	str	r3, [r7, #4]
 8008aac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ab0:	1812      	adds	r2, r2, r0
 8008ab2:	eb41 0303 	adc.w	r3, r1, r3
 8008ab6:	f04f 0400 	mov.w	r4, #0
 8008aba:	f04f 0500 	mov.w	r5, #0
 8008abe:	00dd      	lsls	r5, r3, #3
 8008ac0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008ac4:	00d4      	lsls	r4, r2, #3
 8008ac6:	4622      	mov	r2, r4
 8008ac8:	462b      	mov	r3, r5
 8008aca:	eb12 0a00 	adds.w	sl, r2, r0
 8008ace:	eb43 0b01 	adc.w	fp, r3, r1
 8008ad2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ad4:	685b      	ldr	r3, [r3, #4]
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f04f 0100 	mov.w	r1, #0
 8008adc:	f04f 0200 	mov.w	r2, #0
 8008ae0:	f04f 0300 	mov.w	r3, #0
 8008ae4:	008b      	lsls	r3, r1, #2
 8008ae6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008aea:	0082      	lsls	r2, r0, #2
 8008aec:	4650      	mov	r0, sl
 8008aee:	4659      	mov	r1, fp
 8008af0:	f7f8 f8da 	bl	8000ca8 <__aeabi_uldivmod>
 8008af4:	4602      	mov	r2, r0
 8008af6:	460b      	mov	r3, r1
 8008af8:	4b0e      	ldr	r3, [pc, #56]	; (8008b34 <UART_SetConfig+0x38c>)
 8008afa:	fba3 1302 	umull	r1, r3, r3, r2
 8008afe:	095b      	lsrs	r3, r3, #5
 8008b00:	2164      	movs	r1, #100	; 0x64
 8008b02:	fb01 f303 	mul.w	r3, r1, r3
 8008b06:	1ad3      	subs	r3, r2, r3
 8008b08:	011b      	lsls	r3, r3, #4
 8008b0a:	3332      	adds	r3, #50	; 0x32
 8008b0c:	4a09      	ldr	r2, [pc, #36]	; (8008b34 <UART_SetConfig+0x38c>)
 8008b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8008b12:	095b      	lsrs	r3, r3, #5
 8008b14:	f003 020f 	and.w	r2, r3, #15
 8008b18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	4432      	add	r2, r6
 8008b1e:	609a      	str	r2, [r3, #8]
}
 8008b20:	bf00      	nop
 8008b22:	377c      	adds	r7, #124	; 0x7c
 8008b24:	46bd      	mov	sp, r7
 8008b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b2a:	bf00      	nop
 8008b2c:	40011000 	.word	0x40011000
 8008b30:	40011400 	.word	0x40011400
 8008b34:	51eb851f 	.word	0x51eb851f

08008b38 <__NVIC_SetPriority>:
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b083      	sub	sp, #12
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	4603      	mov	r3, r0
 8008b40:	6039      	str	r1, [r7, #0]
 8008b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	db0a      	blt.n	8008b62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	b2da      	uxtb	r2, r3
 8008b50:	490c      	ldr	r1, [pc, #48]	; (8008b84 <__NVIC_SetPriority+0x4c>)
 8008b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b56:	0112      	lsls	r2, r2, #4
 8008b58:	b2d2      	uxtb	r2, r2
 8008b5a:	440b      	add	r3, r1
 8008b5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008b60:	e00a      	b.n	8008b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	b2da      	uxtb	r2, r3
 8008b66:	4908      	ldr	r1, [pc, #32]	; (8008b88 <__NVIC_SetPriority+0x50>)
 8008b68:	79fb      	ldrb	r3, [r7, #7]
 8008b6a:	f003 030f 	and.w	r3, r3, #15
 8008b6e:	3b04      	subs	r3, #4
 8008b70:	0112      	lsls	r2, r2, #4
 8008b72:	b2d2      	uxtb	r2, r2
 8008b74:	440b      	add	r3, r1
 8008b76:	761a      	strb	r2, [r3, #24]
}
 8008b78:	bf00      	nop
 8008b7a:	370c      	adds	r7, #12
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr
 8008b84:	e000e100 	.word	0xe000e100
 8008b88:	e000ed00 	.word	0xe000ed00

08008b8c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008b90:	4b05      	ldr	r3, [pc, #20]	; (8008ba8 <SysTick_Handler+0x1c>)
 8008b92:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008b94:	f001 fdba 	bl	800a70c <xTaskGetSchedulerState>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	2b01      	cmp	r3, #1
 8008b9c:	d001      	beq.n	8008ba2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008b9e:	f002 fba3 	bl	800b2e8 <xPortSysTickHandler>
  }
}
 8008ba2:	bf00      	nop
 8008ba4:	bd80      	pop	{r7, pc}
 8008ba6:	bf00      	nop
 8008ba8:	e000e010 	.word	0xe000e010

08008bac <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008bac:	b580      	push	{r7, lr}
 8008bae:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008bb0:	2100      	movs	r1, #0
 8008bb2:	f06f 0004 	mvn.w	r0, #4
 8008bb6:	f7ff ffbf 	bl	8008b38 <__NVIC_SetPriority>
#endif
}
 8008bba:	bf00      	nop
 8008bbc:	bd80      	pop	{r7, pc}
	...

08008bc0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008bc0:	b480      	push	{r7}
 8008bc2:	b083      	sub	sp, #12
 8008bc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008bc6:	f3ef 8305 	mrs	r3, IPSR
 8008bca:	603b      	str	r3, [r7, #0]
  return(result);
 8008bcc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d003      	beq.n	8008bda <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008bd2:	f06f 0305 	mvn.w	r3, #5
 8008bd6:	607b      	str	r3, [r7, #4]
 8008bd8:	e00c      	b.n	8008bf4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008bda:	4b0a      	ldr	r3, [pc, #40]	; (8008c04 <osKernelInitialize+0x44>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d105      	bne.n	8008bee <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008be2:	4b08      	ldr	r3, [pc, #32]	; (8008c04 <osKernelInitialize+0x44>)
 8008be4:	2201      	movs	r2, #1
 8008be6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008be8:	2300      	movs	r3, #0
 8008bea:	607b      	str	r3, [r7, #4]
 8008bec:	e002      	b.n	8008bf4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008bee:	f04f 33ff 	mov.w	r3, #4294967295
 8008bf2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008bf4:	687b      	ldr	r3, [r7, #4]
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	370c      	adds	r7, #12
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c00:	4770      	bx	lr
 8008c02:	bf00      	nop
 8008c04:	200004e0 	.word	0x200004e0

08008c08 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b082      	sub	sp, #8
 8008c0c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c0e:	f3ef 8305 	mrs	r3, IPSR
 8008c12:	603b      	str	r3, [r7, #0]
  return(result);
 8008c14:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d003      	beq.n	8008c22 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008c1a:	f06f 0305 	mvn.w	r3, #5
 8008c1e:	607b      	str	r3, [r7, #4]
 8008c20:	e010      	b.n	8008c44 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008c22:	4b0b      	ldr	r3, [pc, #44]	; (8008c50 <osKernelStart+0x48>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	2b01      	cmp	r3, #1
 8008c28:	d109      	bne.n	8008c3e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008c2a:	f7ff ffbf 	bl	8008bac <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008c2e:	4b08      	ldr	r3, [pc, #32]	; (8008c50 <osKernelStart+0x48>)
 8008c30:	2202      	movs	r2, #2
 8008c32:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008c34:	f001 f8fe 	bl	8009e34 <vTaskStartScheduler>
      stat = osOK;
 8008c38:	2300      	movs	r3, #0
 8008c3a:	607b      	str	r3, [r7, #4]
 8008c3c:	e002      	b.n	8008c44 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8008c42:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008c44:	687b      	ldr	r3, [r7, #4]
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	3708      	adds	r7, #8
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}
 8008c4e:	bf00      	nop
 8008c50:	200004e0 	.word	0x200004e0

08008c54 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b08e      	sub	sp, #56	; 0x38
 8008c58:	af04      	add	r7, sp, #16
 8008c5a:	60f8      	str	r0, [r7, #12]
 8008c5c:	60b9      	str	r1, [r7, #8]
 8008c5e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008c60:	2300      	movs	r3, #0
 8008c62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c64:	f3ef 8305 	mrs	r3, IPSR
 8008c68:	617b      	str	r3, [r7, #20]
  return(result);
 8008c6a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d17e      	bne.n	8008d6e <osThreadNew+0x11a>
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d07b      	beq.n	8008d6e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008c76:	2380      	movs	r3, #128	; 0x80
 8008c78:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008c7a:	2318      	movs	r3, #24
 8008c7c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8008c82:	f04f 33ff 	mov.w	r3, #4294967295
 8008c86:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d045      	beq.n	8008d1a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d002      	beq.n	8008c9c <osThreadNew+0x48>
        name = attr->name;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	699b      	ldr	r3, [r3, #24]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d002      	beq.n	8008caa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	699b      	ldr	r3, [r3, #24]
 8008ca8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008caa:	69fb      	ldr	r3, [r7, #28]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d008      	beq.n	8008cc2 <osThreadNew+0x6e>
 8008cb0:	69fb      	ldr	r3, [r7, #28]
 8008cb2:	2b38      	cmp	r3, #56	; 0x38
 8008cb4:	d805      	bhi.n	8008cc2 <osThreadNew+0x6e>
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	f003 0301 	and.w	r3, r3, #1
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d001      	beq.n	8008cc6 <osThreadNew+0x72>
        return (NULL);
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	e054      	b.n	8008d70 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	695b      	ldr	r3, [r3, #20]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d003      	beq.n	8008cd6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	695b      	ldr	r3, [r3, #20]
 8008cd2:	089b      	lsrs	r3, r3, #2
 8008cd4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d00e      	beq.n	8008cfc <osThreadNew+0xa8>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	2bbb      	cmp	r3, #187	; 0xbb
 8008ce4:	d90a      	bls.n	8008cfc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d006      	beq.n	8008cfc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	695b      	ldr	r3, [r3, #20]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d002      	beq.n	8008cfc <osThreadNew+0xa8>
        mem = 1;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	61bb      	str	r3, [r7, #24]
 8008cfa:	e010      	b.n	8008d1e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	689b      	ldr	r3, [r3, #8]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d10c      	bne.n	8008d1e <osThreadNew+0xca>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	68db      	ldr	r3, [r3, #12]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d108      	bne.n	8008d1e <osThreadNew+0xca>
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	691b      	ldr	r3, [r3, #16]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d104      	bne.n	8008d1e <osThreadNew+0xca>
          mem = 0;
 8008d14:	2300      	movs	r3, #0
 8008d16:	61bb      	str	r3, [r7, #24]
 8008d18:	e001      	b.n	8008d1e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008d1e:	69bb      	ldr	r3, [r7, #24]
 8008d20:	2b01      	cmp	r3, #1
 8008d22:	d110      	bne.n	8008d46 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008d28:	687a      	ldr	r2, [r7, #4]
 8008d2a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008d2c:	9202      	str	r2, [sp, #8]
 8008d2e:	9301      	str	r3, [sp, #4]
 8008d30:	69fb      	ldr	r3, [r7, #28]
 8008d32:	9300      	str	r3, [sp, #0]
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	6a3a      	ldr	r2, [r7, #32]
 8008d38:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008d3a:	68f8      	ldr	r0, [r7, #12]
 8008d3c:	f000 fe1c 	bl	8009978 <xTaskCreateStatic>
 8008d40:	4603      	mov	r3, r0
 8008d42:	613b      	str	r3, [r7, #16]
 8008d44:	e013      	b.n	8008d6e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008d46:	69bb      	ldr	r3, [r7, #24]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d110      	bne.n	8008d6e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008d4c:	6a3b      	ldr	r3, [r7, #32]
 8008d4e:	b29a      	uxth	r2, r3
 8008d50:	f107 0310 	add.w	r3, r7, #16
 8008d54:	9301      	str	r3, [sp, #4]
 8008d56:	69fb      	ldr	r3, [r7, #28]
 8008d58:	9300      	str	r3, [sp, #0]
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008d5e:	68f8      	ldr	r0, [r7, #12]
 8008d60:	f000 fe67 	bl	8009a32 <xTaskCreate>
 8008d64:	4603      	mov	r3, r0
 8008d66:	2b01      	cmp	r3, #1
 8008d68:	d001      	beq.n	8008d6e <osThreadNew+0x11a>
            hTask = NULL;
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008d6e:	693b      	ldr	r3, [r7, #16]
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	3728      	adds	r7, #40	; 0x28
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b082      	sub	sp, #8
 8008d7c:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 8008d7e:	f001 fcb5 	bl	800a6ec <xTaskGetCurrentTaskHandle>
 8008d82:	6078      	str	r0, [r7, #4]

  return (id);
 8008d84:	687b      	ldr	r3, [r7, #4]
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3708      	adds	r7, #8
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}

08008d8e <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 8008d8e:	b580      	push	{r7, lr}
 8008d90:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 8008d92:	2000      	movs	r0, #0
 8008d94:	f000 ffa8 	bl	8009ce8 <vTaskDelete>
#endif
  for (;;);
 8008d98:	e7fe      	b.n	8008d98 <osThreadExit+0xa>

08008d9a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008d9a:	b580      	push	{r7, lr}
 8008d9c:	b084      	sub	sp, #16
 8008d9e:	af00      	add	r7, sp, #0
 8008da0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008da2:	f3ef 8305 	mrs	r3, IPSR
 8008da6:	60bb      	str	r3, [r7, #8]
  return(result);
 8008da8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d003      	beq.n	8008db6 <osDelay+0x1c>
    stat = osErrorISR;
 8008dae:	f06f 0305 	mvn.w	r3, #5
 8008db2:	60fb      	str	r3, [r7, #12]
 8008db4:	e007      	b.n	8008dc6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008db6:	2300      	movs	r3, #0
 8008db8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d002      	beq.n	8008dc6 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f001 f803 	bl	8009dcc <vTaskDelay>
    }
  }

  return (stat);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	3710      	adds	r7, #16
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008dd0:	b480      	push	{r7}
 8008dd2:	b085      	sub	sp, #20
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	60f8      	str	r0, [r7, #12]
 8008dd8:	60b9      	str	r1, [r7, #8]
 8008dda:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	4a07      	ldr	r2, [pc, #28]	; (8008dfc <vApplicationGetIdleTaskMemory+0x2c>)
 8008de0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	4a06      	ldr	r2, [pc, #24]	; (8008e00 <vApplicationGetIdleTaskMemory+0x30>)
 8008de6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2280      	movs	r2, #128	; 0x80
 8008dec:	601a      	str	r2, [r3, #0]
}
 8008dee:	bf00      	nop
 8008df0:	3714      	adds	r7, #20
 8008df2:	46bd      	mov	sp, r7
 8008df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df8:	4770      	bx	lr
 8008dfa:	bf00      	nop
 8008dfc:	200004e4 	.word	0x200004e4
 8008e00:	200005a0 	.word	0x200005a0

08008e04 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008e04:	b480      	push	{r7}
 8008e06:	b085      	sub	sp, #20
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	60f8      	str	r0, [r7, #12]
 8008e0c:	60b9      	str	r1, [r7, #8]
 8008e0e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	4a07      	ldr	r2, [pc, #28]	; (8008e30 <vApplicationGetTimerTaskMemory+0x2c>)
 8008e14:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	4a06      	ldr	r2, [pc, #24]	; (8008e34 <vApplicationGetTimerTaskMemory+0x30>)
 8008e1a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008e22:	601a      	str	r2, [r3, #0]
}
 8008e24:	bf00      	nop
 8008e26:	3714      	adds	r7, #20
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2e:	4770      	bx	lr
 8008e30:	200007a0 	.word	0x200007a0
 8008e34:	2000085c 	.word	0x2000085c

08008e38 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b083      	sub	sp, #12
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f103 0208 	add.w	r2, r3, #8
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8008e50:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f103 0208 	add.w	r2, r3, #8
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f103 0208 	add.w	r2, r3, #8
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008e6c:	bf00      	nop
 8008e6e:	370c      	adds	r7, #12
 8008e70:	46bd      	mov	sp, r7
 8008e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e76:	4770      	bx	lr

08008e78 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008e78:	b480      	push	{r7}
 8008e7a:	b083      	sub	sp, #12
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2200      	movs	r2, #0
 8008e84:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008e86:	bf00      	nop
 8008e88:	370c      	adds	r7, #12
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr

08008e92 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008e92:	b480      	push	{r7}
 8008e94:	b085      	sub	sp, #20
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
 8008e9a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	68fa      	ldr	r2, [r7, #12]
 8008ea6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	689a      	ldr	r2, [r3, #8]
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	689b      	ldr	r3, [r3, #8]
 8008eb4:	683a      	ldr	r2, [r7, #0]
 8008eb6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	683a      	ldr	r2, [r7, #0]
 8008ebc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	687a      	ldr	r2, [r7, #4]
 8008ec2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	1c5a      	adds	r2, r3, #1
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	601a      	str	r2, [r3, #0]
}
 8008ece:	bf00      	nop
 8008ed0:	3714      	adds	r7, #20
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr

08008eda <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008eda:	b480      	push	{r7}
 8008edc:	b085      	sub	sp, #20
 8008ede:	af00      	add	r7, sp, #0
 8008ee0:	6078      	str	r0, [r7, #4]
 8008ee2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ef0:	d103      	bne.n	8008efa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	691b      	ldr	r3, [r3, #16]
 8008ef6:	60fb      	str	r3, [r7, #12]
 8008ef8:	e00c      	b.n	8008f14 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	3308      	adds	r3, #8
 8008efe:	60fb      	str	r3, [r7, #12]
 8008f00:	e002      	b.n	8008f08 <vListInsert+0x2e>
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	685b      	ldr	r3, [r3, #4]
 8008f06:	60fb      	str	r3, [r7, #12]
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	685b      	ldr	r3, [r3, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	68ba      	ldr	r2, [r7, #8]
 8008f10:	429a      	cmp	r2, r3
 8008f12:	d2f6      	bcs.n	8008f02 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	685a      	ldr	r2, [r3, #4]
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	685b      	ldr	r3, [r3, #4]
 8008f20:	683a      	ldr	r2, [r7, #0]
 8008f22:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	68fa      	ldr	r2, [r7, #12]
 8008f28:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	683a      	ldr	r2, [r7, #0]
 8008f2e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	687a      	ldr	r2, [r7, #4]
 8008f34:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	1c5a      	adds	r2, r3, #1
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	601a      	str	r2, [r3, #0]
}
 8008f40:	bf00      	nop
 8008f42:	3714      	adds	r7, #20
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr

08008f4c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b085      	sub	sp, #20
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	691b      	ldr	r3, [r3, #16]
 8008f58:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	685b      	ldr	r3, [r3, #4]
 8008f5e:	687a      	ldr	r2, [r7, #4]
 8008f60:	6892      	ldr	r2, [r2, #8]
 8008f62:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	689b      	ldr	r3, [r3, #8]
 8008f68:	687a      	ldr	r2, [r7, #4]
 8008f6a:	6852      	ldr	r2, [r2, #4]
 8008f6c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	685b      	ldr	r3, [r3, #4]
 8008f72:	687a      	ldr	r2, [r7, #4]
 8008f74:	429a      	cmp	r2, r3
 8008f76:	d103      	bne.n	8008f80 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	689a      	ldr	r2, [r3, #8]
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2200      	movs	r2, #0
 8008f84:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	1e5a      	subs	r2, r3, #1
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3714      	adds	r7, #20
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9e:	4770      	bx	lr

08008fa0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b084      	sub	sp, #16
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
 8008fa8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d10a      	bne.n	8008fca <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fb8:	f383 8811 	msr	BASEPRI, r3
 8008fbc:	f3bf 8f6f 	isb	sy
 8008fc0:	f3bf 8f4f 	dsb	sy
 8008fc4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008fc6:	bf00      	nop
 8008fc8:	e7fe      	b.n	8008fc8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008fca:	f002 f8fb 	bl	800b1c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681a      	ldr	r2, [r3, #0]
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fd6:	68f9      	ldr	r1, [r7, #12]
 8008fd8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008fda:	fb01 f303 	mul.w	r3, r1, r3
 8008fde:	441a      	add	r2, r3
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681a      	ldr	r2, [r3, #0]
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681a      	ldr	r2, [r3, #0]
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ffa:	3b01      	subs	r3, #1
 8008ffc:	68f9      	ldr	r1, [r7, #12]
 8008ffe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009000:	fb01 f303 	mul.w	r3, r1, r3
 8009004:	441a      	add	r2, r3
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	22ff      	movs	r2, #255	; 0xff
 800900e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	22ff      	movs	r2, #255	; 0xff
 8009016:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d114      	bne.n	800904a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	691b      	ldr	r3, [r3, #16]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d01a      	beq.n	800905e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	3310      	adds	r3, #16
 800902c:	4618      	mov	r0, r3
 800902e:	f001 f99b 	bl	800a368 <xTaskRemoveFromEventList>
 8009032:	4603      	mov	r3, r0
 8009034:	2b00      	cmp	r3, #0
 8009036:	d012      	beq.n	800905e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009038:	4b0c      	ldr	r3, [pc, #48]	; (800906c <xQueueGenericReset+0xcc>)
 800903a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800903e:	601a      	str	r2, [r3, #0]
 8009040:	f3bf 8f4f 	dsb	sy
 8009044:	f3bf 8f6f 	isb	sy
 8009048:	e009      	b.n	800905e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	3310      	adds	r3, #16
 800904e:	4618      	mov	r0, r3
 8009050:	f7ff fef2 	bl	8008e38 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	3324      	adds	r3, #36	; 0x24
 8009058:	4618      	mov	r0, r3
 800905a:	f7ff feed 	bl	8008e38 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800905e:	f002 f8e1 	bl	800b224 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009062:	2301      	movs	r3, #1
}
 8009064:	4618      	mov	r0, r3
 8009066:	3710      	adds	r7, #16
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}
 800906c:	e000ed04 	.word	0xe000ed04

08009070 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009070:	b580      	push	{r7, lr}
 8009072:	b08e      	sub	sp, #56	; 0x38
 8009074:	af02      	add	r7, sp, #8
 8009076:	60f8      	str	r0, [r7, #12]
 8009078:	60b9      	str	r1, [r7, #8]
 800907a:	607a      	str	r2, [r7, #4]
 800907c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d10a      	bne.n	800909a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009088:	f383 8811 	msr	BASEPRI, r3
 800908c:	f3bf 8f6f 	isb	sy
 8009090:	f3bf 8f4f 	dsb	sy
 8009094:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009096:	bf00      	nop
 8009098:	e7fe      	b.n	8009098 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d10a      	bne.n	80090b6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80090a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a4:	f383 8811 	msr	BASEPRI, r3
 80090a8:	f3bf 8f6f 	isb	sy
 80090ac:	f3bf 8f4f 	dsb	sy
 80090b0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80090b2:	bf00      	nop
 80090b4:	e7fe      	b.n	80090b4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d002      	beq.n	80090c2 <xQueueGenericCreateStatic+0x52>
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d001      	beq.n	80090c6 <xQueueGenericCreateStatic+0x56>
 80090c2:	2301      	movs	r3, #1
 80090c4:	e000      	b.n	80090c8 <xQueueGenericCreateStatic+0x58>
 80090c6:	2300      	movs	r3, #0
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d10a      	bne.n	80090e2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80090cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090d0:	f383 8811 	msr	BASEPRI, r3
 80090d4:	f3bf 8f6f 	isb	sy
 80090d8:	f3bf 8f4f 	dsb	sy
 80090dc:	623b      	str	r3, [r7, #32]
}
 80090de:	bf00      	nop
 80090e0:	e7fe      	b.n	80090e0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d102      	bne.n	80090ee <xQueueGenericCreateStatic+0x7e>
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d101      	bne.n	80090f2 <xQueueGenericCreateStatic+0x82>
 80090ee:	2301      	movs	r3, #1
 80090f0:	e000      	b.n	80090f4 <xQueueGenericCreateStatic+0x84>
 80090f2:	2300      	movs	r3, #0
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d10a      	bne.n	800910e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80090f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090fc:	f383 8811 	msr	BASEPRI, r3
 8009100:	f3bf 8f6f 	isb	sy
 8009104:	f3bf 8f4f 	dsb	sy
 8009108:	61fb      	str	r3, [r7, #28]
}
 800910a:	bf00      	nop
 800910c:	e7fe      	b.n	800910c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800910e:	2350      	movs	r3, #80	; 0x50
 8009110:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	2b50      	cmp	r3, #80	; 0x50
 8009116:	d00a      	beq.n	800912e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800911c:	f383 8811 	msr	BASEPRI, r3
 8009120:	f3bf 8f6f 	isb	sy
 8009124:	f3bf 8f4f 	dsb	sy
 8009128:	61bb      	str	r3, [r7, #24]
}
 800912a:	bf00      	nop
 800912c:	e7fe      	b.n	800912c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800912e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009136:	2b00      	cmp	r3, #0
 8009138:	d00d      	beq.n	8009156 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800913a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800913c:	2201      	movs	r2, #1
 800913e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009142:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009148:	9300      	str	r3, [sp, #0]
 800914a:	4613      	mov	r3, r2
 800914c:	687a      	ldr	r2, [r7, #4]
 800914e:	68b9      	ldr	r1, [r7, #8]
 8009150:	68f8      	ldr	r0, [r7, #12]
 8009152:	f000 f805 	bl	8009160 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009158:	4618      	mov	r0, r3
 800915a:	3730      	adds	r7, #48	; 0x30
 800915c:	46bd      	mov	sp, r7
 800915e:	bd80      	pop	{r7, pc}

08009160 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b084      	sub	sp, #16
 8009164:	af00      	add	r7, sp, #0
 8009166:	60f8      	str	r0, [r7, #12]
 8009168:	60b9      	str	r1, [r7, #8]
 800916a:	607a      	str	r2, [r7, #4]
 800916c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d103      	bne.n	800917c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009174:	69bb      	ldr	r3, [r7, #24]
 8009176:	69ba      	ldr	r2, [r7, #24]
 8009178:	601a      	str	r2, [r3, #0]
 800917a:	e002      	b.n	8009182 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800917c:	69bb      	ldr	r3, [r7, #24]
 800917e:	687a      	ldr	r2, [r7, #4]
 8009180:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009182:	69bb      	ldr	r3, [r7, #24]
 8009184:	68fa      	ldr	r2, [r7, #12]
 8009186:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009188:	69bb      	ldr	r3, [r7, #24]
 800918a:	68ba      	ldr	r2, [r7, #8]
 800918c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800918e:	2101      	movs	r1, #1
 8009190:	69b8      	ldr	r0, [r7, #24]
 8009192:	f7ff ff05 	bl	8008fa0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009196:	69bb      	ldr	r3, [r7, #24]
 8009198:	78fa      	ldrb	r2, [r7, #3]
 800919a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800919e:	bf00      	nop
 80091a0:	3710      	adds	r7, #16
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}
	...

080091a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b08e      	sub	sp, #56	; 0x38
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	60f8      	str	r0, [r7, #12]
 80091b0:	60b9      	str	r1, [r7, #8]
 80091b2:	607a      	str	r2, [r7, #4]
 80091b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80091b6:	2300      	movs	r3, #0
 80091b8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80091be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d10a      	bne.n	80091da <xQueueGenericSend+0x32>
	__asm volatile
 80091c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091c8:	f383 8811 	msr	BASEPRI, r3
 80091cc:	f3bf 8f6f 	isb	sy
 80091d0:	f3bf 8f4f 	dsb	sy
 80091d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80091d6:	bf00      	nop
 80091d8:	e7fe      	b.n	80091d8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80091da:	68bb      	ldr	r3, [r7, #8]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d103      	bne.n	80091e8 <xQueueGenericSend+0x40>
 80091e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d101      	bne.n	80091ec <xQueueGenericSend+0x44>
 80091e8:	2301      	movs	r3, #1
 80091ea:	e000      	b.n	80091ee <xQueueGenericSend+0x46>
 80091ec:	2300      	movs	r3, #0
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d10a      	bne.n	8009208 <xQueueGenericSend+0x60>
	__asm volatile
 80091f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091f6:	f383 8811 	msr	BASEPRI, r3
 80091fa:	f3bf 8f6f 	isb	sy
 80091fe:	f3bf 8f4f 	dsb	sy
 8009202:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009204:	bf00      	nop
 8009206:	e7fe      	b.n	8009206 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	2b02      	cmp	r3, #2
 800920c:	d103      	bne.n	8009216 <xQueueGenericSend+0x6e>
 800920e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009212:	2b01      	cmp	r3, #1
 8009214:	d101      	bne.n	800921a <xQueueGenericSend+0x72>
 8009216:	2301      	movs	r3, #1
 8009218:	e000      	b.n	800921c <xQueueGenericSend+0x74>
 800921a:	2300      	movs	r3, #0
 800921c:	2b00      	cmp	r3, #0
 800921e:	d10a      	bne.n	8009236 <xQueueGenericSend+0x8e>
	__asm volatile
 8009220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009224:	f383 8811 	msr	BASEPRI, r3
 8009228:	f3bf 8f6f 	isb	sy
 800922c:	f3bf 8f4f 	dsb	sy
 8009230:	623b      	str	r3, [r7, #32]
}
 8009232:	bf00      	nop
 8009234:	e7fe      	b.n	8009234 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009236:	f001 fa69 	bl	800a70c <xTaskGetSchedulerState>
 800923a:	4603      	mov	r3, r0
 800923c:	2b00      	cmp	r3, #0
 800923e:	d102      	bne.n	8009246 <xQueueGenericSend+0x9e>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d101      	bne.n	800924a <xQueueGenericSend+0xa2>
 8009246:	2301      	movs	r3, #1
 8009248:	e000      	b.n	800924c <xQueueGenericSend+0xa4>
 800924a:	2300      	movs	r3, #0
 800924c:	2b00      	cmp	r3, #0
 800924e:	d10a      	bne.n	8009266 <xQueueGenericSend+0xbe>
	__asm volatile
 8009250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009254:	f383 8811 	msr	BASEPRI, r3
 8009258:	f3bf 8f6f 	isb	sy
 800925c:	f3bf 8f4f 	dsb	sy
 8009260:	61fb      	str	r3, [r7, #28]
}
 8009262:	bf00      	nop
 8009264:	e7fe      	b.n	8009264 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009266:	f001 ffad 	bl	800b1c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800926a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800926c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800926e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009272:	429a      	cmp	r2, r3
 8009274:	d302      	bcc.n	800927c <xQueueGenericSend+0xd4>
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	2b02      	cmp	r3, #2
 800927a:	d129      	bne.n	80092d0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800927c:	683a      	ldr	r2, [r7, #0]
 800927e:	68b9      	ldr	r1, [r7, #8]
 8009280:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009282:	f000 fa0b 	bl	800969c <prvCopyDataToQueue>
 8009286:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800928a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800928c:	2b00      	cmp	r3, #0
 800928e:	d010      	beq.n	80092b2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009292:	3324      	adds	r3, #36	; 0x24
 8009294:	4618      	mov	r0, r3
 8009296:	f001 f867 	bl	800a368 <xTaskRemoveFromEventList>
 800929a:	4603      	mov	r3, r0
 800929c:	2b00      	cmp	r3, #0
 800929e:	d013      	beq.n	80092c8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80092a0:	4b3f      	ldr	r3, [pc, #252]	; (80093a0 <xQueueGenericSend+0x1f8>)
 80092a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092a6:	601a      	str	r2, [r3, #0]
 80092a8:	f3bf 8f4f 	dsb	sy
 80092ac:	f3bf 8f6f 	isb	sy
 80092b0:	e00a      	b.n	80092c8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80092b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d007      	beq.n	80092c8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80092b8:	4b39      	ldr	r3, [pc, #228]	; (80093a0 <xQueueGenericSend+0x1f8>)
 80092ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092be:	601a      	str	r2, [r3, #0]
 80092c0:	f3bf 8f4f 	dsb	sy
 80092c4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80092c8:	f001 ffac 	bl	800b224 <vPortExitCritical>
				return pdPASS;
 80092cc:	2301      	movs	r3, #1
 80092ce:	e063      	b.n	8009398 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d103      	bne.n	80092de <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80092d6:	f001 ffa5 	bl	800b224 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80092da:	2300      	movs	r3, #0
 80092dc:	e05c      	b.n	8009398 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80092de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d106      	bne.n	80092f2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80092e4:	f107 0314 	add.w	r3, r7, #20
 80092e8:	4618      	mov	r0, r3
 80092ea:	f001 f8a1 	bl	800a430 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80092ee:	2301      	movs	r3, #1
 80092f0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80092f2:	f001 ff97 	bl	800b224 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80092f6:	f000 fe0d 	bl	8009f14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80092fa:	f001 ff63 	bl	800b1c4 <vPortEnterCritical>
 80092fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009300:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009304:	b25b      	sxtb	r3, r3
 8009306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800930a:	d103      	bne.n	8009314 <xQueueGenericSend+0x16c>
 800930c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800930e:	2200      	movs	r2, #0
 8009310:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009316:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800931a:	b25b      	sxtb	r3, r3
 800931c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009320:	d103      	bne.n	800932a <xQueueGenericSend+0x182>
 8009322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009324:	2200      	movs	r2, #0
 8009326:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800932a:	f001 ff7b 	bl	800b224 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800932e:	1d3a      	adds	r2, r7, #4
 8009330:	f107 0314 	add.w	r3, r7, #20
 8009334:	4611      	mov	r1, r2
 8009336:	4618      	mov	r0, r3
 8009338:	f001 f890 	bl	800a45c <xTaskCheckForTimeOut>
 800933c:	4603      	mov	r3, r0
 800933e:	2b00      	cmp	r3, #0
 8009340:	d124      	bne.n	800938c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009342:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009344:	f000 faa2 	bl	800988c <prvIsQueueFull>
 8009348:	4603      	mov	r3, r0
 800934a:	2b00      	cmp	r3, #0
 800934c:	d018      	beq.n	8009380 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800934e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009350:	3310      	adds	r3, #16
 8009352:	687a      	ldr	r2, [r7, #4]
 8009354:	4611      	mov	r1, r2
 8009356:	4618      	mov	r0, r3
 8009358:	f000 ffb6 	bl	800a2c8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800935c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800935e:	f000 fa2d 	bl	80097bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009362:	f000 fde5 	bl	8009f30 <xTaskResumeAll>
 8009366:	4603      	mov	r3, r0
 8009368:	2b00      	cmp	r3, #0
 800936a:	f47f af7c 	bne.w	8009266 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800936e:	4b0c      	ldr	r3, [pc, #48]	; (80093a0 <xQueueGenericSend+0x1f8>)
 8009370:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009374:	601a      	str	r2, [r3, #0]
 8009376:	f3bf 8f4f 	dsb	sy
 800937a:	f3bf 8f6f 	isb	sy
 800937e:	e772      	b.n	8009266 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009380:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009382:	f000 fa1b 	bl	80097bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009386:	f000 fdd3 	bl	8009f30 <xTaskResumeAll>
 800938a:	e76c      	b.n	8009266 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800938c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800938e:	f000 fa15 	bl	80097bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009392:	f000 fdcd 	bl	8009f30 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009396:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009398:	4618      	mov	r0, r3
 800939a:	3738      	adds	r7, #56	; 0x38
 800939c:	46bd      	mov	sp, r7
 800939e:	bd80      	pop	{r7, pc}
 80093a0:	e000ed04 	.word	0xe000ed04

080093a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b090      	sub	sp, #64	; 0x40
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	60f8      	str	r0, [r7, #12]
 80093ac:	60b9      	str	r1, [r7, #8]
 80093ae:	607a      	str	r2, [r7, #4]
 80093b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80093b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d10a      	bne.n	80093d2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80093bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093c0:	f383 8811 	msr	BASEPRI, r3
 80093c4:	f3bf 8f6f 	isb	sy
 80093c8:	f3bf 8f4f 	dsb	sy
 80093cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80093ce:	bf00      	nop
 80093d0:	e7fe      	b.n	80093d0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d103      	bne.n	80093e0 <xQueueGenericSendFromISR+0x3c>
 80093d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d101      	bne.n	80093e4 <xQueueGenericSendFromISR+0x40>
 80093e0:	2301      	movs	r3, #1
 80093e2:	e000      	b.n	80093e6 <xQueueGenericSendFromISR+0x42>
 80093e4:	2300      	movs	r3, #0
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d10a      	bne.n	8009400 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80093ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ee:	f383 8811 	msr	BASEPRI, r3
 80093f2:	f3bf 8f6f 	isb	sy
 80093f6:	f3bf 8f4f 	dsb	sy
 80093fa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80093fc:	bf00      	nop
 80093fe:	e7fe      	b.n	80093fe <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	2b02      	cmp	r3, #2
 8009404:	d103      	bne.n	800940e <xQueueGenericSendFromISR+0x6a>
 8009406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800940a:	2b01      	cmp	r3, #1
 800940c:	d101      	bne.n	8009412 <xQueueGenericSendFromISR+0x6e>
 800940e:	2301      	movs	r3, #1
 8009410:	e000      	b.n	8009414 <xQueueGenericSendFromISR+0x70>
 8009412:	2300      	movs	r3, #0
 8009414:	2b00      	cmp	r3, #0
 8009416:	d10a      	bne.n	800942e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800941c:	f383 8811 	msr	BASEPRI, r3
 8009420:	f3bf 8f6f 	isb	sy
 8009424:	f3bf 8f4f 	dsb	sy
 8009428:	623b      	str	r3, [r7, #32]
}
 800942a:	bf00      	nop
 800942c:	e7fe      	b.n	800942c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800942e:	f001 ffab 	bl	800b388 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009432:	f3ef 8211 	mrs	r2, BASEPRI
 8009436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800943a:	f383 8811 	msr	BASEPRI, r3
 800943e:	f3bf 8f6f 	isb	sy
 8009442:	f3bf 8f4f 	dsb	sy
 8009446:	61fa      	str	r2, [r7, #28]
 8009448:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800944a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800944c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800944e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009450:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009456:	429a      	cmp	r2, r3
 8009458:	d302      	bcc.n	8009460 <xQueueGenericSendFromISR+0xbc>
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	2b02      	cmp	r3, #2
 800945e:	d12f      	bne.n	80094c0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009462:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009466:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800946a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800946c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800946e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009470:	683a      	ldr	r2, [r7, #0]
 8009472:	68b9      	ldr	r1, [r7, #8]
 8009474:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009476:	f000 f911 	bl	800969c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800947a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800947e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009482:	d112      	bne.n	80094aa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009488:	2b00      	cmp	r3, #0
 800948a:	d016      	beq.n	80094ba <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800948c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800948e:	3324      	adds	r3, #36	; 0x24
 8009490:	4618      	mov	r0, r3
 8009492:	f000 ff69 	bl	800a368 <xTaskRemoveFromEventList>
 8009496:	4603      	mov	r3, r0
 8009498:	2b00      	cmp	r3, #0
 800949a:	d00e      	beq.n	80094ba <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d00b      	beq.n	80094ba <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2201      	movs	r2, #1
 80094a6:	601a      	str	r2, [r3, #0]
 80094a8:	e007      	b.n	80094ba <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80094aa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80094ae:	3301      	adds	r3, #1
 80094b0:	b2db      	uxtb	r3, r3
 80094b2:	b25a      	sxtb	r2, r3
 80094b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80094ba:	2301      	movs	r3, #1
 80094bc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80094be:	e001      	b.n	80094c4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80094c0:	2300      	movs	r3, #0
 80094c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094c6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80094c8:	697b      	ldr	r3, [r7, #20]
 80094ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80094ce:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80094d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80094d2:	4618      	mov	r0, r3
 80094d4:	3740      	adds	r7, #64	; 0x40
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}
	...

080094dc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b08c      	sub	sp, #48	; 0x30
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	60f8      	str	r0, [r7, #12]
 80094e4:	60b9      	str	r1, [r7, #8]
 80094e6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80094e8:	2300      	movs	r3, #0
 80094ea:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80094f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d10a      	bne.n	800950c <xQueueReceive+0x30>
	__asm volatile
 80094f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094fa:	f383 8811 	msr	BASEPRI, r3
 80094fe:	f3bf 8f6f 	isb	sy
 8009502:	f3bf 8f4f 	dsb	sy
 8009506:	623b      	str	r3, [r7, #32]
}
 8009508:	bf00      	nop
 800950a:	e7fe      	b.n	800950a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d103      	bne.n	800951a <xQueueReceive+0x3e>
 8009512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009516:	2b00      	cmp	r3, #0
 8009518:	d101      	bne.n	800951e <xQueueReceive+0x42>
 800951a:	2301      	movs	r3, #1
 800951c:	e000      	b.n	8009520 <xQueueReceive+0x44>
 800951e:	2300      	movs	r3, #0
 8009520:	2b00      	cmp	r3, #0
 8009522:	d10a      	bne.n	800953a <xQueueReceive+0x5e>
	__asm volatile
 8009524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009528:	f383 8811 	msr	BASEPRI, r3
 800952c:	f3bf 8f6f 	isb	sy
 8009530:	f3bf 8f4f 	dsb	sy
 8009534:	61fb      	str	r3, [r7, #28]
}
 8009536:	bf00      	nop
 8009538:	e7fe      	b.n	8009538 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800953a:	f001 f8e7 	bl	800a70c <xTaskGetSchedulerState>
 800953e:	4603      	mov	r3, r0
 8009540:	2b00      	cmp	r3, #0
 8009542:	d102      	bne.n	800954a <xQueueReceive+0x6e>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d101      	bne.n	800954e <xQueueReceive+0x72>
 800954a:	2301      	movs	r3, #1
 800954c:	e000      	b.n	8009550 <xQueueReceive+0x74>
 800954e:	2300      	movs	r3, #0
 8009550:	2b00      	cmp	r3, #0
 8009552:	d10a      	bne.n	800956a <xQueueReceive+0x8e>
	__asm volatile
 8009554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009558:	f383 8811 	msr	BASEPRI, r3
 800955c:	f3bf 8f6f 	isb	sy
 8009560:	f3bf 8f4f 	dsb	sy
 8009564:	61bb      	str	r3, [r7, #24]
}
 8009566:	bf00      	nop
 8009568:	e7fe      	b.n	8009568 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800956a:	f001 fe2b 	bl	800b1c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800956e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009572:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009576:	2b00      	cmp	r3, #0
 8009578:	d01f      	beq.n	80095ba <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800957a:	68b9      	ldr	r1, [r7, #8]
 800957c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800957e:	f000 f8f7 	bl	8009770 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009584:	1e5a      	subs	r2, r3, #1
 8009586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009588:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800958a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800958c:	691b      	ldr	r3, [r3, #16]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d00f      	beq.n	80095b2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009594:	3310      	adds	r3, #16
 8009596:	4618      	mov	r0, r3
 8009598:	f000 fee6 	bl	800a368 <xTaskRemoveFromEventList>
 800959c:	4603      	mov	r3, r0
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d007      	beq.n	80095b2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80095a2:	4b3d      	ldr	r3, [pc, #244]	; (8009698 <xQueueReceive+0x1bc>)
 80095a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095a8:	601a      	str	r2, [r3, #0]
 80095aa:	f3bf 8f4f 	dsb	sy
 80095ae:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80095b2:	f001 fe37 	bl	800b224 <vPortExitCritical>
				return pdPASS;
 80095b6:	2301      	movs	r3, #1
 80095b8:	e069      	b.n	800968e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d103      	bne.n	80095c8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80095c0:	f001 fe30 	bl	800b224 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80095c4:	2300      	movs	r3, #0
 80095c6:	e062      	b.n	800968e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80095c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d106      	bne.n	80095dc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80095ce:	f107 0310 	add.w	r3, r7, #16
 80095d2:	4618      	mov	r0, r3
 80095d4:	f000 ff2c 	bl	800a430 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80095d8:	2301      	movs	r3, #1
 80095da:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80095dc:	f001 fe22 	bl	800b224 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80095e0:	f000 fc98 	bl	8009f14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80095e4:	f001 fdee 	bl	800b1c4 <vPortEnterCritical>
 80095e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80095ee:	b25b      	sxtb	r3, r3
 80095f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095f4:	d103      	bne.n	80095fe <xQueueReceive+0x122>
 80095f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095f8:	2200      	movs	r2, #0
 80095fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80095fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009600:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009604:	b25b      	sxtb	r3, r3
 8009606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800960a:	d103      	bne.n	8009614 <xQueueReceive+0x138>
 800960c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800960e:	2200      	movs	r2, #0
 8009610:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009614:	f001 fe06 	bl	800b224 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009618:	1d3a      	adds	r2, r7, #4
 800961a:	f107 0310 	add.w	r3, r7, #16
 800961e:	4611      	mov	r1, r2
 8009620:	4618      	mov	r0, r3
 8009622:	f000 ff1b 	bl	800a45c <xTaskCheckForTimeOut>
 8009626:	4603      	mov	r3, r0
 8009628:	2b00      	cmp	r3, #0
 800962a:	d123      	bne.n	8009674 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800962c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800962e:	f000 f917 	bl	8009860 <prvIsQueueEmpty>
 8009632:	4603      	mov	r3, r0
 8009634:	2b00      	cmp	r3, #0
 8009636:	d017      	beq.n	8009668 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800963a:	3324      	adds	r3, #36	; 0x24
 800963c:	687a      	ldr	r2, [r7, #4]
 800963e:	4611      	mov	r1, r2
 8009640:	4618      	mov	r0, r3
 8009642:	f000 fe41 	bl	800a2c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009646:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009648:	f000 f8b8 	bl	80097bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800964c:	f000 fc70 	bl	8009f30 <xTaskResumeAll>
 8009650:	4603      	mov	r3, r0
 8009652:	2b00      	cmp	r3, #0
 8009654:	d189      	bne.n	800956a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8009656:	4b10      	ldr	r3, [pc, #64]	; (8009698 <xQueueReceive+0x1bc>)
 8009658:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800965c:	601a      	str	r2, [r3, #0]
 800965e:	f3bf 8f4f 	dsb	sy
 8009662:	f3bf 8f6f 	isb	sy
 8009666:	e780      	b.n	800956a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009668:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800966a:	f000 f8a7 	bl	80097bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800966e:	f000 fc5f 	bl	8009f30 <xTaskResumeAll>
 8009672:	e77a      	b.n	800956a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009674:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009676:	f000 f8a1 	bl	80097bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800967a:	f000 fc59 	bl	8009f30 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800967e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009680:	f000 f8ee 	bl	8009860 <prvIsQueueEmpty>
 8009684:	4603      	mov	r3, r0
 8009686:	2b00      	cmp	r3, #0
 8009688:	f43f af6f 	beq.w	800956a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800968c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800968e:	4618      	mov	r0, r3
 8009690:	3730      	adds	r7, #48	; 0x30
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}
 8009696:	bf00      	nop
 8009698:	e000ed04 	.word	0xe000ed04

0800969c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b086      	sub	sp, #24
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	60f8      	str	r0, [r7, #12]
 80096a4:	60b9      	str	r1, [r7, #8]
 80096a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80096a8:	2300      	movs	r3, #0
 80096aa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096b0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d10d      	bne.n	80096d6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d14d      	bne.n	800975e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	689b      	ldr	r3, [r3, #8]
 80096c6:	4618      	mov	r0, r3
 80096c8:	f001 f83e 	bl	800a748 <xTaskPriorityDisinherit>
 80096cc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	2200      	movs	r2, #0
 80096d2:	609a      	str	r2, [r3, #8]
 80096d4:	e043      	b.n	800975e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d119      	bne.n	8009710 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	6858      	ldr	r0, [r3, #4]
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096e4:	461a      	mov	r2, r3
 80096e6:	68b9      	ldr	r1, [r7, #8]
 80096e8:	f002 fb00 	bl	800bcec <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	685a      	ldr	r2, [r3, #4]
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096f4:	441a      	add	r2, r3
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	685a      	ldr	r2, [r3, #4]
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	689b      	ldr	r3, [r3, #8]
 8009702:	429a      	cmp	r2, r3
 8009704:	d32b      	bcc.n	800975e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681a      	ldr	r2, [r3, #0]
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	605a      	str	r2, [r3, #4]
 800970e:	e026      	b.n	800975e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	68d8      	ldr	r0, [r3, #12]
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009718:	461a      	mov	r2, r3
 800971a:	68b9      	ldr	r1, [r7, #8]
 800971c:	f002 fae6 	bl	800bcec <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	68da      	ldr	r2, [r3, #12]
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009728:	425b      	negs	r3, r3
 800972a:	441a      	add	r2, r3
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	68da      	ldr	r2, [r3, #12]
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	429a      	cmp	r2, r3
 800973a:	d207      	bcs.n	800974c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	689a      	ldr	r2, [r3, #8]
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009744:	425b      	negs	r3, r3
 8009746:	441a      	add	r2, r3
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2b02      	cmp	r3, #2
 8009750:	d105      	bne.n	800975e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009752:	693b      	ldr	r3, [r7, #16]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d002      	beq.n	800975e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009758:	693b      	ldr	r3, [r7, #16]
 800975a:	3b01      	subs	r3, #1
 800975c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800975e:	693b      	ldr	r3, [r7, #16]
 8009760:	1c5a      	adds	r2, r3, #1
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009766:	697b      	ldr	r3, [r7, #20]
}
 8009768:	4618      	mov	r0, r3
 800976a:	3718      	adds	r7, #24
 800976c:	46bd      	mov	sp, r7
 800976e:	bd80      	pop	{r7, pc}

08009770 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b082      	sub	sp, #8
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800977e:	2b00      	cmp	r3, #0
 8009780:	d018      	beq.n	80097b4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	68da      	ldr	r2, [r3, #12]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800978a:	441a      	add	r2, r3
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	68da      	ldr	r2, [r3, #12]
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	689b      	ldr	r3, [r3, #8]
 8009798:	429a      	cmp	r2, r3
 800979a:	d303      	bcc.n	80097a4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681a      	ldr	r2, [r3, #0]
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	68d9      	ldr	r1, [r3, #12]
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097ac:	461a      	mov	r2, r3
 80097ae:	6838      	ldr	r0, [r7, #0]
 80097b0:	f002 fa9c 	bl	800bcec <memcpy>
	}
}
 80097b4:	bf00      	nop
 80097b6:	3708      	adds	r7, #8
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bd80      	pop	{r7, pc}

080097bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b084      	sub	sp, #16
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80097c4:	f001 fcfe 	bl	800b1c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80097ce:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80097d0:	e011      	b.n	80097f6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d012      	beq.n	8009800 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	3324      	adds	r3, #36	; 0x24
 80097de:	4618      	mov	r0, r3
 80097e0:	f000 fdc2 	bl	800a368 <xTaskRemoveFromEventList>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d001      	beq.n	80097ee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80097ea:	f000 fe99 	bl	800a520 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80097ee:	7bfb      	ldrb	r3, [r7, #15]
 80097f0:	3b01      	subs	r3, #1
 80097f2:	b2db      	uxtb	r3, r3
 80097f4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80097f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	dce9      	bgt.n	80097d2 <prvUnlockQueue+0x16>
 80097fe:	e000      	b.n	8009802 <prvUnlockQueue+0x46>
					break;
 8009800:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	22ff      	movs	r2, #255	; 0xff
 8009806:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800980a:	f001 fd0b 	bl	800b224 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800980e:	f001 fcd9 	bl	800b1c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009818:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800981a:	e011      	b.n	8009840 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	691b      	ldr	r3, [r3, #16]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d012      	beq.n	800984a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	3310      	adds	r3, #16
 8009828:	4618      	mov	r0, r3
 800982a:	f000 fd9d 	bl	800a368 <xTaskRemoveFromEventList>
 800982e:	4603      	mov	r3, r0
 8009830:	2b00      	cmp	r3, #0
 8009832:	d001      	beq.n	8009838 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009834:	f000 fe74 	bl	800a520 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009838:	7bbb      	ldrb	r3, [r7, #14]
 800983a:	3b01      	subs	r3, #1
 800983c:	b2db      	uxtb	r3, r3
 800983e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009840:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009844:	2b00      	cmp	r3, #0
 8009846:	dce9      	bgt.n	800981c <prvUnlockQueue+0x60>
 8009848:	e000      	b.n	800984c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800984a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	22ff      	movs	r2, #255	; 0xff
 8009850:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009854:	f001 fce6 	bl	800b224 <vPortExitCritical>
}
 8009858:	bf00      	nop
 800985a:	3710      	adds	r7, #16
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}

08009860 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b084      	sub	sp, #16
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009868:	f001 fcac 	bl	800b1c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009870:	2b00      	cmp	r3, #0
 8009872:	d102      	bne.n	800987a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009874:	2301      	movs	r3, #1
 8009876:	60fb      	str	r3, [r7, #12]
 8009878:	e001      	b.n	800987e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800987a:	2300      	movs	r3, #0
 800987c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800987e:	f001 fcd1 	bl	800b224 <vPortExitCritical>

	return xReturn;
 8009882:	68fb      	ldr	r3, [r7, #12]
}
 8009884:	4618      	mov	r0, r3
 8009886:	3710      	adds	r7, #16
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009894:	f001 fc96 	bl	800b1c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098a0:	429a      	cmp	r2, r3
 80098a2:	d102      	bne.n	80098aa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80098a4:	2301      	movs	r3, #1
 80098a6:	60fb      	str	r3, [r7, #12]
 80098a8:	e001      	b.n	80098ae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80098aa:	2300      	movs	r3, #0
 80098ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80098ae:	f001 fcb9 	bl	800b224 <vPortExitCritical>

	return xReturn;
 80098b2:	68fb      	ldr	r3, [r7, #12]
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3710      	adds	r7, #16
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}

080098bc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80098bc:	b480      	push	{r7}
 80098be:	b085      	sub	sp, #20
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80098c6:	2300      	movs	r3, #0
 80098c8:	60fb      	str	r3, [r7, #12]
 80098ca:	e014      	b.n	80098f6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80098cc:	4a0f      	ldr	r2, [pc, #60]	; (800990c <vQueueAddToRegistry+0x50>)
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d10b      	bne.n	80098f0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80098d8:	490c      	ldr	r1, [pc, #48]	; (800990c <vQueueAddToRegistry+0x50>)
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	683a      	ldr	r2, [r7, #0]
 80098de:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80098e2:	4a0a      	ldr	r2, [pc, #40]	; (800990c <vQueueAddToRegistry+0x50>)
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	00db      	lsls	r3, r3, #3
 80098e8:	4413      	add	r3, r2
 80098ea:	687a      	ldr	r2, [r7, #4]
 80098ec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80098ee:	e006      	b.n	80098fe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	3301      	adds	r3, #1
 80098f4:	60fb      	str	r3, [r7, #12]
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	2b07      	cmp	r3, #7
 80098fa:	d9e7      	bls.n	80098cc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80098fc:	bf00      	nop
 80098fe:	bf00      	nop
 8009900:	3714      	adds	r7, #20
 8009902:	46bd      	mov	sp, r7
 8009904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009908:	4770      	bx	lr
 800990a:	bf00      	nop
 800990c:	20005070 	.word	0x20005070

08009910 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009910:	b580      	push	{r7, lr}
 8009912:	b086      	sub	sp, #24
 8009914:	af00      	add	r7, sp, #0
 8009916:	60f8      	str	r0, [r7, #12]
 8009918:	60b9      	str	r1, [r7, #8]
 800991a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009920:	f001 fc50 	bl	800b1c4 <vPortEnterCritical>
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800992a:	b25b      	sxtb	r3, r3
 800992c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009930:	d103      	bne.n	800993a <vQueueWaitForMessageRestricted+0x2a>
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	2200      	movs	r2, #0
 8009936:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009940:	b25b      	sxtb	r3, r3
 8009942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009946:	d103      	bne.n	8009950 <vQueueWaitForMessageRestricted+0x40>
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	2200      	movs	r2, #0
 800994c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009950:	f001 fc68 	bl	800b224 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009954:	697b      	ldr	r3, [r7, #20]
 8009956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009958:	2b00      	cmp	r3, #0
 800995a:	d106      	bne.n	800996a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	3324      	adds	r3, #36	; 0x24
 8009960:	687a      	ldr	r2, [r7, #4]
 8009962:	68b9      	ldr	r1, [r7, #8]
 8009964:	4618      	mov	r0, r3
 8009966:	f000 fcd3 	bl	800a310 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800996a:	6978      	ldr	r0, [r7, #20]
 800996c:	f7ff ff26 	bl	80097bc <prvUnlockQueue>
	}
 8009970:	bf00      	nop
 8009972:	3718      	adds	r7, #24
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}

08009978 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009978:	b580      	push	{r7, lr}
 800997a:	b08e      	sub	sp, #56	; 0x38
 800997c:	af04      	add	r7, sp, #16
 800997e:	60f8      	str	r0, [r7, #12]
 8009980:	60b9      	str	r1, [r7, #8]
 8009982:	607a      	str	r2, [r7, #4]
 8009984:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009988:	2b00      	cmp	r3, #0
 800998a:	d10a      	bne.n	80099a2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800998c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009990:	f383 8811 	msr	BASEPRI, r3
 8009994:	f3bf 8f6f 	isb	sy
 8009998:	f3bf 8f4f 	dsb	sy
 800999c:	623b      	str	r3, [r7, #32]
}
 800999e:	bf00      	nop
 80099a0:	e7fe      	b.n	80099a0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80099a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d10a      	bne.n	80099be <xTaskCreateStatic+0x46>
	__asm volatile
 80099a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ac:	f383 8811 	msr	BASEPRI, r3
 80099b0:	f3bf 8f6f 	isb	sy
 80099b4:	f3bf 8f4f 	dsb	sy
 80099b8:	61fb      	str	r3, [r7, #28]
}
 80099ba:	bf00      	nop
 80099bc:	e7fe      	b.n	80099bc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80099be:	23bc      	movs	r3, #188	; 0xbc
 80099c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80099c2:	693b      	ldr	r3, [r7, #16]
 80099c4:	2bbc      	cmp	r3, #188	; 0xbc
 80099c6:	d00a      	beq.n	80099de <xTaskCreateStatic+0x66>
	__asm volatile
 80099c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099cc:	f383 8811 	msr	BASEPRI, r3
 80099d0:	f3bf 8f6f 	isb	sy
 80099d4:	f3bf 8f4f 	dsb	sy
 80099d8:	61bb      	str	r3, [r7, #24]
}
 80099da:	bf00      	nop
 80099dc:	e7fe      	b.n	80099dc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80099de:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80099e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d01e      	beq.n	8009a24 <xTaskCreateStatic+0xac>
 80099e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d01b      	beq.n	8009a24 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80099ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099ee:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80099f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80099f4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80099f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f8:	2202      	movs	r2, #2
 80099fa:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80099fe:	2300      	movs	r3, #0
 8009a00:	9303      	str	r3, [sp, #12]
 8009a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a04:	9302      	str	r3, [sp, #8]
 8009a06:	f107 0314 	add.w	r3, r7, #20
 8009a0a:	9301      	str	r3, [sp, #4]
 8009a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a0e:	9300      	str	r3, [sp, #0]
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	687a      	ldr	r2, [r7, #4]
 8009a14:	68b9      	ldr	r1, [r7, #8]
 8009a16:	68f8      	ldr	r0, [r7, #12]
 8009a18:	f000 f850 	bl	8009abc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009a1c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009a1e:	f000 f8f3 	bl	8009c08 <prvAddNewTaskToReadyList>
 8009a22:	e001      	b.n	8009a28 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009a24:	2300      	movs	r3, #0
 8009a26:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009a28:	697b      	ldr	r3, [r7, #20]
	}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	3728      	adds	r7, #40	; 0x28
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd80      	pop	{r7, pc}

08009a32 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009a32:	b580      	push	{r7, lr}
 8009a34:	b08c      	sub	sp, #48	; 0x30
 8009a36:	af04      	add	r7, sp, #16
 8009a38:	60f8      	str	r0, [r7, #12]
 8009a3a:	60b9      	str	r1, [r7, #8]
 8009a3c:	603b      	str	r3, [r7, #0]
 8009a3e:	4613      	mov	r3, r2
 8009a40:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009a42:	88fb      	ldrh	r3, [r7, #6]
 8009a44:	009b      	lsls	r3, r3, #2
 8009a46:	4618      	mov	r0, r3
 8009a48:	f001 fcde 	bl	800b408 <pvPortMalloc>
 8009a4c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d00e      	beq.n	8009a72 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009a54:	20bc      	movs	r0, #188	; 0xbc
 8009a56:	f001 fcd7 	bl	800b408 <pvPortMalloc>
 8009a5a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009a5c:	69fb      	ldr	r3, [r7, #28]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d003      	beq.n	8009a6a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009a62:	69fb      	ldr	r3, [r7, #28]
 8009a64:	697a      	ldr	r2, [r7, #20]
 8009a66:	631a      	str	r2, [r3, #48]	; 0x30
 8009a68:	e005      	b.n	8009a76 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009a6a:	6978      	ldr	r0, [r7, #20]
 8009a6c:	f001 fd98 	bl	800b5a0 <vPortFree>
 8009a70:	e001      	b.n	8009a76 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009a72:	2300      	movs	r3, #0
 8009a74:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009a76:	69fb      	ldr	r3, [r7, #28]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d017      	beq.n	8009aac <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009a7c:	69fb      	ldr	r3, [r7, #28]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009a84:	88fa      	ldrh	r2, [r7, #6]
 8009a86:	2300      	movs	r3, #0
 8009a88:	9303      	str	r3, [sp, #12]
 8009a8a:	69fb      	ldr	r3, [r7, #28]
 8009a8c:	9302      	str	r3, [sp, #8]
 8009a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a90:	9301      	str	r3, [sp, #4]
 8009a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a94:	9300      	str	r3, [sp, #0]
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	68b9      	ldr	r1, [r7, #8]
 8009a9a:	68f8      	ldr	r0, [r7, #12]
 8009a9c:	f000 f80e 	bl	8009abc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009aa0:	69f8      	ldr	r0, [r7, #28]
 8009aa2:	f000 f8b1 	bl	8009c08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	61bb      	str	r3, [r7, #24]
 8009aaa:	e002      	b.n	8009ab2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009aac:	f04f 33ff 	mov.w	r3, #4294967295
 8009ab0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009ab2:	69bb      	ldr	r3, [r7, #24]
	}
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	3720      	adds	r7, #32
 8009ab8:	46bd      	mov	sp, r7
 8009aba:	bd80      	pop	{r7, pc}

08009abc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b088      	sub	sp, #32
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	60f8      	str	r0, [r7, #12]
 8009ac4:	60b9      	str	r1, [r7, #8]
 8009ac6:	607a      	str	r2, [r7, #4]
 8009ac8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009acc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	009b      	lsls	r3, r3, #2
 8009ad2:	461a      	mov	r2, r3
 8009ad4:	21a5      	movs	r1, #165	; 0xa5
 8009ad6:	f002 f931 	bl	800bd3c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009adc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009ae4:	3b01      	subs	r3, #1
 8009ae6:	009b      	lsls	r3, r3, #2
 8009ae8:	4413      	add	r3, r2
 8009aea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009aec:	69bb      	ldr	r3, [r7, #24]
 8009aee:	f023 0307 	bic.w	r3, r3, #7
 8009af2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009af4:	69bb      	ldr	r3, [r7, #24]
 8009af6:	f003 0307 	and.w	r3, r3, #7
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d00a      	beq.n	8009b14 <prvInitialiseNewTask+0x58>
	__asm volatile
 8009afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b02:	f383 8811 	msr	BASEPRI, r3
 8009b06:	f3bf 8f6f 	isb	sy
 8009b0a:	f3bf 8f4f 	dsb	sy
 8009b0e:	617b      	str	r3, [r7, #20]
}
 8009b10:	bf00      	nop
 8009b12:	e7fe      	b.n	8009b12 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d01f      	beq.n	8009b5a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	61fb      	str	r3, [r7, #28]
 8009b1e:	e012      	b.n	8009b46 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b20:	68ba      	ldr	r2, [r7, #8]
 8009b22:	69fb      	ldr	r3, [r7, #28]
 8009b24:	4413      	add	r3, r2
 8009b26:	7819      	ldrb	r1, [r3, #0]
 8009b28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b2a:	69fb      	ldr	r3, [r7, #28]
 8009b2c:	4413      	add	r3, r2
 8009b2e:	3334      	adds	r3, #52	; 0x34
 8009b30:	460a      	mov	r2, r1
 8009b32:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009b34:	68ba      	ldr	r2, [r7, #8]
 8009b36:	69fb      	ldr	r3, [r7, #28]
 8009b38:	4413      	add	r3, r2
 8009b3a:	781b      	ldrb	r3, [r3, #0]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d006      	beq.n	8009b4e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009b40:	69fb      	ldr	r3, [r7, #28]
 8009b42:	3301      	adds	r3, #1
 8009b44:	61fb      	str	r3, [r7, #28]
 8009b46:	69fb      	ldr	r3, [r7, #28]
 8009b48:	2b0f      	cmp	r3, #15
 8009b4a:	d9e9      	bls.n	8009b20 <prvInitialiseNewTask+0x64>
 8009b4c:	e000      	b.n	8009b50 <prvInitialiseNewTask+0x94>
			{
				break;
 8009b4e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b52:	2200      	movs	r2, #0
 8009b54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009b58:	e003      	b.n	8009b62 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b64:	2b37      	cmp	r3, #55	; 0x37
 8009b66:	d901      	bls.n	8009b6c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009b68:	2337      	movs	r3, #55	; 0x37
 8009b6a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b70:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b76:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b80:	3304      	adds	r3, #4
 8009b82:	4618      	mov	r0, r3
 8009b84:	f7ff f978 	bl	8008e78 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b8a:	3318      	adds	r3, #24
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	f7ff f973 	bl	8008e78 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b96:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b9a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ba0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ba4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ba6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009baa:	2200      	movs	r2, #0
 8009bac:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bba:	3354      	adds	r3, #84	; 0x54
 8009bbc:	2260      	movs	r2, #96	; 0x60
 8009bbe:	2100      	movs	r1, #0
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	f002 f8bb 	bl	800bd3c <memset>
 8009bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bc8:	4a0c      	ldr	r2, [pc, #48]	; (8009bfc <prvInitialiseNewTask+0x140>)
 8009bca:	659a      	str	r2, [r3, #88]	; 0x58
 8009bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bce:	4a0c      	ldr	r2, [pc, #48]	; (8009c00 <prvInitialiseNewTask+0x144>)
 8009bd0:	65da      	str	r2, [r3, #92]	; 0x5c
 8009bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bd4:	4a0b      	ldr	r2, [pc, #44]	; (8009c04 <prvInitialiseNewTask+0x148>)
 8009bd6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009bd8:	683a      	ldr	r2, [r7, #0]
 8009bda:	68f9      	ldr	r1, [r7, #12]
 8009bdc:	69b8      	ldr	r0, [r7, #24]
 8009bde:	f001 f9c3 	bl	800af68 <pxPortInitialiseStack>
 8009be2:	4602      	mov	r2, r0
 8009be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009be6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d002      	beq.n	8009bf4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009bee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bf0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009bf2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009bf4:	bf00      	nop
 8009bf6:	3720      	adds	r7, #32
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}
 8009bfc:	08011058 	.word	0x08011058
 8009c00:	08011078 	.word	0x08011078
 8009c04:	08011038 	.word	0x08011038

08009c08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b082      	sub	sp, #8
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009c10:	f001 fad8 	bl	800b1c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009c14:	4b2d      	ldr	r3, [pc, #180]	; (8009ccc <prvAddNewTaskToReadyList+0xc4>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	3301      	adds	r3, #1
 8009c1a:	4a2c      	ldr	r2, [pc, #176]	; (8009ccc <prvAddNewTaskToReadyList+0xc4>)
 8009c1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009c1e:	4b2c      	ldr	r3, [pc, #176]	; (8009cd0 <prvAddNewTaskToReadyList+0xc8>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d109      	bne.n	8009c3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009c26:	4a2a      	ldr	r2, [pc, #168]	; (8009cd0 <prvAddNewTaskToReadyList+0xc8>)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009c2c:	4b27      	ldr	r3, [pc, #156]	; (8009ccc <prvAddNewTaskToReadyList+0xc4>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	2b01      	cmp	r3, #1
 8009c32:	d110      	bne.n	8009c56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009c34:	f000 fc98 	bl	800a568 <prvInitialiseTaskLists>
 8009c38:	e00d      	b.n	8009c56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009c3a:	4b26      	ldr	r3, [pc, #152]	; (8009cd4 <prvAddNewTaskToReadyList+0xcc>)
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d109      	bne.n	8009c56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009c42:	4b23      	ldr	r3, [pc, #140]	; (8009cd0 <prvAddNewTaskToReadyList+0xc8>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c4c:	429a      	cmp	r2, r3
 8009c4e:	d802      	bhi.n	8009c56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009c50:	4a1f      	ldr	r2, [pc, #124]	; (8009cd0 <prvAddNewTaskToReadyList+0xc8>)
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009c56:	4b20      	ldr	r3, [pc, #128]	; (8009cd8 <prvAddNewTaskToReadyList+0xd0>)
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	3301      	adds	r3, #1
 8009c5c:	4a1e      	ldr	r2, [pc, #120]	; (8009cd8 <prvAddNewTaskToReadyList+0xd0>)
 8009c5e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009c60:	4b1d      	ldr	r3, [pc, #116]	; (8009cd8 <prvAddNewTaskToReadyList+0xd0>)
 8009c62:	681a      	ldr	r2, [r3, #0]
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c6c:	4b1b      	ldr	r3, [pc, #108]	; (8009cdc <prvAddNewTaskToReadyList+0xd4>)
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d903      	bls.n	8009c7c <prvAddNewTaskToReadyList+0x74>
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c78:	4a18      	ldr	r2, [pc, #96]	; (8009cdc <prvAddNewTaskToReadyList+0xd4>)
 8009c7a:	6013      	str	r3, [r2, #0]
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c80:	4613      	mov	r3, r2
 8009c82:	009b      	lsls	r3, r3, #2
 8009c84:	4413      	add	r3, r2
 8009c86:	009b      	lsls	r3, r3, #2
 8009c88:	4a15      	ldr	r2, [pc, #84]	; (8009ce0 <prvAddNewTaskToReadyList+0xd8>)
 8009c8a:	441a      	add	r2, r3
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	3304      	adds	r3, #4
 8009c90:	4619      	mov	r1, r3
 8009c92:	4610      	mov	r0, r2
 8009c94:	f7ff f8fd 	bl	8008e92 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009c98:	f001 fac4 	bl	800b224 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009c9c:	4b0d      	ldr	r3, [pc, #52]	; (8009cd4 <prvAddNewTaskToReadyList+0xcc>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d00e      	beq.n	8009cc2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009ca4:	4b0a      	ldr	r3, [pc, #40]	; (8009cd0 <prvAddNewTaskToReadyList+0xc8>)
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cae:	429a      	cmp	r2, r3
 8009cb0:	d207      	bcs.n	8009cc2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009cb2:	4b0c      	ldr	r3, [pc, #48]	; (8009ce4 <prvAddNewTaskToReadyList+0xdc>)
 8009cb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cb8:	601a      	str	r2, [r3, #0]
 8009cba:	f3bf 8f4f 	dsb	sy
 8009cbe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009cc2:	bf00      	nop
 8009cc4:	3708      	adds	r7, #8
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	bd80      	pop	{r7, pc}
 8009cca:	bf00      	nop
 8009ccc:	20001130 	.word	0x20001130
 8009cd0:	20000c5c 	.word	0x20000c5c
 8009cd4:	2000113c 	.word	0x2000113c
 8009cd8:	2000114c 	.word	0x2000114c
 8009cdc:	20001138 	.word	0x20001138
 8009ce0:	20000c60 	.word	0x20000c60
 8009ce4:	e000ed04 	.word	0xe000ed04

08009ce8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b084      	sub	sp, #16
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009cf0:	f001 fa68 	bl	800b1c4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d102      	bne.n	8009d00 <vTaskDelete+0x18>
 8009cfa:	4b2c      	ldr	r3, [pc, #176]	; (8009dac <vTaskDelete+0xc4>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	e000      	b.n	8009d02 <vTaskDelete+0x1a>
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	3304      	adds	r3, #4
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f7ff f91f 	bl	8008f4c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d004      	beq.n	8009d20 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	3318      	adds	r3, #24
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	f7ff f916 	bl	8008f4c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8009d20:	4b23      	ldr	r3, [pc, #140]	; (8009db0 <vTaskDelete+0xc8>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	3301      	adds	r3, #1
 8009d26:	4a22      	ldr	r2, [pc, #136]	; (8009db0 <vTaskDelete+0xc8>)
 8009d28:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8009d2a:	4b20      	ldr	r3, [pc, #128]	; (8009dac <vTaskDelete+0xc4>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	68fa      	ldr	r2, [r7, #12]
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d10b      	bne.n	8009d4c <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	3304      	adds	r3, #4
 8009d38:	4619      	mov	r1, r3
 8009d3a:	481e      	ldr	r0, [pc, #120]	; (8009db4 <vTaskDelete+0xcc>)
 8009d3c:	f7ff f8a9 	bl	8008e92 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8009d40:	4b1d      	ldr	r3, [pc, #116]	; (8009db8 <vTaskDelete+0xd0>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	3301      	adds	r3, #1
 8009d46:	4a1c      	ldr	r2, [pc, #112]	; (8009db8 <vTaskDelete+0xd0>)
 8009d48:	6013      	str	r3, [r2, #0]
 8009d4a:	e009      	b.n	8009d60 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8009d4c:	4b1b      	ldr	r3, [pc, #108]	; (8009dbc <vTaskDelete+0xd4>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	3b01      	subs	r3, #1
 8009d52:	4a1a      	ldr	r2, [pc, #104]	; (8009dbc <vTaskDelete+0xd4>)
 8009d54:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8009d56:	68f8      	ldr	r0, [r7, #12]
 8009d58:	f000 fc74 	bl	800a644 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8009d5c:	f000 fca6 	bl	800a6ac <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8009d60:	f001 fa60 	bl	800b224 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8009d64:	4b16      	ldr	r3, [pc, #88]	; (8009dc0 <vTaskDelete+0xd8>)
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d01b      	beq.n	8009da4 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8009d6c:	4b0f      	ldr	r3, [pc, #60]	; (8009dac <vTaskDelete+0xc4>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	68fa      	ldr	r2, [r7, #12]
 8009d72:	429a      	cmp	r2, r3
 8009d74:	d116      	bne.n	8009da4 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8009d76:	4b13      	ldr	r3, [pc, #76]	; (8009dc4 <vTaskDelete+0xdc>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d00a      	beq.n	8009d94 <vTaskDelete+0xac>
	__asm volatile
 8009d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d82:	f383 8811 	msr	BASEPRI, r3
 8009d86:	f3bf 8f6f 	isb	sy
 8009d8a:	f3bf 8f4f 	dsb	sy
 8009d8e:	60bb      	str	r3, [r7, #8]
}
 8009d90:	bf00      	nop
 8009d92:	e7fe      	b.n	8009d92 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8009d94:	4b0c      	ldr	r3, [pc, #48]	; (8009dc8 <vTaskDelete+0xe0>)
 8009d96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d9a:	601a      	str	r2, [r3, #0]
 8009d9c:	f3bf 8f4f 	dsb	sy
 8009da0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009da4:	bf00      	nop
 8009da6:	3710      	adds	r7, #16
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}
 8009dac:	20000c5c 	.word	0x20000c5c
 8009db0:	2000114c 	.word	0x2000114c
 8009db4:	20001104 	.word	0x20001104
 8009db8:	20001118 	.word	0x20001118
 8009dbc:	20001130 	.word	0x20001130
 8009dc0:	2000113c 	.word	0x2000113c
 8009dc4:	20001158 	.word	0x20001158
 8009dc8:	e000ed04 	.word	0xe000ed04

08009dcc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b084      	sub	sp, #16
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d017      	beq.n	8009e0e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009dde:	4b13      	ldr	r3, [pc, #76]	; (8009e2c <vTaskDelay+0x60>)
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d00a      	beq.n	8009dfc <vTaskDelay+0x30>
	__asm volatile
 8009de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dea:	f383 8811 	msr	BASEPRI, r3
 8009dee:	f3bf 8f6f 	isb	sy
 8009df2:	f3bf 8f4f 	dsb	sy
 8009df6:	60bb      	str	r3, [r7, #8]
}
 8009df8:	bf00      	nop
 8009dfa:	e7fe      	b.n	8009dfa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009dfc:	f000 f88a 	bl	8009f14 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009e00:	2100      	movs	r1, #0
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f000 fd0e 	bl	800a824 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009e08:	f000 f892 	bl	8009f30 <xTaskResumeAll>
 8009e0c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d107      	bne.n	8009e24 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009e14:	4b06      	ldr	r3, [pc, #24]	; (8009e30 <vTaskDelay+0x64>)
 8009e16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e1a:	601a      	str	r2, [r3, #0]
 8009e1c:	f3bf 8f4f 	dsb	sy
 8009e20:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009e24:	bf00      	nop
 8009e26:	3710      	adds	r7, #16
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}
 8009e2c:	20001158 	.word	0x20001158
 8009e30:	e000ed04 	.word	0xe000ed04

08009e34 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b08a      	sub	sp, #40	; 0x28
 8009e38:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009e42:	463a      	mov	r2, r7
 8009e44:	1d39      	adds	r1, r7, #4
 8009e46:	f107 0308 	add.w	r3, r7, #8
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	f7fe ffc0 	bl	8008dd0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009e50:	6839      	ldr	r1, [r7, #0]
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	68ba      	ldr	r2, [r7, #8]
 8009e56:	9202      	str	r2, [sp, #8]
 8009e58:	9301      	str	r3, [sp, #4]
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	9300      	str	r3, [sp, #0]
 8009e5e:	2300      	movs	r3, #0
 8009e60:	460a      	mov	r2, r1
 8009e62:	4924      	ldr	r1, [pc, #144]	; (8009ef4 <vTaskStartScheduler+0xc0>)
 8009e64:	4824      	ldr	r0, [pc, #144]	; (8009ef8 <vTaskStartScheduler+0xc4>)
 8009e66:	f7ff fd87 	bl	8009978 <xTaskCreateStatic>
 8009e6a:	4603      	mov	r3, r0
 8009e6c:	4a23      	ldr	r2, [pc, #140]	; (8009efc <vTaskStartScheduler+0xc8>)
 8009e6e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009e70:	4b22      	ldr	r3, [pc, #136]	; (8009efc <vTaskStartScheduler+0xc8>)
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d002      	beq.n	8009e7e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009e78:	2301      	movs	r3, #1
 8009e7a:	617b      	str	r3, [r7, #20]
 8009e7c:	e001      	b.n	8009e82 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	2b01      	cmp	r3, #1
 8009e86:	d102      	bne.n	8009e8e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009e88:	f000 fd20 	bl	800a8cc <xTimerCreateTimerTask>
 8009e8c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	2b01      	cmp	r3, #1
 8009e92:	d11b      	bne.n	8009ecc <vTaskStartScheduler+0x98>
	__asm volatile
 8009e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e98:	f383 8811 	msr	BASEPRI, r3
 8009e9c:	f3bf 8f6f 	isb	sy
 8009ea0:	f3bf 8f4f 	dsb	sy
 8009ea4:	613b      	str	r3, [r7, #16]
}
 8009ea6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009ea8:	4b15      	ldr	r3, [pc, #84]	; (8009f00 <vTaskStartScheduler+0xcc>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	3354      	adds	r3, #84	; 0x54
 8009eae:	4a15      	ldr	r2, [pc, #84]	; (8009f04 <vTaskStartScheduler+0xd0>)
 8009eb0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009eb2:	4b15      	ldr	r3, [pc, #84]	; (8009f08 <vTaskStartScheduler+0xd4>)
 8009eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8009eb8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009eba:	4b14      	ldr	r3, [pc, #80]	; (8009f0c <vTaskStartScheduler+0xd8>)
 8009ebc:	2201      	movs	r2, #1
 8009ebe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009ec0:	4b13      	ldr	r3, [pc, #76]	; (8009f10 <vTaskStartScheduler+0xdc>)
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009ec6:	f001 f8db 	bl	800b080 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009eca:	e00e      	b.n	8009eea <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ed2:	d10a      	bne.n	8009eea <vTaskStartScheduler+0xb6>
	__asm volatile
 8009ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ed8:	f383 8811 	msr	BASEPRI, r3
 8009edc:	f3bf 8f6f 	isb	sy
 8009ee0:	f3bf 8f4f 	dsb	sy
 8009ee4:	60fb      	str	r3, [r7, #12]
}
 8009ee6:	bf00      	nop
 8009ee8:	e7fe      	b.n	8009ee8 <vTaskStartScheduler+0xb4>
}
 8009eea:	bf00      	nop
 8009eec:	3718      	adds	r7, #24
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bd80      	pop	{r7, pc}
 8009ef2:	bf00      	nop
 8009ef4:	08010eec 	.word	0x08010eec
 8009ef8:	0800a539 	.word	0x0800a539
 8009efc:	20001154 	.word	0x20001154
 8009f00:	20000c5c 	.word	0x20000c5c
 8009f04:	20000020 	.word	0x20000020
 8009f08:	20001150 	.word	0x20001150
 8009f0c:	2000113c 	.word	0x2000113c
 8009f10:	20001134 	.word	0x20001134

08009f14 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009f14:	b480      	push	{r7}
 8009f16:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009f18:	4b04      	ldr	r3, [pc, #16]	; (8009f2c <vTaskSuspendAll+0x18>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	3301      	adds	r3, #1
 8009f1e:	4a03      	ldr	r2, [pc, #12]	; (8009f2c <vTaskSuspendAll+0x18>)
 8009f20:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009f22:	bf00      	nop
 8009f24:	46bd      	mov	sp, r7
 8009f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2a:	4770      	bx	lr
 8009f2c:	20001158 	.word	0x20001158

08009f30 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b084      	sub	sp, #16
 8009f34:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009f36:	2300      	movs	r3, #0
 8009f38:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009f3e:	4b42      	ldr	r3, [pc, #264]	; (800a048 <xTaskResumeAll+0x118>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d10a      	bne.n	8009f5c <xTaskResumeAll+0x2c>
	__asm volatile
 8009f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f4a:	f383 8811 	msr	BASEPRI, r3
 8009f4e:	f3bf 8f6f 	isb	sy
 8009f52:	f3bf 8f4f 	dsb	sy
 8009f56:	603b      	str	r3, [r7, #0]
}
 8009f58:	bf00      	nop
 8009f5a:	e7fe      	b.n	8009f5a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009f5c:	f001 f932 	bl	800b1c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009f60:	4b39      	ldr	r3, [pc, #228]	; (800a048 <xTaskResumeAll+0x118>)
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	3b01      	subs	r3, #1
 8009f66:	4a38      	ldr	r2, [pc, #224]	; (800a048 <xTaskResumeAll+0x118>)
 8009f68:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f6a:	4b37      	ldr	r3, [pc, #220]	; (800a048 <xTaskResumeAll+0x118>)
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d162      	bne.n	800a038 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009f72:	4b36      	ldr	r3, [pc, #216]	; (800a04c <xTaskResumeAll+0x11c>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d05e      	beq.n	800a038 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009f7a:	e02f      	b.n	8009fdc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f7c:	4b34      	ldr	r3, [pc, #208]	; (800a050 <xTaskResumeAll+0x120>)
 8009f7e:	68db      	ldr	r3, [r3, #12]
 8009f80:	68db      	ldr	r3, [r3, #12]
 8009f82:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	3318      	adds	r3, #24
 8009f88:	4618      	mov	r0, r3
 8009f8a:	f7fe ffdf 	bl	8008f4c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	3304      	adds	r3, #4
 8009f92:	4618      	mov	r0, r3
 8009f94:	f7fe ffda 	bl	8008f4c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f9c:	4b2d      	ldr	r3, [pc, #180]	; (800a054 <xTaskResumeAll+0x124>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	429a      	cmp	r2, r3
 8009fa2:	d903      	bls.n	8009fac <xTaskResumeAll+0x7c>
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fa8:	4a2a      	ldr	r2, [pc, #168]	; (800a054 <xTaskResumeAll+0x124>)
 8009faa:	6013      	str	r3, [r2, #0]
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fb0:	4613      	mov	r3, r2
 8009fb2:	009b      	lsls	r3, r3, #2
 8009fb4:	4413      	add	r3, r2
 8009fb6:	009b      	lsls	r3, r3, #2
 8009fb8:	4a27      	ldr	r2, [pc, #156]	; (800a058 <xTaskResumeAll+0x128>)
 8009fba:	441a      	add	r2, r3
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	3304      	adds	r3, #4
 8009fc0:	4619      	mov	r1, r3
 8009fc2:	4610      	mov	r0, r2
 8009fc4:	f7fe ff65 	bl	8008e92 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fcc:	4b23      	ldr	r3, [pc, #140]	; (800a05c <xTaskResumeAll+0x12c>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fd2:	429a      	cmp	r2, r3
 8009fd4:	d302      	bcc.n	8009fdc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009fd6:	4b22      	ldr	r3, [pc, #136]	; (800a060 <xTaskResumeAll+0x130>)
 8009fd8:	2201      	movs	r2, #1
 8009fda:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009fdc:	4b1c      	ldr	r3, [pc, #112]	; (800a050 <xTaskResumeAll+0x120>)
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d1cb      	bne.n	8009f7c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d001      	beq.n	8009fee <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009fea:	f000 fb5f 	bl	800a6ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009fee:	4b1d      	ldr	r3, [pc, #116]	; (800a064 <xTaskResumeAll+0x134>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d010      	beq.n	800a01c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009ffa:	f000 f847 	bl	800a08c <xTaskIncrementTick>
 8009ffe:	4603      	mov	r3, r0
 800a000:	2b00      	cmp	r3, #0
 800a002:	d002      	beq.n	800a00a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a004:	4b16      	ldr	r3, [pc, #88]	; (800a060 <xTaskResumeAll+0x130>)
 800a006:	2201      	movs	r2, #1
 800a008:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	3b01      	subs	r3, #1
 800a00e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d1f1      	bne.n	8009ffa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a016:	4b13      	ldr	r3, [pc, #76]	; (800a064 <xTaskResumeAll+0x134>)
 800a018:	2200      	movs	r2, #0
 800a01a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a01c:	4b10      	ldr	r3, [pc, #64]	; (800a060 <xTaskResumeAll+0x130>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d009      	beq.n	800a038 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a024:	2301      	movs	r3, #1
 800a026:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a028:	4b0f      	ldr	r3, [pc, #60]	; (800a068 <xTaskResumeAll+0x138>)
 800a02a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a02e:	601a      	str	r2, [r3, #0]
 800a030:	f3bf 8f4f 	dsb	sy
 800a034:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a038:	f001 f8f4 	bl	800b224 <vPortExitCritical>

	return xAlreadyYielded;
 800a03c:	68bb      	ldr	r3, [r7, #8]
}
 800a03e:	4618      	mov	r0, r3
 800a040:	3710      	adds	r7, #16
 800a042:	46bd      	mov	sp, r7
 800a044:	bd80      	pop	{r7, pc}
 800a046:	bf00      	nop
 800a048:	20001158 	.word	0x20001158
 800a04c:	20001130 	.word	0x20001130
 800a050:	200010f0 	.word	0x200010f0
 800a054:	20001138 	.word	0x20001138
 800a058:	20000c60 	.word	0x20000c60
 800a05c:	20000c5c 	.word	0x20000c5c
 800a060:	20001144 	.word	0x20001144
 800a064:	20001140 	.word	0x20001140
 800a068:	e000ed04 	.word	0xe000ed04

0800a06c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a06c:	b480      	push	{r7}
 800a06e:	b083      	sub	sp, #12
 800a070:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a072:	4b05      	ldr	r3, [pc, #20]	; (800a088 <xTaskGetTickCount+0x1c>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a078:	687b      	ldr	r3, [r7, #4]
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	370c      	adds	r7, #12
 800a07e:	46bd      	mov	sp, r7
 800a080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a084:	4770      	bx	lr
 800a086:	bf00      	nop
 800a088:	20001134 	.word	0x20001134

0800a08c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b086      	sub	sp, #24
 800a090:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a092:	2300      	movs	r3, #0
 800a094:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a096:	4b4f      	ldr	r3, [pc, #316]	; (800a1d4 <xTaskIncrementTick+0x148>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	f040 808f 	bne.w	800a1be <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a0a0:	4b4d      	ldr	r3, [pc, #308]	; (800a1d8 <xTaskIncrementTick+0x14c>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	3301      	adds	r3, #1
 800a0a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a0a8:	4a4b      	ldr	r2, [pc, #300]	; (800a1d8 <xTaskIncrementTick+0x14c>)
 800a0aa:	693b      	ldr	r3, [r7, #16]
 800a0ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a0ae:	693b      	ldr	r3, [r7, #16]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d120      	bne.n	800a0f6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a0b4:	4b49      	ldr	r3, [pc, #292]	; (800a1dc <xTaskIncrementTick+0x150>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d00a      	beq.n	800a0d4 <xTaskIncrementTick+0x48>
	__asm volatile
 800a0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c2:	f383 8811 	msr	BASEPRI, r3
 800a0c6:	f3bf 8f6f 	isb	sy
 800a0ca:	f3bf 8f4f 	dsb	sy
 800a0ce:	603b      	str	r3, [r7, #0]
}
 800a0d0:	bf00      	nop
 800a0d2:	e7fe      	b.n	800a0d2 <xTaskIncrementTick+0x46>
 800a0d4:	4b41      	ldr	r3, [pc, #260]	; (800a1dc <xTaskIncrementTick+0x150>)
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	60fb      	str	r3, [r7, #12]
 800a0da:	4b41      	ldr	r3, [pc, #260]	; (800a1e0 <xTaskIncrementTick+0x154>)
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	4a3f      	ldr	r2, [pc, #252]	; (800a1dc <xTaskIncrementTick+0x150>)
 800a0e0:	6013      	str	r3, [r2, #0]
 800a0e2:	4a3f      	ldr	r2, [pc, #252]	; (800a1e0 <xTaskIncrementTick+0x154>)
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	6013      	str	r3, [r2, #0]
 800a0e8:	4b3e      	ldr	r3, [pc, #248]	; (800a1e4 <xTaskIncrementTick+0x158>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	3301      	adds	r3, #1
 800a0ee:	4a3d      	ldr	r2, [pc, #244]	; (800a1e4 <xTaskIncrementTick+0x158>)
 800a0f0:	6013      	str	r3, [r2, #0]
 800a0f2:	f000 fadb 	bl	800a6ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a0f6:	4b3c      	ldr	r3, [pc, #240]	; (800a1e8 <xTaskIncrementTick+0x15c>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	693a      	ldr	r2, [r7, #16]
 800a0fc:	429a      	cmp	r2, r3
 800a0fe:	d349      	bcc.n	800a194 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a100:	4b36      	ldr	r3, [pc, #216]	; (800a1dc <xTaskIncrementTick+0x150>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d104      	bne.n	800a114 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a10a:	4b37      	ldr	r3, [pc, #220]	; (800a1e8 <xTaskIncrementTick+0x15c>)
 800a10c:	f04f 32ff 	mov.w	r2, #4294967295
 800a110:	601a      	str	r2, [r3, #0]
					break;
 800a112:	e03f      	b.n	800a194 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a114:	4b31      	ldr	r3, [pc, #196]	; (800a1dc <xTaskIncrementTick+0x150>)
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	68db      	ldr	r3, [r3, #12]
 800a11a:	68db      	ldr	r3, [r3, #12]
 800a11c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	685b      	ldr	r3, [r3, #4]
 800a122:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a124:	693a      	ldr	r2, [r7, #16]
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	429a      	cmp	r2, r3
 800a12a:	d203      	bcs.n	800a134 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a12c:	4a2e      	ldr	r2, [pc, #184]	; (800a1e8 <xTaskIncrementTick+0x15c>)
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a132:	e02f      	b.n	800a194 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	3304      	adds	r3, #4
 800a138:	4618      	mov	r0, r3
 800a13a:	f7fe ff07 	bl	8008f4c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a142:	2b00      	cmp	r3, #0
 800a144:	d004      	beq.n	800a150 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	3318      	adds	r3, #24
 800a14a:	4618      	mov	r0, r3
 800a14c:	f7fe fefe 	bl	8008f4c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a154:	4b25      	ldr	r3, [pc, #148]	; (800a1ec <xTaskIncrementTick+0x160>)
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	429a      	cmp	r2, r3
 800a15a:	d903      	bls.n	800a164 <xTaskIncrementTick+0xd8>
 800a15c:	68bb      	ldr	r3, [r7, #8]
 800a15e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a160:	4a22      	ldr	r2, [pc, #136]	; (800a1ec <xTaskIncrementTick+0x160>)
 800a162:	6013      	str	r3, [r2, #0]
 800a164:	68bb      	ldr	r3, [r7, #8]
 800a166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a168:	4613      	mov	r3, r2
 800a16a:	009b      	lsls	r3, r3, #2
 800a16c:	4413      	add	r3, r2
 800a16e:	009b      	lsls	r3, r3, #2
 800a170:	4a1f      	ldr	r2, [pc, #124]	; (800a1f0 <xTaskIncrementTick+0x164>)
 800a172:	441a      	add	r2, r3
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	3304      	adds	r3, #4
 800a178:	4619      	mov	r1, r3
 800a17a:	4610      	mov	r0, r2
 800a17c:	f7fe fe89 	bl	8008e92 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a184:	4b1b      	ldr	r3, [pc, #108]	; (800a1f4 <xTaskIncrementTick+0x168>)
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d3b8      	bcc.n	800a100 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a18e:	2301      	movs	r3, #1
 800a190:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a192:	e7b5      	b.n	800a100 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a194:	4b17      	ldr	r3, [pc, #92]	; (800a1f4 <xTaskIncrementTick+0x168>)
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a19a:	4915      	ldr	r1, [pc, #84]	; (800a1f0 <xTaskIncrementTick+0x164>)
 800a19c:	4613      	mov	r3, r2
 800a19e:	009b      	lsls	r3, r3, #2
 800a1a0:	4413      	add	r3, r2
 800a1a2:	009b      	lsls	r3, r3, #2
 800a1a4:	440b      	add	r3, r1
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	2b01      	cmp	r3, #1
 800a1aa:	d901      	bls.n	800a1b0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a1b0:	4b11      	ldr	r3, [pc, #68]	; (800a1f8 <xTaskIncrementTick+0x16c>)
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d007      	beq.n	800a1c8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	617b      	str	r3, [r7, #20]
 800a1bc:	e004      	b.n	800a1c8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a1be:	4b0f      	ldr	r3, [pc, #60]	; (800a1fc <xTaskIncrementTick+0x170>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	3301      	adds	r3, #1
 800a1c4:	4a0d      	ldr	r2, [pc, #52]	; (800a1fc <xTaskIncrementTick+0x170>)
 800a1c6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a1c8:	697b      	ldr	r3, [r7, #20]
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3718      	adds	r7, #24
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}
 800a1d2:	bf00      	nop
 800a1d4:	20001158 	.word	0x20001158
 800a1d8:	20001134 	.word	0x20001134
 800a1dc:	200010e8 	.word	0x200010e8
 800a1e0:	200010ec 	.word	0x200010ec
 800a1e4:	20001148 	.word	0x20001148
 800a1e8:	20001150 	.word	0x20001150
 800a1ec:	20001138 	.word	0x20001138
 800a1f0:	20000c60 	.word	0x20000c60
 800a1f4:	20000c5c 	.word	0x20000c5c
 800a1f8:	20001144 	.word	0x20001144
 800a1fc:	20001140 	.word	0x20001140

0800a200 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a200:	b480      	push	{r7}
 800a202:	b085      	sub	sp, #20
 800a204:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a206:	4b2a      	ldr	r3, [pc, #168]	; (800a2b0 <vTaskSwitchContext+0xb0>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d003      	beq.n	800a216 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a20e:	4b29      	ldr	r3, [pc, #164]	; (800a2b4 <vTaskSwitchContext+0xb4>)
 800a210:	2201      	movs	r2, #1
 800a212:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a214:	e046      	b.n	800a2a4 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800a216:	4b27      	ldr	r3, [pc, #156]	; (800a2b4 <vTaskSwitchContext+0xb4>)
 800a218:	2200      	movs	r2, #0
 800a21a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a21c:	4b26      	ldr	r3, [pc, #152]	; (800a2b8 <vTaskSwitchContext+0xb8>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	60fb      	str	r3, [r7, #12]
 800a222:	e010      	b.n	800a246 <vTaskSwitchContext+0x46>
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d10a      	bne.n	800a240 <vTaskSwitchContext+0x40>
	__asm volatile
 800a22a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a22e:	f383 8811 	msr	BASEPRI, r3
 800a232:	f3bf 8f6f 	isb	sy
 800a236:	f3bf 8f4f 	dsb	sy
 800a23a:	607b      	str	r3, [r7, #4]
}
 800a23c:	bf00      	nop
 800a23e:	e7fe      	b.n	800a23e <vTaskSwitchContext+0x3e>
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	3b01      	subs	r3, #1
 800a244:	60fb      	str	r3, [r7, #12]
 800a246:	491d      	ldr	r1, [pc, #116]	; (800a2bc <vTaskSwitchContext+0xbc>)
 800a248:	68fa      	ldr	r2, [r7, #12]
 800a24a:	4613      	mov	r3, r2
 800a24c:	009b      	lsls	r3, r3, #2
 800a24e:	4413      	add	r3, r2
 800a250:	009b      	lsls	r3, r3, #2
 800a252:	440b      	add	r3, r1
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d0e4      	beq.n	800a224 <vTaskSwitchContext+0x24>
 800a25a:	68fa      	ldr	r2, [r7, #12]
 800a25c:	4613      	mov	r3, r2
 800a25e:	009b      	lsls	r3, r3, #2
 800a260:	4413      	add	r3, r2
 800a262:	009b      	lsls	r3, r3, #2
 800a264:	4a15      	ldr	r2, [pc, #84]	; (800a2bc <vTaskSwitchContext+0xbc>)
 800a266:	4413      	add	r3, r2
 800a268:	60bb      	str	r3, [r7, #8]
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	685b      	ldr	r3, [r3, #4]
 800a26e:	685a      	ldr	r2, [r3, #4]
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	605a      	str	r2, [r3, #4]
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	685a      	ldr	r2, [r3, #4]
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	3308      	adds	r3, #8
 800a27c:	429a      	cmp	r2, r3
 800a27e:	d104      	bne.n	800a28a <vTaskSwitchContext+0x8a>
 800a280:	68bb      	ldr	r3, [r7, #8]
 800a282:	685b      	ldr	r3, [r3, #4]
 800a284:	685a      	ldr	r2, [r3, #4]
 800a286:	68bb      	ldr	r3, [r7, #8]
 800a288:	605a      	str	r2, [r3, #4]
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	685b      	ldr	r3, [r3, #4]
 800a28e:	68db      	ldr	r3, [r3, #12]
 800a290:	4a0b      	ldr	r2, [pc, #44]	; (800a2c0 <vTaskSwitchContext+0xc0>)
 800a292:	6013      	str	r3, [r2, #0]
 800a294:	4a08      	ldr	r2, [pc, #32]	; (800a2b8 <vTaskSwitchContext+0xb8>)
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a29a:	4b09      	ldr	r3, [pc, #36]	; (800a2c0 <vTaskSwitchContext+0xc0>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	3354      	adds	r3, #84	; 0x54
 800a2a0:	4a08      	ldr	r2, [pc, #32]	; (800a2c4 <vTaskSwitchContext+0xc4>)
 800a2a2:	6013      	str	r3, [r2, #0]
}
 800a2a4:	bf00      	nop
 800a2a6:	3714      	adds	r7, #20
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ae:	4770      	bx	lr
 800a2b0:	20001158 	.word	0x20001158
 800a2b4:	20001144 	.word	0x20001144
 800a2b8:	20001138 	.word	0x20001138
 800a2bc:	20000c60 	.word	0x20000c60
 800a2c0:	20000c5c 	.word	0x20000c5c
 800a2c4:	20000020 	.word	0x20000020

0800a2c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b084      	sub	sp, #16
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
 800a2d0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d10a      	bne.n	800a2ee <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a2d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2dc:	f383 8811 	msr	BASEPRI, r3
 800a2e0:	f3bf 8f6f 	isb	sy
 800a2e4:	f3bf 8f4f 	dsb	sy
 800a2e8:	60fb      	str	r3, [r7, #12]
}
 800a2ea:	bf00      	nop
 800a2ec:	e7fe      	b.n	800a2ec <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a2ee:	4b07      	ldr	r3, [pc, #28]	; (800a30c <vTaskPlaceOnEventList+0x44>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	3318      	adds	r3, #24
 800a2f4:	4619      	mov	r1, r3
 800a2f6:	6878      	ldr	r0, [r7, #4]
 800a2f8:	f7fe fdef 	bl	8008eda <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a2fc:	2101      	movs	r1, #1
 800a2fe:	6838      	ldr	r0, [r7, #0]
 800a300:	f000 fa90 	bl	800a824 <prvAddCurrentTaskToDelayedList>
}
 800a304:	bf00      	nop
 800a306:	3710      	adds	r7, #16
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	20000c5c 	.word	0x20000c5c

0800a310 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a310:	b580      	push	{r7, lr}
 800a312:	b086      	sub	sp, #24
 800a314:	af00      	add	r7, sp, #0
 800a316:	60f8      	str	r0, [r7, #12]
 800a318:	60b9      	str	r1, [r7, #8]
 800a31a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d10a      	bne.n	800a338 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a322:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a326:	f383 8811 	msr	BASEPRI, r3
 800a32a:	f3bf 8f6f 	isb	sy
 800a32e:	f3bf 8f4f 	dsb	sy
 800a332:	617b      	str	r3, [r7, #20]
}
 800a334:	bf00      	nop
 800a336:	e7fe      	b.n	800a336 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a338:	4b0a      	ldr	r3, [pc, #40]	; (800a364 <vTaskPlaceOnEventListRestricted+0x54>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	3318      	adds	r3, #24
 800a33e:	4619      	mov	r1, r3
 800a340:	68f8      	ldr	r0, [r7, #12]
 800a342:	f7fe fda6 	bl	8008e92 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d002      	beq.n	800a352 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a34c:	f04f 33ff 	mov.w	r3, #4294967295
 800a350:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a352:	6879      	ldr	r1, [r7, #4]
 800a354:	68b8      	ldr	r0, [r7, #8]
 800a356:	f000 fa65 	bl	800a824 <prvAddCurrentTaskToDelayedList>
	}
 800a35a:	bf00      	nop
 800a35c:	3718      	adds	r7, #24
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}
 800a362:	bf00      	nop
 800a364:	20000c5c 	.word	0x20000c5c

0800a368 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b086      	sub	sp, #24
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	68db      	ldr	r3, [r3, #12]
 800a374:	68db      	ldr	r3, [r3, #12]
 800a376:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a378:	693b      	ldr	r3, [r7, #16]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d10a      	bne.n	800a394 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a37e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a382:	f383 8811 	msr	BASEPRI, r3
 800a386:	f3bf 8f6f 	isb	sy
 800a38a:	f3bf 8f4f 	dsb	sy
 800a38e:	60fb      	str	r3, [r7, #12]
}
 800a390:	bf00      	nop
 800a392:	e7fe      	b.n	800a392 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a394:	693b      	ldr	r3, [r7, #16]
 800a396:	3318      	adds	r3, #24
 800a398:	4618      	mov	r0, r3
 800a39a:	f7fe fdd7 	bl	8008f4c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a39e:	4b1e      	ldr	r3, [pc, #120]	; (800a418 <xTaskRemoveFromEventList+0xb0>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d11d      	bne.n	800a3e2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a3a6:	693b      	ldr	r3, [r7, #16]
 800a3a8:	3304      	adds	r3, #4
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f7fe fdce 	bl	8008f4c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a3b0:	693b      	ldr	r3, [r7, #16]
 800a3b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3b4:	4b19      	ldr	r3, [pc, #100]	; (800a41c <xTaskRemoveFromEventList+0xb4>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	429a      	cmp	r2, r3
 800a3ba:	d903      	bls.n	800a3c4 <xTaskRemoveFromEventList+0x5c>
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3c0:	4a16      	ldr	r2, [pc, #88]	; (800a41c <xTaskRemoveFromEventList+0xb4>)
 800a3c2:	6013      	str	r3, [r2, #0]
 800a3c4:	693b      	ldr	r3, [r7, #16]
 800a3c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3c8:	4613      	mov	r3, r2
 800a3ca:	009b      	lsls	r3, r3, #2
 800a3cc:	4413      	add	r3, r2
 800a3ce:	009b      	lsls	r3, r3, #2
 800a3d0:	4a13      	ldr	r2, [pc, #76]	; (800a420 <xTaskRemoveFromEventList+0xb8>)
 800a3d2:	441a      	add	r2, r3
 800a3d4:	693b      	ldr	r3, [r7, #16]
 800a3d6:	3304      	adds	r3, #4
 800a3d8:	4619      	mov	r1, r3
 800a3da:	4610      	mov	r0, r2
 800a3dc:	f7fe fd59 	bl	8008e92 <vListInsertEnd>
 800a3e0:	e005      	b.n	800a3ee <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a3e2:	693b      	ldr	r3, [r7, #16]
 800a3e4:	3318      	adds	r3, #24
 800a3e6:	4619      	mov	r1, r3
 800a3e8:	480e      	ldr	r0, [pc, #56]	; (800a424 <xTaskRemoveFromEventList+0xbc>)
 800a3ea:	f7fe fd52 	bl	8008e92 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3f2:	4b0d      	ldr	r3, [pc, #52]	; (800a428 <xTaskRemoveFromEventList+0xc0>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3f8:	429a      	cmp	r2, r3
 800a3fa:	d905      	bls.n	800a408 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a400:	4b0a      	ldr	r3, [pc, #40]	; (800a42c <xTaskRemoveFromEventList+0xc4>)
 800a402:	2201      	movs	r2, #1
 800a404:	601a      	str	r2, [r3, #0]
 800a406:	e001      	b.n	800a40c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a408:	2300      	movs	r3, #0
 800a40a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a40c:	697b      	ldr	r3, [r7, #20]
}
 800a40e:	4618      	mov	r0, r3
 800a410:	3718      	adds	r7, #24
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}
 800a416:	bf00      	nop
 800a418:	20001158 	.word	0x20001158
 800a41c:	20001138 	.word	0x20001138
 800a420:	20000c60 	.word	0x20000c60
 800a424:	200010f0 	.word	0x200010f0
 800a428:	20000c5c 	.word	0x20000c5c
 800a42c:	20001144 	.word	0x20001144

0800a430 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a430:	b480      	push	{r7}
 800a432:	b083      	sub	sp, #12
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a438:	4b06      	ldr	r3, [pc, #24]	; (800a454 <vTaskInternalSetTimeOutState+0x24>)
 800a43a:	681a      	ldr	r2, [r3, #0]
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a440:	4b05      	ldr	r3, [pc, #20]	; (800a458 <vTaskInternalSetTimeOutState+0x28>)
 800a442:	681a      	ldr	r2, [r3, #0]
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	605a      	str	r2, [r3, #4]
}
 800a448:	bf00      	nop
 800a44a:	370c      	adds	r7, #12
 800a44c:	46bd      	mov	sp, r7
 800a44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a452:	4770      	bx	lr
 800a454:	20001148 	.word	0x20001148
 800a458:	20001134 	.word	0x20001134

0800a45c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b088      	sub	sp, #32
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
 800a464:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d10a      	bne.n	800a482 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a46c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a470:	f383 8811 	msr	BASEPRI, r3
 800a474:	f3bf 8f6f 	isb	sy
 800a478:	f3bf 8f4f 	dsb	sy
 800a47c:	613b      	str	r3, [r7, #16]
}
 800a47e:	bf00      	nop
 800a480:	e7fe      	b.n	800a480 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d10a      	bne.n	800a49e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a48c:	f383 8811 	msr	BASEPRI, r3
 800a490:	f3bf 8f6f 	isb	sy
 800a494:	f3bf 8f4f 	dsb	sy
 800a498:	60fb      	str	r3, [r7, #12]
}
 800a49a:	bf00      	nop
 800a49c:	e7fe      	b.n	800a49c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a49e:	f000 fe91 	bl	800b1c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a4a2:	4b1d      	ldr	r3, [pc, #116]	; (800a518 <xTaskCheckForTimeOut+0xbc>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	69ba      	ldr	r2, [r7, #24]
 800a4ae:	1ad3      	subs	r3, r2, r3
 800a4b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a4b2:	683b      	ldr	r3, [r7, #0]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4ba:	d102      	bne.n	800a4c2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a4bc:	2300      	movs	r3, #0
 800a4be:	61fb      	str	r3, [r7, #28]
 800a4c0:	e023      	b.n	800a50a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681a      	ldr	r2, [r3, #0]
 800a4c6:	4b15      	ldr	r3, [pc, #84]	; (800a51c <xTaskCheckForTimeOut+0xc0>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d007      	beq.n	800a4de <xTaskCheckForTimeOut+0x82>
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	685b      	ldr	r3, [r3, #4]
 800a4d2:	69ba      	ldr	r2, [r7, #24]
 800a4d4:	429a      	cmp	r2, r3
 800a4d6:	d302      	bcc.n	800a4de <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a4d8:	2301      	movs	r3, #1
 800a4da:	61fb      	str	r3, [r7, #28]
 800a4dc:	e015      	b.n	800a50a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	697a      	ldr	r2, [r7, #20]
 800a4e4:	429a      	cmp	r2, r3
 800a4e6:	d20b      	bcs.n	800a500 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	681a      	ldr	r2, [r3, #0]
 800a4ec:	697b      	ldr	r3, [r7, #20]
 800a4ee:	1ad2      	subs	r2, r2, r3
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a4f4:	6878      	ldr	r0, [r7, #4]
 800a4f6:	f7ff ff9b 	bl	800a430 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	61fb      	str	r3, [r7, #28]
 800a4fe:	e004      	b.n	800a50a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	2200      	movs	r2, #0
 800a504:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a506:	2301      	movs	r3, #1
 800a508:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a50a:	f000 fe8b 	bl	800b224 <vPortExitCritical>

	return xReturn;
 800a50e:	69fb      	ldr	r3, [r7, #28]
}
 800a510:	4618      	mov	r0, r3
 800a512:	3720      	adds	r7, #32
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}
 800a518:	20001134 	.word	0x20001134
 800a51c:	20001148 	.word	0x20001148

0800a520 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a520:	b480      	push	{r7}
 800a522:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a524:	4b03      	ldr	r3, [pc, #12]	; (800a534 <vTaskMissedYield+0x14>)
 800a526:	2201      	movs	r2, #1
 800a528:	601a      	str	r2, [r3, #0]
}
 800a52a:	bf00      	nop
 800a52c:	46bd      	mov	sp, r7
 800a52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a532:	4770      	bx	lr
 800a534:	20001144 	.word	0x20001144

0800a538 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b082      	sub	sp, #8
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a540:	f000 f852 	bl	800a5e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a544:	4b06      	ldr	r3, [pc, #24]	; (800a560 <prvIdleTask+0x28>)
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	2b01      	cmp	r3, #1
 800a54a:	d9f9      	bls.n	800a540 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a54c:	4b05      	ldr	r3, [pc, #20]	; (800a564 <prvIdleTask+0x2c>)
 800a54e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a552:	601a      	str	r2, [r3, #0]
 800a554:	f3bf 8f4f 	dsb	sy
 800a558:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a55c:	e7f0      	b.n	800a540 <prvIdleTask+0x8>
 800a55e:	bf00      	nop
 800a560:	20000c60 	.word	0x20000c60
 800a564:	e000ed04 	.word	0xe000ed04

0800a568 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b082      	sub	sp, #8
 800a56c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a56e:	2300      	movs	r3, #0
 800a570:	607b      	str	r3, [r7, #4]
 800a572:	e00c      	b.n	800a58e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a574:	687a      	ldr	r2, [r7, #4]
 800a576:	4613      	mov	r3, r2
 800a578:	009b      	lsls	r3, r3, #2
 800a57a:	4413      	add	r3, r2
 800a57c:	009b      	lsls	r3, r3, #2
 800a57e:	4a12      	ldr	r2, [pc, #72]	; (800a5c8 <prvInitialiseTaskLists+0x60>)
 800a580:	4413      	add	r3, r2
 800a582:	4618      	mov	r0, r3
 800a584:	f7fe fc58 	bl	8008e38 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	3301      	adds	r3, #1
 800a58c:	607b      	str	r3, [r7, #4]
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2b37      	cmp	r3, #55	; 0x37
 800a592:	d9ef      	bls.n	800a574 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a594:	480d      	ldr	r0, [pc, #52]	; (800a5cc <prvInitialiseTaskLists+0x64>)
 800a596:	f7fe fc4f 	bl	8008e38 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a59a:	480d      	ldr	r0, [pc, #52]	; (800a5d0 <prvInitialiseTaskLists+0x68>)
 800a59c:	f7fe fc4c 	bl	8008e38 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a5a0:	480c      	ldr	r0, [pc, #48]	; (800a5d4 <prvInitialiseTaskLists+0x6c>)
 800a5a2:	f7fe fc49 	bl	8008e38 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a5a6:	480c      	ldr	r0, [pc, #48]	; (800a5d8 <prvInitialiseTaskLists+0x70>)
 800a5a8:	f7fe fc46 	bl	8008e38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a5ac:	480b      	ldr	r0, [pc, #44]	; (800a5dc <prvInitialiseTaskLists+0x74>)
 800a5ae:	f7fe fc43 	bl	8008e38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a5b2:	4b0b      	ldr	r3, [pc, #44]	; (800a5e0 <prvInitialiseTaskLists+0x78>)
 800a5b4:	4a05      	ldr	r2, [pc, #20]	; (800a5cc <prvInitialiseTaskLists+0x64>)
 800a5b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a5b8:	4b0a      	ldr	r3, [pc, #40]	; (800a5e4 <prvInitialiseTaskLists+0x7c>)
 800a5ba:	4a05      	ldr	r2, [pc, #20]	; (800a5d0 <prvInitialiseTaskLists+0x68>)
 800a5bc:	601a      	str	r2, [r3, #0]
}
 800a5be:	bf00      	nop
 800a5c0:	3708      	adds	r7, #8
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd80      	pop	{r7, pc}
 800a5c6:	bf00      	nop
 800a5c8:	20000c60 	.word	0x20000c60
 800a5cc:	200010c0 	.word	0x200010c0
 800a5d0:	200010d4 	.word	0x200010d4
 800a5d4:	200010f0 	.word	0x200010f0
 800a5d8:	20001104 	.word	0x20001104
 800a5dc:	2000111c 	.word	0x2000111c
 800a5e0:	200010e8 	.word	0x200010e8
 800a5e4:	200010ec 	.word	0x200010ec

0800a5e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b082      	sub	sp, #8
 800a5ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a5ee:	e019      	b.n	800a624 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a5f0:	f000 fde8 	bl	800b1c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5f4:	4b10      	ldr	r3, [pc, #64]	; (800a638 <prvCheckTasksWaitingTermination+0x50>)
 800a5f6:	68db      	ldr	r3, [r3, #12]
 800a5f8:	68db      	ldr	r3, [r3, #12]
 800a5fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	3304      	adds	r3, #4
 800a600:	4618      	mov	r0, r3
 800a602:	f7fe fca3 	bl	8008f4c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a606:	4b0d      	ldr	r3, [pc, #52]	; (800a63c <prvCheckTasksWaitingTermination+0x54>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	3b01      	subs	r3, #1
 800a60c:	4a0b      	ldr	r2, [pc, #44]	; (800a63c <prvCheckTasksWaitingTermination+0x54>)
 800a60e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a610:	4b0b      	ldr	r3, [pc, #44]	; (800a640 <prvCheckTasksWaitingTermination+0x58>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	3b01      	subs	r3, #1
 800a616:	4a0a      	ldr	r2, [pc, #40]	; (800a640 <prvCheckTasksWaitingTermination+0x58>)
 800a618:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a61a:	f000 fe03 	bl	800b224 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	f000 f810 	bl	800a644 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a624:	4b06      	ldr	r3, [pc, #24]	; (800a640 <prvCheckTasksWaitingTermination+0x58>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d1e1      	bne.n	800a5f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a62c:	bf00      	nop
 800a62e:	bf00      	nop
 800a630:	3708      	adds	r7, #8
 800a632:	46bd      	mov	sp, r7
 800a634:	bd80      	pop	{r7, pc}
 800a636:	bf00      	nop
 800a638:	20001104 	.word	0x20001104
 800a63c:	20001130 	.word	0x20001130
 800a640:	20001118 	.word	0x20001118

0800a644 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a644:	b580      	push	{r7, lr}
 800a646:	b084      	sub	sp, #16
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	3354      	adds	r3, #84	; 0x54
 800a650:	4618      	mov	r0, r3
 800a652:	f002 fb1b 	bl	800cc8c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d108      	bne.n	800a672 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a664:	4618      	mov	r0, r3
 800a666:	f000 ff9b 	bl	800b5a0 <vPortFree>
				vPortFree( pxTCB );
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	f000 ff98 	bl	800b5a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a670:	e018      	b.n	800a6a4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a678:	2b01      	cmp	r3, #1
 800a67a:	d103      	bne.n	800a684 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f000 ff8f 	bl	800b5a0 <vPortFree>
	}
 800a682:	e00f      	b.n	800a6a4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a68a:	2b02      	cmp	r3, #2
 800a68c:	d00a      	beq.n	800a6a4 <prvDeleteTCB+0x60>
	__asm volatile
 800a68e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a692:	f383 8811 	msr	BASEPRI, r3
 800a696:	f3bf 8f6f 	isb	sy
 800a69a:	f3bf 8f4f 	dsb	sy
 800a69e:	60fb      	str	r3, [r7, #12]
}
 800a6a0:	bf00      	nop
 800a6a2:	e7fe      	b.n	800a6a2 <prvDeleteTCB+0x5e>
	}
 800a6a4:	bf00      	nop
 800a6a6:	3710      	adds	r7, #16
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bd80      	pop	{r7, pc}

0800a6ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b083      	sub	sp, #12
 800a6b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a6b2:	4b0c      	ldr	r3, [pc, #48]	; (800a6e4 <prvResetNextTaskUnblockTime+0x38>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d104      	bne.n	800a6c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a6bc:	4b0a      	ldr	r3, [pc, #40]	; (800a6e8 <prvResetNextTaskUnblockTime+0x3c>)
 800a6be:	f04f 32ff 	mov.w	r2, #4294967295
 800a6c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a6c4:	e008      	b.n	800a6d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6c6:	4b07      	ldr	r3, [pc, #28]	; (800a6e4 <prvResetNextTaskUnblockTime+0x38>)
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	68db      	ldr	r3, [r3, #12]
 800a6cc:	68db      	ldr	r3, [r3, #12]
 800a6ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	685b      	ldr	r3, [r3, #4]
 800a6d4:	4a04      	ldr	r2, [pc, #16]	; (800a6e8 <prvResetNextTaskUnblockTime+0x3c>)
 800a6d6:	6013      	str	r3, [r2, #0]
}
 800a6d8:	bf00      	nop
 800a6da:	370c      	adds	r7, #12
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e2:	4770      	bx	lr
 800a6e4:	200010e8 	.word	0x200010e8
 800a6e8:	20001150 	.word	0x20001150

0800a6ec <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b083      	sub	sp, #12
 800a6f0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800a6f2:	4b05      	ldr	r3, [pc, #20]	; (800a708 <xTaskGetCurrentTaskHandle+0x1c>)
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	607b      	str	r3, [r7, #4]

		return xReturn;
 800a6f8:	687b      	ldr	r3, [r7, #4]
	}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	370c      	adds	r7, #12
 800a6fe:	46bd      	mov	sp, r7
 800a700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a704:	4770      	bx	lr
 800a706:	bf00      	nop
 800a708:	20000c5c 	.word	0x20000c5c

0800a70c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a70c:	b480      	push	{r7}
 800a70e:	b083      	sub	sp, #12
 800a710:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a712:	4b0b      	ldr	r3, [pc, #44]	; (800a740 <xTaskGetSchedulerState+0x34>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d102      	bne.n	800a720 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a71a:	2301      	movs	r3, #1
 800a71c:	607b      	str	r3, [r7, #4]
 800a71e:	e008      	b.n	800a732 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a720:	4b08      	ldr	r3, [pc, #32]	; (800a744 <xTaskGetSchedulerState+0x38>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d102      	bne.n	800a72e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a728:	2302      	movs	r3, #2
 800a72a:	607b      	str	r3, [r7, #4]
 800a72c:	e001      	b.n	800a732 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a72e:	2300      	movs	r3, #0
 800a730:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a732:	687b      	ldr	r3, [r7, #4]
	}
 800a734:	4618      	mov	r0, r3
 800a736:	370c      	adds	r7, #12
 800a738:	46bd      	mov	sp, r7
 800a73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73e:	4770      	bx	lr
 800a740:	2000113c 	.word	0x2000113c
 800a744:	20001158 	.word	0x20001158

0800a748 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b086      	sub	sp, #24
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a754:	2300      	movs	r3, #0
 800a756:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d056      	beq.n	800a80c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a75e:	4b2e      	ldr	r3, [pc, #184]	; (800a818 <xTaskPriorityDisinherit+0xd0>)
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	693a      	ldr	r2, [r7, #16]
 800a764:	429a      	cmp	r2, r3
 800a766:	d00a      	beq.n	800a77e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a76c:	f383 8811 	msr	BASEPRI, r3
 800a770:	f3bf 8f6f 	isb	sy
 800a774:	f3bf 8f4f 	dsb	sy
 800a778:	60fb      	str	r3, [r7, #12]
}
 800a77a:	bf00      	nop
 800a77c:	e7fe      	b.n	800a77c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a77e:	693b      	ldr	r3, [r7, #16]
 800a780:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a782:	2b00      	cmp	r3, #0
 800a784:	d10a      	bne.n	800a79c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a78a:	f383 8811 	msr	BASEPRI, r3
 800a78e:	f3bf 8f6f 	isb	sy
 800a792:	f3bf 8f4f 	dsb	sy
 800a796:	60bb      	str	r3, [r7, #8]
}
 800a798:	bf00      	nop
 800a79a:	e7fe      	b.n	800a79a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a79c:	693b      	ldr	r3, [r7, #16]
 800a79e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7a0:	1e5a      	subs	r2, r3, #1
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a7a6:	693b      	ldr	r3, [r7, #16]
 800a7a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a7ae:	429a      	cmp	r2, r3
 800a7b0:	d02c      	beq.n	800a80c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a7b2:	693b      	ldr	r3, [r7, #16]
 800a7b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d128      	bne.n	800a80c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a7ba:	693b      	ldr	r3, [r7, #16]
 800a7bc:	3304      	adds	r3, #4
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f7fe fbc4 	bl	8008f4c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a7c4:	693b      	ldr	r3, [r7, #16]
 800a7c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7d0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a7d4:	693b      	ldr	r3, [r7, #16]
 800a7d6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a7d8:	693b      	ldr	r3, [r7, #16]
 800a7da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7dc:	4b0f      	ldr	r3, [pc, #60]	; (800a81c <xTaskPriorityDisinherit+0xd4>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	d903      	bls.n	800a7ec <xTaskPriorityDisinherit+0xa4>
 800a7e4:	693b      	ldr	r3, [r7, #16]
 800a7e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7e8:	4a0c      	ldr	r2, [pc, #48]	; (800a81c <xTaskPriorityDisinherit+0xd4>)
 800a7ea:	6013      	str	r3, [r2, #0]
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7f0:	4613      	mov	r3, r2
 800a7f2:	009b      	lsls	r3, r3, #2
 800a7f4:	4413      	add	r3, r2
 800a7f6:	009b      	lsls	r3, r3, #2
 800a7f8:	4a09      	ldr	r2, [pc, #36]	; (800a820 <xTaskPriorityDisinherit+0xd8>)
 800a7fa:	441a      	add	r2, r3
 800a7fc:	693b      	ldr	r3, [r7, #16]
 800a7fe:	3304      	adds	r3, #4
 800a800:	4619      	mov	r1, r3
 800a802:	4610      	mov	r0, r2
 800a804:	f7fe fb45 	bl	8008e92 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a808:	2301      	movs	r3, #1
 800a80a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a80c:	697b      	ldr	r3, [r7, #20]
	}
 800a80e:	4618      	mov	r0, r3
 800a810:	3718      	adds	r7, #24
 800a812:	46bd      	mov	sp, r7
 800a814:	bd80      	pop	{r7, pc}
 800a816:	bf00      	nop
 800a818:	20000c5c 	.word	0x20000c5c
 800a81c:	20001138 	.word	0x20001138
 800a820:	20000c60 	.word	0x20000c60

0800a824 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b084      	sub	sp, #16
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
 800a82c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a82e:	4b21      	ldr	r3, [pc, #132]	; (800a8b4 <prvAddCurrentTaskToDelayedList+0x90>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a834:	4b20      	ldr	r3, [pc, #128]	; (800a8b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	3304      	adds	r3, #4
 800a83a:	4618      	mov	r0, r3
 800a83c:	f7fe fb86 	bl	8008f4c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a846:	d10a      	bne.n	800a85e <prvAddCurrentTaskToDelayedList+0x3a>
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d007      	beq.n	800a85e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a84e:	4b1a      	ldr	r3, [pc, #104]	; (800a8b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	3304      	adds	r3, #4
 800a854:	4619      	mov	r1, r3
 800a856:	4819      	ldr	r0, [pc, #100]	; (800a8bc <prvAddCurrentTaskToDelayedList+0x98>)
 800a858:	f7fe fb1b 	bl	8008e92 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a85c:	e026      	b.n	800a8ac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a85e:	68fa      	ldr	r2, [r7, #12]
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	4413      	add	r3, r2
 800a864:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a866:	4b14      	ldr	r3, [pc, #80]	; (800a8b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	68ba      	ldr	r2, [r7, #8]
 800a86c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a86e:	68ba      	ldr	r2, [r7, #8]
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	429a      	cmp	r2, r3
 800a874:	d209      	bcs.n	800a88a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a876:	4b12      	ldr	r3, [pc, #72]	; (800a8c0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a878:	681a      	ldr	r2, [r3, #0]
 800a87a:	4b0f      	ldr	r3, [pc, #60]	; (800a8b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	3304      	adds	r3, #4
 800a880:	4619      	mov	r1, r3
 800a882:	4610      	mov	r0, r2
 800a884:	f7fe fb29 	bl	8008eda <vListInsert>
}
 800a888:	e010      	b.n	800a8ac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a88a:	4b0e      	ldr	r3, [pc, #56]	; (800a8c4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a88c:	681a      	ldr	r2, [r3, #0]
 800a88e:	4b0a      	ldr	r3, [pc, #40]	; (800a8b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	3304      	adds	r3, #4
 800a894:	4619      	mov	r1, r3
 800a896:	4610      	mov	r0, r2
 800a898:	f7fe fb1f 	bl	8008eda <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a89c:	4b0a      	ldr	r3, [pc, #40]	; (800a8c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	68ba      	ldr	r2, [r7, #8]
 800a8a2:	429a      	cmp	r2, r3
 800a8a4:	d202      	bcs.n	800a8ac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a8a6:	4a08      	ldr	r2, [pc, #32]	; (800a8c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a8a8:	68bb      	ldr	r3, [r7, #8]
 800a8aa:	6013      	str	r3, [r2, #0]
}
 800a8ac:	bf00      	nop
 800a8ae:	3710      	adds	r7, #16
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}
 800a8b4:	20001134 	.word	0x20001134
 800a8b8:	20000c5c 	.word	0x20000c5c
 800a8bc:	2000111c 	.word	0x2000111c
 800a8c0:	200010ec 	.word	0x200010ec
 800a8c4:	200010e8 	.word	0x200010e8
 800a8c8:	20001150 	.word	0x20001150

0800a8cc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b08a      	sub	sp, #40	; 0x28
 800a8d0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a8d6:	f000 fb07 	bl	800aee8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a8da:	4b1c      	ldr	r3, [pc, #112]	; (800a94c <xTimerCreateTimerTask+0x80>)
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d021      	beq.n	800a926 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a8ea:	1d3a      	adds	r2, r7, #4
 800a8ec:	f107 0108 	add.w	r1, r7, #8
 800a8f0:	f107 030c 	add.w	r3, r7, #12
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f7fe fa85 	bl	8008e04 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a8fa:	6879      	ldr	r1, [r7, #4]
 800a8fc:	68bb      	ldr	r3, [r7, #8]
 800a8fe:	68fa      	ldr	r2, [r7, #12]
 800a900:	9202      	str	r2, [sp, #8]
 800a902:	9301      	str	r3, [sp, #4]
 800a904:	2302      	movs	r3, #2
 800a906:	9300      	str	r3, [sp, #0]
 800a908:	2300      	movs	r3, #0
 800a90a:	460a      	mov	r2, r1
 800a90c:	4910      	ldr	r1, [pc, #64]	; (800a950 <xTimerCreateTimerTask+0x84>)
 800a90e:	4811      	ldr	r0, [pc, #68]	; (800a954 <xTimerCreateTimerTask+0x88>)
 800a910:	f7ff f832 	bl	8009978 <xTaskCreateStatic>
 800a914:	4603      	mov	r3, r0
 800a916:	4a10      	ldr	r2, [pc, #64]	; (800a958 <xTimerCreateTimerTask+0x8c>)
 800a918:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a91a:	4b0f      	ldr	r3, [pc, #60]	; (800a958 <xTimerCreateTimerTask+0x8c>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d001      	beq.n	800a926 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a922:	2301      	movs	r3, #1
 800a924:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d10a      	bne.n	800a942 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800a92c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a930:	f383 8811 	msr	BASEPRI, r3
 800a934:	f3bf 8f6f 	isb	sy
 800a938:	f3bf 8f4f 	dsb	sy
 800a93c:	613b      	str	r3, [r7, #16]
}
 800a93e:	bf00      	nop
 800a940:	e7fe      	b.n	800a940 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a942:	697b      	ldr	r3, [r7, #20]
}
 800a944:	4618      	mov	r0, r3
 800a946:	3718      	adds	r7, #24
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}
 800a94c:	2000118c 	.word	0x2000118c
 800a950:	08010ef4 	.word	0x08010ef4
 800a954:	0800aa91 	.word	0x0800aa91
 800a958:	20001190 	.word	0x20001190

0800a95c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b08a      	sub	sp, #40	; 0x28
 800a960:	af00      	add	r7, sp, #0
 800a962:	60f8      	str	r0, [r7, #12]
 800a964:	60b9      	str	r1, [r7, #8]
 800a966:	607a      	str	r2, [r7, #4]
 800a968:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a96a:	2300      	movs	r3, #0
 800a96c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d10a      	bne.n	800a98a <xTimerGenericCommand+0x2e>
	__asm volatile
 800a974:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a978:	f383 8811 	msr	BASEPRI, r3
 800a97c:	f3bf 8f6f 	isb	sy
 800a980:	f3bf 8f4f 	dsb	sy
 800a984:	623b      	str	r3, [r7, #32]
}
 800a986:	bf00      	nop
 800a988:	e7fe      	b.n	800a988 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a98a:	4b1a      	ldr	r3, [pc, #104]	; (800a9f4 <xTimerGenericCommand+0x98>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d02a      	beq.n	800a9e8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a992:	68bb      	ldr	r3, [r7, #8]
 800a994:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	2b05      	cmp	r3, #5
 800a9a2:	dc18      	bgt.n	800a9d6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a9a4:	f7ff feb2 	bl	800a70c <xTaskGetSchedulerState>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	2b02      	cmp	r3, #2
 800a9ac:	d109      	bne.n	800a9c2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a9ae:	4b11      	ldr	r3, [pc, #68]	; (800a9f4 <xTimerGenericCommand+0x98>)
 800a9b0:	6818      	ldr	r0, [r3, #0]
 800a9b2:	f107 0110 	add.w	r1, r7, #16
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a9ba:	f7fe fbf5 	bl	80091a8 <xQueueGenericSend>
 800a9be:	6278      	str	r0, [r7, #36]	; 0x24
 800a9c0:	e012      	b.n	800a9e8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a9c2:	4b0c      	ldr	r3, [pc, #48]	; (800a9f4 <xTimerGenericCommand+0x98>)
 800a9c4:	6818      	ldr	r0, [r3, #0]
 800a9c6:	f107 0110 	add.w	r1, r7, #16
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	f7fe fbeb 	bl	80091a8 <xQueueGenericSend>
 800a9d2:	6278      	str	r0, [r7, #36]	; 0x24
 800a9d4:	e008      	b.n	800a9e8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a9d6:	4b07      	ldr	r3, [pc, #28]	; (800a9f4 <xTimerGenericCommand+0x98>)
 800a9d8:	6818      	ldr	r0, [r3, #0]
 800a9da:	f107 0110 	add.w	r1, r7, #16
 800a9de:	2300      	movs	r3, #0
 800a9e0:	683a      	ldr	r2, [r7, #0]
 800a9e2:	f7fe fcdf 	bl	80093a4 <xQueueGenericSendFromISR>
 800a9e6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a9e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	3728      	adds	r7, #40	; 0x28
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	bd80      	pop	{r7, pc}
 800a9f2:	bf00      	nop
 800a9f4:	2000118c 	.word	0x2000118c

0800a9f8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b088      	sub	sp, #32
 800a9fc:	af02      	add	r7, sp, #8
 800a9fe:	6078      	str	r0, [r7, #4]
 800aa00:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa02:	4b22      	ldr	r3, [pc, #136]	; (800aa8c <prvProcessExpiredTimer+0x94>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	68db      	ldr	r3, [r3, #12]
 800aa08:	68db      	ldr	r3, [r3, #12]
 800aa0a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aa0c:	697b      	ldr	r3, [r7, #20]
 800aa0e:	3304      	adds	r3, #4
 800aa10:	4618      	mov	r0, r3
 800aa12:	f7fe fa9b 	bl	8008f4c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aa16:	697b      	ldr	r3, [r7, #20]
 800aa18:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa1c:	f003 0304 	and.w	r3, r3, #4
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d022      	beq.n	800aa6a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	699a      	ldr	r2, [r3, #24]
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	18d1      	adds	r1, r2, r3
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	683a      	ldr	r2, [r7, #0]
 800aa30:	6978      	ldr	r0, [r7, #20]
 800aa32:	f000 f8d1 	bl	800abd8 <prvInsertTimerInActiveList>
 800aa36:	4603      	mov	r3, r0
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d01f      	beq.n	800aa7c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	9300      	str	r3, [sp, #0]
 800aa40:	2300      	movs	r3, #0
 800aa42:	687a      	ldr	r2, [r7, #4]
 800aa44:	2100      	movs	r1, #0
 800aa46:	6978      	ldr	r0, [r7, #20]
 800aa48:	f7ff ff88 	bl	800a95c <xTimerGenericCommand>
 800aa4c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800aa4e:	693b      	ldr	r3, [r7, #16]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d113      	bne.n	800aa7c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800aa54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa58:	f383 8811 	msr	BASEPRI, r3
 800aa5c:	f3bf 8f6f 	isb	sy
 800aa60:	f3bf 8f4f 	dsb	sy
 800aa64:	60fb      	str	r3, [r7, #12]
}
 800aa66:	bf00      	nop
 800aa68:	e7fe      	b.n	800aa68 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa70:	f023 0301 	bic.w	r3, r3, #1
 800aa74:	b2da      	uxtb	r2, r3
 800aa76:	697b      	ldr	r3, [r7, #20]
 800aa78:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aa7c:	697b      	ldr	r3, [r7, #20]
 800aa7e:	6a1b      	ldr	r3, [r3, #32]
 800aa80:	6978      	ldr	r0, [r7, #20]
 800aa82:	4798      	blx	r3
}
 800aa84:	bf00      	nop
 800aa86:	3718      	adds	r7, #24
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	bd80      	pop	{r7, pc}
 800aa8c:	20001184 	.word	0x20001184

0800aa90 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b084      	sub	sp, #16
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aa98:	f107 0308 	add.w	r3, r7, #8
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	f000 f857 	bl	800ab50 <prvGetNextExpireTime>
 800aaa2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	4619      	mov	r1, r3
 800aaa8:	68f8      	ldr	r0, [r7, #12]
 800aaaa:	f000 f803 	bl	800aab4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800aaae:	f000 f8d5 	bl	800ac5c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aab2:	e7f1      	b.n	800aa98 <prvTimerTask+0x8>

0800aab4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b084      	sub	sp, #16
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
 800aabc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800aabe:	f7ff fa29 	bl	8009f14 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aac2:	f107 0308 	add.w	r3, r7, #8
 800aac6:	4618      	mov	r0, r3
 800aac8:	f000 f866 	bl	800ab98 <prvSampleTimeNow>
 800aacc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d130      	bne.n	800ab36 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d10a      	bne.n	800aaf0 <prvProcessTimerOrBlockTask+0x3c>
 800aada:	687a      	ldr	r2, [r7, #4]
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	429a      	cmp	r2, r3
 800aae0:	d806      	bhi.n	800aaf0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800aae2:	f7ff fa25 	bl	8009f30 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800aae6:	68f9      	ldr	r1, [r7, #12]
 800aae8:	6878      	ldr	r0, [r7, #4]
 800aaea:	f7ff ff85 	bl	800a9f8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800aaee:	e024      	b.n	800ab3a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d008      	beq.n	800ab08 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800aaf6:	4b13      	ldr	r3, [pc, #76]	; (800ab44 <prvProcessTimerOrBlockTask+0x90>)
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d101      	bne.n	800ab04 <prvProcessTimerOrBlockTask+0x50>
 800ab00:	2301      	movs	r3, #1
 800ab02:	e000      	b.n	800ab06 <prvProcessTimerOrBlockTask+0x52>
 800ab04:	2300      	movs	r3, #0
 800ab06:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ab08:	4b0f      	ldr	r3, [pc, #60]	; (800ab48 <prvProcessTimerOrBlockTask+0x94>)
 800ab0a:	6818      	ldr	r0, [r3, #0]
 800ab0c:	687a      	ldr	r2, [r7, #4]
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	1ad3      	subs	r3, r2, r3
 800ab12:	683a      	ldr	r2, [r7, #0]
 800ab14:	4619      	mov	r1, r3
 800ab16:	f7fe fefb 	bl	8009910 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ab1a:	f7ff fa09 	bl	8009f30 <xTaskResumeAll>
 800ab1e:	4603      	mov	r3, r0
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d10a      	bne.n	800ab3a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ab24:	4b09      	ldr	r3, [pc, #36]	; (800ab4c <prvProcessTimerOrBlockTask+0x98>)
 800ab26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab2a:	601a      	str	r2, [r3, #0]
 800ab2c:	f3bf 8f4f 	dsb	sy
 800ab30:	f3bf 8f6f 	isb	sy
}
 800ab34:	e001      	b.n	800ab3a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ab36:	f7ff f9fb 	bl	8009f30 <xTaskResumeAll>
}
 800ab3a:	bf00      	nop
 800ab3c:	3710      	adds	r7, #16
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	bd80      	pop	{r7, pc}
 800ab42:	bf00      	nop
 800ab44:	20001188 	.word	0x20001188
 800ab48:	2000118c 	.word	0x2000118c
 800ab4c:	e000ed04 	.word	0xe000ed04

0800ab50 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ab50:	b480      	push	{r7}
 800ab52:	b085      	sub	sp, #20
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ab58:	4b0e      	ldr	r3, [pc, #56]	; (800ab94 <prvGetNextExpireTime+0x44>)
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d101      	bne.n	800ab66 <prvGetNextExpireTime+0x16>
 800ab62:	2201      	movs	r2, #1
 800ab64:	e000      	b.n	800ab68 <prvGetNextExpireTime+0x18>
 800ab66:	2200      	movs	r2, #0
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d105      	bne.n	800ab80 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ab74:	4b07      	ldr	r3, [pc, #28]	; (800ab94 <prvGetNextExpireTime+0x44>)
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	68db      	ldr	r3, [r3, #12]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	60fb      	str	r3, [r7, #12]
 800ab7e:	e001      	b.n	800ab84 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ab80:	2300      	movs	r3, #0
 800ab82:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ab84:	68fb      	ldr	r3, [r7, #12]
}
 800ab86:	4618      	mov	r0, r3
 800ab88:	3714      	adds	r7, #20
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab90:	4770      	bx	lr
 800ab92:	bf00      	nop
 800ab94:	20001184 	.word	0x20001184

0800ab98 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b084      	sub	sp, #16
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800aba0:	f7ff fa64 	bl	800a06c <xTaskGetTickCount>
 800aba4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800aba6:	4b0b      	ldr	r3, [pc, #44]	; (800abd4 <prvSampleTimeNow+0x3c>)
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	68fa      	ldr	r2, [r7, #12]
 800abac:	429a      	cmp	r2, r3
 800abae:	d205      	bcs.n	800abbc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800abb0:	f000 f936 	bl	800ae20 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	2201      	movs	r2, #1
 800abb8:	601a      	str	r2, [r3, #0]
 800abba:	e002      	b.n	800abc2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	2200      	movs	r2, #0
 800abc0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800abc2:	4a04      	ldr	r2, [pc, #16]	; (800abd4 <prvSampleTimeNow+0x3c>)
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800abc8:	68fb      	ldr	r3, [r7, #12]
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3710      	adds	r7, #16
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}
 800abd2:	bf00      	nop
 800abd4:	20001194 	.word	0x20001194

0800abd8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b086      	sub	sp, #24
 800abdc:	af00      	add	r7, sp, #0
 800abde:	60f8      	str	r0, [r7, #12]
 800abe0:	60b9      	str	r1, [r7, #8]
 800abe2:	607a      	str	r2, [r7, #4]
 800abe4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800abe6:	2300      	movs	r3, #0
 800abe8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	68ba      	ldr	r2, [r7, #8]
 800abee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	68fa      	ldr	r2, [r7, #12]
 800abf4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800abf6:	68ba      	ldr	r2, [r7, #8]
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	429a      	cmp	r2, r3
 800abfc:	d812      	bhi.n	800ac24 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800abfe:	687a      	ldr	r2, [r7, #4]
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	1ad2      	subs	r2, r2, r3
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	699b      	ldr	r3, [r3, #24]
 800ac08:	429a      	cmp	r2, r3
 800ac0a:	d302      	bcc.n	800ac12 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ac0c:	2301      	movs	r3, #1
 800ac0e:	617b      	str	r3, [r7, #20]
 800ac10:	e01b      	b.n	800ac4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ac12:	4b10      	ldr	r3, [pc, #64]	; (800ac54 <prvInsertTimerInActiveList+0x7c>)
 800ac14:	681a      	ldr	r2, [r3, #0]
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	3304      	adds	r3, #4
 800ac1a:	4619      	mov	r1, r3
 800ac1c:	4610      	mov	r0, r2
 800ac1e:	f7fe f95c 	bl	8008eda <vListInsert>
 800ac22:	e012      	b.n	800ac4a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ac24:	687a      	ldr	r2, [r7, #4]
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	429a      	cmp	r2, r3
 800ac2a:	d206      	bcs.n	800ac3a <prvInsertTimerInActiveList+0x62>
 800ac2c:	68ba      	ldr	r2, [r7, #8]
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	429a      	cmp	r2, r3
 800ac32:	d302      	bcc.n	800ac3a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ac34:	2301      	movs	r3, #1
 800ac36:	617b      	str	r3, [r7, #20]
 800ac38:	e007      	b.n	800ac4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ac3a:	4b07      	ldr	r3, [pc, #28]	; (800ac58 <prvInsertTimerInActiveList+0x80>)
 800ac3c:	681a      	ldr	r2, [r3, #0]
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	3304      	adds	r3, #4
 800ac42:	4619      	mov	r1, r3
 800ac44:	4610      	mov	r0, r2
 800ac46:	f7fe f948 	bl	8008eda <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ac4a:	697b      	ldr	r3, [r7, #20]
}
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	3718      	adds	r7, #24
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bd80      	pop	{r7, pc}
 800ac54:	20001188 	.word	0x20001188
 800ac58:	20001184 	.word	0x20001184

0800ac5c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	b08e      	sub	sp, #56	; 0x38
 800ac60:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ac62:	e0ca      	b.n	800adfa <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	da18      	bge.n	800ac9c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ac6a:	1d3b      	adds	r3, r7, #4
 800ac6c:	3304      	adds	r3, #4
 800ac6e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ac70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d10a      	bne.n	800ac8c <prvProcessReceivedCommands+0x30>
	__asm volatile
 800ac76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac7a:	f383 8811 	msr	BASEPRI, r3
 800ac7e:	f3bf 8f6f 	isb	sy
 800ac82:	f3bf 8f4f 	dsb	sy
 800ac86:	61fb      	str	r3, [r7, #28]
}
 800ac88:	bf00      	nop
 800ac8a:	e7fe      	b.n	800ac8a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ac8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ac92:	6850      	ldr	r0, [r2, #4]
 800ac94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ac96:	6892      	ldr	r2, [r2, #8]
 800ac98:	4611      	mov	r1, r2
 800ac9a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	f2c0 80aa 	blt.w	800adf8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800aca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acaa:	695b      	ldr	r3, [r3, #20]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d004      	beq.n	800acba <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800acb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acb2:	3304      	adds	r3, #4
 800acb4:	4618      	mov	r0, r3
 800acb6:	f7fe f949 	bl	8008f4c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800acba:	463b      	mov	r3, r7
 800acbc:	4618      	mov	r0, r3
 800acbe:	f7ff ff6b 	bl	800ab98 <prvSampleTimeNow>
 800acc2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2b09      	cmp	r3, #9
 800acc8:	f200 8097 	bhi.w	800adfa <prvProcessReceivedCommands+0x19e>
 800accc:	a201      	add	r2, pc, #4	; (adr r2, 800acd4 <prvProcessReceivedCommands+0x78>)
 800acce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acd2:	bf00      	nop
 800acd4:	0800acfd 	.word	0x0800acfd
 800acd8:	0800acfd 	.word	0x0800acfd
 800acdc:	0800acfd 	.word	0x0800acfd
 800ace0:	0800ad71 	.word	0x0800ad71
 800ace4:	0800ad85 	.word	0x0800ad85
 800ace8:	0800adcf 	.word	0x0800adcf
 800acec:	0800acfd 	.word	0x0800acfd
 800acf0:	0800acfd 	.word	0x0800acfd
 800acf4:	0800ad71 	.word	0x0800ad71
 800acf8:	0800ad85 	.word	0x0800ad85
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800acfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acfe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad02:	f043 0301 	orr.w	r3, r3, #1
 800ad06:	b2da      	uxtb	r2, r3
 800ad08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ad0e:	68ba      	ldr	r2, [r7, #8]
 800ad10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad12:	699b      	ldr	r3, [r3, #24]
 800ad14:	18d1      	adds	r1, r2, r3
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad1c:	f7ff ff5c 	bl	800abd8 <prvInsertTimerInActiveList>
 800ad20:	4603      	mov	r3, r0
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d069      	beq.n	800adfa <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad28:	6a1b      	ldr	r3, [r3, #32]
 800ad2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad2c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ad2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad34:	f003 0304 	and.w	r3, r3, #4
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d05e      	beq.n	800adfa <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ad3c:	68ba      	ldr	r2, [r7, #8]
 800ad3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad40:	699b      	ldr	r3, [r3, #24]
 800ad42:	441a      	add	r2, r3
 800ad44:	2300      	movs	r3, #0
 800ad46:	9300      	str	r3, [sp, #0]
 800ad48:	2300      	movs	r3, #0
 800ad4a:	2100      	movs	r1, #0
 800ad4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad4e:	f7ff fe05 	bl	800a95c <xTimerGenericCommand>
 800ad52:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ad54:	6a3b      	ldr	r3, [r7, #32]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d14f      	bne.n	800adfa <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800ad5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad5e:	f383 8811 	msr	BASEPRI, r3
 800ad62:	f3bf 8f6f 	isb	sy
 800ad66:	f3bf 8f4f 	dsb	sy
 800ad6a:	61bb      	str	r3, [r7, #24]
}
 800ad6c:	bf00      	nop
 800ad6e:	e7fe      	b.n	800ad6e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ad70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad76:	f023 0301 	bic.w	r3, r3, #1
 800ad7a:	b2da      	uxtb	r2, r3
 800ad7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800ad82:	e03a      	b.n	800adfa <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ad84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad8a:	f043 0301 	orr.w	r3, r3, #1
 800ad8e:	b2da      	uxtb	r2, r3
 800ad90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ad96:	68ba      	ldr	r2, [r7, #8]
 800ad98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad9a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ad9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad9e:	699b      	ldr	r3, [r3, #24]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d10a      	bne.n	800adba <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ada4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ada8:	f383 8811 	msr	BASEPRI, r3
 800adac:	f3bf 8f6f 	isb	sy
 800adb0:	f3bf 8f4f 	dsb	sy
 800adb4:	617b      	str	r3, [r7, #20]
}
 800adb6:	bf00      	nop
 800adb8:	e7fe      	b.n	800adb8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800adba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adbc:	699a      	ldr	r2, [r3, #24]
 800adbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adc0:	18d1      	adds	r1, r2, r3
 800adc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800adc6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800adc8:	f7ff ff06 	bl	800abd8 <prvInsertTimerInActiveList>
					break;
 800adcc:	e015      	b.n	800adfa <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800adce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800add0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800add4:	f003 0302 	and.w	r3, r3, #2
 800add8:	2b00      	cmp	r3, #0
 800adda:	d103      	bne.n	800ade4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800addc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800adde:	f000 fbdf 	bl	800b5a0 <vPortFree>
 800ade2:	e00a      	b.n	800adfa <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ade4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ade6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800adea:	f023 0301 	bic.w	r3, r3, #1
 800adee:	b2da      	uxtb	r2, r3
 800adf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adf2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800adf6:	e000      	b.n	800adfa <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800adf8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800adfa:	4b08      	ldr	r3, [pc, #32]	; (800ae1c <prvProcessReceivedCommands+0x1c0>)
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	1d39      	adds	r1, r7, #4
 800ae00:	2200      	movs	r2, #0
 800ae02:	4618      	mov	r0, r3
 800ae04:	f7fe fb6a 	bl	80094dc <xQueueReceive>
 800ae08:	4603      	mov	r3, r0
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	f47f af2a 	bne.w	800ac64 <prvProcessReceivedCommands+0x8>
	}
}
 800ae10:	bf00      	nop
 800ae12:	bf00      	nop
 800ae14:	3730      	adds	r7, #48	; 0x30
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}
 800ae1a:	bf00      	nop
 800ae1c:	2000118c 	.word	0x2000118c

0800ae20 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b088      	sub	sp, #32
 800ae24:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ae26:	e048      	b.n	800aeba <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ae28:	4b2d      	ldr	r3, [pc, #180]	; (800aee0 <prvSwitchTimerLists+0xc0>)
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	68db      	ldr	r3, [r3, #12]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae32:	4b2b      	ldr	r3, [pc, #172]	; (800aee0 <prvSwitchTimerLists+0xc0>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	68db      	ldr	r3, [r3, #12]
 800ae38:	68db      	ldr	r3, [r3, #12]
 800ae3a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	3304      	adds	r3, #4
 800ae40:	4618      	mov	r0, r3
 800ae42:	f7fe f883 	bl	8008f4c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	6a1b      	ldr	r3, [r3, #32]
 800ae4a:	68f8      	ldr	r0, [r7, #12]
 800ae4c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae54:	f003 0304 	and.w	r3, r3, #4
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d02e      	beq.n	800aeba <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	699b      	ldr	r3, [r3, #24]
 800ae60:	693a      	ldr	r2, [r7, #16]
 800ae62:	4413      	add	r3, r2
 800ae64:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ae66:	68ba      	ldr	r2, [r7, #8]
 800ae68:	693b      	ldr	r3, [r7, #16]
 800ae6a:	429a      	cmp	r2, r3
 800ae6c:	d90e      	bls.n	800ae8c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	68ba      	ldr	r2, [r7, #8]
 800ae72:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	68fa      	ldr	r2, [r7, #12]
 800ae78:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ae7a:	4b19      	ldr	r3, [pc, #100]	; (800aee0 <prvSwitchTimerLists+0xc0>)
 800ae7c:	681a      	ldr	r2, [r3, #0]
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	3304      	adds	r3, #4
 800ae82:	4619      	mov	r1, r3
 800ae84:	4610      	mov	r0, r2
 800ae86:	f7fe f828 	bl	8008eda <vListInsert>
 800ae8a:	e016      	b.n	800aeba <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	9300      	str	r3, [sp, #0]
 800ae90:	2300      	movs	r3, #0
 800ae92:	693a      	ldr	r2, [r7, #16]
 800ae94:	2100      	movs	r1, #0
 800ae96:	68f8      	ldr	r0, [r7, #12]
 800ae98:	f7ff fd60 	bl	800a95c <xTimerGenericCommand>
 800ae9c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d10a      	bne.n	800aeba <prvSwitchTimerLists+0x9a>
	__asm volatile
 800aea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aea8:	f383 8811 	msr	BASEPRI, r3
 800aeac:	f3bf 8f6f 	isb	sy
 800aeb0:	f3bf 8f4f 	dsb	sy
 800aeb4:	603b      	str	r3, [r7, #0]
}
 800aeb6:	bf00      	nop
 800aeb8:	e7fe      	b.n	800aeb8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aeba:	4b09      	ldr	r3, [pc, #36]	; (800aee0 <prvSwitchTimerLists+0xc0>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d1b1      	bne.n	800ae28 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800aec4:	4b06      	ldr	r3, [pc, #24]	; (800aee0 <prvSwitchTimerLists+0xc0>)
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800aeca:	4b06      	ldr	r3, [pc, #24]	; (800aee4 <prvSwitchTimerLists+0xc4>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	4a04      	ldr	r2, [pc, #16]	; (800aee0 <prvSwitchTimerLists+0xc0>)
 800aed0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800aed2:	4a04      	ldr	r2, [pc, #16]	; (800aee4 <prvSwitchTimerLists+0xc4>)
 800aed4:	697b      	ldr	r3, [r7, #20]
 800aed6:	6013      	str	r3, [r2, #0]
}
 800aed8:	bf00      	nop
 800aeda:	3718      	adds	r7, #24
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}
 800aee0:	20001184 	.word	0x20001184
 800aee4:	20001188 	.word	0x20001188

0800aee8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b082      	sub	sp, #8
 800aeec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800aeee:	f000 f969 	bl	800b1c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800aef2:	4b15      	ldr	r3, [pc, #84]	; (800af48 <prvCheckForValidListAndQueue+0x60>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d120      	bne.n	800af3c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800aefa:	4814      	ldr	r0, [pc, #80]	; (800af4c <prvCheckForValidListAndQueue+0x64>)
 800aefc:	f7fd ff9c 	bl	8008e38 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800af00:	4813      	ldr	r0, [pc, #76]	; (800af50 <prvCheckForValidListAndQueue+0x68>)
 800af02:	f7fd ff99 	bl	8008e38 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800af06:	4b13      	ldr	r3, [pc, #76]	; (800af54 <prvCheckForValidListAndQueue+0x6c>)
 800af08:	4a10      	ldr	r2, [pc, #64]	; (800af4c <prvCheckForValidListAndQueue+0x64>)
 800af0a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800af0c:	4b12      	ldr	r3, [pc, #72]	; (800af58 <prvCheckForValidListAndQueue+0x70>)
 800af0e:	4a10      	ldr	r2, [pc, #64]	; (800af50 <prvCheckForValidListAndQueue+0x68>)
 800af10:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800af12:	2300      	movs	r3, #0
 800af14:	9300      	str	r3, [sp, #0]
 800af16:	4b11      	ldr	r3, [pc, #68]	; (800af5c <prvCheckForValidListAndQueue+0x74>)
 800af18:	4a11      	ldr	r2, [pc, #68]	; (800af60 <prvCheckForValidListAndQueue+0x78>)
 800af1a:	2110      	movs	r1, #16
 800af1c:	200a      	movs	r0, #10
 800af1e:	f7fe f8a7 	bl	8009070 <xQueueGenericCreateStatic>
 800af22:	4603      	mov	r3, r0
 800af24:	4a08      	ldr	r2, [pc, #32]	; (800af48 <prvCheckForValidListAndQueue+0x60>)
 800af26:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800af28:	4b07      	ldr	r3, [pc, #28]	; (800af48 <prvCheckForValidListAndQueue+0x60>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d005      	beq.n	800af3c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800af30:	4b05      	ldr	r3, [pc, #20]	; (800af48 <prvCheckForValidListAndQueue+0x60>)
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	490b      	ldr	r1, [pc, #44]	; (800af64 <prvCheckForValidListAndQueue+0x7c>)
 800af36:	4618      	mov	r0, r3
 800af38:	f7fe fcc0 	bl	80098bc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800af3c:	f000 f972 	bl	800b224 <vPortExitCritical>
}
 800af40:	bf00      	nop
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}
 800af46:	bf00      	nop
 800af48:	2000118c 	.word	0x2000118c
 800af4c:	2000115c 	.word	0x2000115c
 800af50:	20001170 	.word	0x20001170
 800af54:	20001184 	.word	0x20001184
 800af58:	20001188 	.word	0x20001188
 800af5c:	20001238 	.word	0x20001238
 800af60:	20001198 	.word	0x20001198
 800af64:	08010efc 	.word	0x08010efc

0800af68 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800af68:	b480      	push	{r7}
 800af6a:	b085      	sub	sp, #20
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	60b9      	str	r1, [r7, #8]
 800af72:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	3b04      	subs	r3, #4
 800af78:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800af80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	3b04      	subs	r3, #4
 800af86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800af88:	68bb      	ldr	r3, [r7, #8]
 800af8a:	f023 0201 	bic.w	r2, r3, #1
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	3b04      	subs	r3, #4
 800af96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800af98:	4a0c      	ldr	r2, [pc, #48]	; (800afcc <pxPortInitialiseStack+0x64>)
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	3b14      	subs	r3, #20
 800afa2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800afa4:	687a      	ldr	r2, [r7, #4]
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	3b04      	subs	r3, #4
 800afae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	f06f 0202 	mvn.w	r2, #2
 800afb6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	3b20      	subs	r3, #32
 800afbc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800afbe:	68fb      	ldr	r3, [r7, #12]
}
 800afc0:	4618      	mov	r0, r3
 800afc2:	3714      	adds	r7, #20
 800afc4:	46bd      	mov	sp, r7
 800afc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afca:	4770      	bx	lr
 800afcc:	0800afd1 	.word	0x0800afd1

0800afd0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800afd0:	b480      	push	{r7}
 800afd2:	b085      	sub	sp, #20
 800afd4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800afd6:	2300      	movs	r3, #0
 800afd8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800afda:	4b12      	ldr	r3, [pc, #72]	; (800b024 <prvTaskExitError+0x54>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afe2:	d00a      	beq.n	800affa <prvTaskExitError+0x2a>
	__asm volatile
 800afe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afe8:	f383 8811 	msr	BASEPRI, r3
 800afec:	f3bf 8f6f 	isb	sy
 800aff0:	f3bf 8f4f 	dsb	sy
 800aff4:	60fb      	str	r3, [r7, #12]
}
 800aff6:	bf00      	nop
 800aff8:	e7fe      	b.n	800aff8 <prvTaskExitError+0x28>
	__asm volatile
 800affa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800affe:	f383 8811 	msr	BASEPRI, r3
 800b002:	f3bf 8f6f 	isb	sy
 800b006:	f3bf 8f4f 	dsb	sy
 800b00a:	60bb      	str	r3, [r7, #8]
}
 800b00c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b00e:	bf00      	nop
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d0fc      	beq.n	800b010 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b016:	bf00      	nop
 800b018:	bf00      	nop
 800b01a:	3714      	adds	r7, #20
 800b01c:	46bd      	mov	sp, r7
 800b01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b022:	4770      	bx	lr
 800b024:	20000018 	.word	0x20000018
	...

0800b030 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b030:	4b07      	ldr	r3, [pc, #28]	; (800b050 <pxCurrentTCBConst2>)
 800b032:	6819      	ldr	r1, [r3, #0]
 800b034:	6808      	ldr	r0, [r1, #0]
 800b036:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b03a:	f380 8809 	msr	PSP, r0
 800b03e:	f3bf 8f6f 	isb	sy
 800b042:	f04f 0000 	mov.w	r0, #0
 800b046:	f380 8811 	msr	BASEPRI, r0
 800b04a:	4770      	bx	lr
 800b04c:	f3af 8000 	nop.w

0800b050 <pxCurrentTCBConst2>:
 800b050:	20000c5c 	.word	0x20000c5c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b054:	bf00      	nop
 800b056:	bf00      	nop

0800b058 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b058:	4808      	ldr	r0, [pc, #32]	; (800b07c <prvPortStartFirstTask+0x24>)
 800b05a:	6800      	ldr	r0, [r0, #0]
 800b05c:	6800      	ldr	r0, [r0, #0]
 800b05e:	f380 8808 	msr	MSP, r0
 800b062:	f04f 0000 	mov.w	r0, #0
 800b066:	f380 8814 	msr	CONTROL, r0
 800b06a:	b662      	cpsie	i
 800b06c:	b661      	cpsie	f
 800b06e:	f3bf 8f4f 	dsb	sy
 800b072:	f3bf 8f6f 	isb	sy
 800b076:	df00      	svc	0
 800b078:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b07a:	bf00      	nop
 800b07c:	e000ed08 	.word	0xe000ed08

0800b080 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b086      	sub	sp, #24
 800b084:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b086:	4b46      	ldr	r3, [pc, #280]	; (800b1a0 <xPortStartScheduler+0x120>)
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	4a46      	ldr	r2, [pc, #280]	; (800b1a4 <xPortStartScheduler+0x124>)
 800b08c:	4293      	cmp	r3, r2
 800b08e:	d10a      	bne.n	800b0a6 <xPortStartScheduler+0x26>
	__asm volatile
 800b090:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b094:	f383 8811 	msr	BASEPRI, r3
 800b098:	f3bf 8f6f 	isb	sy
 800b09c:	f3bf 8f4f 	dsb	sy
 800b0a0:	613b      	str	r3, [r7, #16]
}
 800b0a2:	bf00      	nop
 800b0a4:	e7fe      	b.n	800b0a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b0a6:	4b3e      	ldr	r3, [pc, #248]	; (800b1a0 <xPortStartScheduler+0x120>)
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	4a3f      	ldr	r2, [pc, #252]	; (800b1a8 <xPortStartScheduler+0x128>)
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d10a      	bne.n	800b0c6 <xPortStartScheduler+0x46>
	__asm volatile
 800b0b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0b4:	f383 8811 	msr	BASEPRI, r3
 800b0b8:	f3bf 8f6f 	isb	sy
 800b0bc:	f3bf 8f4f 	dsb	sy
 800b0c0:	60fb      	str	r3, [r7, #12]
}
 800b0c2:	bf00      	nop
 800b0c4:	e7fe      	b.n	800b0c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b0c6:	4b39      	ldr	r3, [pc, #228]	; (800b1ac <xPortStartScheduler+0x12c>)
 800b0c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b0ca:	697b      	ldr	r3, [r7, #20]
 800b0cc:	781b      	ldrb	r3, [r3, #0]
 800b0ce:	b2db      	uxtb	r3, r3
 800b0d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b0d2:	697b      	ldr	r3, [r7, #20]
 800b0d4:	22ff      	movs	r2, #255	; 0xff
 800b0d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b0d8:	697b      	ldr	r3, [r7, #20]
 800b0da:	781b      	ldrb	r3, [r3, #0]
 800b0dc:	b2db      	uxtb	r3, r3
 800b0de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b0e0:	78fb      	ldrb	r3, [r7, #3]
 800b0e2:	b2db      	uxtb	r3, r3
 800b0e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b0e8:	b2da      	uxtb	r2, r3
 800b0ea:	4b31      	ldr	r3, [pc, #196]	; (800b1b0 <xPortStartScheduler+0x130>)
 800b0ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b0ee:	4b31      	ldr	r3, [pc, #196]	; (800b1b4 <xPortStartScheduler+0x134>)
 800b0f0:	2207      	movs	r2, #7
 800b0f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b0f4:	e009      	b.n	800b10a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b0f6:	4b2f      	ldr	r3, [pc, #188]	; (800b1b4 <xPortStartScheduler+0x134>)
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	3b01      	subs	r3, #1
 800b0fc:	4a2d      	ldr	r2, [pc, #180]	; (800b1b4 <xPortStartScheduler+0x134>)
 800b0fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b100:	78fb      	ldrb	r3, [r7, #3]
 800b102:	b2db      	uxtb	r3, r3
 800b104:	005b      	lsls	r3, r3, #1
 800b106:	b2db      	uxtb	r3, r3
 800b108:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b10a:	78fb      	ldrb	r3, [r7, #3]
 800b10c:	b2db      	uxtb	r3, r3
 800b10e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b112:	2b80      	cmp	r3, #128	; 0x80
 800b114:	d0ef      	beq.n	800b0f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b116:	4b27      	ldr	r3, [pc, #156]	; (800b1b4 <xPortStartScheduler+0x134>)
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	f1c3 0307 	rsb	r3, r3, #7
 800b11e:	2b04      	cmp	r3, #4
 800b120:	d00a      	beq.n	800b138 <xPortStartScheduler+0xb8>
	__asm volatile
 800b122:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b126:	f383 8811 	msr	BASEPRI, r3
 800b12a:	f3bf 8f6f 	isb	sy
 800b12e:	f3bf 8f4f 	dsb	sy
 800b132:	60bb      	str	r3, [r7, #8]
}
 800b134:	bf00      	nop
 800b136:	e7fe      	b.n	800b136 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b138:	4b1e      	ldr	r3, [pc, #120]	; (800b1b4 <xPortStartScheduler+0x134>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	021b      	lsls	r3, r3, #8
 800b13e:	4a1d      	ldr	r2, [pc, #116]	; (800b1b4 <xPortStartScheduler+0x134>)
 800b140:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b142:	4b1c      	ldr	r3, [pc, #112]	; (800b1b4 <xPortStartScheduler+0x134>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b14a:	4a1a      	ldr	r2, [pc, #104]	; (800b1b4 <xPortStartScheduler+0x134>)
 800b14c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	b2da      	uxtb	r2, r3
 800b152:	697b      	ldr	r3, [r7, #20]
 800b154:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b156:	4b18      	ldr	r3, [pc, #96]	; (800b1b8 <xPortStartScheduler+0x138>)
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	4a17      	ldr	r2, [pc, #92]	; (800b1b8 <xPortStartScheduler+0x138>)
 800b15c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b160:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b162:	4b15      	ldr	r3, [pc, #84]	; (800b1b8 <xPortStartScheduler+0x138>)
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	4a14      	ldr	r2, [pc, #80]	; (800b1b8 <xPortStartScheduler+0x138>)
 800b168:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b16c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b16e:	f000 f8dd 	bl	800b32c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b172:	4b12      	ldr	r3, [pc, #72]	; (800b1bc <xPortStartScheduler+0x13c>)
 800b174:	2200      	movs	r2, #0
 800b176:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b178:	f000 f8fc 	bl	800b374 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b17c:	4b10      	ldr	r3, [pc, #64]	; (800b1c0 <xPortStartScheduler+0x140>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	4a0f      	ldr	r2, [pc, #60]	; (800b1c0 <xPortStartScheduler+0x140>)
 800b182:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b186:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b188:	f7ff ff66 	bl	800b058 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b18c:	f7ff f838 	bl	800a200 <vTaskSwitchContext>
	prvTaskExitError();
 800b190:	f7ff ff1e 	bl	800afd0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b194:	2300      	movs	r3, #0
}
 800b196:	4618      	mov	r0, r3
 800b198:	3718      	adds	r7, #24
 800b19a:	46bd      	mov	sp, r7
 800b19c:	bd80      	pop	{r7, pc}
 800b19e:	bf00      	nop
 800b1a0:	e000ed00 	.word	0xe000ed00
 800b1a4:	410fc271 	.word	0x410fc271
 800b1a8:	410fc270 	.word	0x410fc270
 800b1ac:	e000e400 	.word	0xe000e400
 800b1b0:	20001288 	.word	0x20001288
 800b1b4:	2000128c 	.word	0x2000128c
 800b1b8:	e000ed20 	.word	0xe000ed20
 800b1bc:	20000018 	.word	0x20000018
 800b1c0:	e000ef34 	.word	0xe000ef34

0800b1c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b1c4:	b480      	push	{r7}
 800b1c6:	b083      	sub	sp, #12
 800b1c8:	af00      	add	r7, sp, #0
	__asm volatile
 800b1ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1ce:	f383 8811 	msr	BASEPRI, r3
 800b1d2:	f3bf 8f6f 	isb	sy
 800b1d6:	f3bf 8f4f 	dsb	sy
 800b1da:	607b      	str	r3, [r7, #4]
}
 800b1dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b1de:	4b0f      	ldr	r3, [pc, #60]	; (800b21c <vPortEnterCritical+0x58>)
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	3301      	adds	r3, #1
 800b1e4:	4a0d      	ldr	r2, [pc, #52]	; (800b21c <vPortEnterCritical+0x58>)
 800b1e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b1e8:	4b0c      	ldr	r3, [pc, #48]	; (800b21c <vPortEnterCritical+0x58>)
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	2b01      	cmp	r3, #1
 800b1ee:	d10f      	bne.n	800b210 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b1f0:	4b0b      	ldr	r3, [pc, #44]	; (800b220 <vPortEnterCritical+0x5c>)
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	b2db      	uxtb	r3, r3
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d00a      	beq.n	800b210 <vPortEnterCritical+0x4c>
	__asm volatile
 800b1fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1fe:	f383 8811 	msr	BASEPRI, r3
 800b202:	f3bf 8f6f 	isb	sy
 800b206:	f3bf 8f4f 	dsb	sy
 800b20a:	603b      	str	r3, [r7, #0]
}
 800b20c:	bf00      	nop
 800b20e:	e7fe      	b.n	800b20e <vPortEnterCritical+0x4a>
	}
}
 800b210:	bf00      	nop
 800b212:	370c      	adds	r7, #12
 800b214:	46bd      	mov	sp, r7
 800b216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21a:	4770      	bx	lr
 800b21c:	20000018 	.word	0x20000018
 800b220:	e000ed04 	.word	0xe000ed04

0800b224 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b224:	b480      	push	{r7}
 800b226:	b083      	sub	sp, #12
 800b228:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b22a:	4b12      	ldr	r3, [pc, #72]	; (800b274 <vPortExitCritical+0x50>)
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d10a      	bne.n	800b248 <vPortExitCritical+0x24>
	__asm volatile
 800b232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b236:	f383 8811 	msr	BASEPRI, r3
 800b23a:	f3bf 8f6f 	isb	sy
 800b23e:	f3bf 8f4f 	dsb	sy
 800b242:	607b      	str	r3, [r7, #4]
}
 800b244:	bf00      	nop
 800b246:	e7fe      	b.n	800b246 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b248:	4b0a      	ldr	r3, [pc, #40]	; (800b274 <vPortExitCritical+0x50>)
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	3b01      	subs	r3, #1
 800b24e:	4a09      	ldr	r2, [pc, #36]	; (800b274 <vPortExitCritical+0x50>)
 800b250:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b252:	4b08      	ldr	r3, [pc, #32]	; (800b274 <vPortExitCritical+0x50>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d105      	bne.n	800b266 <vPortExitCritical+0x42>
 800b25a:	2300      	movs	r3, #0
 800b25c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	f383 8811 	msr	BASEPRI, r3
}
 800b264:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b266:	bf00      	nop
 800b268:	370c      	adds	r7, #12
 800b26a:	46bd      	mov	sp, r7
 800b26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b270:	4770      	bx	lr
 800b272:	bf00      	nop
 800b274:	20000018 	.word	0x20000018
	...

0800b280 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b280:	f3ef 8009 	mrs	r0, PSP
 800b284:	f3bf 8f6f 	isb	sy
 800b288:	4b15      	ldr	r3, [pc, #84]	; (800b2e0 <pxCurrentTCBConst>)
 800b28a:	681a      	ldr	r2, [r3, #0]
 800b28c:	f01e 0f10 	tst.w	lr, #16
 800b290:	bf08      	it	eq
 800b292:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b296:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b29a:	6010      	str	r0, [r2, #0]
 800b29c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b2a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b2a4:	f380 8811 	msr	BASEPRI, r0
 800b2a8:	f3bf 8f4f 	dsb	sy
 800b2ac:	f3bf 8f6f 	isb	sy
 800b2b0:	f7fe ffa6 	bl	800a200 <vTaskSwitchContext>
 800b2b4:	f04f 0000 	mov.w	r0, #0
 800b2b8:	f380 8811 	msr	BASEPRI, r0
 800b2bc:	bc09      	pop	{r0, r3}
 800b2be:	6819      	ldr	r1, [r3, #0]
 800b2c0:	6808      	ldr	r0, [r1, #0]
 800b2c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2c6:	f01e 0f10 	tst.w	lr, #16
 800b2ca:	bf08      	it	eq
 800b2cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b2d0:	f380 8809 	msr	PSP, r0
 800b2d4:	f3bf 8f6f 	isb	sy
 800b2d8:	4770      	bx	lr
 800b2da:	bf00      	nop
 800b2dc:	f3af 8000 	nop.w

0800b2e0 <pxCurrentTCBConst>:
 800b2e0:	20000c5c 	.word	0x20000c5c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b2e4:	bf00      	nop
 800b2e6:	bf00      	nop

0800b2e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b082      	sub	sp, #8
 800b2ec:	af00      	add	r7, sp, #0
	__asm volatile
 800b2ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2f2:	f383 8811 	msr	BASEPRI, r3
 800b2f6:	f3bf 8f6f 	isb	sy
 800b2fa:	f3bf 8f4f 	dsb	sy
 800b2fe:	607b      	str	r3, [r7, #4]
}
 800b300:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b302:	f7fe fec3 	bl	800a08c <xTaskIncrementTick>
 800b306:	4603      	mov	r3, r0
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d003      	beq.n	800b314 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b30c:	4b06      	ldr	r3, [pc, #24]	; (800b328 <xPortSysTickHandler+0x40>)
 800b30e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b312:	601a      	str	r2, [r3, #0]
 800b314:	2300      	movs	r3, #0
 800b316:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	f383 8811 	msr	BASEPRI, r3
}
 800b31e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b320:	bf00      	nop
 800b322:	3708      	adds	r7, #8
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}
 800b328:	e000ed04 	.word	0xe000ed04

0800b32c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b32c:	b480      	push	{r7}
 800b32e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b330:	4b0b      	ldr	r3, [pc, #44]	; (800b360 <vPortSetupTimerInterrupt+0x34>)
 800b332:	2200      	movs	r2, #0
 800b334:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b336:	4b0b      	ldr	r3, [pc, #44]	; (800b364 <vPortSetupTimerInterrupt+0x38>)
 800b338:	2200      	movs	r2, #0
 800b33a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b33c:	4b0a      	ldr	r3, [pc, #40]	; (800b368 <vPortSetupTimerInterrupt+0x3c>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	4a0a      	ldr	r2, [pc, #40]	; (800b36c <vPortSetupTimerInterrupt+0x40>)
 800b342:	fba2 2303 	umull	r2, r3, r2, r3
 800b346:	099b      	lsrs	r3, r3, #6
 800b348:	4a09      	ldr	r2, [pc, #36]	; (800b370 <vPortSetupTimerInterrupt+0x44>)
 800b34a:	3b01      	subs	r3, #1
 800b34c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b34e:	4b04      	ldr	r3, [pc, #16]	; (800b360 <vPortSetupTimerInterrupt+0x34>)
 800b350:	2207      	movs	r2, #7
 800b352:	601a      	str	r2, [r3, #0]
}
 800b354:	bf00      	nop
 800b356:	46bd      	mov	sp, r7
 800b358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35c:	4770      	bx	lr
 800b35e:	bf00      	nop
 800b360:	e000e010 	.word	0xe000e010
 800b364:	e000e018 	.word	0xe000e018
 800b368:	2000000c 	.word	0x2000000c
 800b36c:	10624dd3 	.word	0x10624dd3
 800b370:	e000e014 	.word	0xe000e014

0800b374 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b374:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b384 <vPortEnableVFP+0x10>
 800b378:	6801      	ldr	r1, [r0, #0]
 800b37a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b37e:	6001      	str	r1, [r0, #0]
 800b380:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b382:	bf00      	nop
 800b384:	e000ed88 	.word	0xe000ed88

0800b388 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b388:	b480      	push	{r7}
 800b38a:	b085      	sub	sp, #20
 800b38c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b38e:	f3ef 8305 	mrs	r3, IPSR
 800b392:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	2b0f      	cmp	r3, #15
 800b398:	d914      	bls.n	800b3c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b39a:	4a17      	ldr	r2, [pc, #92]	; (800b3f8 <vPortValidateInterruptPriority+0x70>)
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	4413      	add	r3, r2
 800b3a0:	781b      	ldrb	r3, [r3, #0]
 800b3a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b3a4:	4b15      	ldr	r3, [pc, #84]	; (800b3fc <vPortValidateInterruptPriority+0x74>)
 800b3a6:	781b      	ldrb	r3, [r3, #0]
 800b3a8:	7afa      	ldrb	r2, [r7, #11]
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	d20a      	bcs.n	800b3c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b3ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3b2:	f383 8811 	msr	BASEPRI, r3
 800b3b6:	f3bf 8f6f 	isb	sy
 800b3ba:	f3bf 8f4f 	dsb	sy
 800b3be:	607b      	str	r3, [r7, #4]
}
 800b3c0:	bf00      	nop
 800b3c2:	e7fe      	b.n	800b3c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b3c4:	4b0e      	ldr	r3, [pc, #56]	; (800b400 <vPortValidateInterruptPriority+0x78>)
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b3cc:	4b0d      	ldr	r3, [pc, #52]	; (800b404 <vPortValidateInterruptPriority+0x7c>)
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	429a      	cmp	r2, r3
 800b3d2:	d90a      	bls.n	800b3ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b3d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d8:	f383 8811 	msr	BASEPRI, r3
 800b3dc:	f3bf 8f6f 	isb	sy
 800b3e0:	f3bf 8f4f 	dsb	sy
 800b3e4:	603b      	str	r3, [r7, #0]
}
 800b3e6:	bf00      	nop
 800b3e8:	e7fe      	b.n	800b3e8 <vPortValidateInterruptPriority+0x60>
	}
 800b3ea:	bf00      	nop
 800b3ec:	3714      	adds	r7, #20
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f4:	4770      	bx	lr
 800b3f6:	bf00      	nop
 800b3f8:	e000e3f0 	.word	0xe000e3f0
 800b3fc:	20001288 	.word	0x20001288
 800b400:	e000ed0c 	.word	0xe000ed0c
 800b404:	2000128c 	.word	0x2000128c

0800b408 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b08a      	sub	sp, #40	; 0x28
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b410:	2300      	movs	r3, #0
 800b412:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b414:	f7fe fd7e 	bl	8009f14 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b418:	4b5b      	ldr	r3, [pc, #364]	; (800b588 <pvPortMalloc+0x180>)
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d101      	bne.n	800b424 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b420:	f000 f920 	bl	800b664 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b424:	4b59      	ldr	r3, [pc, #356]	; (800b58c <pvPortMalloc+0x184>)
 800b426:	681a      	ldr	r2, [r3, #0]
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	4013      	ands	r3, r2
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	f040 8093 	bne.w	800b558 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d01d      	beq.n	800b474 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b438:	2208      	movs	r2, #8
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	4413      	add	r3, r2
 800b43e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	f003 0307 	and.w	r3, r3, #7
 800b446:	2b00      	cmp	r3, #0
 800b448:	d014      	beq.n	800b474 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	f023 0307 	bic.w	r3, r3, #7
 800b450:	3308      	adds	r3, #8
 800b452:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	f003 0307 	and.w	r3, r3, #7
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d00a      	beq.n	800b474 <pvPortMalloc+0x6c>
	__asm volatile
 800b45e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b462:	f383 8811 	msr	BASEPRI, r3
 800b466:	f3bf 8f6f 	isb	sy
 800b46a:	f3bf 8f4f 	dsb	sy
 800b46e:	617b      	str	r3, [r7, #20]
}
 800b470:	bf00      	nop
 800b472:	e7fe      	b.n	800b472 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d06e      	beq.n	800b558 <pvPortMalloc+0x150>
 800b47a:	4b45      	ldr	r3, [pc, #276]	; (800b590 <pvPortMalloc+0x188>)
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	687a      	ldr	r2, [r7, #4]
 800b480:	429a      	cmp	r2, r3
 800b482:	d869      	bhi.n	800b558 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b484:	4b43      	ldr	r3, [pc, #268]	; (800b594 <pvPortMalloc+0x18c>)
 800b486:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b488:	4b42      	ldr	r3, [pc, #264]	; (800b594 <pvPortMalloc+0x18c>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b48e:	e004      	b.n	800b49a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b492:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b49a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b49c:	685b      	ldr	r3, [r3, #4]
 800b49e:	687a      	ldr	r2, [r7, #4]
 800b4a0:	429a      	cmp	r2, r3
 800b4a2:	d903      	bls.n	800b4ac <pvPortMalloc+0xa4>
 800b4a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d1f1      	bne.n	800b490 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b4ac:	4b36      	ldr	r3, [pc, #216]	; (800b588 <pvPortMalloc+0x180>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4b2:	429a      	cmp	r2, r3
 800b4b4:	d050      	beq.n	800b558 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b4b6:	6a3b      	ldr	r3, [r7, #32]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	2208      	movs	r2, #8
 800b4bc:	4413      	add	r3, r2
 800b4be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b4c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4c2:	681a      	ldr	r2, [r3, #0]
 800b4c4:	6a3b      	ldr	r3, [r7, #32]
 800b4c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b4c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4ca:	685a      	ldr	r2, [r3, #4]
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	1ad2      	subs	r2, r2, r3
 800b4d0:	2308      	movs	r3, #8
 800b4d2:	005b      	lsls	r3, r3, #1
 800b4d4:	429a      	cmp	r2, r3
 800b4d6:	d91f      	bls.n	800b518 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b4d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	4413      	add	r3, r2
 800b4de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b4e0:	69bb      	ldr	r3, [r7, #24]
 800b4e2:	f003 0307 	and.w	r3, r3, #7
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d00a      	beq.n	800b500 <pvPortMalloc+0xf8>
	__asm volatile
 800b4ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4ee:	f383 8811 	msr	BASEPRI, r3
 800b4f2:	f3bf 8f6f 	isb	sy
 800b4f6:	f3bf 8f4f 	dsb	sy
 800b4fa:	613b      	str	r3, [r7, #16]
}
 800b4fc:	bf00      	nop
 800b4fe:	e7fe      	b.n	800b4fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b502:	685a      	ldr	r2, [r3, #4]
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	1ad2      	subs	r2, r2, r3
 800b508:	69bb      	ldr	r3, [r7, #24]
 800b50a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b50c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b50e:	687a      	ldr	r2, [r7, #4]
 800b510:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b512:	69b8      	ldr	r0, [r7, #24]
 800b514:	f000 f908 	bl	800b728 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b518:	4b1d      	ldr	r3, [pc, #116]	; (800b590 <pvPortMalloc+0x188>)
 800b51a:	681a      	ldr	r2, [r3, #0]
 800b51c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b51e:	685b      	ldr	r3, [r3, #4]
 800b520:	1ad3      	subs	r3, r2, r3
 800b522:	4a1b      	ldr	r2, [pc, #108]	; (800b590 <pvPortMalloc+0x188>)
 800b524:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b526:	4b1a      	ldr	r3, [pc, #104]	; (800b590 <pvPortMalloc+0x188>)
 800b528:	681a      	ldr	r2, [r3, #0]
 800b52a:	4b1b      	ldr	r3, [pc, #108]	; (800b598 <pvPortMalloc+0x190>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	429a      	cmp	r2, r3
 800b530:	d203      	bcs.n	800b53a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b532:	4b17      	ldr	r3, [pc, #92]	; (800b590 <pvPortMalloc+0x188>)
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	4a18      	ldr	r2, [pc, #96]	; (800b598 <pvPortMalloc+0x190>)
 800b538:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b53a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b53c:	685a      	ldr	r2, [r3, #4]
 800b53e:	4b13      	ldr	r3, [pc, #76]	; (800b58c <pvPortMalloc+0x184>)
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	431a      	orrs	r2, r3
 800b544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b546:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b54a:	2200      	movs	r2, #0
 800b54c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b54e:	4b13      	ldr	r3, [pc, #76]	; (800b59c <pvPortMalloc+0x194>)
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	3301      	adds	r3, #1
 800b554:	4a11      	ldr	r2, [pc, #68]	; (800b59c <pvPortMalloc+0x194>)
 800b556:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b558:	f7fe fcea 	bl	8009f30 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b55c:	69fb      	ldr	r3, [r7, #28]
 800b55e:	f003 0307 	and.w	r3, r3, #7
 800b562:	2b00      	cmp	r3, #0
 800b564:	d00a      	beq.n	800b57c <pvPortMalloc+0x174>
	__asm volatile
 800b566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b56a:	f383 8811 	msr	BASEPRI, r3
 800b56e:	f3bf 8f6f 	isb	sy
 800b572:	f3bf 8f4f 	dsb	sy
 800b576:	60fb      	str	r3, [r7, #12]
}
 800b578:	bf00      	nop
 800b57a:	e7fe      	b.n	800b57a <pvPortMalloc+0x172>
	return pvReturn;
 800b57c:	69fb      	ldr	r3, [r7, #28]
}
 800b57e:	4618      	mov	r0, r3
 800b580:	3728      	adds	r7, #40	; 0x28
 800b582:	46bd      	mov	sp, r7
 800b584:	bd80      	pop	{r7, pc}
 800b586:	bf00      	nop
 800b588:	20004e98 	.word	0x20004e98
 800b58c:	20004eac 	.word	0x20004eac
 800b590:	20004e9c 	.word	0x20004e9c
 800b594:	20004e90 	.word	0x20004e90
 800b598:	20004ea0 	.word	0x20004ea0
 800b59c:	20004ea4 	.word	0x20004ea4

0800b5a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b086      	sub	sp, #24
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d04d      	beq.n	800b64e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b5b2:	2308      	movs	r3, #8
 800b5b4:	425b      	negs	r3, r3
 800b5b6:	697a      	ldr	r2, [r7, #20]
 800b5b8:	4413      	add	r3, r2
 800b5ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b5bc:	697b      	ldr	r3, [r7, #20]
 800b5be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b5c0:	693b      	ldr	r3, [r7, #16]
 800b5c2:	685a      	ldr	r2, [r3, #4]
 800b5c4:	4b24      	ldr	r3, [pc, #144]	; (800b658 <vPortFree+0xb8>)
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	4013      	ands	r3, r2
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d10a      	bne.n	800b5e4 <vPortFree+0x44>
	__asm volatile
 800b5ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5d2:	f383 8811 	msr	BASEPRI, r3
 800b5d6:	f3bf 8f6f 	isb	sy
 800b5da:	f3bf 8f4f 	dsb	sy
 800b5de:	60fb      	str	r3, [r7, #12]
}
 800b5e0:	bf00      	nop
 800b5e2:	e7fe      	b.n	800b5e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b5e4:	693b      	ldr	r3, [r7, #16]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d00a      	beq.n	800b602 <vPortFree+0x62>
	__asm volatile
 800b5ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5f0:	f383 8811 	msr	BASEPRI, r3
 800b5f4:	f3bf 8f6f 	isb	sy
 800b5f8:	f3bf 8f4f 	dsb	sy
 800b5fc:	60bb      	str	r3, [r7, #8]
}
 800b5fe:	bf00      	nop
 800b600:	e7fe      	b.n	800b600 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	685a      	ldr	r2, [r3, #4]
 800b606:	4b14      	ldr	r3, [pc, #80]	; (800b658 <vPortFree+0xb8>)
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	4013      	ands	r3, r2
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d01e      	beq.n	800b64e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b610:	693b      	ldr	r3, [r7, #16]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d11a      	bne.n	800b64e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b618:	693b      	ldr	r3, [r7, #16]
 800b61a:	685a      	ldr	r2, [r3, #4]
 800b61c:	4b0e      	ldr	r3, [pc, #56]	; (800b658 <vPortFree+0xb8>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	43db      	mvns	r3, r3
 800b622:	401a      	ands	r2, r3
 800b624:	693b      	ldr	r3, [r7, #16]
 800b626:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b628:	f7fe fc74 	bl	8009f14 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b62c:	693b      	ldr	r3, [r7, #16]
 800b62e:	685a      	ldr	r2, [r3, #4]
 800b630:	4b0a      	ldr	r3, [pc, #40]	; (800b65c <vPortFree+0xbc>)
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	4413      	add	r3, r2
 800b636:	4a09      	ldr	r2, [pc, #36]	; (800b65c <vPortFree+0xbc>)
 800b638:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b63a:	6938      	ldr	r0, [r7, #16]
 800b63c:	f000 f874 	bl	800b728 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b640:	4b07      	ldr	r3, [pc, #28]	; (800b660 <vPortFree+0xc0>)
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	3301      	adds	r3, #1
 800b646:	4a06      	ldr	r2, [pc, #24]	; (800b660 <vPortFree+0xc0>)
 800b648:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b64a:	f7fe fc71 	bl	8009f30 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b64e:	bf00      	nop
 800b650:	3718      	adds	r7, #24
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}
 800b656:	bf00      	nop
 800b658:	20004eac 	.word	0x20004eac
 800b65c:	20004e9c 	.word	0x20004e9c
 800b660:	20004ea8 	.word	0x20004ea8

0800b664 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b664:	b480      	push	{r7}
 800b666:	b085      	sub	sp, #20
 800b668:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b66a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b66e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b670:	4b27      	ldr	r3, [pc, #156]	; (800b710 <prvHeapInit+0xac>)
 800b672:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	f003 0307 	and.w	r3, r3, #7
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d00c      	beq.n	800b698 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	3307      	adds	r3, #7
 800b682:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	f023 0307 	bic.w	r3, r3, #7
 800b68a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b68c:	68ba      	ldr	r2, [r7, #8]
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	1ad3      	subs	r3, r2, r3
 800b692:	4a1f      	ldr	r2, [pc, #124]	; (800b710 <prvHeapInit+0xac>)
 800b694:	4413      	add	r3, r2
 800b696:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b69c:	4a1d      	ldr	r2, [pc, #116]	; (800b714 <prvHeapInit+0xb0>)
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b6a2:	4b1c      	ldr	r3, [pc, #112]	; (800b714 <prvHeapInit+0xb0>)
 800b6a4:	2200      	movs	r2, #0
 800b6a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	68ba      	ldr	r2, [r7, #8]
 800b6ac:	4413      	add	r3, r2
 800b6ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b6b0:	2208      	movs	r2, #8
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	1a9b      	subs	r3, r3, r2
 800b6b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	f023 0307 	bic.w	r3, r3, #7
 800b6be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	4a15      	ldr	r2, [pc, #84]	; (800b718 <prvHeapInit+0xb4>)
 800b6c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b6c6:	4b14      	ldr	r3, [pc, #80]	; (800b718 <prvHeapInit+0xb4>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b6ce:	4b12      	ldr	r3, [pc, #72]	; (800b718 <prvHeapInit+0xb4>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	68fa      	ldr	r2, [r7, #12]
 800b6de:	1ad2      	subs	r2, r2, r3
 800b6e0:	683b      	ldr	r3, [r7, #0]
 800b6e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b6e4:	4b0c      	ldr	r3, [pc, #48]	; (800b718 <prvHeapInit+0xb4>)
 800b6e6:	681a      	ldr	r2, [r3, #0]
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	685b      	ldr	r3, [r3, #4]
 800b6f0:	4a0a      	ldr	r2, [pc, #40]	; (800b71c <prvHeapInit+0xb8>)
 800b6f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	685b      	ldr	r3, [r3, #4]
 800b6f8:	4a09      	ldr	r2, [pc, #36]	; (800b720 <prvHeapInit+0xbc>)
 800b6fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b6fc:	4b09      	ldr	r3, [pc, #36]	; (800b724 <prvHeapInit+0xc0>)
 800b6fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b702:	601a      	str	r2, [r3, #0]
}
 800b704:	bf00      	nop
 800b706:	3714      	adds	r7, #20
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr
 800b710:	20001290 	.word	0x20001290
 800b714:	20004e90 	.word	0x20004e90
 800b718:	20004e98 	.word	0x20004e98
 800b71c:	20004ea0 	.word	0x20004ea0
 800b720:	20004e9c 	.word	0x20004e9c
 800b724:	20004eac 	.word	0x20004eac

0800b728 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b728:	b480      	push	{r7}
 800b72a:	b085      	sub	sp, #20
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b730:	4b28      	ldr	r3, [pc, #160]	; (800b7d4 <prvInsertBlockIntoFreeList+0xac>)
 800b732:	60fb      	str	r3, [r7, #12]
 800b734:	e002      	b.n	800b73c <prvInsertBlockIntoFreeList+0x14>
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	60fb      	str	r3, [r7, #12]
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	687a      	ldr	r2, [r7, #4]
 800b742:	429a      	cmp	r2, r3
 800b744:	d8f7      	bhi.n	800b736 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	685b      	ldr	r3, [r3, #4]
 800b74e:	68ba      	ldr	r2, [r7, #8]
 800b750:	4413      	add	r3, r2
 800b752:	687a      	ldr	r2, [r7, #4]
 800b754:	429a      	cmp	r2, r3
 800b756:	d108      	bne.n	800b76a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	685a      	ldr	r2, [r3, #4]
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	685b      	ldr	r3, [r3, #4]
 800b760:	441a      	add	r2, r3
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	685b      	ldr	r3, [r3, #4]
 800b772:	68ba      	ldr	r2, [r7, #8]
 800b774:	441a      	add	r2, r3
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	429a      	cmp	r2, r3
 800b77c:	d118      	bne.n	800b7b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	681a      	ldr	r2, [r3, #0]
 800b782:	4b15      	ldr	r3, [pc, #84]	; (800b7d8 <prvInsertBlockIntoFreeList+0xb0>)
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	429a      	cmp	r2, r3
 800b788:	d00d      	beq.n	800b7a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	685a      	ldr	r2, [r3, #4]
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	685b      	ldr	r3, [r3, #4]
 800b794:	441a      	add	r2, r3
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	681a      	ldr	r2, [r3, #0]
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	601a      	str	r2, [r3, #0]
 800b7a4:	e008      	b.n	800b7b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b7a6:	4b0c      	ldr	r3, [pc, #48]	; (800b7d8 <prvInsertBlockIntoFreeList+0xb0>)
 800b7a8:	681a      	ldr	r2, [r3, #0]
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	601a      	str	r2, [r3, #0]
 800b7ae:	e003      	b.n	800b7b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	681a      	ldr	r2, [r3, #0]
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b7b8:	68fa      	ldr	r2, [r7, #12]
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	429a      	cmp	r2, r3
 800b7be:	d002      	beq.n	800b7c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	687a      	ldr	r2, [r7, #4]
 800b7c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b7c6:	bf00      	nop
 800b7c8:	3714      	adds	r7, #20
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d0:	4770      	bx	lr
 800b7d2:	bf00      	nop
 800b7d4:	20004e90 	.word	0x20004e90
 800b7d8:	20004e98 	.word	0x20004e98

0800b7dc <_Znwj>:
 800b7dc:	2801      	cmp	r0, #1
 800b7de:	bf38      	it	cc
 800b7e0:	2001      	movcc	r0, #1
 800b7e2:	b510      	push	{r4, lr}
 800b7e4:	4604      	mov	r4, r0
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	f000 fa70 	bl	800bccc <malloc>
 800b7ec:	b930      	cbnz	r0, 800b7fc <_Znwj+0x20>
 800b7ee:	f000 f81b 	bl	800b828 <_ZSt15get_new_handlerv>
 800b7f2:	b908      	cbnz	r0, 800b7f8 <_Znwj+0x1c>
 800b7f4:	f000 f820 	bl	800b838 <abort>
 800b7f8:	4780      	blx	r0
 800b7fa:	e7f4      	b.n	800b7e6 <_Znwj+0xa>
 800b7fc:	bd10      	pop	{r4, pc}

0800b7fe <__cxa_pure_virtual>:
 800b7fe:	b508      	push	{r3, lr}
 800b800:	f000 f80c 	bl	800b81c <_ZSt9terminatev>

0800b804 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800b804:	b508      	push	{r3, lr}
 800b806:	4780      	blx	r0
 800b808:	f000 f816 	bl	800b838 <abort>

0800b80c <_ZSt13get_terminatev>:
 800b80c:	4b02      	ldr	r3, [pc, #8]	; (800b818 <_ZSt13get_terminatev+0xc>)
 800b80e:	6818      	ldr	r0, [r3, #0]
 800b810:	f3bf 8f5b 	dmb	ish
 800b814:	4770      	bx	lr
 800b816:	bf00      	nop
 800b818:	2000001c 	.word	0x2000001c

0800b81c <_ZSt9terminatev>:
 800b81c:	b508      	push	{r3, lr}
 800b81e:	f7ff fff5 	bl	800b80c <_ZSt13get_terminatev>
 800b822:	f7ff ffef 	bl	800b804 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0800b828 <_ZSt15get_new_handlerv>:
 800b828:	4b02      	ldr	r3, [pc, #8]	; (800b834 <_ZSt15get_new_handlerv+0xc>)
 800b82a:	6818      	ldr	r0, [r3, #0]
 800b82c:	f3bf 8f5b 	dmb	ish
 800b830:	4770      	bx	lr
 800b832:	bf00      	nop
 800b834:	20004eb0 	.word	0x20004eb0

0800b838 <abort>:
 800b838:	b508      	push	{r3, lr}
 800b83a:	2006      	movs	r0, #6
 800b83c:	f001 faba 	bl	800cdb4 <raise>
 800b840:	2001      	movs	r0, #1
 800b842:	f7f6 f8f5 	bl	8001a30 <_exit>
	...

0800b848 <__errno>:
 800b848:	4b01      	ldr	r3, [pc, #4]	; (800b850 <__errno+0x8>)
 800b84a:	6818      	ldr	r0, [r3, #0]
 800b84c:	4770      	bx	lr
 800b84e:	bf00      	nop
 800b850:	20000020 	.word	0x20000020

0800b854 <std>:
 800b854:	2300      	movs	r3, #0
 800b856:	b510      	push	{r4, lr}
 800b858:	4604      	mov	r4, r0
 800b85a:	e9c0 3300 	strd	r3, r3, [r0]
 800b85e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b862:	6083      	str	r3, [r0, #8]
 800b864:	8181      	strh	r1, [r0, #12]
 800b866:	6643      	str	r3, [r0, #100]	; 0x64
 800b868:	81c2      	strh	r2, [r0, #14]
 800b86a:	6183      	str	r3, [r0, #24]
 800b86c:	4619      	mov	r1, r3
 800b86e:	2208      	movs	r2, #8
 800b870:	305c      	adds	r0, #92	; 0x5c
 800b872:	f000 fa63 	bl	800bd3c <memset>
 800b876:	4b05      	ldr	r3, [pc, #20]	; (800b88c <std+0x38>)
 800b878:	6263      	str	r3, [r4, #36]	; 0x24
 800b87a:	4b05      	ldr	r3, [pc, #20]	; (800b890 <std+0x3c>)
 800b87c:	62a3      	str	r3, [r4, #40]	; 0x28
 800b87e:	4b05      	ldr	r3, [pc, #20]	; (800b894 <std+0x40>)
 800b880:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b882:	4b05      	ldr	r3, [pc, #20]	; (800b898 <std+0x44>)
 800b884:	6224      	str	r4, [r4, #32]
 800b886:	6323      	str	r3, [r4, #48]	; 0x30
 800b888:	bd10      	pop	{r4, pc}
 800b88a:	bf00      	nop
 800b88c:	0800ce2d 	.word	0x0800ce2d
 800b890:	0800ce53 	.word	0x0800ce53
 800b894:	0800ce8b 	.word	0x0800ce8b
 800b898:	0800ceaf 	.word	0x0800ceaf

0800b89c <_cleanup_r>:
 800b89c:	4901      	ldr	r1, [pc, #4]	; (800b8a4 <_cleanup_r+0x8>)
 800b89e:	f000 b8af 	b.w	800ba00 <_fwalk_reent>
 800b8a2:	bf00      	nop
 800b8a4:	0800e41d 	.word	0x0800e41d

0800b8a8 <__sfmoreglue>:
 800b8a8:	b570      	push	{r4, r5, r6, lr}
 800b8aa:	1e4a      	subs	r2, r1, #1
 800b8ac:	2568      	movs	r5, #104	; 0x68
 800b8ae:	4355      	muls	r5, r2
 800b8b0:	460e      	mov	r6, r1
 800b8b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b8b6:	f000 fd17 	bl	800c2e8 <_malloc_r>
 800b8ba:	4604      	mov	r4, r0
 800b8bc:	b140      	cbz	r0, 800b8d0 <__sfmoreglue+0x28>
 800b8be:	2100      	movs	r1, #0
 800b8c0:	e9c0 1600 	strd	r1, r6, [r0]
 800b8c4:	300c      	adds	r0, #12
 800b8c6:	60a0      	str	r0, [r4, #8]
 800b8c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b8cc:	f000 fa36 	bl	800bd3c <memset>
 800b8d0:	4620      	mov	r0, r4
 800b8d2:	bd70      	pop	{r4, r5, r6, pc}

0800b8d4 <__sfp_lock_acquire>:
 800b8d4:	4801      	ldr	r0, [pc, #4]	; (800b8dc <__sfp_lock_acquire+0x8>)
 800b8d6:	f000 b9f5 	b.w	800bcc4 <__retarget_lock_acquire_recursive>
 800b8da:	bf00      	nop
 800b8dc:	200050b8 	.word	0x200050b8

0800b8e0 <__sfp_lock_release>:
 800b8e0:	4801      	ldr	r0, [pc, #4]	; (800b8e8 <__sfp_lock_release+0x8>)
 800b8e2:	f000 b9f1 	b.w	800bcc8 <__retarget_lock_release_recursive>
 800b8e6:	bf00      	nop
 800b8e8:	200050b8 	.word	0x200050b8

0800b8ec <__sinit_lock_acquire>:
 800b8ec:	4801      	ldr	r0, [pc, #4]	; (800b8f4 <__sinit_lock_acquire+0x8>)
 800b8ee:	f000 b9e9 	b.w	800bcc4 <__retarget_lock_acquire_recursive>
 800b8f2:	bf00      	nop
 800b8f4:	200050b3 	.word	0x200050b3

0800b8f8 <__sinit_lock_release>:
 800b8f8:	4801      	ldr	r0, [pc, #4]	; (800b900 <__sinit_lock_release+0x8>)
 800b8fa:	f000 b9e5 	b.w	800bcc8 <__retarget_lock_release_recursive>
 800b8fe:	bf00      	nop
 800b900:	200050b3 	.word	0x200050b3

0800b904 <__sinit>:
 800b904:	b510      	push	{r4, lr}
 800b906:	4604      	mov	r4, r0
 800b908:	f7ff fff0 	bl	800b8ec <__sinit_lock_acquire>
 800b90c:	69a3      	ldr	r3, [r4, #24]
 800b90e:	b11b      	cbz	r3, 800b918 <__sinit+0x14>
 800b910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b914:	f7ff bff0 	b.w	800b8f8 <__sinit_lock_release>
 800b918:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b91c:	6523      	str	r3, [r4, #80]	; 0x50
 800b91e:	4b13      	ldr	r3, [pc, #76]	; (800b96c <__sinit+0x68>)
 800b920:	4a13      	ldr	r2, [pc, #76]	; (800b970 <__sinit+0x6c>)
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	62a2      	str	r2, [r4, #40]	; 0x28
 800b926:	42a3      	cmp	r3, r4
 800b928:	bf04      	itt	eq
 800b92a:	2301      	moveq	r3, #1
 800b92c:	61a3      	streq	r3, [r4, #24]
 800b92e:	4620      	mov	r0, r4
 800b930:	f000 f820 	bl	800b974 <__sfp>
 800b934:	6060      	str	r0, [r4, #4]
 800b936:	4620      	mov	r0, r4
 800b938:	f000 f81c 	bl	800b974 <__sfp>
 800b93c:	60a0      	str	r0, [r4, #8]
 800b93e:	4620      	mov	r0, r4
 800b940:	f000 f818 	bl	800b974 <__sfp>
 800b944:	2200      	movs	r2, #0
 800b946:	60e0      	str	r0, [r4, #12]
 800b948:	2104      	movs	r1, #4
 800b94a:	6860      	ldr	r0, [r4, #4]
 800b94c:	f7ff ff82 	bl	800b854 <std>
 800b950:	68a0      	ldr	r0, [r4, #8]
 800b952:	2201      	movs	r2, #1
 800b954:	2109      	movs	r1, #9
 800b956:	f7ff ff7d 	bl	800b854 <std>
 800b95a:	68e0      	ldr	r0, [r4, #12]
 800b95c:	2202      	movs	r2, #2
 800b95e:	2112      	movs	r1, #18
 800b960:	f7ff ff78 	bl	800b854 <std>
 800b964:	2301      	movs	r3, #1
 800b966:	61a3      	str	r3, [r4, #24]
 800b968:	e7d2      	b.n	800b910 <__sinit+0xc>
 800b96a:	bf00      	nop
 800b96c:	08011098 	.word	0x08011098
 800b970:	0800b89d 	.word	0x0800b89d

0800b974 <__sfp>:
 800b974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b976:	4607      	mov	r7, r0
 800b978:	f7ff ffac 	bl	800b8d4 <__sfp_lock_acquire>
 800b97c:	4b1e      	ldr	r3, [pc, #120]	; (800b9f8 <__sfp+0x84>)
 800b97e:	681e      	ldr	r6, [r3, #0]
 800b980:	69b3      	ldr	r3, [r6, #24]
 800b982:	b913      	cbnz	r3, 800b98a <__sfp+0x16>
 800b984:	4630      	mov	r0, r6
 800b986:	f7ff ffbd 	bl	800b904 <__sinit>
 800b98a:	3648      	adds	r6, #72	; 0x48
 800b98c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b990:	3b01      	subs	r3, #1
 800b992:	d503      	bpl.n	800b99c <__sfp+0x28>
 800b994:	6833      	ldr	r3, [r6, #0]
 800b996:	b30b      	cbz	r3, 800b9dc <__sfp+0x68>
 800b998:	6836      	ldr	r6, [r6, #0]
 800b99a:	e7f7      	b.n	800b98c <__sfp+0x18>
 800b99c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b9a0:	b9d5      	cbnz	r5, 800b9d8 <__sfp+0x64>
 800b9a2:	4b16      	ldr	r3, [pc, #88]	; (800b9fc <__sfp+0x88>)
 800b9a4:	60e3      	str	r3, [r4, #12]
 800b9a6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b9aa:	6665      	str	r5, [r4, #100]	; 0x64
 800b9ac:	f000 f988 	bl	800bcc0 <__retarget_lock_init_recursive>
 800b9b0:	f7ff ff96 	bl	800b8e0 <__sfp_lock_release>
 800b9b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b9b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b9bc:	6025      	str	r5, [r4, #0]
 800b9be:	61a5      	str	r5, [r4, #24]
 800b9c0:	2208      	movs	r2, #8
 800b9c2:	4629      	mov	r1, r5
 800b9c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b9c8:	f000 f9b8 	bl	800bd3c <memset>
 800b9cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b9d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b9d4:	4620      	mov	r0, r4
 800b9d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9d8:	3468      	adds	r4, #104	; 0x68
 800b9da:	e7d9      	b.n	800b990 <__sfp+0x1c>
 800b9dc:	2104      	movs	r1, #4
 800b9de:	4638      	mov	r0, r7
 800b9e0:	f7ff ff62 	bl	800b8a8 <__sfmoreglue>
 800b9e4:	4604      	mov	r4, r0
 800b9e6:	6030      	str	r0, [r6, #0]
 800b9e8:	2800      	cmp	r0, #0
 800b9ea:	d1d5      	bne.n	800b998 <__sfp+0x24>
 800b9ec:	f7ff ff78 	bl	800b8e0 <__sfp_lock_release>
 800b9f0:	230c      	movs	r3, #12
 800b9f2:	603b      	str	r3, [r7, #0]
 800b9f4:	e7ee      	b.n	800b9d4 <__sfp+0x60>
 800b9f6:	bf00      	nop
 800b9f8:	08011098 	.word	0x08011098
 800b9fc:	ffff0001 	.word	0xffff0001

0800ba00 <_fwalk_reent>:
 800ba00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba04:	4606      	mov	r6, r0
 800ba06:	4688      	mov	r8, r1
 800ba08:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ba0c:	2700      	movs	r7, #0
 800ba0e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba12:	f1b9 0901 	subs.w	r9, r9, #1
 800ba16:	d505      	bpl.n	800ba24 <_fwalk_reent+0x24>
 800ba18:	6824      	ldr	r4, [r4, #0]
 800ba1a:	2c00      	cmp	r4, #0
 800ba1c:	d1f7      	bne.n	800ba0e <_fwalk_reent+0xe>
 800ba1e:	4638      	mov	r0, r7
 800ba20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba24:	89ab      	ldrh	r3, [r5, #12]
 800ba26:	2b01      	cmp	r3, #1
 800ba28:	d907      	bls.n	800ba3a <_fwalk_reent+0x3a>
 800ba2a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba2e:	3301      	adds	r3, #1
 800ba30:	d003      	beq.n	800ba3a <_fwalk_reent+0x3a>
 800ba32:	4629      	mov	r1, r5
 800ba34:	4630      	mov	r0, r6
 800ba36:	47c0      	blx	r8
 800ba38:	4307      	orrs	r7, r0
 800ba3a:	3568      	adds	r5, #104	; 0x68
 800ba3c:	e7e9      	b.n	800ba12 <_fwalk_reent+0x12>
	...

0800ba40 <__libc_init_array>:
 800ba40:	b570      	push	{r4, r5, r6, lr}
 800ba42:	4d0d      	ldr	r5, [pc, #52]	; (800ba78 <__libc_init_array+0x38>)
 800ba44:	4c0d      	ldr	r4, [pc, #52]	; (800ba7c <__libc_init_array+0x3c>)
 800ba46:	1b64      	subs	r4, r4, r5
 800ba48:	10a4      	asrs	r4, r4, #2
 800ba4a:	2600      	movs	r6, #0
 800ba4c:	42a6      	cmp	r6, r4
 800ba4e:	d109      	bne.n	800ba64 <__libc_init_array+0x24>
 800ba50:	4d0b      	ldr	r5, [pc, #44]	; (800ba80 <__libc_init_array+0x40>)
 800ba52:	4c0c      	ldr	r4, [pc, #48]	; (800ba84 <__libc_init_array+0x44>)
 800ba54:	f004 f9fa 	bl	800fe4c <_init>
 800ba58:	1b64      	subs	r4, r4, r5
 800ba5a:	10a4      	asrs	r4, r4, #2
 800ba5c:	2600      	movs	r6, #0
 800ba5e:	42a6      	cmp	r6, r4
 800ba60:	d105      	bne.n	800ba6e <__libc_init_array+0x2e>
 800ba62:	bd70      	pop	{r4, r5, r6, pc}
 800ba64:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba68:	4798      	blx	r3
 800ba6a:	3601      	adds	r6, #1
 800ba6c:	e7ee      	b.n	800ba4c <__libc_init_array+0xc>
 800ba6e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba72:	4798      	blx	r3
 800ba74:	3601      	adds	r6, #1
 800ba76:	e7f2      	b.n	800ba5e <__libc_init_array+0x1e>
 800ba78:	08011598 	.word	0x08011598
 800ba7c:	08011598 	.word	0x08011598
 800ba80:	08011598 	.word	0x08011598
 800ba84:	080115a0 	.word	0x080115a0

0800ba88 <isxdigit>:
 800ba88:	4b02      	ldr	r3, [pc, #8]	; (800ba94 <isxdigit+0xc>)
 800ba8a:	4418      	add	r0, r3
 800ba8c:	7840      	ldrb	r0, [r0, #1]
 800ba8e:	f000 0044 	and.w	r0, r0, #68	; 0x44
 800ba92:	4770      	bx	lr
 800ba94:	0801127e 	.word	0x0801127e

0800ba98 <localtime>:
 800ba98:	b538      	push	{r3, r4, r5, lr}
 800ba9a:	4b0b      	ldr	r3, [pc, #44]	; (800bac8 <localtime+0x30>)
 800ba9c:	681d      	ldr	r5, [r3, #0]
 800ba9e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800baa0:	4604      	mov	r4, r0
 800baa2:	b953      	cbnz	r3, 800baba <localtime+0x22>
 800baa4:	2024      	movs	r0, #36	; 0x24
 800baa6:	f000 f911 	bl	800bccc <malloc>
 800baaa:	4602      	mov	r2, r0
 800baac:	63e8      	str	r0, [r5, #60]	; 0x3c
 800baae:	b920      	cbnz	r0, 800baba <localtime+0x22>
 800bab0:	4b06      	ldr	r3, [pc, #24]	; (800bacc <localtime+0x34>)
 800bab2:	4807      	ldr	r0, [pc, #28]	; (800bad0 <localtime+0x38>)
 800bab4:	2132      	movs	r1, #50	; 0x32
 800bab6:	f001 fd6f 	bl	800d598 <__assert_func>
 800baba:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 800babc:	4620      	mov	r0, r4
 800babe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bac2:	f000 b807 	b.w	800bad4 <localtime_r>
 800bac6:	bf00      	nop
 800bac8:	20000020 	.word	0x20000020
 800bacc:	0801109c 	.word	0x0801109c
 800bad0:	080110b3 	.word	0x080110b3

0800bad4 <localtime_r>:
 800bad4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800bad8:	4607      	mov	r7, r0
 800bada:	9101      	str	r1, [sp, #4]
 800badc:	f002 fd2e 	bl	800e53c <__gettzinfo>
 800bae0:	9901      	ldr	r1, [sp, #4]
 800bae2:	4680      	mov	r8, r0
 800bae4:	4638      	mov	r0, r7
 800bae6:	f002 fd2d 	bl	800e544 <gmtime_r>
 800baea:	6943      	ldr	r3, [r0, #20]
 800baec:	079a      	lsls	r2, r3, #30
 800baee:	4604      	mov	r4, r0
 800baf0:	f203 766c 	addw	r6, r3, #1900	; 0x76c
 800baf4:	d105      	bne.n	800bb02 <localtime_r+0x2e>
 800baf6:	2264      	movs	r2, #100	; 0x64
 800baf8:	fb96 f3f2 	sdiv	r3, r6, r2
 800bafc:	fb02 6313 	mls	r3, r2, r3, r6
 800bb00:	bb7b      	cbnz	r3, 800bb62 <localtime_r+0x8e>
 800bb02:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800bb06:	fb96 f5f3 	sdiv	r5, r6, r3
 800bb0a:	fb03 6515 	mls	r5, r3, r5, r6
 800bb0e:	fab5 f585 	clz	r5, r5
 800bb12:	096d      	lsrs	r5, r5, #5
 800bb14:	4b68      	ldr	r3, [pc, #416]	; (800bcb8 <localtime_r+0x1e4>)
 800bb16:	2230      	movs	r2, #48	; 0x30
 800bb18:	fb02 3505 	mla	r5, r2, r5, r3
 800bb1c:	f001 fb9c 	bl	800d258 <__tz_lock>
 800bb20:	f001 fba6 	bl	800d270 <_tzset_unlocked>
 800bb24:	4b65      	ldr	r3, [pc, #404]	; (800bcbc <localtime_r+0x1e8>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	b353      	cbz	r3, 800bb80 <localtime_r+0xac>
 800bb2a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bb2e:	42b3      	cmp	r3, r6
 800bb30:	d119      	bne.n	800bb66 <localtime_r+0x92>
 800bb32:	f8d8 1000 	ldr.w	r1, [r8]
 800bb36:	e9d7 6700 	ldrd	r6, r7, [r7]
 800bb3a:	e9d8 2308 	ldrd	r2, r3, [r8, #32]
 800bb3e:	b9d1      	cbnz	r1, 800bb76 <localtime_r+0xa2>
 800bb40:	4296      	cmp	r6, r2
 800bb42:	eb77 0303 	sbcs.w	r3, r7, r3
 800bb46:	da23      	bge.n	800bb90 <localtime_r+0xbc>
 800bb48:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 800bb4c:	4296      	cmp	r6, r2
 800bb4e:	eb77 0303 	sbcs.w	r3, r7, r3
 800bb52:	bfb4      	ite	lt
 800bb54:	2301      	movlt	r3, #1
 800bb56:	2300      	movge	r3, #0
 800bb58:	6223      	str	r3, [r4, #32]
 800bb5a:	db1b      	blt.n	800bb94 <localtime_r+0xc0>
 800bb5c:	f8d8 1028 	ldr.w	r1, [r8, #40]	; 0x28
 800bb60:	e01a      	b.n	800bb98 <localtime_r+0xc4>
 800bb62:	2501      	movs	r5, #1
 800bb64:	e7d6      	b.n	800bb14 <localtime_r+0x40>
 800bb66:	4630      	mov	r0, r6
 800bb68:	f001 face 	bl	800d108 <__tzcalc_limits>
 800bb6c:	2800      	cmp	r0, #0
 800bb6e:	d1e0      	bne.n	800bb32 <localtime_r+0x5e>
 800bb70:	f04f 33ff 	mov.w	r3, #4294967295
 800bb74:	e004      	b.n	800bb80 <localtime_r+0xac>
 800bb76:	4296      	cmp	r6, r2
 800bb78:	eb77 0303 	sbcs.w	r3, r7, r3
 800bb7c:	da02      	bge.n	800bb84 <localtime_r+0xb0>
 800bb7e:	2300      	movs	r3, #0
 800bb80:	6223      	str	r3, [r4, #32]
 800bb82:	e7eb      	b.n	800bb5c <localtime_r+0x88>
 800bb84:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 800bb88:	4296      	cmp	r6, r2
 800bb8a:	eb77 0303 	sbcs.w	r3, r7, r3
 800bb8e:	daf6      	bge.n	800bb7e <localtime_r+0xaa>
 800bb90:	2301      	movs	r3, #1
 800bb92:	6223      	str	r3, [r4, #32]
 800bb94:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 800bb98:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800bb9c:	203c      	movs	r0, #60	; 0x3c
 800bb9e:	fb91 f6f3 	sdiv	r6, r1, r3
 800bba2:	fb03 1316 	mls	r3, r3, r6, r1
 800bba6:	6861      	ldr	r1, [r4, #4]
 800bba8:	fb93 f2f0 	sdiv	r2, r3, r0
 800bbac:	fb00 3012 	mls	r0, r0, r2, r3
 800bbb0:	6823      	ldr	r3, [r4, #0]
 800bbb2:	1a89      	subs	r1, r1, r2
 800bbb4:	68a2      	ldr	r2, [r4, #8]
 800bbb6:	6061      	str	r1, [r4, #4]
 800bbb8:	1a1b      	subs	r3, r3, r0
 800bbba:	1b92      	subs	r2, r2, r6
 800bbbc:	2b3b      	cmp	r3, #59	; 0x3b
 800bbbe:	6023      	str	r3, [r4, #0]
 800bbc0:	60a2      	str	r2, [r4, #8]
 800bbc2:	dd35      	ble.n	800bc30 <localtime_r+0x15c>
 800bbc4:	3101      	adds	r1, #1
 800bbc6:	6061      	str	r1, [r4, #4]
 800bbc8:	3b3c      	subs	r3, #60	; 0x3c
 800bbca:	6023      	str	r3, [r4, #0]
 800bbcc:	6863      	ldr	r3, [r4, #4]
 800bbce:	2b3b      	cmp	r3, #59	; 0x3b
 800bbd0:	dd34      	ble.n	800bc3c <localtime_r+0x168>
 800bbd2:	3201      	adds	r2, #1
 800bbd4:	60a2      	str	r2, [r4, #8]
 800bbd6:	3b3c      	subs	r3, #60	; 0x3c
 800bbd8:	6063      	str	r3, [r4, #4]
 800bbda:	68a3      	ldr	r3, [r4, #8]
 800bbdc:	2b17      	cmp	r3, #23
 800bbde:	dd33      	ble.n	800bc48 <localtime_r+0x174>
 800bbe0:	69e2      	ldr	r2, [r4, #28]
 800bbe2:	3201      	adds	r2, #1
 800bbe4:	61e2      	str	r2, [r4, #28]
 800bbe6:	69a2      	ldr	r2, [r4, #24]
 800bbe8:	3201      	adds	r2, #1
 800bbea:	2a06      	cmp	r2, #6
 800bbec:	bfc8      	it	gt
 800bbee:	2200      	movgt	r2, #0
 800bbf0:	61a2      	str	r2, [r4, #24]
 800bbf2:	68e2      	ldr	r2, [r4, #12]
 800bbf4:	3b18      	subs	r3, #24
 800bbf6:	3201      	adds	r2, #1
 800bbf8:	60a3      	str	r3, [r4, #8]
 800bbfa:	6923      	ldr	r3, [r4, #16]
 800bbfc:	60e2      	str	r2, [r4, #12]
 800bbfe:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 800bc02:	428a      	cmp	r2, r1
 800bc04:	dd0e      	ble.n	800bc24 <localtime_r+0x150>
 800bc06:	2b0b      	cmp	r3, #11
 800bc08:	eba2 0201 	sub.w	r2, r2, r1
 800bc0c:	60e2      	str	r2, [r4, #12]
 800bc0e:	f103 0201 	add.w	r2, r3, #1
 800bc12:	bf09      	itett	eq
 800bc14:	6963      	ldreq	r3, [r4, #20]
 800bc16:	6122      	strne	r2, [r4, #16]
 800bc18:	2200      	moveq	r2, #0
 800bc1a:	3301      	addeq	r3, #1
 800bc1c:	bf02      	ittt	eq
 800bc1e:	6122      	streq	r2, [r4, #16]
 800bc20:	6163      	streq	r3, [r4, #20]
 800bc22:	61e2      	streq	r2, [r4, #28]
 800bc24:	f001 fb1e 	bl	800d264 <__tz_unlock>
 800bc28:	4620      	mov	r0, r4
 800bc2a:	b002      	add	sp, #8
 800bc2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	dacb      	bge.n	800bbcc <localtime_r+0xf8>
 800bc34:	3901      	subs	r1, #1
 800bc36:	6061      	str	r1, [r4, #4]
 800bc38:	333c      	adds	r3, #60	; 0x3c
 800bc3a:	e7c6      	b.n	800bbca <localtime_r+0xf6>
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	dacc      	bge.n	800bbda <localtime_r+0x106>
 800bc40:	3a01      	subs	r2, #1
 800bc42:	60a2      	str	r2, [r4, #8]
 800bc44:	333c      	adds	r3, #60	; 0x3c
 800bc46:	e7c7      	b.n	800bbd8 <localtime_r+0x104>
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	daeb      	bge.n	800bc24 <localtime_r+0x150>
 800bc4c:	69e2      	ldr	r2, [r4, #28]
 800bc4e:	3a01      	subs	r2, #1
 800bc50:	61e2      	str	r2, [r4, #28]
 800bc52:	69a2      	ldr	r2, [r4, #24]
 800bc54:	3a01      	subs	r2, #1
 800bc56:	bf48      	it	mi
 800bc58:	2206      	movmi	r2, #6
 800bc5a:	61a2      	str	r2, [r4, #24]
 800bc5c:	68e2      	ldr	r2, [r4, #12]
 800bc5e:	3318      	adds	r3, #24
 800bc60:	3a01      	subs	r2, #1
 800bc62:	60e2      	str	r2, [r4, #12]
 800bc64:	60a3      	str	r3, [r4, #8]
 800bc66:	2a00      	cmp	r2, #0
 800bc68:	d1dc      	bne.n	800bc24 <localtime_r+0x150>
 800bc6a:	6923      	ldr	r3, [r4, #16]
 800bc6c:	3b01      	subs	r3, #1
 800bc6e:	d405      	bmi.n	800bc7c <localtime_r+0x1a8>
 800bc70:	6123      	str	r3, [r4, #16]
 800bc72:	6923      	ldr	r3, [r4, #16]
 800bc74:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800bc78:	60e3      	str	r3, [r4, #12]
 800bc7a:	e7d3      	b.n	800bc24 <localtime_r+0x150>
 800bc7c:	230b      	movs	r3, #11
 800bc7e:	6123      	str	r3, [r4, #16]
 800bc80:	6963      	ldr	r3, [r4, #20]
 800bc82:	1e5a      	subs	r2, r3, #1
 800bc84:	6162      	str	r2, [r4, #20]
 800bc86:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 800bc8a:	0793      	lsls	r3, r2, #30
 800bc8c:	d105      	bne.n	800bc9a <localtime_r+0x1c6>
 800bc8e:	2164      	movs	r1, #100	; 0x64
 800bc90:	fb92 f3f1 	sdiv	r3, r2, r1
 800bc94:	fb01 2313 	mls	r3, r1, r3, r2
 800bc98:	b963      	cbnz	r3, 800bcb4 <localtime_r+0x1e0>
 800bc9a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800bc9e:	fb92 f3f1 	sdiv	r3, r2, r1
 800bca2:	fb01 2313 	mls	r3, r1, r3, r2
 800bca6:	fab3 f383 	clz	r3, r3
 800bcaa:	095b      	lsrs	r3, r3, #5
 800bcac:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 800bcb0:	61e3      	str	r3, [r4, #28]
 800bcb2:	e7de      	b.n	800bc72 <localtime_r+0x19e>
 800bcb4:	2301      	movs	r3, #1
 800bcb6:	e7f9      	b.n	800bcac <localtime_r+0x1d8>
 800bcb8:	08011174 	.word	0x08011174
 800bcbc:	20004ed8 	.word	0x20004ed8

0800bcc0 <__retarget_lock_init_recursive>:
 800bcc0:	4770      	bx	lr

0800bcc2 <__retarget_lock_acquire>:
 800bcc2:	4770      	bx	lr

0800bcc4 <__retarget_lock_acquire_recursive>:
 800bcc4:	4770      	bx	lr

0800bcc6 <__retarget_lock_release>:
 800bcc6:	4770      	bx	lr

0800bcc8 <__retarget_lock_release_recursive>:
 800bcc8:	4770      	bx	lr
	...

0800bccc <malloc>:
 800bccc:	4b02      	ldr	r3, [pc, #8]	; (800bcd8 <malloc+0xc>)
 800bcce:	4601      	mov	r1, r0
 800bcd0:	6818      	ldr	r0, [r3, #0]
 800bcd2:	f000 bb09 	b.w	800c2e8 <_malloc_r>
 800bcd6:	bf00      	nop
 800bcd8:	20000020 	.word	0x20000020

0800bcdc <free>:
 800bcdc:	4b02      	ldr	r3, [pc, #8]	; (800bce8 <free+0xc>)
 800bcde:	4601      	mov	r1, r0
 800bce0:	6818      	ldr	r0, [r3, #0]
 800bce2:	f000 bab1 	b.w	800c248 <_free_r>
 800bce6:	bf00      	nop
 800bce8:	20000020 	.word	0x20000020

0800bcec <memcpy>:
 800bcec:	440a      	add	r2, r1
 800bcee:	4291      	cmp	r1, r2
 800bcf0:	f100 33ff 	add.w	r3, r0, #4294967295
 800bcf4:	d100      	bne.n	800bcf8 <memcpy+0xc>
 800bcf6:	4770      	bx	lr
 800bcf8:	b510      	push	{r4, lr}
 800bcfa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bcfe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd02:	4291      	cmp	r1, r2
 800bd04:	d1f9      	bne.n	800bcfa <memcpy+0xe>
 800bd06:	bd10      	pop	{r4, pc}

0800bd08 <memmove>:
 800bd08:	4288      	cmp	r0, r1
 800bd0a:	b510      	push	{r4, lr}
 800bd0c:	eb01 0402 	add.w	r4, r1, r2
 800bd10:	d902      	bls.n	800bd18 <memmove+0x10>
 800bd12:	4284      	cmp	r4, r0
 800bd14:	4623      	mov	r3, r4
 800bd16:	d807      	bhi.n	800bd28 <memmove+0x20>
 800bd18:	1e43      	subs	r3, r0, #1
 800bd1a:	42a1      	cmp	r1, r4
 800bd1c:	d008      	beq.n	800bd30 <memmove+0x28>
 800bd1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd22:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bd26:	e7f8      	b.n	800bd1a <memmove+0x12>
 800bd28:	4402      	add	r2, r0
 800bd2a:	4601      	mov	r1, r0
 800bd2c:	428a      	cmp	r2, r1
 800bd2e:	d100      	bne.n	800bd32 <memmove+0x2a>
 800bd30:	bd10      	pop	{r4, pc}
 800bd32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bd36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bd3a:	e7f7      	b.n	800bd2c <memmove+0x24>

0800bd3c <memset>:
 800bd3c:	4402      	add	r2, r0
 800bd3e:	4603      	mov	r3, r0
 800bd40:	4293      	cmp	r3, r2
 800bd42:	d100      	bne.n	800bd46 <memset+0xa>
 800bd44:	4770      	bx	lr
 800bd46:	f803 1b01 	strb.w	r1, [r3], #1
 800bd4a:	e7f9      	b.n	800bd40 <memset+0x4>

0800bd4c <validate_structure>:
 800bd4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd4e:	6801      	ldr	r1, [r0, #0]
 800bd50:	293b      	cmp	r1, #59	; 0x3b
 800bd52:	4604      	mov	r4, r0
 800bd54:	d911      	bls.n	800bd7a <validate_structure+0x2e>
 800bd56:	223c      	movs	r2, #60	; 0x3c
 800bd58:	4668      	mov	r0, sp
 800bd5a:	f001 fc4b 	bl	800d5f4 <div>
 800bd5e:	9a01      	ldr	r2, [sp, #4]
 800bd60:	6863      	ldr	r3, [r4, #4]
 800bd62:	9900      	ldr	r1, [sp, #0]
 800bd64:	2a00      	cmp	r2, #0
 800bd66:	440b      	add	r3, r1
 800bd68:	6063      	str	r3, [r4, #4]
 800bd6a:	bfbb      	ittet	lt
 800bd6c:	323c      	addlt	r2, #60	; 0x3c
 800bd6e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800bd72:	6022      	strge	r2, [r4, #0]
 800bd74:	6022      	strlt	r2, [r4, #0]
 800bd76:	bfb8      	it	lt
 800bd78:	6063      	strlt	r3, [r4, #4]
 800bd7a:	6861      	ldr	r1, [r4, #4]
 800bd7c:	293b      	cmp	r1, #59	; 0x3b
 800bd7e:	d911      	bls.n	800bda4 <validate_structure+0x58>
 800bd80:	223c      	movs	r2, #60	; 0x3c
 800bd82:	4668      	mov	r0, sp
 800bd84:	f001 fc36 	bl	800d5f4 <div>
 800bd88:	9a01      	ldr	r2, [sp, #4]
 800bd8a:	68a3      	ldr	r3, [r4, #8]
 800bd8c:	9900      	ldr	r1, [sp, #0]
 800bd8e:	2a00      	cmp	r2, #0
 800bd90:	440b      	add	r3, r1
 800bd92:	60a3      	str	r3, [r4, #8]
 800bd94:	bfbb      	ittet	lt
 800bd96:	323c      	addlt	r2, #60	; 0x3c
 800bd98:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800bd9c:	6062      	strge	r2, [r4, #4]
 800bd9e:	6062      	strlt	r2, [r4, #4]
 800bda0:	bfb8      	it	lt
 800bda2:	60a3      	strlt	r3, [r4, #8]
 800bda4:	68a1      	ldr	r1, [r4, #8]
 800bda6:	2917      	cmp	r1, #23
 800bda8:	d911      	bls.n	800bdce <validate_structure+0x82>
 800bdaa:	2218      	movs	r2, #24
 800bdac:	4668      	mov	r0, sp
 800bdae:	f001 fc21 	bl	800d5f4 <div>
 800bdb2:	9a01      	ldr	r2, [sp, #4]
 800bdb4:	68e3      	ldr	r3, [r4, #12]
 800bdb6:	9900      	ldr	r1, [sp, #0]
 800bdb8:	2a00      	cmp	r2, #0
 800bdba:	440b      	add	r3, r1
 800bdbc:	60e3      	str	r3, [r4, #12]
 800bdbe:	bfbb      	ittet	lt
 800bdc0:	3218      	addlt	r2, #24
 800bdc2:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800bdc6:	60a2      	strge	r2, [r4, #8]
 800bdc8:	60a2      	strlt	r2, [r4, #8]
 800bdca:	bfb8      	it	lt
 800bdcc:	60e3      	strlt	r3, [r4, #12]
 800bdce:	6921      	ldr	r1, [r4, #16]
 800bdd0:	290b      	cmp	r1, #11
 800bdd2:	d911      	bls.n	800bdf8 <validate_structure+0xac>
 800bdd4:	220c      	movs	r2, #12
 800bdd6:	4668      	mov	r0, sp
 800bdd8:	f001 fc0c 	bl	800d5f4 <div>
 800bddc:	9a01      	ldr	r2, [sp, #4]
 800bdde:	6963      	ldr	r3, [r4, #20]
 800bde0:	9900      	ldr	r1, [sp, #0]
 800bde2:	2a00      	cmp	r2, #0
 800bde4:	440b      	add	r3, r1
 800bde6:	6163      	str	r3, [r4, #20]
 800bde8:	bfbb      	ittet	lt
 800bdea:	320c      	addlt	r2, #12
 800bdec:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800bdf0:	6122      	strge	r2, [r4, #16]
 800bdf2:	6122      	strlt	r2, [r4, #16]
 800bdf4:	bfb8      	it	lt
 800bdf6:	6163      	strlt	r3, [r4, #20]
 800bdf8:	6963      	ldr	r3, [r4, #20]
 800bdfa:	0799      	lsls	r1, r3, #30
 800bdfc:	d120      	bne.n	800be40 <validate_structure+0xf4>
 800bdfe:	2164      	movs	r1, #100	; 0x64
 800be00:	fb93 f2f1 	sdiv	r2, r3, r1
 800be04:	fb01 3212 	mls	r2, r1, r2, r3
 800be08:	b9e2      	cbnz	r2, 800be44 <validate_structure+0xf8>
 800be0a:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 800be0e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800be12:	fb93 f2f1 	sdiv	r2, r3, r1
 800be16:	fb01 3312 	mls	r3, r1, r2, r3
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	bf14      	ite	ne
 800be1e:	231c      	movne	r3, #28
 800be20:	231d      	moveq	r3, #29
 800be22:	68e2      	ldr	r2, [r4, #12]
 800be24:	2a00      	cmp	r2, #0
 800be26:	dc0f      	bgt.n	800be48 <validate_structure+0xfc>
 800be28:	4f33      	ldr	r7, [pc, #204]	; (800bef8 <validate_structure+0x1ac>)
 800be2a:	260b      	movs	r6, #11
 800be2c:	2064      	movs	r0, #100	; 0x64
 800be2e:	f44f 75c8 	mov.w	r5, #400	; 0x190
 800be32:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800be36:	f1bc 0f00 	cmp.w	ip, #0
 800be3a:	dd31      	ble.n	800bea0 <validate_structure+0x154>
 800be3c:	b003      	add	sp, #12
 800be3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be40:	231c      	movs	r3, #28
 800be42:	e7ee      	b.n	800be22 <validate_structure+0xd6>
 800be44:	231d      	movs	r3, #29
 800be46:	e7ec      	b.n	800be22 <validate_structure+0xd6>
 800be48:	4f2b      	ldr	r7, [pc, #172]	; (800bef8 <validate_structure+0x1ac>)
 800be4a:	f04f 0c00 	mov.w	ip, #0
 800be4e:	2564      	movs	r5, #100	; 0x64
 800be50:	f44f 76c8 	mov.w	r6, #400	; 0x190
 800be54:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800be58:	2a01      	cmp	r2, #1
 800be5a:	bf14      	ite	ne
 800be5c:	f857 0022 	ldrne.w	r0, [r7, r2, lsl #2]
 800be60:	4618      	moveq	r0, r3
 800be62:	4281      	cmp	r1, r0
 800be64:	ddea      	ble.n	800be3c <validate_structure+0xf0>
 800be66:	3201      	adds	r2, #1
 800be68:	1a09      	subs	r1, r1, r0
 800be6a:	2a0c      	cmp	r2, #12
 800be6c:	60e1      	str	r1, [r4, #12]
 800be6e:	6122      	str	r2, [r4, #16]
 800be70:	d1f0      	bne.n	800be54 <validate_structure+0x108>
 800be72:	6963      	ldr	r3, [r4, #20]
 800be74:	1c5a      	adds	r2, r3, #1
 800be76:	0791      	lsls	r1, r2, #30
 800be78:	e9c4 c204 	strd	ip, r2, [r4, #16]
 800be7c:	d137      	bne.n	800beee <validate_structure+0x1a2>
 800be7e:	fb92 f1f5 	sdiv	r1, r2, r5
 800be82:	fb05 2211 	mls	r2, r5, r1, r2
 800be86:	2a00      	cmp	r2, #0
 800be88:	d133      	bne.n	800bef2 <validate_structure+0x1a6>
 800be8a:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 800be8e:	fb93 f2f6 	sdiv	r2, r3, r6
 800be92:	fb06 3312 	mls	r3, r6, r2, r3
 800be96:	2b00      	cmp	r3, #0
 800be98:	bf14      	ite	ne
 800be9a:	231c      	movne	r3, #28
 800be9c:	231d      	moveq	r3, #29
 800be9e:	e7d9      	b.n	800be54 <validate_structure+0x108>
 800bea0:	6921      	ldr	r1, [r4, #16]
 800bea2:	3901      	subs	r1, #1
 800bea4:	6121      	str	r1, [r4, #16]
 800bea6:	3101      	adds	r1, #1
 800bea8:	d114      	bne.n	800bed4 <validate_structure+0x188>
 800beaa:	6963      	ldr	r3, [r4, #20]
 800beac:	1e59      	subs	r1, r3, #1
 800beae:	078a      	lsls	r2, r1, #30
 800beb0:	e9c4 6104 	strd	r6, r1, [r4, #16]
 800beb4:	d117      	bne.n	800bee6 <validate_structure+0x19a>
 800beb6:	fb91 f2f0 	sdiv	r2, r1, r0
 800beba:	fb00 1112 	mls	r1, r0, r2, r1
 800bebe:	b9a1      	cbnz	r1, 800beea <validate_structure+0x19e>
 800bec0:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 800bec4:	fb93 f2f5 	sdiv	r2, r3, r5
 800bec8:	fb05 3312 	mls	r3, r5, r2, r3
 800becc:	2b00      	cmp	r3, #0
 800bece:	bf14      	ite	ne
 800bed0:	231c      	movne	r3, #28
 800bed2:	231d      	moveq	r3, #29
 800bed4:	6922      	ldr	r2, [r4, #16]
 800bed6:	2a01      	cmp	r2, #1
 800bed8:	bf14      	ite	ne
 800beda:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 800bede:	461a      	moveq	r2, r3
 800bee0:	4462      	add	r2, ip
 800bee2:	60e2      	str	r2, [r4, #12]
 800bee4:	e7a5      	b.n	800be32 <validate_structure+0xe6>
 800bee6:	231c      	movs	r3, #28
 800bee8:	e7f4      	b.n	800bed4 <validate_structure+0x188>
 800beea:	231d      	movs	r3, #29
 800beec:	e7f2      	b.n	800bed4 <validate_structure+0x188>
 800beee:	231c      	movs	r3, #28
 800bef0:	e7b0      	b.n	800be54 <validate_structure+0x108>
 800bef2:	231d      	movs	r3, #29
 800bef4:	e7ae      	b.n	800be54 <validate_structure+0x108>
 800bef6:	bf00      	nop
 800bef8:	08011114 	.word	0x08011114

0800befc <mktime>:
 800befc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf00:	b08b      	sub	sp, #44	; 0x2c
 800bf02:	4605      	mov	r5, r0
 800bf04:	f002 fb1a 	bl	800e53c <__gettzinfo>
 800bf08:	4607      	mov	r7, r0
 800bf0a:	4628      	mov	r0, r5
 800bf0c:	f7ff ff1e 	bl	800bd4c <validate_structure>
 800bf10:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bf14:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
 800bf18:	68a8      	ldr	r0, [r5, #8]
 800bf1a:	696e      	ldr	r6, [r5, #20]
 800bf1c:	fb0a 2303 	mla	r3, sl, r3, r2
 800bf20:	f44f 6a61 	mov.w	sl, #3600	; 0xe10
 800bf24:	fb0a 3a00 	mla	sl, sl, r0, r3
 800bf28:	e9d5 4303 	ldrd	r4, r3, [r5, #12]
 800bf2c:	4ac3      	ldr	r2, [pc, #780]	; (800c23c <mktime+0x340>)
 800bf2e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800bf32:	3c01      	subs	r4, #1
 800bf34:	2b01      	cmp	r3, #1
 800bf36:	4414      	add	r4, r2
 800bf38:	dd11      	ble.n	800bf5e <mktime+0x62>
 800bf3a:	07b1      	lsls	r1, r6, #30
 800bf3c:	d10f      	bne.n	800bf5e <mktime+0x62>
 800bf3e:	2264      	movs	r2, #100	; 0x64
 800bf40:	fb96 f3f2 	sdiv	r3, r6, r2
 800bf44:	fb02 6313 	mls	r3, r2, r3, r6
 800bf48:	b943      	cbnz	r3, 800bf5c <mktime+0x60>
 800bf4a:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 800bf4e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800bf52:	fb91 f3f2 	sdiv	r3, r1, r2
 800bf56:	fb02 1313 	mls	r3, r2, r3, r1
 800bf5a:	b903      	cbnz	r3, 800bf5e <mktime+0x62>
 800bf5c:	3401      	adds	r4, #1
 800bf5e:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 800bf62:	3310      	adds	r3, #16
 800bf64:	f644 6220 	movw	r2, #20000	; 0x4e20
 800bf68:	4293      	cmp	r3, r2
 800bf6a:	61ec      	str	r4, [r5, #28]
 800bf6c:	f200 8161 	bhi.w	800c232 <mktime+0x336>
 800bf70:	2e46      	cmp	r6, #70	; 0x46
 800bf72:	dd77      	ble.n	800c064 <mktime+0x168>
 800bf74:	2346      	movs	r3, #70	; 0x46
 800bf76:	f240 1e6d 	movw	lr, #365	; 0x16d
 800bf7a:	2164      	movs	r1, #100	; 0x64
 800bf7c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800bf80:	079a      	lsls	r2, r3, #30
 800bf82:	d169      	bne.n	800c058 <mktime+0x15c>
 800bf84:	fb93 f2f1 	sdiv	r2, r3, r1
 800bf88:	fb01 3212 	mls	r2, r1, r2, r3
 800bf8c:	2a00      	cmp	r2, #0
 800bf8e:	d166      	bne.n	800c05e <mktime+0x162>
 800bf90:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 800bf94:	fb9c f2f0 	sdiv	r2, ip, r0
 800bf98:	fb00 c212 	mls	r2, r0, r2, ip
 800bf9c:	2a00      	cmp	r2, #0
 800bf9e:	bf14      	ite	ne
 800bfa0:	4672      	movne	r2, lr
 800bfa2:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800bfa6:	3301      	adds	r3, #1
 800bfa8:	429e      	cmp	r6, r3
 800bfaa:	4414      	add	r4, r2
 800bfac:	d1e8      	bne.n	800bf80 <mktime+0x84>
 800bfae:	4ba4      	ldr	r3, [pc, #656]	; (800c240 <mktime+0x344>)
 800bfb0:	ea4f 7bea 	mov.w	fp, sl, asr #31
 800bfb4:	fbc3 ab04 	smlal	sl, fp, r3, r4
 800bfb8:	f001 f94e 	bl	800d258 <__tz_lock>
 800bfbc:	f001 f958 	bl	800d270 <_tzset_unlocked>
 800bfc0:	4ba0      	ldr	r3, [pc, #640]	; (800c244 <mktime+0x348>)
 800bfc2:	f8d3 9000 	ldr.w	r9, [r3]
 800bfc6:	f1b9 0f00 	cmp.w	r9, #0
 800bfca:	d03f      	beq.n	800c04c <mktime+0x150>
 800bfcc:	f8d5 9020 	ldr.w	r9, [r5, #32]
 800bfd0:	6968      	ldr	r0, [r5, #20]
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	f1b9 0f01 	cmp.w	r9, #1
 800bfd8:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 800bfdc:	46c8      	mov	r8, r9
 800bfde:	bfa8      	it	ge
 800bfe0:	f04f 0801 	movge.w	r8, #1
 800bfe4:	4283      	cmp	r3, r0
 800bfe6:	d17f      	bne.n	800c0e8 <mktime+0x1ec>
 800bfe8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bfea:	4619      	mov	r1, r3
 800bfec:	17da      	asrs	r2, r3, #31
 800bfee:	e9cd 1200 	strd	r1, r2, [sp]
 800bff2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800bff6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800bffa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bffe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c000:	1a80      	subs	r0, r0, r2
 800c002:	eb61 71e2 	sbc.w	r1, r1, r2, asr #31
 800c006:	4582      	cmp	sl, r0
 800c008:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c00c:	eb7b 0101 	sbcs.w	r1, fp, r1
 800c010:	da71      	bge.n	800c0f6 <mktime+0x1fa>
 800c012:	9800      	ldr	r0, [sp, #0]
 800c014:	6a39      	ldr	r1, [r7, #32]
 800c016:	1a09      	subs	r1, r1, r0
 800c018:	9104      	str	r1, [sp, #16]
 800c01a:	9801      	ldr	r0, [sp, #4]
 800c01c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c01e:	eb61 0100 	sbc.w	r1, r1, r0
 800c022:	9105      	str	r1, [sp, #20]
 800c024:	6839      	ldr	r1, [r7, #0]
 800c026:	2900      	cmp	r1, #0
 800c028:	d075      	beq.n	800c116 <mktime+0x21a>
 800c02a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c02e:	4582      	cmp	sl, r0
 800c030:	eb7b 0101 	sbcs.w	r1, fp, r1
 800c034:	db05      	blt.n	800c042 <mktime+0x146>
 800c036:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c03a:	4582      	cmp	sl, r0
 800c03c:	eb7b 0101 	sbcs.w	r1, fp, r1
 800c040:	db6f      	blt.n	800c122 <mktime+0x226>
 800c042:	f1b9 0f00 	cmp.w	r9, #0
 800c046:	f04f 0900 	mov.w	r9, #0
 800c04a:	da6f      	bge.n	800c12c <mktime+0x230>
 800c04c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c04e:	eb1a 0a03 	adds.w	sl, sl, r3
 800c052:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 800c056:	e0ae      	b.n	800c1b6 <mktime+0x2ba>
 800c058:	f240 126d 	movw	r2, #365	; 0x16d
 800c05c:	e7a3      	b.n	800bfa6 <mktime+0xaa>
 800c05e:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800c062:	e7a0      	b.n	800bfa6 <mktime+0xaa>
 800c064:	d0a3      	beq.n	800bfae <mktime+0xb2>
 800c066:	2345      	movs	r3, #69	; 0x45
 800c068:	f240 1e6d 	movw	lr, #365	; 0x16d
 800c06c:	2164      	movs	r1, #100	; 0x64
 800c06e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800c072:	e012      	b.n	800c09a <mktime+0x19e>
 800c074:	bb62      	cbnz	r2, 800c0d0 <mktime+0x1d4>
 800c076:	fb93 f2f1 	sdiv	r2, r3, r1
 800c07a:	fb01 3212 	mls	r2, r1, r2, r3
 800c07e:	bb52      	cbnz	r2, 800c0d6 <mktime+0x1da>
 800c080:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 800c084:	fb9c f2f0 	sdiv	r2, ip, r0
 800c088:	fb00 c212 	mls	r2, r0, r2, ip
 800c08c:	2a00      	cmp	r2, #0
 800c08e:	bf14      	ite	ne
 800c090:	4672      	movne	r2, lr
 800c092:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800c096:	1aa4      	subs	r4, r4, r2
 800c098:	3b01      	subs	r3, #1
 800c09a:	429e      	cmp	r6, r3
 800c09c:	f003 0203 	and.w	r2, r3, #3
 800c0a0:	dbe8      	blt.n	800c074 <mktime+0x178>
 800c0a2:	b9da      	cbnz	r2, 800c0dc <mktime+0x1e0>
 800c0a4:	2264      	movs	r2, #100	; 0x64
 800c0a6:	fb96 f3f2 	sdiv	r3, r6, r2
 800c0aa:	fb02 6313 	mls	r3, r2, r3, r6
 800c0ae:	b9c3      	cbnz	r3, 800c0e2 <mktime+0x1e6>
 800c0b0:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 800c0b4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800c0b8:	fb91 f3f2 	sdiv	r3, r1, r2
 800c0bc:	fb02 1313 	mls	r3, r2, r3, r1
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	f240 136d 	movw	r3, #365	; 0x16d
 800c0c6:	bf08      	it	eq
 800c0c8:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 800c0cc:	1ae4      	subs	r4, r4, r3
 800c0ce:	e76e      	b.n	800bfae <mktime+0xb2>
 800c0d0:	f240 126d 	movw	r2, #365	; 0x16d
 800c0d4:	e7df      	b.n	800c096 <mktime+0x19a>
 800c0d6:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800c0da:	e7dc      	b.n	800c096 <mktime+0x19a>
 800c0dc:	f240 136d 	movw	r3, #365	; 0x16d
 800c0e0:	e7f4      	b.n	800c0cc <mktime+0x1d0>
 800c0e2:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 800c0e6:	e7f1      	b.n	800c0cc <mktime+0x1d0>
 800c0e8:	f001 f80e 	bl	800d108 <__tzcalc_limits>
 800c0ec:	2800      	cmp	r0, #0
 800c0ee:	f47f af7b 	bne.w	800bfe8 <mktime+0xec>
 800c0f2:	46c1      	mov	r9, r8
 800c0f4:	e054      	b.n	800c1a0 <mktime+0x2a4>
 800c0f6:	9800      	ldr	r0, [sp, #0]
 800c0f8:	9902      	ldr	r1, [sp, #8]
 800c0fa:	1a09      	subs	r1, r1, r0
 800c0fc:	9108      	str	r1, [sp, #32]
 800c0fe:	9801      	ldr	r0, [sp, #4]
 800c100:	9903      	ldr	r1, [sp, #12]
 800c102:	eb61 0100 	sbc.w	r1, r1, r0
 800c106:	9109      	str	r1, [sp, #36]	; 0x24
 800c108:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c10c:	4582      	cmp	sl, r0
 800c10e:	eb7b 0101 	sbcs.w	r1, fp, r1
 800c112:	dbee      	blt.n	800c0f2 <mktime+0x1f6>
 800c114:	e77d      	b.n	800c012 <mktime+0x116>
 800c116:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c11a:	4582      	cmp	sl, r0
 800c11c:	eb7b 0101 	sbcs.w	r1, fp, r1
 800c120:	db89      	blt.n	800c036 <mktime+0x13a>
 800c122:	f1b9 0f00 	cmp.w	r9, #0
 800c126:	db3f      	blt.n	800c1a8 <mktime+0x2ac>
 800c128:	f04f 0901 	mov.w	r9, #1
 800c12c:	ea88 0809 	eor.w	r8, r8, r9
 800c130:	f1b8 0f01 	cmp.w	r8, #1
 800c134:	d134      	bne.n	800c1a0 <mktime+0x2a4>
 800c136:	f1b9 0f00 	cmp.w	r9, #0
 800c13a:	d04f      	beq.n	800c1dc <mktime+0x2e0>
 800c13c:	1ad3      	subs	r3, r2, r3
 800c13e:	682a      	ldr	r2, [r5, #0]
 800c140:	f8d5 800c 	ldr.w	r8, [r5, #12]
 800c144:	441a      	add	r2, r3
 800c146:	eb1a 0a03 	adds.w	sl, sl, r3
 800c14a:	602a      	str	r2, [r5, #0]
 800c14c:	4628      	mov	r0, r5
 800c14e:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 800c152:	f7ff fdfb 	bl	800bd4c <validate_structure>
 800c156:	68ea      	ldr	r2, [r5, #12]
 800c158:	ebb2 0208 	subs.w	r2, r2, r8
 800c15c:	d020      	beq.n	800c1a0 <mktime+0x2a4>
 800c15e:	2a01      	cmp	r2, #1
 800c160:	dc3e      	bgt.n	800c1e0 <mktime+0x2e4>
 800c162:	1c90      	adds	r0, r2, #2
 800c164:	bfd8      	it	le
 800c166:	2201      	movle	r2, #1
 800c168:	69eb      	ldr	r3, [r5, #28]
 800c16a:	18d3      	adds	r3, r2, r3
 800c16c:	4414      	add	r4, r2
 800c16e:	d540      	bpl.n	800c1f2 <mktime+0x2f6>
 800c170:	1e72      	subs	r2, r6, #1
 800c172:	0791      	lsls	r1, r2, #30
 800c174:	d137      	bne.n	800c1e6 <mktime+0x2ea>
 800c176:	2164      	movs	r1, #100	; 0x64
 800c178:	fb92 f3f1 	sdiv	r3, r2, r1
 800c17c:	fb01 2313 	mls	r3, r1, r3, r2
 800c180:	bba3      	cbnz	r3, 800c1ec <mktime+0x2f0>
 800c182:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 800c186:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800c18a:	fb96 f3f2 	sdiv	r3, r6, r2
 800c18e:	fb02 6613 	mls	r6, r2, r3, r6
 800c192:	2e00      	cmp	r6, #0
 800c194:	f240 136d 	movw	r3, #365	; 0x16d
 800c198:	bf18      	it	ne
 800c19a:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 800c19e:	61eb      	str	r3, [r5, #28]
 800c1a0:	f1b9 0f01 	cmp.w	r9, #1
 800c1a4:	f47f af52 	bne.w	800c04c <mktime+0x150>
 800c1a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c1aa:	eb1a 0a03 	adds.w	sl, sl, r3
 800c1ae:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 800c1b2:	f04f 0901 	mov.w	r9, #1
 800c1b6:	f001 f855 	bl	800d264 <__tz_unlock>
 800c1ba:	3404      	adds	r4, #4
 800c1bc:	2307      	movs	r3, #7
 800c1be:	fb94 f3f3 	sdiv	r3, r4, r3
 800c1c2:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800c1c6:	1ae4      	subs	r4, r4, r3
 800c1c8:	bf48      	it	mi
 800c1ca:	3407      	addmi	r4, #7
 800c1cc:	f8c5 9020 	str.w	r9, [r5, #32]
 800c1d0:	61ac      	str	r4, [r5, #24]
 800c1d2:	4650      	mov	r0, sl
 800c1d4:	4659      	mov	r1, fp
 800c1d6:	b00b      	add	sp, #44	; 0x2c
 800c1d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1dc:	1a9b      	subs	r3, r3, r2
 800c1de:	e7ae      	b.n	800c13e <mktime+0x242>
 800c1e0:	f04f 32ff 	mov.w	r2, #4294967295
 800c1e4:	e7c0      	b.n	800c168 <mktime+0x26c>
 800c1e6:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 800c1ea:	e7d8      	b.n	800c19e <mktime+0x2a2>
 800c1ec:	f240 136d 	movw	r3, #365	; 0x16d
 800c1f0:	e7d5      	b.n	800c19e <mktime+0x2a2>
 800c1f2:	07b2      	lsls	r2, r6, #30
 800c1f4:	d117      	bne.n	800c226 <mktime+0x32a>
 800c1f6:	2164      	movs	r1, #100	; 0x64
 800c1f8:	fb96 f2f1 	sdiv	r2, r6, r1
 800c1fc:	fb01 6212 	mls	r2, r1, r2, r6
 800c200:	b9a2      	cbnz	r2, 800c22c <mktime+0x330>
 800c202:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 800c206:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800c20a:	fb96 f2f1 	sdiv	r2, r6, r1
 800c20e:	fb01 6612 	mls	r6, r1, r2, r6
 800c212:	2e00      	cmp	r6, #0
 800c214:	f240 126d 	movw	r2, #365	; 0x16d
 800c218:	bf08      	it	eq
 800c21a:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800c21e:	4293      	cmp	r3, r2
 800c220:	bfa8      	it	ge
 800c222:	1a9b      	subge	r3, r3, r2
 800c224:	e7bb      	b.n	800c19e <mktime+0x2a2>
 800c226:	f240 126d 	movw	r2, #365	; 0x16d
 800c22a:	e7f8      	b.n	800c21e <mktime+0x322>
 800c22c:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800c230:	e7f5      	b.n	800c21e <mktime+0x322>
 800c232:	f04f 3aff 	mov.w	sl, #4294967295
 800c236:	f04f 3bff 	mov.w	fp, #4294967295
 800c23a:	e7ca      	b.n	800c1d2 <mktime+0x2d6>
 800c23c:	08011144 	.word	0x08011144
 800c240:	00015180 	.word	0x00015180
 800c244:	20004ed8 	.word	0x20004ed8

0800c248 <_free_r>:
 800c248:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c24a:	2900      	cmp	r1, #0
 800c24c:	d048      	beq.n	800c2e0 <_free_r+0x98>
 800c24e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c252:	9001      	str	r0, [sp, #4]
 800c254:	2b00      	cmp	r3, #0
 800c256:	f1a1 0404 	sub.w	r4, r1, #4
 800c25a:	bfb8      	it	lt
 800c25c:	18e4      	addlt	r4, r4, r3
 800c25e:	f002 fa49 	bl	800e6f4 <__malloc_lock>
 800c262:	4a20      	ldr	r2, [pc, #128]	; (800c2e4 <_free_r+0x9c>)
 800c264:	9801      	ldr	r0, [sp, #4]
 800c266:	6813      	ldr	r3, [r2, #0]
 800c268:	4615      	mov	r5, r2
 800c26a:	b933      	cbnz	r3, 800c27a <_free_r+0x32>
 800c26c:	6063      	str	r3, [r4, #4]
 800c26e:	6014      	str	r4, [r2, #0]
 800c270:	b003      	add	sp, #12
 800c272:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c276:	f002 ba43 	b.w	800e700 <__malloc_unlock>
 800c27a:	42a3      	cmp	r3, r4
 800c27c:	d90b      	bls.n	800c296 <_free_r+0x4e>
 800c27e:	6821      	ldr	r1, [r4, #0]
 800c280:	1862      	adds	r2, r4, r1
 800c282:	4293      	cmp	r3, r2
 800c284:	bf04      	itt	eq
 800c286:	681a      	ldreq	r2, [r3, #0]
 800c288:	685b      	ldreq	r3, [r3, #4]
 800c28a:	6063      	str	r3, [r4, #4]
 800c28c:	bf04      	itt	eq
 800c28e:	1852      	addeq	r2, r2, r1
 800c290:	6022      	streq	r2, [r4, #0]
 800c292:	602c      	str	r4, [r5, #0]
 800c294:	e7ec      	b.n	800c270 <_free_r+0x28>
 800c296:	461a      	mov	r2, r3
 800c298:	685b      	ldr	r3, [r3, #4]
 800c29a:	b10b      	cbz	r3, 800c2a0 <_free_r+0x58>
 800c29c:	42a3      	cmp	r3, r4
 800c29e:	d9fa      	bls.n	800c296 <_free_r+0x4e>
 800c2a0:	6811      	ldr	r1, [r2, #0]
 800c2a2:	1855      	adds	r5, r2, r1
 800c2a4:	42a5      	cmp	r5, r4
 800c2a6:	d10b      	bne.n	800c2c0 <_free_r+0x78>
 800c2a8:	6824      	ldr	r4, [r4, #0]
 800c2aa:	4421      	add	r1, r4
 800c2ac:	1854      	adds	r4, r2, r1
 800c2ae:	42a3      	cmp	r3, r4
 800c2b0:	6011      	str	r1, [r2, #0]
 800c2b2:	d1dd      	bne.n	800c270 <_free_r+0x28>
 800c2b4:	681c      	ldr	r4, [r3, #0]
 800c2b6:	685b      	ldr	r3, [r3, #4]
 800c2b8:	6053      	str	r3, [r2, #4]
 800c2ba:	4421      	add	r1, r4
 800c2bc:	6011      	str	r1, [r2, #0]
 800c2be:	e7d7      	b.n	800c270 <_free_r+0x28>
 800c2c0:	d902      	bls.n	800c2c8 <_free_r+0x80>
 800c2c2:	230c      	movs	r3, #12
 800c2c4:	6003      	str	r3, [r0, #0]
 800c2c6:	e7d3      	b.n	800c270 <_free_r+0x28>
 800c2c8:	6825      	ldr	r5, [r4, #0]
 800c2ca:	1961      	adds	r1, r4, r5
 800c2cc:	428b      	cmp	r3, r1
 800c2ce:	bf04      	itt	eq
 800c2d0:	6819      	ldreq	r1, [r3, #0]
 800c2d2:	685b      	ldreq	r3, [r3, #4]
 800c2d4:	6063      	str	r3, [r4, #4]
 800c2d6:	bf04      	itt	eq
 800c2d8:	1949      	addeq	r1, r1, r5
 800c2da:	6021      	streq	r1, [r4, #0]
 800c2dc:	6054      	str	r4, [r2, #4]
 800c2de:	e7c7      	b.n	800c270 <_free_r+0x28>
 800c2e0:	b003      	add	sp, #12
 800c2e2:	bd30      	pop	{r4, r5, pc}
 800c2e4:	20004eb4 	.word	0x20004eb4

0800c2e8 <_malloc_r>:
 800c2e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2ea:	1ccd      	adds	r5, r1, #3
 800c2ec:	f025 0503 	bic.w	r5, r5, #3
 800c2f0:	3508      	adds	r5, #8
 800c2f2:	2d0c      	cmp	r5, #12
 800c2f4:	bf38      	it	cc
 800c2f6:	250c      	movcc	r5, #12
 800c2f8:	2d00      	cmp	r5, #0
 800c2fa:	4606      	mov	r6, r0
 800c2fc:	db01      	blt.n	800c302 <_malloc_r+0x1a>
 800c2fe:	42a9      	cmp	r1, r5
 800c300:	d903      	bls.n	800c30a <_malloc_r+0x22>
 800c302:	230c      	movs	r3, #12
 800c304:	6033      	str	r3, [r6, #0]
 800c306:	2000      	movs	r0, #0
 800c308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c30a:	f002 f9f3 	bl	800e6f4 <__malloc_lock>
 800c30e:	4921      	ldr	r1, [pc, #132]	; (800c394 <_malloc_r+0xac>)
 800c310:	680a      	ldr	r2, [r1, #0]
 800c312:	4614      	mov	r4, r2
 800c314:	b99c      	cbnz	r4, 800c33e <_malloc_r+0x56>
 800c316:	4f20      	ldr	r7, [pc, #128]	; (800c398 <_malloc_r+0xb0>)
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	b923      	cbnz	r3, 800c326 <_malloc_r+0x3e>
 800c31c:	4621      	mov	r1, r4
 800c31e:	4630      	mov	r0, r6
 800c320:	f000 fd10 	bl	800cd44 <_sbrk_r>
 800c324:	6038      	str	r0, [r7, #0]
 800c326:	4629      	mov	r1, r5
 800c328:	4630      	mov	r0, r6
 800c32a:	f000 fd0b 	bl	800cd44 <_sbrk_r>
 800c32e:	1c43      	adds	r3, r0, #1
 800c330:	d123      	bne.n	800c37a <_malloc_r+0x92>
 800c332:	230c      	movs	r3, #12
 800c334:	6033      	str	r3, [r6, #0]
 800c336:	4630      	mov	r0, r6
 800c338:	f002 f9e2 	bl	800e700 <__malloc_unlock>
 800c33c:	e7e3      	b.n	800c306 <_malloc_r+0x1e>
 800c33e:	6823      	ldr	r3, [r4, #0]
 800c340:	1b5b      	subs	r3, r3, r5
 800c342:	d417      	bmi.n	800c374 <_malloc_r+0x8c>
 800c344:	2b0b      	cmp	r3, #11
 800c346:	d903      	bls.n	800c350 <_malloc_r+0x68>
 800c348:	6023      	str	r3, [r4, #0]
 800c34a:	441c      	add	r4, r3
 800c34c:	6025      	str	r5, [r4, #0]
 800c34e:	e004      	b.n	800c35a <_malloc_r+0x72>
 800c350:	6863      	ldr	r3, [r4, #4]
 800c352:	42a2      	cmp	r2, r4
 800c354:	bf0c      	ite	eq
 800c356:	600b      	streq	r3, [r1, #0]
 800c358:	6053      	strne	r3, [r2, #4]
 800c35a:	4630      	mov	r0, r6
 800c35c:	f002 f9d0 	bl	800e700 <__malloc_unlock>
 800c360:	f104 000b 	add.w	r0, r4, #11
 800c364:	1d23      	adds	r3, r4, #4
 800c366:	f020 0007 	bic.w	r0, r0, #7
 800c36a:	1ac2      	subs	r2, r0, r3
 800c36c:	d0cc      	beq.n	800c308 <_malloc_r+0x20>
 800c36e:	1a1b      	subs	r3, r3, r0
 800c370:	50a3      	str	r3, [r4, r2]
 800c372:	e7c9      	b.n	800c308 <_malloc_r+0x20>
 800c374:	4622      	mov	r2, r4
 800c376:	6864      	ldr	r4, [r4, #4]
 800c378:	e7cc      	b.n	800c314 <_malloc_r+0x2c>
 800c37a:	1cc4      	adds	r4, r0, #3
 800c37c:	f024 0403 	bic.w	r4, r4, #3
 800c380:	42a0      	cmp	r0, r4
 800c382:	d0e3      	beq.n	800c34c <_malloc_r+0x64>
 800c384:	1a21      	subs	r1, r4, r0
 800c386:	4630      	mov	r0, r6
 800c388:	f000 fcdc 	bl	800cd44 <_sbrk_r>
 800c38c:	3001      	adds	r0, #1
 800c38e:	d1dd      	bne.n	800c34c <_malloc_r+0x64>
 800c390:	e7cf      	b.n	800c332 <_malloc_r+0x4a>
 800c392:	bf00      	nop
 800c394:	20004eb4 	.word	0x20004eb4
 800c398:	20004eb8 	.word	0x20004eb8

0800c39c <__cvt>:
 800c39c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c3a0:	ec55 4b10 	vmov	r4, r5, d0
 800c3a4:	2d00      	cmp	r5, #0
 800c3a6:	460e      	mov	r6, r1
 800c3a8:	4619      	mov	r1, r3
 800c3aa:	462b      	mov	r3, r5
 800c3ac:	bfbb      	ittet	lt
 800c3ae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c3b2:	461d      	movlt	r5, r3
 800c3b4:	2300      	movge	r3, #0
 800c3b6:	232d      	movlt	r3, #45	; 0x2d
 800c3b8:	700b      	strb	r3, [r1, #0]
 800c3ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c3bc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c3c0:	4691      	mov	r9, r2
 800c3c2:	f023 0820 	bic.w	r8, r3, #32
 800c3c6:	bfbc      	itt	lt
 800c3c8:	4622      	movlt	r2, r4
 800c3ca:	4614      	movlt	r4, r2
 800c3cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c3d0:	d005      	beq.n	800c3de <__cvt+0x42>
 800c3d2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c3d6:	d100      	bne.n	800c3da <__cvt+0x3e>
 800c3d8:	3601      	adds	r6, #1
 800c3da:	2102      	movs	r1, #2
 800c3dc:	e000      	b.n	800c3e0 <__cvt+0x44>
 800c3de:	2103      	movs	r1, #3
 800c3e0:	ab03      	add	r3, sp, #12
 800c3e2:	9301      	str	r3, [sp, #4]
 800c3e4:	ab02      	add	r3, sp, #8
 800c3e6:	9300      	str	r3, [sp, #0]
 800c3e8:	ec45 4b10 	vmov	d0, r4, r5
 800c3ec:	4653      	mov	r3, sl
 800c3ee:	4632      	mov	r2, r6
 800c3f0:	f001 f9a2 	bl	800d738 <_dtoa_r>
 800c3f4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c3f8:	4607      	mov	r7, r0
 800c3fa:	d102      	bne.n	800c402 <__cvt+0x66>
 800c3fc:	f019 0f01 	tst.w	r9, #1
 800c400:	d022      	beq.n	800c448 <__cvt+0xac>
 800c402:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c406:	eb07 0906 	add.w	r9, r7, r6
 800c40a:	d110      	bne.n	800c42e <__cvt+0x92>
 800c40c:	783b      	ldrb	r3, [r7, #0]
 800c40e:	2b30      	cmp	r3, #48	; 0x30
 800c410:	d10a      	bne.n	800c428 <__cvt+0x8c>
 800c412:	2200      	movs	r2, #0
 800c414:	2300      	movs	r3, #0
 800c416:	4620      	mov	r0, r4
 800c418:	4629      	mov	r1, r5
 800c41a:	f7f4 fb85 	bl	8000b28 <__aeabi_dcmpeq>
 800c41e:	b918      	cbnz	r0, 800c428 <__cvt+0x8c>
 800c420:	f1c6 0601 	rsb	r6, r6, #1
 800c424:	f8ca 6000 	str.w	r6, [sl]
 800c428:	f8da 3000 	ldr.w	r3, [sl]
 800c42c:	4499      	add	r9, r3
 800c42e:	2200      	movs	r2, #0
 800c430:	2300      	movs	r3, #0
 800c432:	4620      	mov	r0, r4
 800c434:	4629      	mov	r1, r5
 800c436:	f7f4 fb77 	bl	8000b28 <__aeabi_dcmpeq>
 800c43a:	b108      	cbz	r0, 800c440 <__cvt+0xa4>
 800c43c:	f8cd 900c 	str.w	r9, [sp, #12]
 800c440:	2230      	movs	r2, #48	; 0x30
 800c442:	9b03      	ldr	r3, [sp, #12]
 800c444:	454b      	cmp	r3, r9
 800c446:	d307      	bcc.n	800c458 <__cvt+0xbc>
 800c448:	9b03      	ldr	r3, [sp, #12]
 800c44a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c44c:	1bdb      	subs	r3, r3, r7
 800c44e:	4638      	mov	r0, r7
 800c450:	6013      	str	r3, [r2, #0]
 800c452:	b004      	add	sp, #16
 800c454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c458:	1c59      	adds	r1, r3, #1
 800c45a:	9103      	str	r1, [sp, #12]
 800c45c:	701a      	strb	r2, [r3, #0]
 800c45e:	e7f0      	b.n	800c442 <__cvt+0xa6>

0800c460 <__exponent>:
 800c460:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c462:	4603      	mov	r3, r0
 800c464:	2900      	cmp	r1, #0
 800c466:	bfb8      	it	lt
 800c468:	4249      	neglt	r1, r1
 800c46a:	f803 2b02 	strb.w	r2, [r3], #2
 800c46e:	bfb4      	ite	lt
 800c470:	222d      	movlt	r2, #45	; 0x2d
 800c472:	222b      	movge	r2, #43	; 0x2b
 800c474:	2909      	cmp	r1, #9
 800c476:	7042      	strb	r2, [r0, #1]
 800c478:	dd2a      	ble.n	800c4d0 <__exponent+0x70>
 800c47a:	f10d 0407 	add.w	r4, sp, #7
 800c47e:	46a4      	mov	ip, r4
 800c480:	270a      	movs	r7, #10
 800c482:	46a6      	mov	lr, r4
 800c484:	460a      	mov	r2, r1
 800c486:	fb91 f6f7 	sdiv	r6, r1, r7
 800c48a:	fb07 1516 	mls	r5, r7, r6, r1
 800c48e:	3530      	adds	r5, #48	; 0x30
 800c490:	2a63      	cmp	r2, #99	; 0x63
 800c492:	f104 34ff 	add.w	r4, r4, #4294967295
 800c496:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c49a:	4631      	mov	r1, r6
 800c49c:	dcf1      	bgt.n	800c482 <__exponent+0x22>
 800c49e:	3130      	adds	r1, #48	; 0x30
 800c4a0:	f1ae 0502 	sub.w	r5, lr, #2
 800c4a4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c4a8:	1c44      	adds	r4, r0, #1
 800c4aa:	4629      	mov	r1, r5
 800c4ac:	4561      	cmp	r1, ip
 800c4ae:	d30a      	bcc.n	800c4c6 <__exponent+0x66>
 800c4b0:	f10d 0209 	add.w	r2, sp, #9
 800c4b4:	eba2 020e 	sub.w	r2, r2, lr
 800c4b8:	4565      	cmp	r5, ip
 800c4ba:	bf88      	it	hi
 800c4bc:	2200      	movhi	r2, #0
 800c4be:	4413      	add	r3, r2
 800c4c0:	1a18      	subs	r0, r3, r0
 800c4c2:	b003      	add	sp, #12
 800c4c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c4ca:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c4ce:	e7ed      	b.n	800c4ac <__exponent+0x4c>
 800c4d0:	2330      	movs	r3, #48	; 0x30
 800c4d2:	3130      	adds	r1, #48	; 0x30
 800c4d4:	7083      	strb	r3, [r0, #2]
 800c4d6:	70c1      	strb	r1, [r0, #3]
 800c4d8:	1d03      	adds	r3, r0, #4
 800c4da:	e7f1      	b.n	800c4c0 <__exponent+0x60>

0800c4dc <_printf_float>:
 800c4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4e0:	ed2d 8b02 	vpush	{d8}
 800c4e4:	b08d      	sub	sp, #52	; 0x34
 800c4e6:	460c      	mov	r4, r1
 800c4e8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c4ec:	4616      	mov	r6, r2
 800c4ee:	461f      	mov	r7, r3
 800c4f0:	4605      	mov	r5, r0
 800c4f2:	f002 f8d7 	bl	800e6a4 <_localeconv_r>
 800c4f6:	f8d0 a000 	ldr.w	sl, [r0]
 800c4fa:	4650      	mov	r0, sl
 800c4fc:	f7f3 fe92 	bl	8000224 <strlen>
 800c500:	2300      	movs	r3, #0
 800c502:	930a      	str	r3, [sp, #40]	; 0x28
 800c504:	6823      	ldr	r3, [r4, #0]
 800c506:	9305      	str	r3, [sp, #20]
 800c508:	f8d8 3000 	ldr.w	r3, [r8]
 800c50c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c510:	3307      	adds	r3, #7
 800c512:	f023 0307 	bic.w	r3, r3, #7
 800c516:	f103 0208 	add.w	r2, r3, #8
 800c51a:	f8c8 2000 	str.w	r2, [r8]
 800c51e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c522:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c526:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c52a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c52e:	9307      	str	r3, [sp, #28]
 800c530:	f8cd 8018 	str.w	r8, [sp, #24]
 800c534:	ee08 0a10 	vmov	s16, r0
 800c538:	4b9f      	ldr	r3, [pc, #636]	; (800c7b8 <_printf_float+0x2dc>)
 800c53a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c53e:	f04f 32ff 	mov.w	r2, #4294967295
 800c542:	f7f4 fb23 	bl	8000b8c <__aeabi_dcmpun>
 800c546:	bb88      	cbnz	r0, 800c5ac <_printf_float+0xd0>
 800c548:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c54c:	4b9a      	ldr	r3, [pc, #616]	; (800c7b8 <_printf_float+0x2dc>)
 800c54e:	f04f 32ff 	mov.w	r2, #4294967295
 800c552:	f7f4 fafd 	bl	8000b50 <__aeabi_dcmple>
 800c556:	bb48      	cbnz	r0, 800c5ac <_printf_float+0xd0>
 800c558:	2200      	movs	r2, #0
 800c55a:	2300      	movs	r3, #0
 800c55c:	4640      	mov	r0, r8
 800c55e:	4649      	mov	r1, r9
 800c560:	f7f4 faec 	bl	8000b3c <__aeabi_dcmplt>
 800c564:	b110      	cbz	r0, 800c56c <_printf_float+0x90>
 800c566:	232d      	movs	r3, #45	; 0x2d
 800c568:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c56c:	4b93      	ldr	r3, [pc, #588]	; (800c7bc <_printf_float+0x2e0>)
 800c56e:	4894      	ldr	r0, [pc, #592]	; (800c7c0 <_printf_float+0x2e4>)
 800c570:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c574:	bf94      	ite	ls
 800c576:	4698      	movls	r8, r3
 800c578:	4680      	movhi	r8, r0
 800c57a:	2303      	movs	r3, #3
 800c57c:	6123      	str	r3, [r4, #16]
 800c57e:	9b05      	ldr	r3, [sp, #20]
 800c580:	f023 0204 	bic.w	r2, r3, #4
 800c584:	6022      	str	r2, [r4, #0]
 800c586:	f04f 0900 	mov.w	r9, #0
 800c58a:	9700      	str	r7, [sp, #0]
 800c58c:	4633      	mov	r3, r6
 800c58e:	aa0b      	add	r2, sp, #44	; 0x2c
 800c590:	4621      	mov	r1, r4
 800c592:	4628      	mov	r0, r5
 800c594:	f000 f9d8 	bl	800c948 <_printf_common>
 800c598:	3001      	adds	r0, #1
 800c59a:	f040 8090 	bne.w	800c6be <_printf_float+0x1e2>
 800c59e:	f04f 30ff 	mov.w	r0, #4294967295
 800c5a2:	b00d      	add	sp, #52	; 0x34
 800c5a4:	ecbd 8b02 	vpop	{d8}
 800c5a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5ac:	4642      	mov	r2, r8
 800c5ae:	464b      	mov	r3, r9
 800c5b0:	4640      	mov	r0, r8
 800c5b2:	4649      	mov	r1, r9
 800c5b4:	f7f4 faea 	bl	8000b8c <__aeabi_dcmpun>
 800c5b8:	b140      	cbz	r0, 800c5cc <_printf_float+0xf0>
 800c5ba:	464b      	mov	r3, r9
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	bfbc      	itt	lt
 800c5c0:	232d      	movlt	r3, #45	; 0x2d
 800c5c2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c5c6:	487f      	ldr	r0, [pc, #508]	; (800c7c4 <_printf_float+0x2e8>)
 800c5c8:	4b7f      	ldr	r3, [pc, #508]	; (800c7c8 <_printf_float+0x2ec>)
 800c5ca:	e7d1      	b.n	800c570 <_printf_float+0x94>
 800c5cc:	6863      	ldr	r3, [r4, #4]
 800c5ce:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c5d2:	9206      	str	r2, [sp, #24]
 800c5d4:	1c5a      	adds	r2, r3, #1
 800c5d6:	d13f      	bne.n	800c658 <_printf_float+0x17c>
 800c5d8:	2306      	movs	r3, #6
 800c5da:	6063      	str	r3, [r4, #4]
 800c5dc:	9b05      	ldr	r3, [sp, #20]
 800c5de:	6861      	ldr	r1, [r4, #4]
 800c5e0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c5e4:	2300      	movs	r3, #0
 800c5e6:	9303      	str	r3, [sp, #12]
 800c5e8:	ab0a      	add	r3, sp, #40	; 0x28
 800c5ea:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c5ee:	ab09      	add	r3, sp, #36	; 0x24
 800c5f0:	ec49 8b10 	vmov	d0, r8, r9
 800c5f4:	9300      	str	r3, [sp, #0]
 800c5f6:	6022      	str	r2, [r4, #0]
 800c5f8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c5fc:	4628      	mov	r0, r5
 800c5fe:	f7ff fecd 	bl	800c39c <__cvt>
 800c602:	9b06      	ldr	r3, [sp, #24]
 800c604:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c606:	2b47      	cmp	r3, #71	; 0x47
 800c608:	4680      	mov	r8, r0
 800c60a:	d108      	bne.n	800c61e <_printf_float+0x142>
 800c60c:	1cc8      	adds	r0, r1, #3
 800c60e:	db02      	blt.n	800c616 <_printf_float+0x13a>
 800c610:	6863      	ldr	r3, [r4, #4]
 800c612:	4299      	cmp	r1, r3
 800c614:	dd41      	ble.n	800c69a <_printf_float+0x1be>
 800c616:	f1ab 0b02 	sub.w	fp, fp, #2
 800c61a:	fa5f fb8b 	uxtb.w	fp, fp
 800c61e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c622:	d820      	bhi.n	800c666 <_printf_float+0x18a>
 800c624:	3901      	subs	r1, #1
 800c626:	465a      	mov	r2, fp
 800c628:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c62c:	9109      	str	r1, [sp, #36]	; 0x24
 800c62e:	f7ff ff17 	bl	800c460 <__exponent>
 800c632:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c634:	1813      	adds	r3, r2, r0
 800c636:	2a01      	cmp	r2, #1
 800c638:	4681      	mov	r9, r0
 800c63a:	6123      	str	r3, [r4, #16]
 800c63c:	dc02      	bgt.n	800c644 <_printf_float+0x168>
 800c63e:	6822      	ldr	r2, [r4, #0]
 800c640:	07d2      	lsls	r2, r2, #31
 800c642:	d501      	bpl.n	800c648 <_printf_float+0x16c>
 800c644:	3301      	adds	r3, #1
 800c646:	6123      	str	r3, [r4, #16]
 800c648:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d09c      	beq.n	800c58a <_printf_float+0xae>
 800c650:	232d      	movs	r3, #45	; 0x2d
 800c652:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c656:	e798      	b.n	800c58a <_printf_float+0xae>
 800c658:	9a06      	ldr	r2, [sp, #24]
 800c65a:	2a47      	cmp	r2, #71	; 0x47
 800c65c:	d1be      	bne.n	800c5dc <_printf_float+0x100>
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d1bc      	bne.n	800c5dc <_printf_float+0x100>
 800c662:	2301      	movs	r3, #1
 800c664:	e7b9      	b.n	800c5da <_printf_float+0xfe>
 800c666:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c66a:	d118      	bne.n	800c69e <_printf_float+0x1c2>
 800c66c:	2900      	cmp	r1, #0
 800c66e:	6863      	ldr	r3, [r4, #4]
 800c670:	dd0b      	ble.n	800c68a <_printf_float+0x1ae>
 800c672:	6121      	str	r1, [r4, #16]
 800c674:	b913      	cbnz	r3, 800c67c <_printf_float+0x1a0>
 800c676:	6822      	ldr	r2, [r4, #0]
 800c678:	07d0      	lsls	r0, r2, #31
 800c67a:	d502      	bpl.n	800c682 <_printf_float+0x1a6>
 800c67c:	3301      	adds	r3, #1
 800c67e:	440b      	add	r3, r1
 800c680:	6123      	str	r3, [r4, #16]
 800c682:	65a1      	str	r1, [r4, #88]	; 0x58
 800c684:	f04f 0900 	mov.w	r9, #0
 800c688:	e7de      	b.n	800c648 <_printf_float+0x16c>
 800c68a:	b913      	cbnz	r3, 800c692 <_printf_float+0x1b6>
 800c68c:	6822      	ldr	r2, [r4, #0]
 800c68e:	07d2      	lsls	r2, r2, #31
 800c690:	d501      	bpl.n	800c696 <_printf_float+0x1ba>
 800c692:	3302      	adds	r3, #2
 800c694:	e7f4      	b.n	800c680 <_printf_float+0x1a4>
 800c696:	2301      	movs	r3, #1
 800c698:	e7f2      	b.n	800c680 <_printf_float+0x1a4>
 800c69a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c69e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6a0:	4299      	cmp	r1, r3
 800c6a2:	db05      	blt.n	800c6b0 <_printf_float+0x1d4>
 800c6a4:	6823      	ldr	r3, [r4, #0]
 800c6a6:	6121      	str	r1, [r4, #16]
 800c6a8:	07d8      	lsls	r0, r3, #31
 800c6aa:	d5ea      	bpl.n	800c682 <_printf_float+0x1a6>
 800c6ac:	1c4b      	adds	r3, r1, #1
 800c6ae:	e7e7      	b.n	800c680 <_printf_float+0x1a4>
 800c6b0:	2900      	cmp	r1, #0
 800c6b2:	bfd4      	ite	le
 800c6b4:	f1c1 0202 	rsble	r2, r1, #2
 800c6b8:	2201      	movgt	r2, #1
 800c6ba:	4413      	add	r3, r2
 800c6bc:	e7e0      	b.n	800c680 <_printf_float+0x1a4>
 800c6be:	6823      	ldr	r3, [r4, #0]
 800c6c0:	055a      	lsls	r2, r3, #21
 800c6c2:	d407      	bmi.n	800c6d4 <_printf_float+0x1f8>
 800c6c4:	6923      	ldr	r3, [r4, #16]
 800c6c6:	4642      	mov	r2, r8
 800c6c8:	4631      	mov	r1, r6
 800c6ca:	4628      	mov	r0, r5
 800c6cc:	47b8      	blx	r7
 800c6ce:	3001      	adds	r0, #1
 800c6d0:	d12c      	bne.n	800c72c <_printf_float+0x250>
 800c6d2:	e764      	b.n	800c59e <_printf_float+0xc2>
 800c6d4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c6d8:	f240 80e0 	bls.w	800c89c <_printf_float+0x3c0>
 800c6dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	f7f4 fa20 	bl	8000b28 <__aeabi_dcmpeq>
 800c6e8:	2800      	cmp	r0, #0
 800c6ea:	d034      	beq.n	800c756 <_printf_float+0x27a>
 800c6ec:	4a37      	ldr	r2, [pc, #220]	; (800c7cc <_printf_float+0x2f0>)
 800c6ee:	2301      	movs	r3, #1
 800c6f0:	4631      	mov	r1, r6
 800c6f2:	4628      	mov	r0, r5
 800c6f4:	47b8      	blx	r7
 800c6f6:	3001      	adds	r0, #1
 800c6f8:	f43f af51 	beq.w	800c59e <_printf_float+0xc2>
 800c6fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c700:	429a      	cmp	r2, r3
 800c702:	db02      	blt.n	800c70a <_printf_float+0x22e>
 800c704:	6823      	ldr	r3, [r4, #0]
 800c706:	07d8      	lsls	r0, r3, #31
 800c708:	d510      	bpl.n	800c72c <_printf_float+0x250>
 800c70a:	ee18 3a10 	vmov	r3, s16
 800c70e:	4652      	mov	r2, sl
 800c710:	4631      	mov	r1, r6
 800c712:	4628      	mov	r0, r5
 800c714:	47b8      	blx	r7
 800c716:	3001      	adds	r0, #1
 800c718:	f43f af41 	beq.w	800c59e <_printf_float+0xc2>
 800c71c:	f04f 0800 	mov.w	r8, #0
 800c720:	f104 091a 	add.w	r9, r4, #26
 800c724:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c726:	3b01      	subs	r3, #1
 800c728:	4543      	cmp	r3, r8
 800c72a:	dc09      	bgt.n	800c740 <_printf_float+0x264>
 800c72c:	6823      	ldr	r3, [r4, #0]
 800c72e:	079b      	lsls	r3, r3, #30
 800c730:	f100 8105 	bmi.w	800c93e <_printf_float+0x462>
 800c734:	68e0      	ldr	r0, [r4, #12]
 800c736:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c738:	4298      	cmp	r0, r3
 800c73a:	bfb8      	it	lt
 800c73c:	4618      	movlt	r0, r3
 800c73e:	e730      	b.n	800c5a2 <_printf_float+0xc6>
 800c740:	2301      	movs	r3, #1
 800c742:	464a      	mov	r2, r9
 800c744:	4631      	mov	r1, r6
 800c746:	4628      	mov	r0, r5
 800c748:	47b8      	blx	r7
 800c74a:	3001      	adds	r0, #1
 800c74c:	f43f af27 	beq.w	800c59e <_printf_float+0xc2>
 800c750:	f108 0801 	add.w	r8, r8, #1
 800c754:	e7e6      	b.n	800c724 <_printf_float+0x248>
 800c756:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c758:	2b00      	cmp	r3, #0
 800c75a:	dc39      	bgt.n	800c7d0 <_printf_float+0x2f4>
 800c75c:	4a1b      	ldr	r2, [pc, #108]	; (800c7cc <_printf_float+0x2f0>)
 800c75e:	2301      	movs	r3, #1
 800c760:	4631      	mov	r1, r6
 800c762:	4628      	mov	r0, r5
 800c764:	47b8      	blx	r7
 800c766:	3001      	adds	r0, #1
 800c768:	f43f af19 	beq.w	800c59e <_printf_float+0xc2>
 800c76c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c770:	4313      	orrs	r3, r2
 800c772:	d102      	bne.n	800c77a <_printf_float+0x29e>
 800c774:	6823      	ldr	r3, [r4, #0]
 800c776:	07d9      	lsls	r1, r3, #31
 800c778:	d5d8      	bpl.n	800c72c <_printf_float+0x250>
 800c77a:	ee18 3a10 	vmov	r3, s16
 800c77e:	4652      	mov	r2, sl
 800c780:	4631      	mov	r1, r6
 800c782:	4628      	mov	r0, r5
 800c784:	47b8      	blx	r7
 800c786:	3001      	adds	r0, #1
 800c788:	f43f af09 	beq.w	800c59e <_printf_float+0xc2>
 800c78c:	f04f 0900 	mov.w	r9, #0
 800c790:	f104 0a1a 	add.w	sl, r4, #26
 800c794:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c796:	425b      	negs	r3, r3
 800c798:	454b      	cmp	r3, r9
 800c79a:	dc01      	bgt.n	800c7a0 <_printf_float+0x2c4>
 800c79c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c79e:	e792      	b.n	800c6c6 <_printf_float+0x1ea>
 800c7a0:	2301      	movs	r3, #1
 800c7a2:	4652      	mov	r2, sl
 800c7a4:	4631      	mov	r1, r6
 800c7a6:	4628      	mov	r0, r5
 800c7a8:	47b8      	blx	r7
 800c7aa:	3001      	adds	r0, #1
 800c7ac:	f43f aef7 	beq.w	800c59e <_printf_float+0xc2>
 800c7b0:	f109 0901 	add.w	r9, r9, #1
 800c7b4:	e7ee      	b.n	800c794 <_printf_float+0x2b8>
 800c7b6:	bf00      	nop
 800c7b8:	7fefffff 	.word	0x7fefffff
 800c7bc:	080111d4 	.word	0x080111d4
 800c7c0:	080111d8 	.word	0x080111d8
 800c7c4:	080111e0 	.word	0x080111e0
 800c7c8:	080111dc 	.word	0x080111dc
 800c7cc:	08011579 	.word	0x08011579
 800c7d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c7d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c7d4:	429a      	cmp	r2, r3
 800c7d6:	bfa8      	it	ge
 800c7d8:	461a      	movge	r2, r3
 800c7da:	2a00      	cmp	r2, #0
 800c7dc:	4691      	mov	r9, r2
 800c7de:	dc37      	bgt.n	800c850 <_printf_float+0x374>
 800c7e0:	f04f 0b00 	mov.w	fp, #0
 800c7e4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c7e8:	f104 021a 	add.w	r2, r4, #26
 800c7ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c7ee:	9305      	str	r3, [sp, #20]
 800c7f0:	eba3 0309 	sub.w	r3, r3, r9
 800c7f4:	455b      	cmp	r3, fp
 800c7f6:	dc33      	bgt.n	800c860 <_printf_float+0x384>
 800c7f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c7fc:	429a      	cmp	r2, r3
 800c7fe:	db3b      	blt.n	800c878 <_printf_float+0x39c>
 800c800:	6823      	ldr	r3, [r4, #0]
 800c802:	07da      	lsls	r2, r3, #31
 800c804:	d438      	bmi.n	800c878 <_printf_float+0x39c>
 800c806:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c808:	9b05      	ldr	r3, [sp, #20]
 800c80a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c80c:	1ad3      	subs	r3, r2, r3
 800c80e:	eba2 0901 	sub.w	r9, r2, r1
 800c812:	4599      	cmp	r9, r3
 800c814:	bfa8      	it	ge
 800c816:	4699      	movge	r9, r3
 800c818:	f1b9 0f00 	cmp.w	r9, #0
 800c81c:	dc35      	bgt.n	800c88a <_printf_float+0x3ae>
 800c81e:	f04f 0800 	mov.w	r8, #0
 800c822:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c826:	f104 0a1a 	add.w	sl, r4, #26
 800c82a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c82e:	1a9b      	subs	r3, r3, r2
 800c830:	eba3 0309 	sub.w	r3, r3, r9
 800c834:	4543      	cmp	r3, r8
 800c836:	f77f af79 	ble.w	800c72c <_printf_float+0x250>
 800c83a:	2301      	movs	r3, #1
 800c83c:	4652      	mov	r2, sl
 800c83e:	4631      	mov	r1, r6
 800c840:	4628      	mov	r0, r5
 800c842:	47b8      	blx	r7
 800c844:	3001      	adds	r0, #1
 800c846:	f43f aeaa 	beq.w	800c59e <_printf_float+0xc2>
 800c84a:	f108 0801 	add.w	r8, r8, #1
 800c84e:	e7ec      	b.n	800c82a <_printf_float+0x34e>
 800c850:	4613      	mov	r3, r2
 800c852:	4631      	mov	r1, r6
 800c854:	4642      	mov	r2, r8
 800c856:	4628      	mov	r0, r5
 800c858:	47b8      	blx	r7
 800c85a:	3001      	adds	r0, #1
 800c85c:	d1c0      	bne.n	800c7e0 <_printf_float+0x304>
 800c85e:	e69e      	b.n	800c59e <_printf_float+0xc2>
 800c860:	2301      	movs	r3, #1
 800c862:	4631      	mov	r1, r6
 800c864:	4628      	mov	r0, r5
 800c866:	9205      	str	r2, [sp, #20]
 800c868:	47b8      	blx	r7
 800c86a:	3001      	adds	r0, #1
 800c86c:	f43f ae97 	beq.w	800c59e <_printf_float+0xc2>
 800c870:	9a05      	ldr	r2, [sp, #20]
 800c872:	f10b 0b01 	add.w	fp, fp, #1
 800c876:	e7b9      	b.n	800c7ec <_printf_float+0x310>
 800c878:	ee18 3a10 	vmov	r3, s16
 800c87c:	4652      	mov	r2, sl
 800c87e:	4631      	mov	r1, r6
 800c880:	4628      	mov	r0, r5
 800c882:	47b8      	blx	r7
 800c884:	3001      	adds	r0, #1
 800c886:	d1be      	bne.n	800c806 <_printf_float+0x32a>
 800c888:	e689      	b.n	800c59e <_printf_float+0xc2>
 800c88a:	9a05      	ldr	r2, [sp, #20]
 800c88c:	464b      	mov	r3, r9
 800c88e:	4442      	add	r2, r8
 800c890:	4631      	mov	r1, r6
 800c892:	4628      	mov	r0, r5
 800c894:	47b8      	blx	r7
 800c896:	3001      	adds	r0, #1
 800c898:	d1c1      	bne.n	800c81e <_printf_float+0x342>
 800c89a:	e680      	b.n	800c59e <_printf_float+0xc2>
 800c89c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c89e:	2a01      	cmp	r2, #1
 800c8a0:	dc01      	bgt.n	800c8a6 <_printf_float+0x3ca>
 800c8a2:	07db      	lsls	r3, r3, #31
 800c8a4:	d538      	bpl.n	800c918 <_printf_float+0x43c>
 800c8a6:	2301      	movs	r3, #1
 800c8a8:	4642      	mov	r2, r8
 800c8aa:	4631      	mov	r1, r6
 800c8ac:	4628      	mov	r0, r5
 800c8ae:	47b8      	blx	r7
 800c8b0:	3001      	adds	r0, #1
 800c8b2:	f43f ae74 	beq.w	800c59e <_printf_float+0xc2>
 800c8b6:	ee18 3a10 	vmov	r3, s16
 800c8ba:	4652      	mov	r2, sl
 800c8bc:	4631      	mov	r1, r6
 800c8be:	4628      	mov	r0, r5
 800c8c0:	47b8      	blx	r7
 800c8c2:	3001      	adds	r0, #1
 800c8c4:	f43f ae6b 	beq.w	800c59e <_printf_float+0xc2>
 800c8c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	2300      	movs	r3, #0
 800c8d0:	f7f4 f92a 	bl	8000b28 <__aeabi_dcmpeq>
 800c8d4:	b9d8      	cbnz	r0, 800c90e <_printf_float+0x432>
 800c8d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8d8:	f108 0201 	add.w	r2, r8, #1
 800c8dc:	3b01      	subs	r3, #1
 800c8de:	4631      	mov	r1, r6
 800c8e0:	4628      	mov	r0, r5
 800c8e2:	47b8      	blx	r7
 800c8e4:	3001      	adds	r0, #1
 800c8e6:	d10e      	bne.n	800c906 <_printf_float+0x42a>
 800c8e8:	e659      	b.n	800c59e <_printf_float+0xc2>
 800c8ea:	2301      	movs	r3, #1
 800c8ec:	4652      	mov	r2, sl
 800c8ee:	4631      	mov	r1, r6
 800c8f0:	4628      	mov	r0, r5
 800c8f2:	47b8      	blx	r7
 800c8f4:	3001      	adds	r0, #1
 800c8f6:	f43f ae52 	beq.w	800c59e <_printf_float+0xc2>
 800c8fa:	f108 0801 	add.w	r8, r8, #1
 800c8fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c900:	3b01      	subs	r3, #1
 800c902:	4543      	cmp	r3, r8
 800c904:	dcf1      	bgt.n	800c8ea <_printf_float+0x40e>
 800c906:	464b      	mov	r3, r9
 800c908:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c90c:	e6dc      	b.n	800c6c8 <_printf_float+0x1ec>
 800c90e:	f04f 0800 	mov.w	r8, #0
 800c912:	f104 0a1a 	add.w	sl, r4, #26
 800c916:	e7f2      	b.n	800c8fe <_printf_float+0x422>
 800c918:	2301      	movs	r3, #1
 800c91a:	4642      	mov	r2, r8
 800c91c:	e7df      	b.n	800c8de <_printf_float+0x402>
 800c91e:	2301      	movs	r3, #1
 800c920:	464a      	mov	r2, r9
 800c922:	4631      	mov	r1, r6
 800c924:	4628      	mov	r0, r5
 800c926:	47b8      	blx	r7
 800c928:	3001      	adds	r0, #1
 800c92a:	f43f ae38 	beq.w	800c59e <_printf_float+0xc2>
 800c92e:	f108 0801 	add.w	r8, r8, #1
 800c932:	68e3      	ldr	r3, [r4, #12]
 800c934:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c936:	1a5b      	subs	r3, r3, r1
 800c938:	4543      	cmp	r3, r8
 800c93a:	dcf0      	bgt.n	800c91e <_printf_float+0x442>
 800c93c:	e6fa      	b.n	800c734 <_printf_float+0x258>
 800c93e:	f04f 0800 	mov.w	r8, #0
 800c942:	f104 0919 	add.w	r9, r4, #25
 800c946:	e7f4      	b.n	800c932 <_printf_float+0x456>

0800c948 <_printf_common>:
 800c948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c94c:	4616      	mov	r6, r2
 800c94e:	4699      	mov	r9, r3
 800c950:	688a      	ldr	r2, [r1, #8]
 800c952:	690b      	ldr	r3, [r1, #16]
 800c954:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c958:	4293      	cmp	r3, r2
 800c95a:	bfb8      	it	lt
 800c95c:	4613      	movlt	r3, r2
 800c95e:	6033      	str	r3, [r6, #0]
 800c960:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c964:	4607      	mov	r7, r0
 800c966:	460c      	mov	r4, r1
 800c968:	b10a      	cbz	r2, 800c96e <_printf_common+0x26>
 800c96a:	3301      	adds	r3, #1
 800c96c:	6033      	str	r3, [r6, #0]
 800c96e:	6823      	ldr	r3, [r4, #0]
 800c970:	0699      	lsls	r1, r3, #26
 800c972:	bf42      	ittt	mi
 800c974:	6833      	ldrmi	r3, [r6, #0]
 800c976:	3302      	addmi	r3, #2
 800c978:	6033      	strmi	r3, [r6, #0]
 800c97a:	6825      	ldr	r5, [r4, #0]
 800c97c:	f015 0506 	ands.w	r5, r5, #6
 800c980:	d106      	bne.n	800c990 <_printf_common+0x48>
 800c982:	f104 0a19 	add.w	sl, r4, #25
 800c986:	68e3      	ldr	r3, [r4, #12]
 800c988:	6832      	ldr	r2, [r6, #0]
 800c98a:	1a9b      	subs	r3, r3, r2
 800c98c:	42ab      	cmp	r3, r5
 800c98e:	dc26      	bgt.n	800c9de <_printf_common+0x96>
 800c990:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c994:	1e13      	subs	r3, r2, #0
 800c996:	6822      	ldr	r2, [r4, #0]
 800c998:	bf18      	it	ne
 800c99a:	2301      	movne	r3, #1
 800c99c:	0692      	lsls	r2, r2, #26
 800c99e:	d42b      	bmi.n	800c9f8 <_printf_common+0xb0>
 800c9a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c9a4:	4649      	mov	r1, r9
 800c9a6:	4638      	mov	r0, r7
 800c9a8:	47c0      	blx	r8
 800c9aa:	3001      	adds	r0, #1
 800c9ac:	d01e      	beq.n	800c9ec <_printf_common+0xa4>
 800c9ae:	6823      	ldr	r3, [r4, #0]
 800c9b0:	68e5      	ldr	r5, [r4, #12]
 800c9b2:	6832      	ldr	r2, [r6, #0]
 800c9b4:	f003 0306 	and.w	r3, r3, #6
 800c9b8:	2b04      	cmp	r3, #4
 800c9ba:	bf08      	it	eq
 800c9bc:	1aad      	subeq	r5, r5, r2
 800c9be:	68a3      	ldr	r3, [r4, #8]
 800c9c0:	6922      	ldr	r2, [r4, #16]
 800c9c2:	bf0c      	ite	eq
 800c9c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c9c8:	2500      	movne	r5, #0
 800c9ca:	4293      	cmp	r3, r2
 800c9cc:	bfc4      	itt	gt
 800c9ce:	1a9b      	subgt	r3, r3, r2
 800c9d0:	18ed      	addgt	r5, r5, r3
 800c9d2:	2600      	movs	r6, #0
 800c9d4:	341a      	adds	r4, #26
 800c9d6:	42b5      	cmp	r5, r6
 800c9d8:	d11a      	bne.n	800ca10 <_printf_common+0xc8>
 800c9da:	2000      	movs	r0, #0
 800c9dc:	e008      	b.n	800c9f0 <_printf_common+0xa8>
 800c9de:	2301      	movs	r3, #1
 800c9e0:	4652      	mov	r2, sl
 800c9e2:	4649      	mov	r1, r9
 800c9e4:	4638      	mov	r0, r7
 800c9e6:	47c0      	blx	r8
 800c9e8:	3001      	adds	r0, #1
 800c9ea:	d103      	bne.n	800c9f4 <_printf_common+0xac>
 800c9ec:	f04f 30ff 	mov.w	r0, #4294967295
 800c9f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9f4:	3501      	adds	r5, #1
 800c9f6:	e7c6      	b.n	800c986 <_printf_common+0x3e>
 800c9f8:	18e1      	adds	r1, r4, r3
 800c9fa:	1c5a      	adds	r2, r3, #1
 800c9fc:	2030      	movs	r0, #48	; 0x30
 800c9fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ca02:	4422      	add	r2, r4
 800ca04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ca08:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ca0c:	3302      	adds	r3, #2
 800ca0e:	e7c7      	b.n	800c9a0 <_printf_common+0x58>
 800ca10:	2301      	movs	r3, #1
 800ca12:	4622      	mov	r2, r4
 800ca14:	4649      	mov	r1, r9
 800ca16:	4638      	mov	r0, r7
 800ca18:	47c0      	blx	r8
 800ca1a:	3001      	adds	r0, #1
 800ca1c:	d0e6      	beq.n	800c9ec <_printf_common+0xa4>
 800ca1e:	3601      	adds	r6, #1
 800ca20:	e7d9      	b.n	800c9d6 <_printf_common+0x8e>
	...

0800ca24 <_printf_i>:
 800ca24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ca28:	460c      	mov	r4, r1
 800ca2a:	4691      	mov	r9, r2
 800ca2c:	7e27      	ldrb	r7, [r4, #24]
 800ca2e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ca30:	2f78      	cmp	r7, #120	; 0x78
 800ca32:	4680      	mov	r8, r0
 800ca34:	469a      	mov	sl, r3
 800ca36:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ca3a:	d807      	bhi.n	800ca4c <_printf_i+0x28>
 800ca3c:	2f62      	cmp	r7, #98	; 0x62
 800ca3e:	d80a      	bhi.n	800ca56 <_printf_i+0x32>
 800ca40:	2f00      	cmp	r7, #0
 800ca42:	f000 80d8 	beq.w	800cbf6 <_printf_i+0x1d2>
 800ca46:	2f58      	cmp	r7, #88	; 0x58
 800ca48:	f000 80a3 	beq.w	800cb92 <_printf_i+0x16e>
 800ca4c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ca50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ca54:	e03a      	b.n	800cacc <_printf_i+0xa8>
 800ca56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ca5a:	2b15      	cmp	r3, #21
 800ca5c:	d8f6      	bhi.n	800ca4c <_printf_i+0x28>
 800ca5e:	a001      	add	r0, pc, #4	; (adr r0, 800ca64 <_printf_i+0x40>)
 800ca60:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ca64:	0800cabd 	.word	0x0800cabd
 800ca68:	0800cad1 	.word	0x0800cad1
 800ca6c:	0800ca4d 	.word	0x0800ca4d
 800ca70:	0800ca4d 	.word	0x0800ca4d
 800ca74:	0800ca4d 	.word	0x0800ca4d
 800ca78:	0800ca4d 	.word	0x0800ca4d
 800ca7c:	0800cad1 	.word	0x0800cad1
 800ca80:	0800ca4d 	.word	0x0800ca4d
 800ca84:	0800ca4d 	.word	0x0800ca4d
 800ca88:	0800ca4d 	.word	0x0800ca4d
 800ca8c:	0800ca4d 	.word	0x0800ca4d
 800ca90:	0800cbdd 	.word	0x0800cbdd
 800ca94:	0800cb01 	.word	0x0800cb01
 800ca98:	0800cbbf 	.word	0x0800cbbf
 800ca9c:	0800ca4d 	.word	0x0800ca4d
 800caa0:	0800ca4d 	.word	0x0800ca4d
 800caa4:	0800cbff 	.word	0x0800cbff
 800caa8:	0800ca4d 	.word	0x0800ca4d
 800caac:	0800cb01 	.word	0x0800cb01
 800cab0:	0800ca4d 	.word	0x0800ca4d
 800cab4:	0800ca4d 	.word	0x0800ca4d
 800cab8:	0800cbc7 	.word	0x0800cbc7
 800cabc:	680b      	ldr	r3, [r1, #0]
 800cabe:	1d1a      	adds	r2, r3, #4
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	600a      	str	r2, [r1, #0]
 800cac4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800cac8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cacc:	2301      	movs	r3, #1
 800cace:	e0a3      	b.n	800cc18 <_printf_i+0x1f4>
 800cad0:	6825      	ldr	r5, [r4, #0]
 800cad2:	6808      	ldr	r0, [r1, #0]
 800cad4:	062e      	lsls	r6, r5, #24
 800cad6:	f100 0304 	add.w	r3, r0, #4
 800cada:	d50a      	bpl.n	800caf2 <_printf_i+0xce>
 800cadc:	6805      	ldr	r5, [r0, #0]
 800cade:	600b      	str	r3, [r1, #0]
 800cae0:	2d00      	cmp	r5, #0
 800cae2:	da03      	bge.n	800caec <_printf_i+0xc8>
 800cae4:	232d      	movs	r3, #45	; 0x2d
 800cae6:	426d      	negs	r5, r5
 800cae8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800caec:	485e      	ldr	r0, [pc, #376]	; (800cc68 <_printf_i+0x244>)
 800caee:	230a      	movs	r3, #10
 800caf0:	e019      	b.n	800cb26 <_printf_i+0x102>
 800caf2:	f015 0f40 	tst.w	r5, #64	; 0x40
 800caf6:	6805      	ldr	r5, [r0, #0]
 800caf8:	600b      	str	r3, [r1, #0]
 800cafa:	bf18      	it	ne
 800cafc:	b22d      	sxthne	r5, r5
 800cafe:	e7ef      	b.n	800cae0 <_printf_i+0xbc>
 800cb00:	680b      	ldr	r3, [r1, #0]
 800cb02:	6825      	ldr	r5, [r4, #0]
 800cb04:	1d18      	adds	r0, r3, #4
 800cb06:	6008      	str	r0, [r1, #0]
 800cb08:	0628      	lsls	r0, r5, #24
 800cb0a:	d501      	bpl.n	800cb10 <_printf_i+0xec>
 800cb0c:	681d      	ldr	r5, [r3, #0]
 800cb0e:	e002      	b.n	800cb16 <_printf_i+0xf2>
 800cb10:	0669      	lsls	r1, r5, #25
 800cb12:	d5fb      	bpl.n	800cb0c <_printf_i+0xe8>
 800cb14:	881d      	ldrh	r5, [r3, #0]
 800cb16:	4854      	ldr	r0, [pc, #336]	; (800cc68 <_printf_i+0x244>)
 800cb18:	2f6f      	cmp	r7, #111	; 0x6f
 800cb1a:	bf0c      	ite	eq
 800cb1c:	2308      	moveq	r3, #8
 800cb1e:	230a      	movne	r3, #10
 800cb20:	2100      	movs	r1, #0
 800cb22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cb26:	6866      	ldr	r6, [r4, #4]
 800cb28:	60a6      	str	r6, [r4, #8]
 800cb2a:	2e00      	cmp	r6, #0
 800cb2c:	bfa2      	ittt	ge
 800cb2e:	6821      	ldrge	r1, [r4, #0]
 800cb30:	f021 0104 	bicge.w	r1, r1, #4
 800cb34:	6021      	strge	r1, [r4, #0]
 800cb36:	b90d      	cbnz	r5, 800cb3c <_printf_i+0x118>
 800cb38:	2e00      	cmp	r6, #0
 800cb3a:	d04d      	beq.n	800cbd8 <_printf_i+0x1b4>
 800cb3c:	4616      	mov	r6, r2
 800cb3e:	fbb5 f1f3 	udiv	r1, r5, r3
 800cb42:	fb03 5711 	mls	r7, r3, r1, r5
 800cb46:	5dc7      	ldrb	r7, [r0, r7]
 800cb48:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cb4c:	462f      	mov	r7, r5
 800cb4e:	42bb      	cmp	r3, r7
 800cb50:	460d      	mov	r5, r1
 800cb52:	d9f4      	bls.n	800cb3e <_printf_i+0x11a>
 800cb54:	2b08      	cmp	r3, #8
 800cb56:	d10b      	bne.n	800cb70 <_printf_i+0x14c>
 800cb58:	6823      	ldr	r3, [r4, #0]
 800cb5a:	07df      	lsls	r7, r3, #31
 800cb5c:	d508      	bpl.n	800cb70 <_printf_i+0x14c>
 800cb5e:	6923      	ldr	r3, [r4, #16]
 800cb60:	6861      	ldr	r1, [r4, #4]
 800cb62:	4299      	cmp	r1, r3
 800cb64:	bfde      	ittt	le
 800cb66:	2330      	movle	r3, #48	; 0x30
 800cb68:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cb6c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cb70:	1b92      	subs	r2, r2, r6
 800cb72:	6122      	str	r2, [r4, #16]
 800cb74:	f8cd a000 	str.w	sl, [sp]
 800cb78:	464b      	mov	r3, r9
 800cb7a:	aa03      	add	r2, sp, #12
 800cb7c:	4621      	mov	r1, r4
 800cb7e:	4640      	mov	r0, r8
 800cb80:	f7ff fee2 	bl	800c948 <_printf_common>
 800cb84:	3001      	adds	r0, #1
 800cb86:	d14c      	bne.n	800cc22 <_printf_i+0x1fe>
 800cb88:	f04f 30ff 	mov.w	r0, #4294967295
 800cb8c:	b004      	add	sp, #16
 800cb8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb92:	4835      	ldr	r0, [pc, #212]	; (800cc68 <_printf_i+0x244>)
 800cb94:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800cb98:	6823      	ldr	r3, [r4, #0]
 800cb9a:	680e      	ldr	r6, [r1, #0]
 800cb9c:	061f      	lsls	r7, r3, #24
 800cb9e:	f856 5b04 	ldr.w	r5, [r6], #4
 800cba2:	600e      	str	r6, [r1, #0]
 800cba4:	d514      	bpl.n	800cbd0 <_printf_i+0x1ac>
 800cba6:	07d9      	lsls	r1, r3, #31
 800cba8:	bf44      	itt	mi
 800cbaa:	f043 0320 	orrmi.w	r3, r3, #32
 800cbae:	6023      	strmi	r3, [r4, #0]
 800cbb0:	b91d      	cbnz	r5, 800cbba <_printf_i+0x196>
 800cbb2:	6823      	ldr	r3, [r4, #0]
 800cbb4:	f023 0320 	bic.w	r3, r3, #32
 800cbb8:	6023      	str	r3, [r4, #0]
 800cbba:	2310      	movs	r3, #16
 800cbbc:	e7b0      	b.n	800cb20 <_printf_i+0xfc>
 800cbbe:	6823      	ldr	r3, [r4, #0]
 800cbc0:	f043 0320 	orr.w	r3, r3, #32
 800cbc4:	6023      	str	r3, [r4, #0]
 800cbc6:	2378      	movs	r3, #120	; 0x78
 800cbc8:	4828      	ldr	r0, [pc, #160]	; (800cc6c <_printf_i+0x248>)
 800cbca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cbce:	e7e3      	b.n	800cb98 <_printf_i+0x174>
 800cbd0:	065e      	lsls	r6, r3, #25
 800cbd2:	bf48      	it	mi
 800cbd4:	b2ad      	uxthmi	r5, r5
 800cbd6:	e7e6      	b.n	800cba6 <_printf_i+0x182>
 800cbd8:	4616      	mov	r6, r2
 800cbda:	e7bb      	b.n	800cb54 <_printf_i+0x130>
 800cbdc:	680b      	ldr	r3, [r1, #0]
 800cbde:	6826      	ldr	r6, [r4, #0]
 800cbe0:	6960      	ldr	r0, [r4, #20]
 800cbe2:	1d1d      	adds	r5, r3, #4
 800cbe4:	600d      	str	r5, [r1, #0]
 800cbe6:	0635      	lsls	r5, r6, #24
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	d501      	bpl.n	800cbf0 <_printf_i+0x1cc>
 800cbec:	6018      	str	r0, [r3, #0]
 800cbee:	e002      	b.n	800cbf6 <_printf_i+0x1d2>
 800cbf0:	0671      	lsls	r1, r6, #25
 800cbf2:	d5fb      	bpl.n	800cbec <_printf_i+0x1c8>
 800cbf4:	8018      	strh	r0, [r3, #0]
 800cbf6:	2300      	movs	r3, #0
 800cbf8:	6123      	str	r3, [r4, #16]
 800cbfa:	4616      	mov	r6, r2
 800cbfc:	e7ba      	b.n	800cb74 <_printf_i+0x150>
 800cbfe:	680b      	ldr	r3, [r1, #0]
 800cc00:	1d1a      	adds	r2, r3, #4
 800cc02:	600a      	str	r2, [r1, #0]
 800cc04:	681e      	ldr	r6, [r3, #0]
 800cc06:	6862      	ldr	r2, [r4, #4]
 800cc08:	2100      	movs	r1, #0
 800cc0a:	4630      	mov	r0, r6
 800cc0c:	f7f3 fb18 	bl	8000240 <memchr>
 800cc10:	b108      	cbz	r0, 800cc16 <_printf_i+0x1f2>
 800cc12:	1b80      	subs	r0, r0, r6
 800cc14:	6060      	str	r0, [r4, #4]
 800cc16:	6863      	ldr	r3, [r4, #4]
 800cc18:	6123      	str	r3, [r4, #16]
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cc20:	e7a8      	b.n	800cb74 <_printf_i+0x150>
 800cc22:	6923      	ldr	r3, [r4, #16]
 800cc24:	4632      	mov	r2, r6
 800cc26:	4649      	mov	r1, r9
 800cc28:	4640      	mov	r0, r8
 800cc2a:	47d0      	blx	sl
 800cc2c:	3001      	adds	r0, #1
 800cc2e:	d0ab      	beq.n	800cb88 <_printf_i+0x164>
 800cc30:	6823      	ldr	r3, [r4, #0]
 800cc32:	079b      	lsls	r3, r3, #30
 800cc34:	d413      	bmi.n	800cc5e <_printf_i+0x23a>
 800cc36:	68e0      	ldr	r0, [r4, #12]
 800cc38:	9b03      	ldr	r3, [sp, #12]
 800cc3a:	4298      	cmp	r0, r3
 800cc3c:	bfb8      	it	lt
 800cc3e:	4618      	movlt	r0, r3
 800cc40:	e7a4      	b.n	800cb8c <_printf_i+0x168>
 800cc42:	2301      	movs	r3, #1
 800cc44:	4632      	mov	r2, r6
 800cc46:	4649      	mov	r1, r9
 800cc48:	4640      	mov	r0, r8
 800cc4a:	47d0      	blx	sl
 800cc4c:	3001      	adds	r0, #1
 800cc4e:	d09b      	beq.n	800cb88 <_printf_i+0x164>
 800cc50:	3501      	adds	r5, #1
 800cc52:	68e3      	ldr	r3, [r4, #12]
 800cc54:	9903      	ldr	r1, [sp, #12]
 800cc56:	1a5b      	subs	r3, r3, r1
 800cc58:	42ab      	cmp	r3, r5
 800cc5a:	dcf2      	bgt.n	800cc42 <_printf_i+0x21e>
 800cc5c:	e7eb      	b.n	800cc36 <_printf_i+0x212>
 800cc5e:	2500      	movs	r5, #0
 800cc60:	f104 0619 	add.w	r6, r4, #25
 800cc64:	e7f5      	b.n	800cc52 <_printf_i+0x22e>
 800cc66:	bf00      	nop
 800cc68:	080111e4 	.word	0x080111e4
 800cc6c:	080111f5 	.word	0x080111f5

0800cc70 <cleanup_glue>:
 800cc70:	b538      	push	{r3, r4, r5, lr}
 800cc72:	460c      	mov	r4, r1
 800cc74:	6809      	ldr	r1, [r1, #0]
 800cc76:	4605      	mov	r5, r0
 800cc78:	b109      	cbz	r1, 800cc7e <cleanup_glue+0xe>
 800cc7a:	f7ff fff9 	bl	800cc70 <cleanup_glue>
 800cc7e:	4621      	mov	r1, r4
 800cc80:	4628      	mov	r0, r5
 800cc82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc86:	f7ff badf 	b.w	800c248 <_free_r>
	...

0800cc8c <_reclaim_reent>:
 800cc8c:	4b2c      	ldr	r3, [pc, #176]	; (800cd40 <_reclaim_reent+0xb4>)
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	4283      	cmp	r3, r0
 800cc92:	b570      	push	{r4, r5, r6, lr}
 800cc94:	4604      	mov	r4, r0
 800cc96:	d051      	beq.n	800cd3c <_reclaim_reent+0xb0>
 800cc98:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800cc9a:	b143      	cbz	r3, 800ccae <_reclaim_reent+0x22>
 800cc9c:	68db      	ldr	r3, [r3, #12]
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d14a      	bne.n	800cd38 <_reclaim_reent+0xac>
 800cca2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cca4:	6819      	ldr	r1, [r3, #0]
 800cca6:	b111      	cbz	r1, 800ccae <_reclaim_reent+0x22>
 800cca8:	4620      	mov	r0, r4
 800ccaa:	f7ff facd 	bl	800c248 <_free_r>
 800ccae:	6961      	ldr	r1, [r4, #20]
 800ccb0:	b111      	cbz	r1, 800ccb8 <_reclaim_reent+0x2c>
 800ccb2:	4620      	mov	r0, r4
 800ccb4:	f7ff fac8 	bl	800c248 <_free_r>
 800ccb8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800ccba:	b111      	cbz	r1, 800ccc2 <_reclaim_reent+0x36>
 800ccbc:	4620      	mov	r0, r4
 800ccbe:	f7ff fac3 	bl	800c248 <_free_r>
 800ccc2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800ccc4:	b111      	cbz	r1, 800cccc <_reclaim_reent+0x40>
 800ccc6:	4620      	mov	r0, r4
 800ccc8:	f7ff fabe 	bl	800c248 <_free_r>
 800cccc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800ccce:	b111      	cbz	r1, 800ccd6 <_reclaim_reent+0x4a>
 800ccd0:	4620      	mov	r0, r4
 800ccd2:	f7ff fab9 	bl	800c248 <_free_r>
 800ccd6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ccd8:	b111      	cbz	r1, 800cce0 <_reclaim_reent+0x54>
 800ccda:	4620      	mov	r0, r4
 800ccdc:	f7ff fab4 	bl	800c248 <_free_r>
 800cce0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800cce2:	b111      	cbz	r1, 800ccea <_reclaim_reent+0x5e>
 800cce4:	4620      	mov	r0, r4
 800cce6:	f7ff faaf 	bl	800c248 <_free_r>
 800ccea:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800ccec:	b111      	cbz	r1, 800ccf4 <_reclaim_reent+0x68>
 800ccee:	4620      	mov	r0, r4
 800ccf0:	f7ff faaa 	bl	800c248 <_free_r>
 800ccf4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ccf6:	b111      	cbz	r1, 800ccfe <_reclaim_reent+0x72>
 800ccf8:	4620      	mov	r0, r4
 800ccfa:	f7ff faa5 	bl	800c248 <_free_r>
 800ccfe:	69a3      	ldr	r3, [r4, #24]
 800cd00:	b1e3      	cbz	r3, 800cd3c <_reclaim_reent+0xb0>
 800cd02:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800cd04:	4620      	mov	r0, r4
 800cd06:	4798      	blx	r3
 800cd08:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800cd0a:	b1b9      	cbz	r1, 800cd3c <_reclaim_reent+0xb0>
 800cd0c:	4620      	mov	r0, r4
 800cd0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cd12:	f7ff bfad 	b.w	800cc70 <cleanup_glue>
 800cd16:	5949      	ldr	r1, [r1, r5]
 800cd18:	b941      	cbnz	r1, 800cd2c <_reclaim_reent+0xa0>
 800cd1a:	3504      	adds	r5, #4
 800cd1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd1e:	2d80      	cmp	r5, #128	; 0x80
 800cd20:	68d9      	ldr	r1, [r3, #12]
 800cd22:	d1f8      	bne.n	800cd16 <_reclaim_reent+0x8a>
 800cd24:	4620      	mov	r0, r4
 800cd26:	f7ff fa8f 	bl	800c248 <_free_r>
 800cd2a:	e7ba      	b.n	800cca2 <_reclaim_reent+0x16>
 800cd2c:	680e      	ldr	r6, [r1, #0]
 800cd2e:	4620      	mov	r0, r4
 800cd30:	f7ff fa8a 	bl	800c248 <_free_r>
 800cd34:	4631      	mov	r1, r6
 800cd36:	e7ef      	b.n	800cd18 <_reclaim_reent+0x8c>
 800cd38:	2500      	movs	r5, #0
 800cd3a:	e7ef      	b.n	800cd1c <_reclaim_reent+0x90>
 800cd3c:	bd70      	pop	{r4, r5, r6, pc}
 800cd3e:	bf00      	nop
 800cd40:	20000020 	.word	0x20000020

0800cd44 <_sbrk_r>:
 800cd44:	b538      	push	{r3, r4, r5, lr}
 800cd46:	4d06      	ldr	r5, [pc, #24]	; (800cd60 <_sbrk_r+0x1c>)
 800cd48:	2300      	movs	r3, #0
 800cd4a:	4604      	mov	r4, r0
 800cd4c:	4608      	mov	r0, r1
 800cd4e:	602b      	str	r3, [r5, #0]
 800cd50:	f7f4 fee6 	bl	8001b20 <_sbrk>
 800cd54:	1c43      	adds	r3, r0, #1
 800cd56:	d102      	bne.n	800cd5e <_sbrk_r+0x1a>
 800cd58:	682b      	ldr	r3, [r5, #0]
 800cd5a:	b103      	cbz	r3, 800cd5e <_sbrk_r+0x1a>
 800cd5c:	6023      	str	r3, [r4, #0]
 800cd5e:	bd38      	pop	{r3, r4, r5, pc}
 800cd60:	200050bc 	.word	0x200050bc

0800cd64 <_raise_r>:
 800cd64:	291f      	cmp	r1, #31
 800cd66:	b538      	push	{r3, r4, r5, lr}
 800cd68:	4604      	mov	r4, r0
 800cd6a:	460d      	mov	r5, r1
 800cd6c:	d904      	bls.n	800cd78 <_raise_r+0x14>
 800cd6e:	2316      	movs	r3, #22
 800cd70:	6003      	str	r3, [r0, #0]
 800cd72:	f04f 30ff 	mov.w	r0, #4294967295
 800cd76:	bd38      	pop	{r3, r4, r5, pc}
 800cd78:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cd7a:	b112      	cbz	r2, 800cd82 <_raise_r+0x1e>
 800cd7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cd80:	b94b      	cbnz	r3, 800cd96 <_raise_r+0x32>
 800cd82:	4620      	mov	r0, r4
 800cd84:	f000 f830 	bl	800cde8 <_getpid_r>
 800cd88:	462a      	mov	r2, r5
 800cd8a:	4601      	mov	r1, r0
 800cd8c:	4620      	mov	r0, r4
 800cd8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd92:	f000 b817 	b.w	800cdc4 <_kill_r>
 800cd96:	2b01      	cmp	r3, #1
 800cd98:	d00a      	beq.n	800cdb0 <_raise_r+0x4c>
 800cd9a:	1c59      	adds	r1, r3, #1
 800cd9c:	d103      	bne.n	800cda6 <_raise_r+0x42>
 800cd9e:	2316      	movs	r3, #22
 800cda0:	6003      	str	r3, [r0, #0]
 800cda2:	2001      	movs	r0, #1
 800cda4:	e7e7      	b.n	800cd76 <_raise_r+0x12>
 800cda6:	2400      	movs	r4, #0
 800cda8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cdac:	4628      	mov	r0, r5
 800cdae:	4798      	blx	r3
 800cdb0:	2000      	movs	r0, #0
 800cdb2:	e7e0      	b.n	800cd76 <_raise_r+0x12>

0800cdb4 <raise>:
 800cdb4:	4b02      	ldr	r3, [pc, #8]	; (800cdc0 <raise+0xc>)
 800cdb6:	4601      	mov	r1, r0
 800cdb8:	6818      	ldr	r0, [r3, #0]
 800cdba:	f7ff bfd3 	b.w	800cd64 <_raise_r>
 800cdbe:	bf00      	nop
 800cdc0:	20000020 	.word	0x20000020

0800cdc4 <_kill_r>:
 800cdc4:	b538      	push	{r3, r4, r5, lr}
 800cdc6:	4d07      	ldr	r5, [pc, #28]	; (800cde4 <_kill_r+0x20>)
 800cdc8:	2300      	movs	r3, #0
 800cdca:	4604      	mov	r4, r0
 800cdcc:	4608      	mov	r0, r1
 800cdce:	4611      	mov	r1, r2
 800cdd0:	602b      	str	r3, [r5, #0]
 800cdd2:	f7f4 fe1d 	bl	8001a10 <_kill>
 800cdd6:	1c43      	adds	r3, r0, #1
 800cdd8:	d102      	bne.n	800cde0 <_kill_r+0x1c>
 800cdda:	682b      	ldr	r3, [r5, #0]
 800cddc:	b103      	cbz	r3, 800cde0 <_kill_r+0x1c>
 800cdde:	6023      	str	r3, [r4, #0]
 800cde0:	bd38      	pop	{r3, r4, r5, pc}
 800cde2:	bf00      	nop
 800cde4:	200050bc 	.word	0x200050bc

0800cde8 <_getpid_r>:
 800cde8:	f7f4 be0a 	b.w	8001a00 <_getpid>

0800cdec <siprintf>:
 800cdec:	b40e      	push	{r1, r2, r3}
 800cdee:	b500      	push	{lr}
 800cdf0:	b09c      	sub	sp, #112	; 0x70
 800cdf2:	ab1d      	add	r3, sp, #116	; 0x74
 800cdf4:	9002      	str	r0, [sp, #8]
 800cdf6:	9006      	str	r0, [sp, #24]
 800cdf8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800cdfc:	4809      	ldr	r0, [pc, #36]	; (800ce24 <siprintf+0x38>)
 800cdfe:	9107      	str	r1, [sp, #28]
 800ce00:	9104      	str	r1, [sp, #16]
 800ce02:	4909      	ldr	r1, [pc, #36]	; (800ce28 <siprintf+0x3c>)
 800ce04:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce08:	9105      	str	r1, [sp, #20]
 800ce0a:	6800      	ldr	r0, [r0, #0]
 800ce0c:	9301      	str	r3, [sp, #4]
 800ce0e:	a902      	add	r1, sp, #8
 800ce10:	f002 f88a 	bl	800ef28 <_svfiprintf_r>
 800ce14:	9b02      	ldr	r3, [sp, #8]
 800ce16:	2200      	movs	r2, #0
 800ce18:	701a      	strb	r2, [r3, #0]
 800ce1a:	b01c      	add	sp, #112	; 0x70
 800ce1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ce20:	b003      	add	sp, #12
 800ce22:	4770      	bx	lr
 800ce24:	20000020 	.word	0x20000020
 800ce28:	ffff0208 	.word	0xffff0208

0800ce2c <__sread>:
 800ce2c:	b510      	push	{r4, lr}
 800ce2e:	460c      	mov	r4, r1
 800ce30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce34:	f002 fad2 	bl	800f3dc <_read_r>
 800ce38:	2800      	cmp	r0, #0
 800ce3a:	bfab      	itete	ge
 800ce3c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ce3e:	89a3      	ldrhlt	r3, [r4, #12]
 800ce40:	181b      	addge	r3, r3, r0
 800ce42:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ce46:	bfac      	ite	ge
 800ce48:	6563      	strge	r3, [r4, #84]	; 0x54
 800ce4a:	81a3      	strhlt	r3, [r4, #12]
 800ce4c:	bd10      	pop	{r4, pc}

0800ce4e <__seofread>:
 800ce4e:	2000      	movs	r0, #0
 800ce50:	4770      	bx	lr

0800ce52 <__swrite>:
 800ce52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce56:	461f      	mov	r7, r3
 800ce58:	898b      	ldrh	r3, [r1, #12]
 800ce5a:	05db      	lsls	r3, r3, #23
 800ce5c:	4605      	mov	r5, r0
 800ce5e:	460c      	mov	r4, r1
 800ce60:	4616      	mov	r6, r2
 800ce62:	d505      	bpl.n	800ce70 <__swrite+0x1e>
 800ce64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce68:	2302      	movs	r3, #2
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	f001 fc1e 	bl	800e6ac <_lseek_r>
 800ce70:	89a3      	ldrh	r3, [r4, #12]
 800ce72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ce76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ce7a:	81a3      	strh	r3, [r4, #12]
 800ce7c:	4632      	mov	r2, r6
 800ce7e:	463b      	mov	r3, r7
 800ce80:	4628      	mov	r0, r5
 800ce82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce86:	f000 bb75 	b.w	800d574 <_write_r>

0800ce8a <__sseek>:
 800ce8a:	b510      	push	{r4, lr}
 800ce8c:	460c      	mov	r4, r1
 800ce8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce92:	f001 fc0b 	bl	800e6ac <_lseek_r>
 800ce96:	1c43      	adds	r3, r0, #1
 800ce98:	89a3      	ldrh	r3, [r4, #12]
 800ce9a:	bf15      	itete	ne
 800ce9c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ce9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cea2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cea6:	81a3      	strheq	r3, [r4, #12]
 800cea8:	bf18      	it	ne
 800ceaa:	81a3      	strhne	r3, [r4, #12]
 800ceac:	bd10      	pop	{r4, pc}

0800ceae <__sclose>:
 800ceae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ceb2:	f000 bb8f 	b.w	800d5d4 <_close_r>

0800ceb6 <strcpy>:
 800ceb6:	4603      	mov	r3, r0
 800ceb8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cebc:	f803 2b01 	strb.w	r2, [r3], #1
 800cec0:	2a00      	cmp	r2, #0
 800cec2:	d1f9      	bne.n	800ceb8 <strcpy+0x2>
 800cec4:	4770      	bx	lr

0800cec6 <strncmp>:
 800cec6:	b510      	push	{r4, lr}
 800cec8:	b16a      	cbz	r2, 800cee6 <strncmp+0x20>
 800ceca:	3901      	subs	r1, #1
 800cecc:	1884      	adds	r4, r0, r2
 800cece:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ced2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ced6:	4293      	cmp	r3, r2
 800ced8:	d103      	bne.n	800cee2 <strncmp+0x1c>
 800ceda:	42a0      	cmp	r0, r4
 800cedc:	d001      	beq.n	800cee2 <strncmp+0x1c>
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d1f5      	bne.n	800cece <strncmp+0x8>
 800cee2:	1a98      	subs	r0, r3, r2
 800cee4:	bd10      	pop	{r4, pc}
 800cee6:	4610      	mov	r0, r2
 800cee8:	e7fc      	b.n	800cee4 <strncmp+0x1e>
	...

0800ceec <_strtol_l.isra.0>:
 800ceec:	2b01      	cmp	r3, #1
 800ceee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cef2:	d001      	beq.n	800cef8 <_strtol_l.isra.0+0xc>
 800cef4:	2b24      	cmp	r3, #36	; 0x24
 800cef6:	d906      	bls.n	800cf06 <_strtol_l.isra.0+0x1a>
 800cef8:	f7fe fca6 	bl	800b848 <__errno>
 800cefc:	2316      	movs	r3, #22
 800cefe:	6003      	str	r3, [r0, #0]
 800cf00:	2000      	movs	r0, #0
 800cf02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf06:	4f3a      	ldr	r7, [pc, #232]	; (800cff0 <_strtol_l.isra.0+0x104>)
 800cf08:	468e      	mov	lr, r1
 800cf0a:	4676      	mov	r6, lr
 800cf0c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800cf10:	5de5      	ldrb	r5, [r4, r7]
 800cf12:	f015 0508 	ands.w	r5, r5, #8
 800cf16:	d1f8      	bne.n	800cf0a <_strtol_l.isra.0+0x1e>
 800cf18:	2c2d      	cmp	r4, #45	; 0x2d
 800cf1a:	d134      	bne.n	800cf86 <_strtol_l.isra.0+0x9a>
 800cf1c:	f89e 4000 	ldrb.w	r4, [lr]
 800cf20:	f04f 0801 	mov.w	r8, #1
 800cf24:	f106 0e02 	add.w	lr, r6, #2
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d05c      	beq.n	800cfe6 <_strtol_l.isra.0+0xfa>
 800cf2c:	2b10      	cmp	r3, #16
 800cf2e:	d10c      	bne.n	800cf4a <_strtol_l.isra.0+0x5e>
 800cf30:	2c30      	cmp	r4, #48	; 0x30
 800cf32:	d10a      	bne.n	800cf4a <_strtol_l.isra.0+0x5e>
 800cf34:	f89e 4000 	ldrb.w	r4, [lr]
 800cf38:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800cf3c:	2c58      	cmp	r4, #88	; 0x58
 800cf3e:	d14d      	bne.n	800cfdc <_strtol_l.isra.0+0xf0>
 800cf40:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800cf44:	2310      	movs	r3, #16
 800cf46:	f10e 0e02 	add.w	lr, lr, #2
 800cf4a:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800cf4e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cf52:	2600      	movs	r6, #0
 800cf54:	fbbc f9f3 	udiv	r9, ip, r3
 800cf58:	4635      	mov	r5, r6
 800cf5a:	fb03 ca19 	mls	sl, r3, r9, ip
 800cf5e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800cf62:	2f09      	cmp	r7, #9
 800cf64:	d818      	bhi.n	800cf98 <_strtol_l.isra.0+0xac>
 800cf66:	463c      	mov	r4, r7
 800cf68:	42a3      	cmp	r3, r4
 800cf6a:	dd24      	ble.n	800cfb6 <_strtol_l.isra.0+0xca>
 800cf6c:	2e00      	cmp	r6, #0
 800cf6e:	db1f      	blt.n	800cfb0 <_strtol_l.isra.0+0xc4>
 800cf70:	45a9      	cmp	r9, r5
 800cf72:	d31d      	bcc.n	800cfb0 <_strtol_l.isra.0+0xc4>
 800cf74:	d101      	bne.n	800cf7a <_strtol_l.isra.0+0x8e>
 800cf76:	45a2      	cmp	sl, r4
 800cf78:	db1a      	blt.n	800cfb0 <_strtol_l.isra.0+0xc4>
 800cf7a:	fb05 4503 	mla	r5, r5, r3, r4
 800cf7e:	2601      	movs	r6, #1
 800cf80:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800cf84:	e7eb      	b.n	800cf5e <_strtol_l.isra.0+0x72>
 800cf86:	2c2b      	cmp	r4, #43	; 0x2b
 800cf88:	bf08      	it	eq
 800cf8a:	f89e 4000 	ldrbeq.w	r4, [lr]
 800cf8e:	46a8      	mov	r8, r5
 800cf90:	bf08      	it	eq
 800cf92:	f106 0e02 	addeq.w	lr, r6, #2
 800cf96:	e7c7      	b.n	800cf28 <_strtol_l.isra.0+0x3c>
 800cf98:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800cf9c:	2f19      	cmp	r7, #25
 800cf9e:	d801      	bhi.n	800cfa4 <_strtol_l.isra.0+0xb8>
 800cfa0:	3c37      	subs	r4, #55	; 0x37
 800cfa2:	e7e1      	b.n	800cf68 <_strtol_l.isra.0+0x7c>
 800cfa4:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800cfa8:	2f19      	cmp	r7, #25
 800cfaa:	d804      	bhi.n	800cfb6 <_strtol_l.isra.0+0xca>
 800cfac:	3c57      	subs	r4, #87	; 0x57
 800cfae:	e7db      	b.n	800cf68 <_strtol_l.isra.0+0x7c>
 800cfb0:	f04f 36ff 	mov.w	r6, #4294967295
 800cfb4:	e7e4      	b.n	800cf80 <_strtol_l.isra.0+0x94>
 800cfb6:	2e00      	cmp	r6, #0
 800cfb8:	da05      	bge.n	800cfc6 <_strtol_l.isra.0+0xda>
 800cfba:	2322      	movs	r3, #34	; 0x22
 800cfbc:	6003      	str	r3, [r0, #0]
 800cfbe:	4665      	mov	r5, ip
 800cfc0:	b942      	cbnz	r2, 800cfd4 <_strtol_l.isra.0+0xe8>
 800cfc2:	4628      	mov	r0, r5
 800cfc4:	e79d      	b.n	800cf02 <_strtol_l.isra.0+0x16>
 800cfc6:	f1b8 0f00 	cmp.w	r8, #0
 800cfca:	d000      	beq.n	800cfce <_strtol_l.isra.0+0xe2>
 800cfcc:	426d      	negs	r5, r5
 800cfce:	2a00      	cmp	r2, #0
 800cfd0:	d0f7      	beq.n	800cfc2 <_strtol_l.isra.0+0xd6>
 800cfd2:	b10e      	cbz	r6, 800cfd8 <_strtol_l.isra.0+0xec>
 800cfd4:	f10e 31ff 	add.w	r1, lr, #4294967295
 800cfd8:	6011      	str	r1, [r2, #0]
 800cfda:	e7f2      	b.n	800cfc2 <_strtol_l.isra.0+0xd6>
 800cfdc:	2430      	movs	r4, #48	; 0x30
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d1b3      	bne.n	800cf4a <_strtol_l.isra.0+0x5e>
 800cfe2:	2308      	movs	r3, #8
 800cfe4:	e7b1      	b.n	800cf4a <_strtol_l.isra.0+0x5e>
 800cfe6:	2c30      	cmp	r4, #48	; 0x30
 800cfe8:	d0a4      	beq.n	800cf34 <_strtol_l.isra.0+0x48>
 800cfea:	230a      	movs	r3, #10
 800cfec:	e7ad      	b.n	800cf4a <_strtol_l.isra.0+0x5e>
 800cfee:	bf00      	nop
 800cff0:	0801127f 	.word	0x0801127f

0800cff4 <_strtol_r>:
 800cff4:	f7ff bf7a 	b.w	800ceec <_strtol_l.isra.0>

0800cff8 <_strtoul_l.isra.0>:
 800cff8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cffc:	4e3b      	ldr	r6, [pc, #236]	; (800d0ec <_strtoul_l.isra.0+0xf4>)
 800cffe:	4686      	mov	lr, r0
 800d000:	468c      	mov	ip, r1
 800d002:	4660      	mov	r0, ip
 800d004:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800d008:	5da5      	ldrb	r5, [r4, r6]
 800d00a:	f015 0508 	ands.w	r5, r5, #8
 800d00e:	d1f8      	bne.n	800d002 <_strtoul_l.isra.0+0xa>
 800d010:	2c2d      	cmp	r4, #45	; 0x2d
 800d012:	d134      	bne.n	800d07e <_strtoul_l.isra.0+0x86>
 800d014:	f89c 4000 	ldrb.w	r4, [ip]
 800d018:	f04f 0801 	mov.w	r8, #1
 800d01c:	f100 0c02 	add.w	ip, r0, #2
 800d020:	2b00      	cmp	r3, #0
 800d022:	d05e      	beq.n	800d0e2 <_strtoul_l.isra.0+0xea>
 800d024:	2b10      	cmp	r3, #16
 800d026:	d10c      	bne.n	800d042 <_strtoul_l.isra.0+0x4a>
 800d028:	2c30      	cmp	r4, #48	; 0x30
 800d02a:	d10a      	bne.n	800d042 <_strtoul_l.isra.0+0x4a>
 800d02c:	f89c 0000 	ldrb.w	r0, [ip]
 800d030:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800d034:	2858      	cmp	r0, #88	; 0x58
 800d036:	d14f      	bne.n	800d0d8 <_strtoul_l.isra.0+0xe0>
 800d038:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800d03c:	2310      	movs	r3, #16
 800d03e:	f10c 0c02 	add.w	ip, ip, #2
 800d042:	f04f 37ff 	mov.w	r7, #4294967295
 800d046:	2500      	movs	r5, #0
 800d048:	fbb7 f7f3 	udiv	r7, r7, r3
 800d04c:	fb03 f907 	mul.w	r9, r3, r7
 800d050:	ea6f 0909 	mvn.w	r9, r9
 800d054:	4628      	mov	r0, r5
 800d056:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800d05a:	2e09      	cmp	r6, #9
 800d05c:	d818      	bhi.n	800d090 <_strtoul_l.isra.0+0x98>
 800d05e:	4634      	mov	r4, r6
 800d060:	42a3      	cmp	r3, r4
 800d062:	dd24      	ble.n	800d0ae <_strtoul_l.isra.0+0xb6>
 800d064:	2d00      	cmp	r5, #0
 800d066:	db1f      	blt.n	800d0a8 <_strtoul_l.isra.0+0xb0>
 800d068:	4287      	cmp	r7, r0
 800d06a:	d31d      	bcc.n	800d0a8 <_strtoul_l.isra.0+0xb0>
 800d06c:	d101      	bne.n	800d072 <_strtoul_l.isra.0+0x7a>
 800d06e:	45a1      	cmp	r9, r4
 800d070:	db1a      	blt.n	800d0a8 <_strtoul_l.isra.0+0xb0>
 800d072:	fb00 4003 	mla	r0, r0, r3, r4
 800d076:	2501      	movs	r5, #1
 800d078:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800d07c:	e7eb      	b.n	800d056 <_strtoul_l.isra.0+0x5e>
 800d07e:	2c2b      	cmp	r4, #43	; 0x2b
 800d080:	bf08      	it	eq
 800d082:	f89c 4000 	ldrbeq.w	r4, [ip]
 800d086:	46a8      	mov	r8, r5
 800d088:	bf08      	it	eq
 800d08a:	f100 0c02 	addeq.w	ip, r0, #2
 800d08e:	e7c7      	b.n	800d020 <_strtoul_l.isra.0+0x28>
 800d090:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800d094:	2e19      	cmp	r6, #25
 800d096:	d801      	bhi.n	800d09c <_strtoul_l.isra.0+0xa4>
 800d098:	3c37      	subs	r4, #55	; 0x37
 800d09a:	e7e1      	b.n	800d060 <_strtoul_l.isra.0+0x68>
 800d09c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800d0a0:	2e19      	cmp	r6, #25
 800d0a2:	d804      	bhi.n	800d0ae <_strtoul_l.isra.0+0xb6>
 800d0a4:	3c57      	subs	r4, #87	; 0x57
 800d0a6:	e7db      	b.n	800d060 <_strtoul_l.isra.0+0x68>
 800d0a8:	f04f 35ff 	mov.w	r5, #4294967295
 800d0ac:	e7e4      	b.n	800d078 <_strtoul_l.isra.0+0x80>
 800d0ae:	2d00      	cmp	r5, #0
 800d0b0:	da07      	bge.n	800d0c2 <_strtoul_l.isra.0+0xca>
 800d0b2:	2322      	movs	r3, #34	; 0x22
 800d0b4:	f8ce 3000 	str.w	r3, [lr]
 800d0b8:	f04f 30ff 	mov.w	r0, #4294967295
 800d0bc:	b942      	cbnz	r2, 800d0d0 <_strtoul_l.isra.0+0xd8>
 800d0be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d0c2:	f1b8 0f00 	cmp.w	r8, #0
 800d0c6:	d000      	beq.n	800d0ca <_strtoul_l.isra.0+0xd2>
 800d0c8:	4240      	negs	r0, r0
 800d0ca:	2a00      	cmp	r2, #0
 800d0cc:	d0f7      	beq.n	800d0be <_strtoul_l.isra.0+0xc6>
 800d0ce:	b10d      	cbz	r5, 800d0d4 <_strtoul_l.isra.0+0xdc>
 800d0d0:	f10c 31ff 	add.w	r1, ip, #4294967295
 800d0d4:	6011      	str	r1, [r2, #0]
 800d0d6:	e7f2      	b.n	800d0be <_strtoul_l.isra.0+0xc6>
 800d0d8:	2430      	movs	r4, #48	; 0x30
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d1b1      	bne.n	800d042 <_strtoul_l.isra.0+0x4a>
 800d0de:	2308      	movs	r3, #8
 800d0e0:	e7af      	b.n	800d042 <_strtoul_l.isra.0+0x4a>
 800d0e2:	2c30      	cmp	r4, #48	; 0x30
 800d0e4:	d0a2      	beq.n	800d02c <_strtoul_l.isra.0+0x34>
 800d0e6:	230a      	movs	r3, #10
 800d0e8:	e7ab      	b.n	800d042 <_strtoul_l.isra.0+0x4a>
 800d0ea:	bf00      	nop
 800d0ec:	0801127f 	.word	0x0801127f

0800d0f0 <_strtoul_r>:
 800d0f0:	f7ff bf82 	b.w	800cff8 <_strtoul_l.isra.0>

0800d0f4 <strtoul>:
 800d0f4:	4613      	mov	r3, r2
 800d0f6:	460a      	mov	r2, r1
 800d0f8:	4601      	mov	r1, r0
 800d0fa:	4802      	ldr	r0, [pc, #8]	; (800d104 <strtoul+0x10>)
 800d0fc:	6800      	ldr	r0, [r0, #0]
 800d0fe:	f7ff bf7b 	b.w	800cff8 <_strtoul_l.isra.0>
 800d102:	bf00      	nop
 800d104:	20000020 	.word	0x20000020

0800d108 <__tzcalc_limits>:
 800d108:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d10c:	4680      	mov	r8, r0
 800d10e:	f001 fa15 	bl	800e53c <__gettzinfo>
 800d112:	f240 73b1 	movw	r3, #1969	; 0x7b1
 800d116:	4598      	cmp	r8, r3
 800d118:	f340 8098 	ble.w	800d24c <__tzcalc_limits+0x144>
 800d11c:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 800d120:	4443      	add	r3, r8
 800d122:	109b      	asrs	r3, r3, #2
 800d124:	f240 126d 	movw	r2, #365	; 0x16d
 800d128:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 800d12c:	fb02 3505 	mla	r5, r2, r5, r3
 800d130:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800d134:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 800d138:	fb93 f3f2 	sdiv	r3, r3, r2
 800d13c:	441d      	add	r5, r3
 800d13e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800d142:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 800d146:	fb98 f7f3 	sdiv	r7, r8, r3
 800d14a:	fb03 8717 	mls	r7, r3, r7, r8
 800d14e:	4442      	add	r2, r8
 800d150:	fab7 fc87 	clz	ip, r7
 800d154:	fbb2 f2f3 	udiv	r2, r2, r3
 800d158:	f008 0303 	and.w	r3, r8, #3
 800d15c:	4415      	add	r5, r2
 800d15e:	2264      	movs	r2, #100	; 0x64
 800d160:	f8c0 8004 	str.w	r8, [r0, #4]
 800d164:	fb98 f6f2 	sdiv	r6, r8, r2
 800d168:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800d16c:	fb02 8616 	mls	r6, r2, r6, r8
 800d170:	4604      	mov	r4, r0
 800d172:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 800d176:	9300      	str	r3, [sp, #0]
 800d178:	f04f 0e07 	mov.w	lr, #7
 800d17c:	7a22      	ldrb	r2, [r4, #8]
 800d17e:	6963      	ldr	r3, [r4, #20]
 800d180:	2a4a      	cmp	r2, #74	; 0x4a
 800d182:	d128      	bne.n	800d1d6 <__tzcalc_limits+0xce>
 800d184:	9900      	ldr	r1, [sp, #0]
 800d186:	18ea      	adds	r2, r5, r3
 800d188:	b901      	cbnz	r1, 800d18c <__tzcalc_limits+0x84>
 800d18a:	b906      	cbnz	r6, 800d18e <__tzcalc_limits+0x86>
 800d18c:	bb0f      	cbnz	r7, 800d1d2 <__tzcalc_limits+0xca>
 800d18e:	2b3b      	cmp	r3, #59	; 0x3b
 800d190:	bfd4      	ite	le
 800d192:	2300      	movle	r3, #0
 800d194:	2301      	movgt	r3, #1
 800d196:	4413      	add	r3, r2
 800d198:	1e5a      	subs	r2, r3, #1
 800d19a:	69a3      	ldr	r3, [r4, #24]
 800d19c:	492c      	ldr	r1, [pc, #176]	; (800d250 <__tzcalc_limits+0x148>)
 800d19e:	fb01 3202 	mla	r2, r1, r2, r3
 800d1a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d1a4:	4413      	add	r3, r2
 800d1a6:	461a      	mov	r2, r3
 800d1a8:	17db      	asrs	r3, r3, #31
 800d1aa:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800d1ae:	3428      	adds	r4, #40	; 0x28
 800d1b0:	45a3      	cmp	fp, r4
 800d1b2:	d1e3      	bne.n	800d17c <__tzcalc_limits+0x74>
 800d1b4:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 800d1b8:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 800d1bc:	4294      	cmp	r4, r2
 800d1be:	eb75 0303 	sbcs.w	r3, r5, r3
 800d1c2:	bfb4      	ite	lt
 800d1c4:	2301      	movlt	r3, #1
 800d1c6:	2300      	movge	r3, #0
 800d1c8:	6003      	str	r3, [r0, #0]
 800d1ca:	2001      	movs	r0, #1
 800d1cc:	b003      	add	sp, #12
 800d1ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	e7df      	b.n	800d196 <__tzcalc_limits+0x8e>
 800d1d6:	2a44      	cmp	r2, #68	; 0x44
 800d1d8:	d101      	bne.n	800d1de <__tzcalc_limits+0xd6>
 800d1da:	18ea      	adds	r2, r5, r3
 800d1dc:	e7dd      	b.n	800d19a <__tzcalc_limits+0x92>
 800d1de:	9a00      	ldr	r2, [sp, #0]
 800d1e0:	bb72      	cbnz	r2, 800d240 <__tzcalc_limits+0x138>
 800d1e2:	2e00      	cmp	r6, #0
 800d1e4:	bf0c      	ite	eq
 800d1e6:	46e0      	moveq	r8, ip
 800d1e8:	f04f 0801 	movne.w	r8, #1
 800d1ec:	4919      	ldr	r1, [pc, #100]	; (800d254 <__tzcalc_limits+0x14c>)
 800d1ee:	68e2      	ldr	r2, [r4, #12]
 800d1f0:	9201      	str	r2, [sp, #4]
 800d1f2:	f04f 0a30 	mov.w	sl, #48	; 0x30
 800d1f6:	fb0a 1808 	mla	r8, sl, r8, r1
 800d1fa:	462a      	mov	r2, r5
 800d1fc:	f04f 0900 	mov.w	r9, #0
 800d200:	f1a8 0804 	sub.w	r8, r8, #4
 800d204:	9901      	ldr	r1, [sp, #4]
 800d206:	f109 0901 	add.w	r9, r9, #1
 800d20a:	4549      	cmp	r1, r9
 800d20c:	f858 a029 	ldr.w	sl, [r8, r9, lsl #2]
 800d210:	dc18      	bgt.n	800d244 <__tzcalc_limits+0x13c>
 800d212:	f102 0804 	add.w	r8, r2, #4
 800d216:	fb98 f9fe 	sdiv	r9, r8, lr
 800d21a:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 800d21e:	eba8 0909 	sub.w	r9, r8, r9
 800d222:	ebb3 0909 	subs.w	r9, r3, r9
 800d226:	6923      	ldr	r3, [r4, #16]
 800d228:	f103 33ff 	add.w	r3, r3, #4294967295
 800d22c:	bf48      	it	mi
 800d22e:	f109 0907 	addmi.w	r9, r9, #7
 800d232:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800d236:	444b      	add	r3, r9
 800d238:	4553      	cmp	r3, sl
 800d23a:	da05      	bge.n	800d248 <__tzcalc_limits+0x140>
 800d23c:	441a      	add	r2, r3
 800d23e:	e7ac      	b.n	800d19a <__tzcalc_limits+0x92>
 800d240:	46e0      	mov	r8, ip
 800d242:	e7d3      	b.n	800d1ec <__tzcalc_limits+0xe4>
 800d244:	4452      	add	r2, sl
 800d246:	e7dd      	b.n	800d204 <__tzcalc_limits+0xfc>
 800d248:	3b07      	subs	r3, #7
 800d24a:	e7f5      	b.n	800d238 <__tzcalc_limits+0x130>
 800d24c:	2000      	movs	r0, #0
 800d24e:	e7bd      	b.n	800d1cc <__tzcalc_limits+0xc4>
 800d250:	00015180 	.word	0x00015180
 800d254:	08011174 	.word	0x08011174

0800d258 <__tz_lock>:
 800d258:	4801      	ldr	r0, [pc, #4]	; (800d260 <__tz_lock+0x8>)
 800d25a:	f7fe bd32 	b.w	800bcc2 <__retarget_lock_acquire>
 800d25e:	bf00      	nop
 800d260:	200050b7 	.word	0x200050b7

0800d264 <__tz_unlock>:
 800d264:	4801      	ldr	r0, [pc, #4]	; (800d26c <__tz_unlock+0x8>)
 800d266:	f7fe bd2e 	b.w	800bcc6 <__retarget_lock_release>
 800d26a:	bf00      	nop
 800d26c:	200050b7 	.word	0x200050b7

0800d270 <_tzset_unlocked>:
 800d270:	4b01      	ldr	r3, [pc, #4]	; (800d278 <_tzset_unlocked+0x8>)
 800d272:	6818      	ldr	r0, [r3, #0]
 800d274:	f000 b802 	b.w	800d27c <_tzset_unlocked_r>
 800d278:	20000020 	.word	0x20000020

0800d27c <_tzset_unlocked_r>:
 800d27c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d280:	b08d      	sub	sp, #52	; 0x34
 800d282:	4607      	mov	r7, r0
 800d284:	f001 f95a 	bl	800e53c <__gettzinfo>
 800d288:	49ae      	ldr	r1, [pc, #696]	; (800d544 <_tzset_unlocked_r+0x2c8>)
 800d28a:	4eaf      	ldr	r6, [pc, #700]	; (800d548 <_tzset_unlocked_r+0x2cc>)
 800d28c:	4605      	mov	r5, r0
 800d28e:	4638      	mov	r0, r7
 800d290:	f001 f94c 	bl	800e52c <_getenv_r>
 800d294:	4604      	mov	r4, r0
 800d296:	b970      	cbnz	r0, 800d2b6 <_tzset_unlocked_r+0x3a>
 800d298:	4bac      	ldr	r3, [pc, #688]	; (800d54c <_tzset_unlocked_r+0x2d0>)
 800d29a:	4aad      	ldr	r2, [pc, #692]	; (800d550 <_tzset_unlocked_r+0x2d4>)
 800d29c:	6018      	str	r0, [r3, #0]
 800d29e:	4bad      	ldr	r3, [pc, #692]	; (800d554 <_tzset_unlocked_r+0x2d8>)
 800d2a0:	6018      	str	r0, [r3, #0]
 800d2a2:	4bad      	ldr	r3, [pc, #692]	; (800d558 <_tzset_unlocked_r+0x2dc>)
 800d2a4:	6830      	ldr	r0, [r6, #0]
 800d2a6:	e9c3 2200 	strd	r2, r2, [r3]
 800d2aa:	f7fe fd17 	bl	800bcdc <free>
 800d2ae:	6034      	str	r4, [r6, #0]
 800d2b0:	b00d      	add	sp, #52	; 0x34
 800d2b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2b6:	6831      	ldr	r1, [r6, #0]
 800d2b8:	2900      	cmp	r1, #0
 800d2ba:	d15f      	bne.n	800d37c <_tzset_unlocked_r+0x100>
 800d2bc:	6830      	ldr	r0, [r6, #0]
 800d2be:	f7fe fd0d 	bl	800bcdc <free>
 800d2c2:	4620      	mov	r0, r4
 800d2c4:	f7f2 ffae 	bl	8000224 <strlen>
 800d2c8:	1c41      	adds	r1, r0, #1
 800d2ca:	4638      	mov	r0, r7
 800d2cc:	f7ff f80c 	bl	800c2e8 <_malloc_r>
 800d2d0:	6030      	str	r0, [r6, #0]
 800d2d2:	2800      	cmp	r0, #0
 800d2d4:	d157      	bne.n	800d386 <_tzset_unlocked_r+0x10a>
 800d2d6:	7823      	ldrb	r3, [r4, #0]
 800d2d8:	4aa0      	ldr	r2, [pc, #640]	; (800d55c <_tzset_unlocked_r+0x2e0>)
 800d2da:	49a1      	ldr	r1, [pc, #644]	; (800d560 <_tzset_unlocked_r+0x2e4>)
 800d2dc:	2b3a      	cmp	r3, #58	; 0x3a
 800d2de:	bf08      	it	eq
 800d2e0:	3401      	addeq	r4, #1
 800d2e2:	ae0a      	add	r6, sp, #40	; 0x28
 800d2e4:	4633      	mov	r3, r6
 800d2e6:	4620      	mov	r0, r4
 800d2e8:	f002 f88a 	bl	800f400 <siscanf>
 800d2ec:	2800      	cmp	r0, #0
 800d2ee:	dddf      	ble.n	800d2b0 <_tzset_unlocked_r+0x34>
 800d2f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d2f2:	18e7      	adds	r7, r4, r3
 800d2f4:	5ce3      	ldrb	r3, [r4, r3]
 800d2f6:	2b2d      	cmp	r3, #45	; 0x2d
 800d2f8:	d149      	bne.n	800d38e <_tzset_unlocked_r+0x112>
 800d2fa:	3701      	adds	r7, #1
 800d2fc:	f04f 34ff 	mov.w	r4, #4294967295
 800d300:	f10d 0a20 	add.w	sl, sp, #32
 800d304:	f10d 0b1e 	add.w	fp, sp, #30
 800d308:	f04f 0800 	mov.w	r8, #0
 800d30c:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 800d310:	4994      	ldr	r1, [pc, #592]	; (800d564 <_tzset_unlocked_r+0x2e8>)
 800d312:	9603      	str	r6, [sp, #12]
 800d314:	f8cd b000 	str.w	fp, [sp]
 800d318:	4633      	mov	r3, r6
 800d31a:	aa07      	add	r2, sp, #28
 800d31c:	4638      	mov	r0, r7
 800d31e:	f8ad 801e 	strh.w	r8, [sp, #30]
 800d322:	f8ad 8020 	strh.w	r8, [sp, #32]
 800d326:	f002 f86b 	bl	800f400 <siscanf>
 800d32a:	4540      	cmp	r0, r8
 800d32c:	ddc0      	ble.n	800d2b0 <_tzset_unlocked_r+0x34>
 800d32e:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800d332:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 800d336:	f8df 9238 	ldr.w	r9, [pc, #568]	; 800d570 <_tzset_unlocked_r+0x2f4>
 800d33a:	213c      	movs	r1, #60	; 0x3c
 800d33c:	fb01 2203 	mla	r2, r1, r3, r2
 800d340:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800d344:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800d348:	fb01 2303 	mla	r3, r1, r3, r2
 800d34c:	435c      	muls	r4, r3
 800d34e:	62ac      	str	r4, [r5, #40]	; 0x28
 800d350:	4c81      	ldr	r4, [pc, #516]	; (800d558 <_tzset_unlocked_r+0x2dc>)
 800d352:	4b82      	ldr	r3, [pc, #520]	; (800d55c <_tzset_unlocked_r+0x2e0>)
 800d354:	6023      	str	r3, [r4, #0]
 800d356:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d358:	4981      	ldr	r1, [pc, #516]	; (800d560 <_tzset_unlocked_r+0x2e4>)
 800d35a:	441f      	add	r7, r3
 800d35c:	464a      	mov	r2, r9
 800d35e:	4633      	mov	r3, r6
 800d360:	4638      	mov	r0, r7
 800d362:	f002 f84d 	bl	800f400 <siscanf>
 800d366:	4540      	cmp	r0, r8
 800d368:	dc16      	bgt.n	800d398 <_tzset_unlocked_r+0x11c>
 800d36a:	6823      	ldr	r3, [r4, #0]
 800d36c:	6063      	str	r3, [r4, #4]
 800d36e:	4b77      	ldr	r3, [pc, #476]	; (800d54c <_tzset_unlocked_r+0x2d0>)
 800d370:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800d372:	601a      	str	r2, [r3, #0]
 800d374:	4b77      	ldr	r3, [pc, #476]	; (800d554 <_tzset_unlocked_r+0x2d8>)
 800d376:	f8c3 8000 	str.w	r8, [r3]
 800d37a:	e799      	b.n	800d2b0 <_tzset_unlocked_r+0x34>
 800d37c:	f7f2 ff48 	bl	8000210 <strcmp>
 800d380:	2800      	cmp	r0, #0
 800d382:	d19b      	bne.n	800d2bc <_tzset_unlocked_r+0x40>
 800d384:	e794      	b.n	800d2b0 <_tzset_unlocked_r+0x34>
 800d386:	4621      	mov	r1, r4
 800d388:	f7ff fd95 	bl	800ceb6 <strcpy>
 800d38c:	e7a3      	b.n	800d2d6 <_tzset_unlocked_r+0x5a>
 800d38e:	2b2b      	cmp	r3, #43	; 0x2b
 800d390:	bf08      	it	eq
 800d392:	3701      	addeq	r7, #1
 800d394:	2401      	movs	r4, #1
 800d396:	e7b3      	b.n	800d300 <_tzset_unlocked_r+0x84>
 800d398:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d39a:	f8c4 9004 	str.w	r9, [r4, #4]
 800d39e:	18fc      	adds	r4, r7, r3
 800d3a0:	5cfb      	ldrb	r3, [r7, r3]
 800d3a2:	2b2d      	cmp	r3, #45	; 0x2d
 800d3a4:	f040 808b 	bne.w	800d4be <_tzset_unlocked_r+0x242>
 800d3a8:	3401      	adds	r4, #1
 800d3aa:	f04f 37ff 	mov.w	r7, #4294967295
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	f8ad 301c 	strh.w	r3, [sp, #28]
 800d3b4:	f8ad 301e 	strh.w	r3, [sp, #30]
 800d3b8:	f8ad 3020 	strh.w	r3, [sp, #32]
 800d3bc:	930a      	str	r3, [sp, #40]	; 0x28
 800d3be:	e9cd a602 	strd	sl, r6, [sp, #8]
 800d3c2:	e9cd b600 	strd	fp, r6, [sp]
 800d3c6:	4967      	ldr	r1, [pc, #412]	; (800d564 <_tzset_unlocked_r+0x2e8>)
 800d3c8:	4633      	mov	r3, r6
 800d3ca:	aa07      	add	r2, sp, #28
 800d3cc:	4620      	mov	r0, r4
 800d3ce:	f002 f817 	bl	800f400 <siscanf>
 800d3d2:	2800      	cmp	r0, #0
 800d3d4:	dc78      	bgt.n	800d4c8 <_tzset_unlocked_r+0x24c>
 800d3d6:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 800d3d8:	f5a7 6761 	sub.w	r7, r7, #3600	; 0xe10
 800d3dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3de:	652f      	str	r7, [r5, #80]	; 0x50
 800d3e0:	441c      	add	r4, r3
 800d3e2:	462f      	mov	r7, r5
 800d3e4:	f04f 0900 	mov.w	r9, #0
 800d3e8:	7823      	ldrb	r3, [r4, #0]
 800d3ea:	2b2c      	cmp	r3, #44	; 0x2c
 800d3ec:	bf08      	it	eq
 800d3ee:	3401      	addeq	r4, #1
 800d3f0:	f894 8000 	ldrb.w	r8, [r4]
 800d3f4:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 800d3f8:	d178      	bne.n	800d4ec <_tzset_unlocked_r+0x270>
 800d3fa:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 800d3fe:	e9cd 6301 	strd	r6, r3, [sp, #4]
 800d402:	ab09      	add	r3, sp, #36	; 0x24
 800d404:	9300      	str	r3, [sp, #0]
 800d406:	4958      	ldr	r1, [pc, #352]	; (800d568 <_tzset_unlocked_r+0x2ec>)
 800d408:	9603      	str	r6, [sp, #12]
 800d40a:	4633      	mov	r3, r6
 800d40c:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 800d410:	4620      	mov	r0, r4
 800d412:	f001 fff5 	bl	800f400 <siscanf>
 800d416:	2803      	cmp	r0, #3
 800d418:	f47f af4a 	bne.w	800d2b0 <_tzset_unlocked_r+0x34>
 800d41c:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 800d420:	1e4b      	subs	r3, r1, #1
 800d422:	2b0b      	cmp	r3, #11
 800d424:	f63f af44 	bhi.w	800d2b0 <_tzset_unlocked_r+0x34>
 800d428:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 800d42c:	1e53      	subs	r3, r2, #1
 800d42e:	2b04      	cmp	r3, #4
 800d430:	f63f af3e 	bhi.w	800d2b0 <_tzset_unlocked_r+0x34>
 800d434:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 800d438:	2b06      	cmp	r3, #6
 800d43a:	f63f af39 	bhi.w	800d2b0 <_tzset_unlocked_r+0x34>
 800d43e:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800d442:	f887 8008 	strb.w	r8, [r7, #8]
 800d446:	617b      	str	r3, [r7, #20]
 800d448:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d44a:	eb04 0803 	add.w	r8, r4, r3
 800d44e:	2302      	movs	r3, #2
 800d450:	f8ad 301c 	strh.w	r3, [sp, #28]
 800d454:	2300      	movs	r3, #0
 800d456:	f8ad 301e 	strh.w	r3, [sp, #30]
 800d45a:	f8ad 3020 	strh.w	r3, [sp, #32]
 800d45e:	930a      	str	r3, [sp, #40]	; 0x28
 800d460:	f898 3000 	ldrb.w	r3, [r8]
 800d464:	2b2f      	cmp	r3, #47	; 0x2f
 800d466:	d109      	bne.n	800d47c <_tzset_unlocked_r+0x200>
 800d468:	e9cd a602 	strd	sl, r6, [sp, #8]
 800d46c:	e9cd b600 	strd	fp, r6, [sp]
 800d470:	493e      	ldr	r1, [pc, #248]	; (800d56c <_tzset_unlocked_r+0x2f0>)
 800d472:	4633      	mov	r3, r6
 800d474:	aa07      	add	r2, sp, #28
 800d476:	4640      	mov	r0, r8
 800d478:	f001 ffc2 	bl	800f400 <siscanf>
 800d47c:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800d480:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 800d484:	213c      	movs	r1, #60	; 0x3c
 800d486:	fb01 2203 	mla	r2, r1, r3, r2
 800d48a:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800d48e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800d492:	fb01 2303 	mla	r3, r1, r3, r2
 800d496:	61bb      	str	r3, [r7, #24]
 800d498:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d49a:	3728      	adds	r7, #40	; 0x28
 800d49c:	4444      	add	r4, r8
 800d49e:	f1b9 0f00 	cmp.w	r9, #0
 800d4a2:	d020      	beq.n	800d4e6 <_tzset_unlocked_r+0x26a>
 800d4a4:	6868      	ldr	r0, [r5, #4]
 800d4a6:	f7ff fe2f 	bl	800d108 <__tzcalc_limits>
 800d4aa:	4b28      	ldr	r3, [pc, #160]	; (800d54c <_tzset_unlocked_r+0x2d0>)
 800d4ac:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800d4ae:	601a      	str	r2, [r3, #0]
 800d4b0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800d4b2:	1a9b      	subs	r3, r3, r2
 800d4b4:	4a27      	ldr	r2, [pc, #156]	; (800d554 <_tzset_unlocked_r+0x2d8>)
 800d4b6:	bf18      	it	ne
 800d4b8:	2301      	movne	r3, #1
 800d4ba:	6013      	str	r3, [r2, #0]
 800d4bc:	e6f8      	b.n	800d2b0 <_tzset_unlocked_r+0x34>
 800d4be:	2b2b      	cmp	r3, #43	; 0x2b
 800d4c0:	bf08      	it	eq
 800d4c2:	3401      	addeq	r4, #1
 800d4c4:	2701      	movs	r7, #1
 800d4c6:	e772      	b.n	800d3ae <_tzset_unlocked_r+0x132>
 800d4c8:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800d4cc:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 800d4d0:	213c      	movs	r1, #60	; 0x3c
 800d4d2:	fb01 2203 	mla	r2, r1, r3, r2
 800d4d6:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800d4da:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800d4de:	fb01 2303 	mla	r3, r1, r3, r2
 800d4e2:	435f      	muls	r7, r3
 800d4e4:	e77a      	b.n	800d3dc <_tzset_unlocked_r+0x160>
 800d4e6:	f04f 0901 	mov.w	r9, #1
 800d4ea:	e77d      	b.n	800d3e8 <_tzset_unlocked_r+0x16c>
 800d4ec:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 800d4f0:	bf06      	itte	eq
 800d4f2:	3401      	addeq	r4, #1
 800d4f4:	4643      	moveq	r3, r8
 800d4f6:	2344      	movne	r3, #68	; 0x44
 800d4f8:	220a      	movs	r2, #10
 800d4fa:	a90b      	add	r1, sp, #44	; 0x2c
 800d4fc:	4620      	mov	r0, r4
 800d4fe:	9305      	str	r3, [sp, #20]
 800d500:	f7ff fdf8 	bl	800d0f4 <strtoul>
 800d504:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800d508:	9b05      	ldr	r3, [sp, #20]
 800d50a:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 800d50e:	45a0      	cmp	r8, r4
 800d510:	d114      	bne.n	800d53c <_tzset_unlocked_r+0x2c0>
 800d512:	234d      	movs	r3, #77	; 0x4d
 800d514:	f1b9 0f00 	cmp.w	r9, #0
 800d518:	d107      	bne.n	800d52a <_tzset_unlocked_r+0x2ae>
 800d51a:	722b      	strb	r3, [r5, #8]
 800d51c:	2103      	movs	r1, #3
 800d51e:	2302      	movs	r3, #2
 800d520:	e9c5 1303 	strd	r1, r3, [r5, #12]
 800d524:	f8c5 9014 	str.w	r9, [r5, #20]
 800d528:	e791      	b.n	800d44e <_tzset_unlocked_r+0x1d2>
 800d52a:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 800d52e:	220b      	movs	r2, #11
 800d530:	2301      	movs	r3, #1
 800d532:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 800d536:	2300      	movs	r3, #0
 800d538:	63eb      	str	r3, [r5, #60]	; 0x3c
 800d53a:	e788      	b.n	800d44e <_tzset_unlocked_r+0x1d2>
 800d53c:	b280      	uxth	r0, r0
 800d53e:	723b      	strb	r3, [r7, #8]
 800d540:	6178      	str	r0, [r7, #20]
 800d542:	e784      	b.n	800d44e <_tzset_unlocked_r+0x1d2>
 800d544:	08011206 	.word	0x08011206
 800d548:	20004ed4 	.word	0x20004ed4
 800d54c:	20004edc 	.word	0x20004edc
 800d550:	08011209 	.word	0x08011209
 800d554:	20004ed8 	.word	0x20004ed8
 800d558:	20000084 	.word	0x20000084
 800d55c:	20004ec7 	.word	0x20004ec7
 800d560:	0801120d 	.word	0x0801120d
 800d564:	08011230 	.word	0x08011230
 800d568:	0801121c 	.word	0x0801121c
 800d56c:	0801122f 	.word	0x0801122f
 800d570:	20004ebc 	.word	0x20004ebc

0800d574 <_write_r>:
 800d574:	b538      	push	{r3, r4, r5, lr}
 800d576:	4d07      	ldr	r5, [pc, #28]	; (800d594 <_write_r+0x20>)
 800d578:	4604      	mov	r4, r0
 800d57a:	4608      	mov	r0, r1
 800d57c:	4611      	mov	r1, r2
 800d57e:	2200      	movs	r2, #0
 800d580:	602a      	str	r2, [r5, #0]
 800d582:	461a      	mov	r2, r3
 800d584:	f7f4 fa7b 	bl	8001a7e <_write>
 800d588:	1c43      	adds	r3, r0, #1
 800d58a:	d102      	bne.n	800d592 <_write_r+0x1e>
 800d58c:	682b      	ldr	r3, [r5, #0]
 800d58e:	b103      	cbz	r3, 800d592 <_write_r+0x1e>
 800d590:	6023      	str	r3, [r4, #0]
 800d592:	bd38      	pop	{r3, r4, r5, pc}
 800d594:	200050bc 	.word	0x200050bc

0800d598 <__assert_func>:
 800d598:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d59a:	4614      	mov	r4, r2
 800d59c:	461a      	mov	r2, r3
 800d59e:	4b09      	ldr	r3, [pc, #36]	; (800d5c4 <__assert_func+0x2c>)
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	4605      	mov	r5, r0
 800d5a4:	68d8      	ldr	r0, [r3, #12]
 800d5a6:	b14c      	cbz	r4, 800d5bc <__assert_func+0x24>
 800d5a8:	4b07      	ldr	r3, [pc, #28]	; (800d5c8 <__assert_func+0x30>)
 800d5aa:	9100      	str	r1, [sp, #0]
 800d5ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d5b0:	4906      	ldr	r1, [pc, #24]	; (800d5cc <__assert_func+0x34>)
 800d5b2:	462b      	mov	r3, r5
 800d5b4:	f000 ff6e 	bl	800e494 <fiprintf>
 800d5b8:	f7fe f93e 	bl	800b838 <abort>
 800d5bc:	4b04      	ldr	r3, [pc, #16]	; (800d5d0 <__assert_func+0x38>)
 800d5be:	461c      	mov	r4, r3
 800d5c0:	e7f3      	b.n	800d5aa <__assert_func+0x12>
 800d5c2:	bf00      	nop
 800d5c4:	20000020 	.word	0x20000020
 800d5c8:	08011242 	.word	0x08011242
 800d5cc:	0801124f 	.word	0x0801124f
 800d5d0:	0801127d 	.word	0x0801127d

0800d5d4 <_close_r>:
 800d5d4:	b538      	push	{r3, r4, r5, lr}
 800d5d6:	4d06      	ldr	r5, [pc, #24]	; (800d5f0 <_close_r+0x1c>)
 800d5d8:	2300      	movs	r3, #0
 800d5da:	4604      	mov	r4, r0
 800d5dc:	4608      	mov	r0, r1
 800d5de:	602b      	str	r3, [r5, #0]
 800d5e0:	f7f4 fa69 	bl	8001ab6 <_close>
 800d5e4:	1c43      	adds	r3, r0, #1
 800d5e6:	d102      	bne.n	800d5ee <_close_r+0x1a>
 800d5e8:	682b      	ldr	r3, [r5, #0]
 800d5ea:	b103      	cbz	r3, 800d5ee <_close_r+0x1a>
 800d5ec:	6023      	str	r3, [r4, #0]
 800d5ee:	bd38      	pop	{r3, r4, r5, pc}
 800d5f0:	200050bc 	.word	0x200050bc

0800d5f4 <div>:
 800d5f4:	2900      	cmp	r1, #0
 800d5f6:	b510      	push	{r4, lr}
 800d5f8:	fb91 f4f2 	sdiv	r4, r1, r2
 800d5fc:	fb02 1314 	mls	r3, r2, r4, r1
 800d600:	db06      	blt.n	800d610 <div+0x1c>
 800d602:	2b00      	cmp	r3, #0
 800d604:	da01      	bge.n	800d60a <div+0x16>
 800d606:	3401      	adds	r4, #1
 800d608:	1a9b      	subs	r3, r3, r2
 800d60a:	e9c0 4300 	strd	r4, r3, [r0]
 800d60e:	bd10      	pop	{r4, pc}
 800d610:	2b00      	cmp	r3, #0
 800d612:	bfc4      	itt	gt
 800d614:	f104 34ff 	addgt.w	r4, r4, #4294967295
 800d618:	189b      	addgt	r3, r3, r2
 800d61a:	e7f6      	b.n	800d60a <div+0x16>

0800d61c <quorem>:
 800d61c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d620:	6903      	ldr	r3, [r0, #16]
 800d622:	690c      	ldr	r4, [r1, #16]
 800d624:	42a3      	cmp	r3, r4
 800d626:	4607      	mov	r7, r0
 800d628:	f2c0 8081 	blt.w	800d72e <quorem+0x112>
 800d62c:	3c01      	subs	r4, #1
 800d62e:	f101 0814 	add.w	r8, r1, #20
 800d632:	f100 0514 	add.w	r5, r0, #20
 800d636:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d63a:	9301      	str	r3, [sp, #4]
 800d63c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d640:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d644:	3301      	adds	r3, #1
 800d646:	429a      	cmp	r2, r3
 800d648:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d64c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d650:	fbb2 f6f3 	udiv	r6, r2, r3
 800d654:	d331      	bcc.n	800d6ba <quorem+0x9e>
 800d656:	f04f 0e00 	mov.w	lr, #0
 800d65a:	4640      	mov	r0, r8
 800d65c:	46ac      	mov	ip, r5
 800d65e:	46f2      	mov	sl, lr
 800d660:	f850 2b04 	ldr.w	r2, [r0], #4
 800d664:	b293      	uxth	r3, r2
 800d666:	fb06 e303 	mla	r3, r6, r3, lr
 800d66a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d66e:	b29b      	uxth	r3, r3
 800d670:	ebaa 0303 	sub.w	r3, sl, r3
 800d674:	0c12      	lsrs	r2, r2, #16
 800d676:	f8dc a000 	ldr.w	sl, [ip]
 800d67a:	fb06 e202 	mla	r2, r6, r2, lr
 800d67e:	fa13 f38a 	uxtah	r3, r3, sl
 800d682:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d686:	fa1f fa82 	uxth.w	sl, r2
 800d68a:	f8dc 2000 	ldr.w	r2, [ip]
 800d68e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800d692:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d696:	b29b      	uxth	r3, r3
 800d698:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d69c:	4581      	cmp	r9, r0
 800d69e:	f84c 3b04 	str.w	r3, [ip], #4
 800d6a2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d6a6:	d2db      	bcs.n	800d660 <quorem+0x44>
 800d6a8:	f855 300b 	ldr.w	r3, [r5, fp]
 800d6ac:	b92b      	cbnz	r3, 800d6ba <quorem+0x9e>
 800d6ae:	9b01      	ldr	r3, [sp, #4]
 800d6b0:	3b04      	subs	r3, #4
 800d6b2:	429d      	cmp	r5, r3
 800d6b4:	461a      	mov	r2, r3
 800d6b6:	d32e      	bcc.n	800d716 <quorem+0xfa>
 800d6b8:	613c      	str	r4, [r7, #16]
 800d6ba:	4638      	mov	r0, r7
 800d6bc:	f001 faa4 	bl	800ec08 <__mcmp>
 800d6c0:	2800      	cmp	r0, #0
 800d6c2:	db24      	blt.n	800d70e <quorem+0xf2>
 800d6c4:	3601      	adds	r6, #1
 800d6c6:	4628      	mov	r0, r5
 800d6c8:	f04f 0c00 	mov.w	ip, #0
 800d6cc:	f858 2b04 	ldr.w	r2, [r8], #4
 800d6d0:	f8d0 e000 	ldr.w	lr, [r0]
 800d6d4:	b293      	uxth	r3, r2
 800d6d6:	ebac 0303 	sub.w	r3, ip, r3
 800d6da:	0c12      	lsrs	r2, r2, #16
 800d6dc:	fa13 f38e 	uxtah	r3, r3, lr
 800d6e0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d6e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d6e8:	b29b      	uxth	r3, r3
 800d6ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d6ee:	45c1      	cmp	r9, r8
 800d6f0:	f840 3b04 	str.w	r3, [r0], #4
 800d6f4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d6f8:	d2e8      	bcs.n	800d6cc <quorem+0xb0>
 800d6fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d6fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d702:	b922      	cbnz	r2, 800d70e <quorem+0xf2>
 800d704:	3b04      	subs	r3, #4
 800d706:	429d      	cmp	r5, r3
 800d708:	461a      	mov	r2, r3
 800d70a:	d30a      	bcc.n	800d722 <quorem+0x106>
 800d70c:	613c      	str	r4, [r7, #16]
 800d70e:	4630      	mov	r0, r6
 800d710:	b003      	add	sp, #12
 800d712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d716:	6812      	ldr	r2, [r2, #0]
 800d718:	3b04      	subs	r3, #4
 800d71a:	2a00      	cmp	r2, #0
 800d71c:	d1cc      	bne.n	800d6b8 <quorem+0x9c>
 800d71e:	3c01      	subs	r4, #1
 800d720:	e7c7      	b.n	800d6b2 <quorem+0x96>
 800d722:	6812      	ldr	r2, [r2, #0]
 800d724:	3b04      	subs	r3, #4
 800d726:	2a00      	cmp	r2, #0
 800d728:	d1f0      	bne.n	800d70c <quorem+0xf0>
 800d72a:	3c01      	subs	r4, #1
 800d72c:	e7eb      	b.n	800d706 <quorem+0xea>
 800d72e:	2000      	movs	r0, #0
 800d730:	e7ee      	b.n	800d710 <quorem+0xf4>
 800d732:	0000      	movs	r0, r0
 800d734:	0000      	movs	r0, r0
	...

0800d738 <_dtoa_r>:
 800d738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d73c:	ed2d 8b02 	vpush	{d8}
 800d740:	ec57 6b10 	vmov	r6, r7, d0
 800d744:	b095      	sub	sp, #84	; 0x54
 800d746:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d748:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d74c:	9105      	str	r1, [sp, #20]
 800d74e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800d752:	4604      	mov	r4, r0
 800d754:	9209      	str	r2, [sp, #36]	; 0x24
 800d756:	930f      	str	r3, [sp, #60]	; 0x3c
 800d758:	b975      	cbnz	r5, 800d778 <_dtoa_r+0x40>
 800d75a:	2010      	movs	r0, #16
 800d75c:	f7fe fab6 	bl	800bccc <malloc>
 800d760:	4602      	mov	r2, r0
 800d762:	6260      	str	r0, [r4, #36]	; 0x24
 800d764:	b920      	cbnz	r0, 800d770 <_dtoa_r+0x38>
 800d766:	4bb2      	ldr	r3, [pc, #712]	; (800da30 <_dtoa_r+0x2f8>)
 800d768:	21ea      	movs	r1, #234	; 0xea
 800d76a:	48b2      	ldr	r0, [pc, #712]	; (800da34 <_dtoa_r+0x2fc>)
 800d76c:	f7ff ff14 	bl	800d598 <__assert_func>
 800d770:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d774:	6005      	str	r5, [r0, #0]
 800d776:	60c5      	str	r5, [r0, #12]
 800d778:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d77a:	6819      	ldr	r1, [r3, #0]
 800d77c:	b151      	cbz	r1, 800d794 <_dtoa_r+0x5c>
 800d77e:	685a      	ldr	r2, [r3, #4]
 800d780:	604a      	str	r2, [r1, #4]
 800d782:	2301      	movs	r3, #1
 800d784:	4093      	lsls	r3, r2
 800d786:	608b      	str	r3, [r1, #8]
 800d788:	4620      	mov	r0, r4
 800d78a:	f000 ffff 	bl	800e78c <_Bfree>
 800d78e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d790:	2200      	movs	r2, #0
 800d792:	601a      	str	r2, [r3, #0]
 800d794:	1e3b      	subs	r3, r7, #0
 800d796:	bfb9      	ittee	lt
 800d798:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d79c:	9303      	strlt	r3, [sp, #12]
 800d79e:	2300      	movge	r3, #0
 800d7a0:	f8c8 3000 	strge.w	r3, [r8]
 800d7a4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800d7a8:	4ba3      	ldr	r3, [pc, #652]	; (800da38 <_dtoa_r+0x300>)
 800d7aa:	bfbc      	itt	lt
 800d7ac:	2201      	movlt	r2, #1
 800d7ae:	f8c8 2000 	strlt.w	r2, [r8]
 800d7b2:	ea33 0309 	bics.w	r3, r3, r9
 800d7b6:	d11b      	bne.n	800d7f0 <_dtoa_r+0xb8>
 800d7b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d7ba:	f242 730f 	movw	r3, #9999	; 0x270f
 800d7be:	6013      	str	r3, [r2, #0]
 800d7c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d7c4:	4333      	orrs	r3, r6
 800d7c6:	f000 857a 	beq.w	800e2be <_dtoa_r+0xb86>
 800d7ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d7cc:	b963      	cbnz	r3, 800d7e8 <_dtoa_r+0xb0>
 800d7ce:	4b9b      	ldr	r3, [pc, #620]	; (800da3c <_dtoa_r+0x304>)
 800d7d0:	e024      	b.n	800d81c <_dtoa_r+0xe4>
 800d7d2:	4b9b      	ldr	r3, [pc, #620]	; (800da40 <_dtoa_r+0x308>)
 800d7d4:	9300      	str	r3, [sp, #0]
 800d7d6:	3308      	adds	r3, #8
 800d7d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d7da:	6013      	str	r3, [r2, #0]
 800d7dc:	9800      	ldr	r0, [sp, #0]
 800d7de:	b015      	add	sp, #84	; 0x54
 800d7e0:	ecbd 8b02 	vpop	{d8}
 800d7e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7e8:	4b94      	ldr	r3, [pc, #592]	; (800da3c <_dtoa_r+0x304>)
 800d7ea:	9300      	str	r3, [sp, #0]
 800d7ec:	3303      	adds	r3, #3
 800d7ee:	e7f3      	b.n	800d7d8 <_dtoa_r+0xa0>
 800d7f0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	ec51 0b17 	vmov	r0, r1, d7
 800d7fa:	2300      	movs	r3, #0
 800d7fc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800d800:	f7f3 f992 	bl	8000b28 <__aeabi_dcmpeq>
 800d804:	4680      	mov	r8, r0
 800d806:	b158      	cbz	r0, 800d820 <_dtoa_r+0xe8>
 800d808:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d80a:	2301      	movs	r3, #1
 800d80c:	6013      	str	r3, [r2, #0]
 800d80e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d810:	2b00      	cmp	r3, #0
 800d812:	f000 8551 	beq.w	800e2b8 <_dtoa_r+0xb80>
 800d816:	488b      	ldr	r0, [pc, #556]	; (800da44 <_dtoa_r+0x30c>)
 800d818:	6018      	str	r0, [r3, #0]
 800d81a:	1e43      	subs	r3, r0, #1
 800d81c:	9300      	str	r3, [sp, #0]
 800d81e:	e7dd      	b.n	800d7dc <_dtoa_r+0xa4>
 800d820:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800d824:	aa12      	add	r2, sp, #72	; 0x48
 800d826:	a913      	add	r1, sp, #76	; 0x4c
 800d828:	4620      	mov	r0, r4
 800d82a:	f001 fa91 	bl	800ed50 <__d2b>
 800d82e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d832:	4683      	mov	fp, r0
 800d834:	2d00      	cmp	r5, #0
 800d836:	d07c      	beq.n	800d932 <_dtoa_r+0x1fa>
 800d838:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d83a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800d83e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d842:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800d846:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d84a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d84e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d852:	4b7d      	ldr	r3, [pc, #500]	; (800da48 <_dtoa_r+0x310>)
 800d854:	2200      	movs	r2, #0
 800d856:	4630      	mov	r0, r6
 800d858:	4639      	mov	r1, r7
 800d85a:	f7f2 fd45 	bl	80002e8 <__aeabi_dsub>
 800d85e:	a36e      	add	r3, pc, #440	; (adr r3, 800da18 <_dtoa_r+0x2e0>)
 800d860:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d864:	f7f2 fef8 	bl	8000658 <__aeabi_dmul>
 800d868:	a36d      	add	r3, pc, #436	; (adr r3, 800da20 <_dtoa_r+0x2e8>)
 800d86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d86e:	f7f2 fd3d 	bl	80002ec <__adddf3>
 800d872:	4606      	mov	r6, r0
 800d874:	4628      	mov	r0, r5
 800d876:	460f      	mov	r7, r1
 800d878:	f7f2 fe84 	bl	8000584 <__aeabi_i2d>
 800d87c:	a36a      	add	r3, pc, #424	; (adr r3, 800da28 <_dtoa_r+0x2f0>)
 800d87e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d882:	f7f2 fee9 	bl	8000658 <__aeabi_dmul>
 800d886:	4602      	mov	r2, r0
 800d888:	460b      	mov	r3, r1
 800d88a:	4630      	mov	r0, r6
 800d88c:	4639      	mov	r1, r7
 800d88e:	f7f2 fd2d 	bl	80002ec <__adddf3>
 800d892:	4606      	mov	r6, r0
 800d894:	460f      	mov	r7, r1
 800d896:	f7f3 f98f 	bl	8000bb8 <__aeabi_d2iz>
 800d89a:	2200      	movs	r2, #0
 800d89c:	4682      	mov	sl, r0
 800d89e:	2300      	movs	r3, #0
 800d8a0:	4630      	mov	r0, r6
 800d8a2:	4639      	mov	r1, r7
 800d8a4:	f7f3 f94a 	bl	8000b3c <__aeabi_dcmplt>
 800d8a8:	b148      	cbz	r0, 800d8be <_dtoa_r+0x186>
 800d8aa:	4650      	mov	r0, sl
 800d8ac:	f7f2 fe6a 	bl	8000584 <__aeabi_i2d>
 800d8b0:	4632      	mov	r2, r6
 800d8b2:	463b      	mov	r3, r7
 800d8b4:	f7f3 f938 	bl	8000b28 <__aeabi_dcmpeq>
 800d8b8:	b908      	cbnz	r0, 800d8be <_dtoa_r+0x186>
 800d8ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d8be:	f1ba 0f16 	cmp.w	sl, #22
 800d8c2:	d854      	bhi.n	800d96e <_dtoa_r+0x236>
 800d8c4:	4b61      	ldr	r3, [pc, #388]	; (800da4c <_dtoa_r+0x314>)
 800d8c6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d8d2:	f7f3 f933 	bl	8000b3c <__aeabi_dcmplt>
 800d8d6:	2800      	cmp	r0, #0
 800d8d8:	d04b      	beq.n	800d972 <_dtoa_r+0x23a>
 800d8da:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d8de:	2300      	movs	r3, #0
 800d8e0:	930e      	str	r3, [sp, #56]	; 0x38
 800d8e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d8e4:	1b5d      	subs	r5, r3, r5
 800d8e6:	1e6b      	subs	r3, r5, #1
 800d8e8:	9304      	str	r3, [sp, #16]
 800d8ea:	bf43      	ittte	mi
 800d8ec:	2300      	movmi	r3, #0
 800d8ee:	f1c5 0801 	rsbmi	r8, r5, #1
 800d8f2:	9304      	strmi	r3, [sp, #16]
 800d8f4:	f04f 0800 	movpl.w	r8, #0
 800d8f8:	f1ba 0f00 	cmp.w	sl, #0
 800d8fc:	db3b      	blt.n	800d976 <_dtoa_r+0x23e>
 800d8fe:	9b04      	ldr	r3, [sp, #16]
 800d900:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800d904:	4453      	add	r3, sl
 800d906:	9304      	str	r3, [sp, #16]
 800d908:	2300      	movs	r3, #0
 800d90a:	9306      	str	r3, [sp, #24]
 800d90c:	9b05      	ldr	r3, [sp, #20]
 800d90e:	2b09      	cmp	r3, #9
 800d910:	d869      	bhi.n	800d9e6 <_dtoa_r+0x2ae>
 800d912:	2b05      	cmp	r3, #5
 800d914:	bfc4      	itt	gt
 800d916:	3b04      	subgt	r3, #4
 800d918:	9305      	strgt	r3, [sp, #20]
 800d91a:	9b05      	ldr	r3, [sp, #20]
 800d91c:	f1a3 0302 	sub.w	r3, r3, #2
 800d920:	bfcc      	ite	gt
 800d922:	2500      	movgt	r5, #0
 800d924:	2501      	movle	r5, #1
 800d926:	2b03      	cmp	r3, #3
 800d928:	d869      	bhi.n	800d9fe <_dtoa_r+0x2c6>
 800d92a:	e8df f003 	tbb	[pc, r3]
 800d92e:	4e2c      	.short	0x4e2c
 800d930:	5a4c      	.short	0x5a4c
 800d932:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800d936:	441d      	add	r5, r3
 800d938:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d93c:	2b20      	cmp	r3, #32
 800d93e:	bfc1      	itttt	gt
 800d940:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d944:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d948:	fa09 f303 	lslgt.w	r3, r9, r3
 800d94c:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d950:	bfda      	itte	le
 800d952:	f1c3 0320 	rsble	r3, r3, #32
 800d956:	fa06 f003 	lslle.w	r0, r6, r3
 800d95a:	4318      	orrgt	r0, r3
 800d95c:	f7f2 fe02 	bl	8000564 <__aeabi_ui2d>
 800d960:	2301      	movs	r3, #1
 800d962:	4606      	mov	r6, r0
 800d964:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d968:	3d01      	subs	r5, #1
 800d96a:	9310      	str	r3, [sp, #64]	; 0x40
 800d96c:	e771      	b.n	800d852 <_dtoa_r+0x11a>
 800d96e:	2301      	movs	r3, #1
 800d970:	e7b6      	b.n	800d8e0 <_dtoa_r+0x1a8>
 800d972:	900e      	str	r0, [sp, #56]	; 0x38
 800d974:	e7b5      	b.n	800d8e2 <_dtoa_r+0x1aa>
 800d976:	f1ca 0300 	rsb	r3, sl, #0
 800d97a:	9306      	str	r3, [sp, #24]
 800d97c:	2300      	movs	r3, #0
 800d97e:	eba8 080a 	sub.w	r8, r8, sl
 800d982:	930d      	str	r3, [sp, #52]	; 0x34
 800d984:	e7c2      	b.n	800d90c <_dtoa_r+0x1d4>
 800d986:	2300      	movs	r3, #0
 800d988:	9308      	str	r3, [sp, #32]
 800d98a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	dc39      	bgt.n	800da04 <_dtoa_r+0x2cc>
 800d990:	f04f 0901 	mov.w	r9, #1
 800d994:	f8cd 9004 	str.w	r9, [sp, #4]
 800d998:	464b      	mov	r3, r9
 800d99a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800d99e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	6042      	str	r2, [r0, #4]
 800d9a4:	2204      	movs	r2, #4
 800d9a6:	f102 0614 	add.w	r6, r2, #20
 800d9aa:	429e      	cmp	r6, r3
 800d9ac:	6841      	ldr	r1, [r0, #4]
 800d9ae:	d92f      	bls.n	800da10 <_dtoa_r+0x2d8>
 800d9b0:	4620      	mov	r0, r4
 800d9b2:	f000 feab 	bl	800e70c <_Balloc>
 800d9b6:	9000      	str	r0, [sp, #0]
 800d9b8:	2800      	cmp	r0, #0
 800d9ba:	d14b      	bne.n	800da54 <_dtoa_r+0x31c>
 800d9bc:	4b24      	ldr	r3, [pc, #144]	; (800da50 <_dtoa_r+0x318>)
 800d9be:	4602      	mov	r2, r0
 800d9c0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d9c4:	e6d1      	b.n	800d76a <_dtoa_r+0x32>
 800d9c6:	2301      	movs	r3, #1
 800d9c8:	e7de      	b.n	800d988 <_dtoa_r+0x250>
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	9308      	str	r3, [sp, #32]
 800d9ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9d0:	eb0a 0903 	add.w	r9, sl, r3
 800d9d4:	f109 0301 	add.w	r3, r9, #1
 800d9d8:	2b01      	cmp	r3, #1
 800d9da:	9301      	str	r3, [sp, #4]
 800d9dc:	bfb8      	it	lt
 800d9de:	2301      	movlt	r3, #1
 800d9e0:	e7dd      	b.n	800d99e <_dtoa_r+0x266>
 800d9e2:	2301      	movs	r3, #1
 800d9e4:	e7f2      	b.n	800d9cc <_dtoa_r+0x294>
 800d9e6:	2501      	movs	r5, #1
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	9305      	str	r3, [sp, #20]
 800d9ec:	9508      	str	r5, [sp, #32]
 800d9ee:	f04f 39ff 	mov.w	r9, #4294967295
 800d9f2:	2200      	movs	r2, #0
 800d9f4:	f8cd 9004 	str.w	r9, [sp, #4]
 800d9f8:	2312      	movs	r3, #18
 800d9fa:	9209      	str	r2, [sp, #36]	; 0x24
 800d9fc:	e7cf      	b.n	800d99e <_dtoa_r+0x266>
 800d9fe:	2301      	movs	r3, #1
 800da00:	9308      	str	r3, [sp, #32]
 800da02:	e7f4      	b.n	800d9ee <_dtoa_r+0x2b6>
 800da04:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800da08:	f8cd 9004 	str.w	r9, [sp, #4]
 800da0c:	464b      	mov	r3, r9
 800da0e:	e7c6      	b.n	800d99e <_dtoa_r+0x266>
 800da10:	3101      	adds	r1, #1
 800da12:	6041      	str	r1, [r0, #4]
 800da14:	0052      	lsls	r2, r2, #1
 800da16:	e7c6      	b.n	800d9a6 <_dtoa_r+0x26e>
 800da18:	636f4361 	.word	0x636f4361
 800da1c:	3fd287a7 	.word	0x3fd287a7
 800da20:	8b60c8b3 	.word	0x8b60c8b3
 800da24:	3fc68a28 	.word	0x3fc68a28
 800da28:	509f79fb 	.word	0x509f79fb
 800da2c:	3fd34413 	.word	0x3fd34413
 800da30:	0801109c 	.word	0x0801109c
 800da34:	0801138c 	.word	0x0801138c
 800da38:	7ff00000 	.word	0x7ff00000
 800da3c:	08011388 	.word	0x08011388
 800da40:	0801137f 	.word	0x0801137f
 800da44:	0801157a 	.word	0x0801157a
 800da48:	3ff80000 	.word	0x3ff80000
 800da4c:	08011490 	.word	0x08011490
 800da50:	080113eb 	.word	0x080113eb
 800da54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da56:	9a00      	ldr	r2, [sp, #0]
 800da58:	601a      	str	r2, [r3, #0]
 800da5a:	9b01      	ldr	r3, [sp, #4]
 800da5c:	2b0e      	cmp	r3, #14
 800da5e:	f200 80ad 	bhi.w	800dbbc <_dtoa_r+0x484>
 800da62:	2d00      	cmp	r5, #0
 800da64:	f000 80aa 	beq.w	800dbbc <_dtoa_r+0x484>
 800da68:	f1ba 0f00 	cmp.w	sl, #0
 800da6c:	dd36      	ble.n	800dadc <_dtoa_r+0x3a4>
 800da6e:	4ac3      	ldr	r2, [pc, #780]	; (800dd7c <_dtoa_r+0x644>)
 800da70:	f00a 030f 	and.w	r3, sl, #15
 800da74:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800da78:	ed93 7b00 	vldr	d7, [r3]
 800da7c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800da80:	ea4f 172a 	mov.w	r7, sl, asr #4
 800da84:	eeb0 8a47 	vmov.f32	s16, s14
 800da88:	eef0 8a67 	vmov.f32	s17, s15
 800da8c:	d016      	beq.n	800dabc <_dtoa_r+0x384>
 800da8e:	4bbc      	ldr	r3, [pc, #752]	; (800dd80 <_dtoa_r+0x648>)
 800da90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800da94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800da98:	f7f2 ff08 	bl	80008ac <__aeabi_ddiv>
 800da9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800daa0:	f007 070f 	and.w	r7, r7, #15
 800daa4:	2503      	movs	r5, #3
 800daa6:	4eb6      	ldr	r6, [pc, #728]	; (800dd80 <_dtoa_r+0x648>)
 800daa8:	b957      	cbnz	r7, 800dac0 <_dtoa_r+0x388>
 800daaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800daae:	ec53 2b18 	vmov	r2, r3, d8
 800dab2:	f7f2 fefb 	bl	80008ac <__aeabi_ddiv>
 800dab6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800daba:	e029      	b.n	800db10 <_dtoa_r+0x3d8>
 800dabc:	2502      	movs	r5, #2
 800dabe:	e7f2      	b.n	800daa6 <_dtoa_r+0x36e>
 800dac0:	07f9      	lsls	r1, r7, #31
 800dac2:	d508      	bpl.n	800dad6 <_dtoa_r+0x39e>
 800dac4:	ec51 0b18 	vmov	r0, r1, d8
 800dac8:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dacc:	f7f2 fdc4 	bl	8000658 <__aeabi_dmul>
 800dad0:	ec41 0b18 	vmov	d8, r0, r1
 800dad4:	3501      	adds	r5, #1
 800dad6:	107f      	asrs	r7, r7, #1
 800dad8:	3608      	adds	r6, #8
 800dada:	e7e5      	b.n	800daa8 <_dtoa_r+0x370>
 800dadc:	f000 80a6 	beq.w	800dc2c <_dtoa_r+0x4f4>
 800dae0:	f1ca 0600 	rsb	r6, sl, #0
 800dae4:	4ba5      	ldr	r3, [pc, #660]	; (800dd7c <_dtoa_r+0x644>)
 800dae6:	4fa6      	ldr	r7, [pc, #664]	; (800dd80 <_dtoa_r+0x648>)
 800dae8:	f006 020f 	and.w	r2, r6, #15
 800daec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800daf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daf4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800daf8:	f7f2 fdae 	bl	8000658 <__aeabi_dmul>
 800dafc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db00:	1136      	asrs	r6, r6, #4
 800db02:	2300      	movs	r3, #0
 800db04:	2502      	movs	r5, #2
 800db06:	2e00      	cmp	r6, #0
 800db08:	f040 8085 	bne.w	800dc16 <_dtoa_r+0x4de>
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d1d2      	bne.n	800dab6 <_dtoa_r+0x37e>
 800db10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800db12:	2b00      	cmp	r3, #0
 800db14:	f000 808c 	beq.w	800dc30 <_dtoa_r+0x4f8>
 800db18:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800db1c:	4b99      	ldr	r3, [pc, #612]	; (800dd84 <_dtoa_r+0x64c>)
 800db1e:	2200      	movs	r2, #0
 800db20:	4630      	mov	r0, r6
 800db22:	4639      	mov	r1, r7
 800db24:	f7f3 f80a 	bl	8000b3c <__aeabi_dcmplt>
 800db28:	2800      	cmp	r0, #0
 800db2a:	f000 8081 	beq.w	800dc30 <_dtoa_r+0x4f8>
 800db2e:	9b01      	ldr	r3, [sp, #4]
 800db30:	2b00      	cmp	r3, #0
 800db32:	d07d      	beq.n	800dc30 <_dtoa_r+0x4f8>
 800db34:	f1b9 0f00 	cmp.w	r9, #0
 800db38:	dd3c      	ble.n	800dbb4 <_dtoa_r+0x47c>
 800db3a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800db3e:	9307      	str	r3, [sp, #28]
 800db40:	2200      	movs	r2, #0
 800db42:	4b91      	ldr	r3, [pc, #580]	; (800dd88 <_dtoa_r+0x650>)
 800db44:	4630      	mov	r0, r6
 800db46:	4639      	mov	r1, r7
 800db48:	f7f2 fd86 	bl	8000658 <__aeabi_dmul>
 800db4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db50:	3501      	adds	r5, #1
 800db52:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800db56:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800db5a:	4628      	mov	r0, r5
 800db5c:	f7f2 fd12 	bl	8000584 <__aeabi_i2d>
 800db60:	4632      	mov	r2, r6
 800db62:	463b      	mov	r3, r7
 800db64:	f7f2 fd78 	bl	8000658 <__aeabi_dmul>
 800db68:	4b88      	ldr	r3, [pc, #544]	; (800dd8c <_dtoa_r+0x654>)
 800db6a:	2200      	movs	r2, #0
 800db6c:	f7f2 fbbe 	bl	80002ec <__adddf3>
 800db70:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800db74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db78:	9303      	str	r3, [sp, #12]
 800db7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d15c      	bne.n	800dc3a <_dtoa_r+0x502>
 800db80:	4b83      	ldr	r3, [pc, #524]	; (800dd90 <_dtoa_r+0x658>)
 800db82:	2200      	movs	r2, #0
 800db84:	4630      	mov	r0, r6
 800db86:	4639      	mov	r1, r7
 800db88:	f7f2 fbae 	bl	80002e8 <__aeabi_dsub>
 800db8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800db90:	4606      	mov	r6, r0
 800db92:	460f      	mov	r7, r1
 800db94:	f7f2 fff0 	bl	8000b78 <__aeabi_dcmpgt>
 800db98:	2800      	cmp	r0, #0
 800db9a:	f040 8296 	bne.w	800e0ca <_dtoa_r+0x992>
 800db9e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800dba2:	4630      	mov	r0, r6
 800dba4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dba8:	4639      	mov	r1, r7
 800dbaa:	f7f2 ffc7 	bl	8000b3c <__aeabi_dcmplt>
 800dbae:	2800      	cmp	r0, #0
 800dbb0:	f040 8288 	bne.w	800e0c4 <_dtoa_r+0x98c>
 800dbb4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800dbb8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800dbbc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	f2c0 8158 	blt.w	800de74 <_dtoa_r+0x73c>
 800dbc4:	f1ba 0f0e 	cmp.w	sl, #14
 800dbc8:	f300 8154 	bgt.w	800de74 <_dtoa_r+0x73c>
 800dbcc:	4b6b      	ldr	r3, [pc, #428]	; (800dd7c <_dtoa_r+0x644>)
 800dbce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800dbd2:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dbd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	f280 80e3 	bge.w	800dda4 <_dtoa_r+0x66c>
 800dbde:	9b01      	ldr	r3, [sp, #4]
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	f300 80df 	bgt.w	800dda4 <_dtoa_r+0x66c>
 800dbe6:	f040 826d 	bne.w	800e0c4 <_dtoa_r+0x98c>
 800dbea:	4b69      	ldr	r3, [pc, #420]	; (800dd90 <_dtoa_r+0x658>)
 800dbec:	2200      	movs	r2, #0
 800dbee:	4640      	mov	r0, r8
 800dbf0:	4649      	mov	r1, r9
 800dbf2:	f7f2 fd31 	bl	8000658 <__aeabi_dmul>
 800dbf6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dbfa:	f7f2 ffb3 	bl	8000b64 <__aeabi_dcmpge>
 800dbfe:	9e01      	ldr	r6, [sp, #4]
 800dc00:	4637      	mov	r7, r6
 800dc02:	2800      	cmp	r0, #0
 800dc04:	f040 8243 	bne.w	800e08e <_dtoa_r+0x956>
 800dc08:	9d00      	ldr	r5, [sp, #0]
 800dc0a:	2331      	movs	r3, #49	; 0x31
 800dc0c:	f805 3b01 	strb.w	r3, [r5], #1
 800dc10:	f10a 0a01 	add.w	sl, sl, #1
 800dc14:	e23f      	b.n	800e096 <_dtoa_r+0x95e>
 800dc16:	07f2      	lsls	r2, r6, #31
 800dc18:	d505      	bpl.n	800dc26 <_dtoa_r+0x4ee>
 800dc1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dc1e:	f7f2 fd1b 	bl	8000658 <__aeabi_dmul>
 800dc22:	3501      	adds	r5, #1
 800dc24:	2301      	movs	r3, #1
 800dc26:	1076      	asrs	r6, r6, #1
 800dc28:	3708      	adds	r7, #8
 800dc2a:	e76c      	b.n	800db06 <_dtoa_r+0x3ce>
 800dc2c:	2502      	movs	r5, #2
 800dc2e:	e76f      	b.n	800db10 <_dtoa_r+0x3d8>
 800dc30:	9b01      	ldr	r3, [sp, #4]
 800dc32:	f8cd a01c 	str.w	sl, [sp, #28]
 800dc36:	930c      	str	r3, [sp, #48]	; 0x30
 800dc38:	e78d      	b.n	800db56 <_dtoa_r+0x41e>
 800dc3a:	9900      	ldr	r1, [sp, #0]
 800dc3c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800dc3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dc40:	4b4e      	ldr	r3, [pc, #312]	; (800dd7c <_dtoa_r+0x644>)
 800dc42:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dc46:	4401      	add	r1, r0
 800dc48:	9102      	str	r1, [sp, #8]
 800dc4a:	9908      	ldr	r1, [sp, #32]
 800dc4c:	eeb0 8a47 	vmov.f32	s16, s14
 800dc50:	eef0 8a67 	vmov.f32	s17, s15
 800dc54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dc58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dc5c:	2900      	cmp	r1, #0
 800dc5e:	d045      	beq.n	800dcec <_dtoa_r+0x5b4>
 800dc60:	494c      	ldr	r1, [pc, #304]	; (800dd94 <_dtoa_r+0x65c>)
 800dc62:	2000      	movs	r0, #0
 800dc64:	f7f2 fe22 	bl	80008ac <__aeabi_ddiv>
 800dc68:	ec53 2b18 	vmov	r2, r3, d8
 800dc6c:	f7f2 fb3c 	bl	80002e8 <__aeabi_dsub>
 800dc70:	9d00      	ldr	r5, [sp, #0]
 800dc72:	ec41 0b18 	vmov	d8, r0, r1
 800dc76:	4639      	mov	r1, r7
 800dc78:	4630      	mov	r0, r6
 800dc7a:	f7f2 ff9d 	bl	8000bb8 <__aeabi_d2iz>
 800dc7e:	900c      	str	r0, [sp, #48]	; 0x30
 800dc80:	f7f2 fc80 	bl	8000584 <__aeabi_i2d>
 800dc84:	4602      	mov	r2, r0
 800dc86:	460b      	mov	r3, r1
 800dc88:	4630      	mov	r0, r6
 800dc8a:	4639      	mov	r1, r7
 800dc8c:	f7f2 fb2c 	bl	80002e8 <__aeabi_dsub>
 800dc90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dc92:	3330      	adds	r3, #48	; 0x30
 800dc94:	f805 3b01 	strb.w	r3, [r5], #1
 800dc98:	ec53 2b18 	vmov	r2, r3, d8
 800dc9c:	4606      	mov	r6, r0
 800dc9e:	460f      	mov	r7, r1
 800dca0:	f7f2 ff4c 	bl	8000b3c <__aeabi_dcmplt>
 800dca4:	2800      	cmp	r0, #0
 800dca6:	d165      	bne.n	800dd74 <_dtoa_r+0x63c>
 800dca8:	4632      	mov	r2, r6
 800dcaa:	463b      	mov	r3, r7
 800dcac:	4935      	ldr	r1, [pc, #212]	; (800dd84 <_dtoa_r+0x64c>)
 800dcae:	2000      	movs	r0, #0
 800dcb0:	f7f2 fb1a 	bl	80002e8 <__aeabi_dsub>
 800dcb4:	ec53 2b18 	vmov	r2, r3, d8
 800dcb8:	f7f2 ff40 	bl	8000b3c <__aeabi_dcmplt>
 800dcbc:	2800      	cmp	r0, #0
 800dcbe:	f040 80b9 	bne.w	800de34 <_dtoa_r+0x6fc>
 800dcc2:	9b02      	ldr	r3, [sp, #8]
 800dcc4:	429d      	cmp	r5, r3
 800dcc6:	f43f af75 	beq.w	800dbb4 <_dtoa_r+0x47c>
 800dcca:	4b2f      	ldr	r3, [pc, #188]	; (800dd88 <_dtoa_r+0x650>)
 800dccc:	ec51 0b18 	vmov	r0, r1, d8
 800dcd0:	2200      	movs	r2, #0
 800dcd2:	f7f2 fcc1 	bl	8000658 <__aeabi_dmul>
 800dcd6:	4b2c      	ldr	r3, [pc, #176]	; (800dd88 <_dtoa_r+0x650>)
 800dcd8:	ec41 0b18 	vmov	d8, r0, r1
 800dcdc:	2200      	movs	r2, #0
 800dcde:	4630      	mov	r0, r6
 800dce0:	4639      	mov	r1, r7
 800dce2:	f7f2 fcb9 	bl	8000658 <__aeabi_dmul>
 800dce6:	4606      	mov	r6, r0
 800dce8:	460f      	mov	r7, r1
 800dcea:	e7c4      	b.n	800dc76 <_dtoa_r+0x53e>
 800dcec:	ec51 0b17 	vmov	r0, r1, d7
 800dcf0:	f7f2 fcb2 	bl	8000658 <__aeabi_dmul>
 800dcf4:	9b02      	ldr	r3, [sp, #8]
 800dcf6:	9d00      	ldr	r5, [sp, #0]
 800dcf8:	930c      	str	r3, [sp, #48]	; 0x30
 800dcfa:	ec41 0b18 	vmov	d8, r0, r1
 800dcfe:	4639      	mov	r1, r7
 800dd00:	4630      	mov	r0, r6
 800dd02:	f7f2 ff59 	bl	8000bb8 <__aeabi_d2iz>
 800dd06:	9011      	str	r0, [sp, #68]	; 0x44
 800dd08:	f7f2 fc3c 	bl	8000584 <__aeabi_i2d>
 800dd0c:	4602      	mov	r2, r0
 800dd0e:	460b      	mov	r3, r1
 800dd10:	4630      	mov	r0, r6
 800dd12:	4639      	mov	r1, r7
 800dd14:	f7f2 fae8 	bl	80002e8 <__aeabi_dsub>
 800dd18:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dd1a:	3330      	adds	r3, #48	; 0x30
 800dd1c:	f805 3b01 	strb.w	r3, [r5], #1
 800dd20:	9b02      	ldr	r3, [sp, #8]
 800dd22:	429d      	cmp	r5, r3
 800dd24:	4606      	mov	r6, r0
 800dd26:	460f      	mov	r7, r1
 800dd28:	f04f 0200 	mov.w	r2, #0
 800dd2c:	d134      	bne.n	800dd98 <_dtoa_r+0x660>
 800dd2e:	4b19      	ldr	r3, [pc, #100]	; (800dd94 <_dtoa_r+0x65c>)
 800dd30:	ec51 0b18 	vmov	r0, r1, d8
 800dd34:	f7f2 fada 	bl	80002ec <__adddf3>
 800dd38:	4602      	mov	r2, r0
 800dd3a:	460b      	mov	r3, r1
 800dd3c:	4630      	mov	r0, r6
 800dd3e:	4639      	mov	r1, r7
 800dd40:	f7f2 ff1a 	bl	8000b78 <__aeabi_dcmpgt>
 800dd44:	2800      	cmp	r0, #0
 800dd46:	d175      	bne.n	800de34 <_dtoa_r+0x6fc>
 800dd48:	ec53 2b18 	vmov	r2, r3, d8
 800dd4c:	4911      	ldr	r1, [pc, #68]	; (800dd94 <_dtoa_r+0x65c>)
 800dd4e:	2000      	movs	r0, #0
 800dd50:	f7f2 faca 	bl	80002e8 <__aeabi_dsub>
 800dd54:	4602      	mov	r2, r0
 800dd56:	460b      	mov	r3, r1
 800dd58:	4630      	mov	r0, r6
 800dd5a:	4639      	mov	r1, r7
 800dd5c:	f7f2 feee 	bl	8000b3c <__aeabi_dcmplt>
 800dd60:	2800      	cmp	r0, #0
 800dd62:	f43f af27 	beq.w	800dbb4 <_dtoa_r+0x47c>
 800dd66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800dd68:	1e6b      	subs	r3, r5, #1
 800dd6a:	930c      	str	r3, [sp, #48]	; 0x30
 800dd6c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dd70:	2b30      	cmp	r3, #48	; 0x30
 800dd72:	d0f8      	beq.n	800dd66 <_dtoa_r+0x62e>
 800dd74:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800dd78:	e04a      	b.n	800de10 <_dtoa_r+0x6d8>
 800dd7a:	bf00      	nop
 800dd7c:	08011490 	.word	0x08011490
 800dd80:	08011468 	.word	0x08011468
 800dd84:	3ff00000 	.word	0x3ff00000
 800dd88:	40240000 	.word	0x40240000
 800dd8c:	401c0000 	.word	0x401c0000
 800dd90:	40140000 	.word	0x40140000
 800dd94:	3fe00000 	.word	0x3fe00000
 800dd98:	4baf      	ldr	r3, [pc, #700]	; (800e058 <_dtoa_r+0x920>)
 800dd9a:	f7f2 fc5d 	bl	8000658 <__aeabi_dmul>
 800dd9e:	4606      	mov	r6, r0
 800dda0:	460f      	mov	r7, r1
 800dda2:	e7ac      	b.n	800dcfe <_dtoa_r+0x5c6>
 800dda4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800dda8:	9d00      	ldr	r5, [sp, #0]
 800ddaa:	4642      	mov	r2, r8
 800ddac:	464b      	mov	r3, r9
 800ddae:	4630      	mov	r0, r6
 800ddb0:	4639      	mov	r1, r7
 800ddb2:	f7f2 fd7b 	bl	80008ac <__aeabi_ddiv>
 800ddb6:	f7f2 feff 	bl	8000bb8 <__aeabi_d2iz>
 800ddba:	9002      	str	r0, [sp, #8]
 800ddbc:	f7f2 fbe2 	bl	8000584 <__aeabi_i2d>
 800ddc0:	4642      	mov	r2, r8
 800ddc2:	464b      	mov	r3, r9
 800ddc4:	f7f2 fc48 	bl	8000658 <__aeabi_dmul>
 800ddc8:	4602      	mov	r2, r0
 800ddca:	460b      	mov	r3, r1
 800ddcc:	4630      	mov	r0, r6
 800ddce:	4639      	mov	r1, r7
 800ddd0:	f7f2 fa8a 	bl	80002e8 <__aeabi_dsub>
 800ddd4:	9e02      	ldr	r6, [sp, #8]
 800ddd6:	9f01      	ldr	r7, [sp, #4]
 800ddd8:	3630      	adds	r6, #48	; 0x30
 800ddda:	f805 6b01 	strb.w	r6, [r5], #1
 800ddde:	9e00      	ldr	r6, [sp, #0]
 800dde0:	1bae      	subs	r6, r5, r6
 800dde2:	42b7      	cmp	r7, r6
 800dde4:	4602      	mov	r2, r0
 800dde6:	460b      	mov	r3, r1
 800dde8:	d137      	bne.n	800de5a <_dtoa_r+0x722>
 800ddea:	f7f2 fa7f 	bl	80002ec <__adddf3>
 800ddee:	4642      	mov	r2, r8
 800ddf0:	464b      	mov	r3, r9
 800ddf2:	4606      	mov	r6, r0
 800ddf4:	460f      	mov	r7, r1
 800ddf6:	f7f2 febf 	bl	8000b78 <__aeabi_dcmpgt>
 800ddfa:	b9c8      	cbnz	r0, 800de30 <_dtoa_r+0x6f8>
 800ddfc:	4642      	mov	r2, r8
 800ddfe:	464b      	mov	r3, r9
 800de00:	4630      	mov	r0, r6
 800de02:	4639      	mov	r1, r7
 800de04:	f7f2 fe90 	bl	8000b28 <__aeabi_dcmpeq>
 800de08:	b110      	cbz	r0, 800de10 <_dtoa_r+0x6d8>
 800de0a:	9b02      	ldr	r3, [sp, #8]
 800de0c:	07d9      	lsls	r1, r3, #31
 800de0e:	d40f      	bmi.n	800de30 <_dtoa_r+0x6f8>
 800de10:	4620      	mov	r0, r4
 800de12:	4659      	mov	r1, fp
 800de14:	f000 fcba 	bl	800e78c <_Bfree>
 800de18:	2300      	movs	r3, #0
 800de1a:	702b      	strb	r3, [r5, #0]
 800de1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800de1e:	f10a 0001 	add.w	r0, sl, #1
 800de22:	6018      	str	r0, [r3, #0]
 800de24:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800de26:	2b00      	cmp	r3, #0
 800de28:	f43f acd8 	beq.w	800d7dc <_dtoa_r+0xa4>
 800de2c:	601d      	str	r5, [r3, #0]
 800de2e:	e4d5      	b.n	800d7dc <_dtoa_r+0xa4>
 800de30:	f8cd a01c 	str.w	sl, [sp, #28]
 800de34:	462b      	mov	r3, r5
 800de36:	461d      	mov	r5, r3
 800de38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800de3c:	2a39      	cmp	r2, #57	; 0x39
 800de3e:	d108      	bne.n	800de52 <_dtoa_r+0x71a>
 800de40:	9a00      	ldr	r2, [sp, #0]
 800de42:	429a      	cmp	r2, r3
 800de44:	d1f7      	bne.n	800de36 <_dtoa_r+0x6fe>
 800de46:	9a07      	ldr	r2, [sp, #28]
 800de48:	9900      	ldr	r1, [sp, #0]
 800de4a:	3201      	adds	r2, #1
 800de4c:	9207      	str	r2, [sp, #28]
 800de4e:	2230      	movs	r2, #48	; 0x30
 800de50:	700a      	strb	r2, [r1, #0]
 800de52:	781a      	ldrb	r2, [r3, #0]
 800de54:	3201      	adds	r2, #1
 800de56:	701a      	strb	r2, [r3, #0]
 800de58:	e78c      	b.n	800dd74 <_dtoa_r+0x63c>
 800de5a:	4b7f      	ldr	r3, [pc, #508]	; (800e058 <_dtoa_r+0x920>)
 800de5c:	2200      	movs	r2, #0
 800de5e:	f7f2 fbfb 	bl	8000658 <__aeabi_dmul>
 800de62:	2200      	movs	r2, #0
 800de64:	2300      	movs	r3, #0
 800de66:	4606      	mov	r6, r0
 800de68:	460f      	mov	r7, r1
 800de6a:	f7f2 fe5d 	bl	8000b28 <__aeabi_dcmpeq>
 800de6e:	2800      	cmp	r0, #0
 800de70:	d09b      	beq.n	800ddaa <_dtoa_r+0x672>
 800de72:	e7cd      	b.n	800de10 <_dtoa_r+0x6d8>
 800de74:	9a08      	ldr	r2, [sp, #32]
 800de76:	2a00      	cmp	r2, #0
 800de78:	f000 80c4 	beq.w	800e004 <_dtoa_r+0x8cc>
 800de7c:	9a05      	ldr	r2, [sp, #20]
 800de7e:	2a01      	cmp	r2, #1
 800de80:	f300 80a8 	bgt.w	800dfd4 <_dtoa_r+0x89c>
 800de84:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800de86:	2a00      	cmp	r2, #0
 800de88:	f000 80a0 	beq.w	800dfcc <_dtoa_r+0x894>
 800de8c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800de90:	9e06      	ldr	r6, [sp, #24]
 800de92:	4645      	mov	r5, r8
 800de94:	9a04      	ldr	r2, [sp, #16]
 800de96:	2101      	movs	r1, #1
 800de98:	441a      	add	r2, r3
 800de9a:	4620      	mov	r0, r4
 800de9c:	4498      	add	r8, r3
 800de9e:	9204      	str	r2, [sp, #16]
 800dea0:	f000 fd30 	bl	800e904 <__i2b>
 800dea4:	4607      	mov	r7, r0
 800dea6:	2d00      	cmp	r5, #0
 800dea8:	dd0b      	ble.n	800dec2 <_dtoa_r+0x78a>
 800deaa:	9b04      	ldr	r3, [sp, #16]
 800deac:	2b00      	cmp	r3, #0
 800deae:	dd08      	ble.n	800dec2 <_dtoa_r+0x78a>
 800deb0:	42ab      	cmp	r3, r5
 800deb2:	9a04      	ldr	r2, [sp, #16]
 800deb4:	bfa8      	it	ge
 800deb6:	462b      	movge	r3, r5
 800deb8:	eba8 0803 	sub.w	r8, r8, r3
 800debc:	1aed      	subs	r5, r5, r3
 800debe:	1ad3      	subs	r3, r2, r3
 800dec0:	9304      	str	r3, [sp, #16]
 800dec2:	9b06      	ldr	r3, [sp, #24]
 800dec4:	b1fb      	cbz	r3, 800df06 <_dtoa_r+0x7ce>
 800dec6:	9b08      	ldr	r3, [sp, #32]
 800dec8:	2b00      	cmp	r3, #0
 800deca:	f000 809f 	beq.w	800e00c <_dtoa_r+0x8d4>
 800dece:	2e00      	cmp	r6, #0
 800ded0:	dd11      	ble.n	800def6 <_dtoa_r+0x7be>
 800ded2:	4639      	mov	r1, r7
 800ded4:	4632      	mov	r2, r6
 800ded6:	4620      	mov	r0, r4
 800ded8:	f000 fdd0 	bl	800ea7c <__pow5mult>
 800dedc:	465a      	mov	r2, fp
 800dede:	4601      	mov	r1, r0
 800dee0:	4607      	mov	r7, r0
 800dee2:	4620      	mov	r0, r4
 800dee4:	f000 fd24 	bl	800e930 <__multiply>
 800dee8:	4659      	mov	r1, fp
 800deea:	9007      	str	r0, [sp, #28]
 800deec:	4620      	mov	r0, r4
 800deee:	f000 fc4d 	bl	800e78c <_Bfree>
 800def2:	9b07      	ldr	r3, [sp, #28]
 800def4:	469b      	mov	fp, r3
 800def6:	9b06      	ldr	r3, [sp, #24]
 800def8:	1b9a      	subs	r2, r3, r6
 800defa:	d004      	beq.n	800df06 <_dtoa_r+0x7ce>
 800defc:	4659      	mov	r1, fp
 800defe:	4620      	mov	r0, r4
 800df00:	f000 fdbc 	bl	800ea7c <__pow5mult>
 800df04:	4683      	mov	fp, r0
 800df06:	2101      	movs	r1, #1
 800df08:	4620      	mov	r0, r4
 800df0a:	f000 fcfb 	bl	800e904 <__i2b>
 800df0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800df10:	2b00      	cmp	r3, #0
 800df12:	4606      	mov	r6, r0
 800df14:	dd7c      	ble.n	800e010 <_dtoa_r+0x8d8>
 800df16:	461a      	mov	r2, r3
 800df18:	4601      	mov	r1, r0
 800df1a:	4620      	mov	r0, r4
 800df1c:	f000 fdae 	bl	800ea7c <__pow5mult>
 800df20:	9b05      	ldr	r3, [sp, #20]
 800df22:	2b01      	cmp	r3, #1
 800df24:	4606      	mov	r6, r0
 800df26:	dd76      	ble.n	800e016 <_dtoa_r+0x8de>
 800df28:	2300      	movs	r3, #0
 800df2a:	9306      	str	r3, [sp, #24]
 800df2c:	6933      	ldr	r3, [r6, #16]
 800df2e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800df32:	6918      	ldr	r0, [r3, #16]
 800df34:	f000 fc96 	bl	800e864 <__hi0bits>
 800df38:	f1c0 0020 	rsb	r0, r0, #32
 800df3c:	9b04      	ldr	r3, [sp, #16]
 800df3e:	4418      	add	r0, r3
 800df40:	f010 001f 	ands.w	r0, r0, #31
 800df44:	f000 8086 	beq.w	800e054 <_dtoa_r+0x91c>
 800df48:	f1c0 0320 	rsb	r3, r0, #32
 800df4c:	2b04      	cmp	r3, #4
 800df4e:	dd7f      	ble.n	800e050 <_dtoa_r+0x918>
 800df50:	f1c0 001c 	rsb	r0, r0, #28
 800df54:	9b04      	ldr	r3, [sp, #16]
 800df56:	4403      	add	r3, r0
 800df58:	4480      	add	r8, r0
 800df5a:	4405      	add	r5, r0
 800df5c:	9304      	str	r3, [sp, #16]
 800df5e:	f1b8 0f00 	cmp.w	r8, #0
 800df62:	dd05      	ble.n	800df70 <_dtoa_r+0x838>
 800df64:	4659      	mov	r1, fp
 800df66:	4642      	mov	r2, r8
 800df68:	4620      	mov	r0, r4
 800df6a:	f000 fde1 	bl	800eb30 <__lshift>
 800df6e:	4683      	mov	fp, r0
 800df70:	9b04      	ldr	r3, [sp, #16]
 800df72:	2b00      	cmp	r3, #0
 800df74:	dd05      	ble.n	800df82 <_dtoa_r+0x84a>
 800df76:	4631      	mov	r1, r6
 800df78:	461a      	mov	r2, r3
 800df7a:	4620      	mov	r0, r4
 800df7c:	f000 fdd8 	bl	800eb30 <__lshift>
 800df80:	4606      	mov	r6, r0
 800df82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800df84:	2b00      	cmp	r3, #0
 800df86:	d069      	beq.n	800e05c <_dtoa_r+0x924>
 800df88:	4631      	mov	r1, r6
 800df8a:	4658      	mov	r0, fp
 800df8c:	f000 fe3c 	bl	800ec08 <__mcmp>
 800df90:	2800      	cmp	r0, #0
 800df92:	da63      	bge.n	800e05c <_dtoa_r+0x924>
 800df94:	2300      	movs	r3, #0
 800df96:	4659      	mov	r1, fp
 800df98:	220a      	movs	r2, #10
 800df9a:	4620      	mov	r0, r4
 800df9c:	f000 fc18 	bl	800e7d0 <__multadd>
 800dfa0:	9b08      	ldr	r3, [sp, #32]
 800dfa2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dfa6:	4683      	mov	fp, r0
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	f000 818f 	beq.w	800e2cc <_dtoa_r+0xb94>
 800dfae:	4639      	mov	r1, r7
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	220a      	movs	r2, #10
 800dfb4:	4620      	mov	r0, r4
 800dfb6:	f000 fc0b 	bl	800e7d0 <__multadd>
 800dfba:	f1b9 0f00 	cmp.w	r9, #0
 800dfbe:	4607      	mov	r7, r0
 800dfc0:	f300 808e 	bgt.w	800e0e0 <_dtoa_r+0x9a8>
 800dfc4:	9b05      	ldr	r3, [sp, #20]
 800dfc6:	2b02      	cmp	r3, #2
 800dfc8:	dc50      	bgt.n	800e06c <_dtoa_r+0x934>
 800dfca:	e089      	b.n	800e0e0 <_dtoa_r+0x9a8>
 800dfcc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dfce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800dfd2:	e75d      	b.n	800de90 <_dtoa_r+0x758>
 800dfd4:	9b01      	ldr	r3, [sp, #4]
 800dfd6:	1e5e      	subs	r6, r3, #1
 800dfd8:	9b06      	ldr	r3, [sp, #24]
 800dfda:	42b3      	cmp	r3, r6
 800dfdc:	bfbf      	itttt	lt
 800dfde:	9b06      	ldrlt	r3, [sp, #24]
 800dfe0:	9606      	strlt	r6, [sp, #24]
 800dfe2:	1af2      	sublt	r2, r6, r3
 800dfe4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800dfe6:	bfb6      	itet	lt
 800dfe8:	189b      	addlt	r3, r3, r2
 800dfea:	1b9e      	subge	r6, r3, r6
 800dfec:	930d      	strlt	r3, [sp, #52]	; 0x34
 800dfee:	9b01      	ldr	r3, [sp, #4]
 800dff0:	bfb8      	it	lt
 800dff2:	2600      	movlt	r6, #0
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	bfb5      	itete	lt
 800dff8:	eba8 0503 	sublt.w	r5, r8, r3
 800dffc:	9b01      	ldrge	r3, [sp, #4]
 800dffe:	2300      	movlt	r3, #0
 800e000:	4645      	movge	r5, r8
 800e002:	e747      	b.n	800de94 <_dtoa_r+0x75c>
 800e004:	9e06      	ldr	r6, [sp, #24]
 800e006:	9f08      	ldr	r7, [sp, #32]
 800e008:	4645      	mov	r5, r8
 800e00a:	e74c      	b.n	800dea6 <_dtoa_r+0x76e>
 800e00c:	9a06      	ldr	r2, [sp, #24]
 800e00e:	e775      	b.n	800defc <_dtoa_r+0x7c4>
 800e010:	9b05      	ldr	r3, [sp, #20]
 800e012:	2b01      	cmp	r3, #1
 800e014:	dc18      	bgt.n	800e048 <_dtoa_r+0x910>
 800e016:	9b02      	ldr	r3, [sp, #8]
 800e018:	b9b3      	cbnz	r3, 800e048 <_dtoa_r+0x910>
 800e01a:	9b03      	ldr	r3, [sp, #12]
 800e01c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e020:	b9a3      	cbnz	r3, 800e04c <_dtoa_r+0x914>
 800e022:	9b03      	ldr	r3, [sp, #12]
 800e024:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e028:	0d1b      	lsrs	r3, r3, #20
 800e02a:	051b      	lsls	r3, r3, #20
 800e02c:	b12b      	cbz	r3, 800e03a <_dtoa_r+0x902>
 800e02e:	9b04      	ldr	r3, [sp, #16]
 800e030:	3301      	adds	r3, #1
 800e032:	9304      	str	r3, [sp, #16]
 800e034:	f108 0801 	add.w	r8, r8, #1
 800e038:	2301      	movs	r3, #1
 800e03a:	9306      	str	r3, [sp, #24]
 800e03c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e03e:	2b00      	cmp	r3, #0
 800e040:	f47f af74 	bne.w	800df2c <_dtoa_r+0x7f4>
 800e044:	2001      	movs	r0, #1
 800e046:	e779      	b.n	800df3c <_dtoa_r+0x804>
 800e048:	2300      	movs	r3, #0
 800e04a:	e7f6      	b.n	800e03a <_dtoa_r+0x902>
 800e04c:	9b02      	ldr	r3, [sp, #8]
 800e04e:	e7f4      	b.n	800e03a <_dtoa_r+0x902>
 800e050:	d085      	beq.n	800df5e <_dtoa_r+0x826>
 800e052:	4618      	mov	r0, r3
 800e054:	301c      	adds	r0, #28
 800e056:	e77d      	b.n	800df54 <_dtoa_r+0x81c>
 800e058:	40240000 	.word	0x40240000
 800e05c:	9b01      	ldr	r3, [sp, #4]
 800e05e:	2b00      	cmp	r3, #0
 800e060:	dc38      	bgt.n	800e0d4 <_dtoa_r+0x99c>
 800e062:	9b05      	ldr	r3, [sp, #20]
 800e064:	2b02      	cmp	r3, #2
 800e066:	dd35      	ble.n	800e0d4 <_dtoa_r+0x99c>
 800e068:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e06c:	f1b9 0f00 	cmp.w	r9, #0
 800e070:	d10d      	bne.n	800e08e <_dtoa_r+0x956>
 800e072:	4631      	mov	r1, r6
 800e074:	464b      	mov	r3, r9
 800e076:	2205      	movs	r2, #5
 800e078:	4620      	mov	r0, r4
 800e07a:	f000 fba9 	bl	800e7d0 <__multadd>
 800e07e:	4601      	mov	r1, r0
 800e080:	4606      	mov	r6, r0
 800e082:	4658      	mov	r0, fp
 800e084:	f000 fdc0 	bl	800ec08 <__mcmp>
 800e088:	2800      	cmp	r0, #0
 800e08a:	f73f adbd 	bgt.w	800dc08 <_dtoa_r+0x4d0>
 800e08e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e090:	9d00      	ldr	r5, [sp, #0]
 800e092:	ea6f 0a03 	mvn.w	sl, r3
 800e096:	f04f 0800 	mov.w	r8, #0
 800e09a:	4631      	mov	r1, r6
 800e09c:	4620      	mov	r0, r4
 800e09e:	f000 fb75 	bl	800e78c <_Bfree>
 800e0a2:	2f00      	cmp	r7, #0
 800e0a4:	f43f aeb4 	beq.w	800de10 <_dtoa_r+0x6d8>
 800e0a8:	f1b8 0f00 	cmp.w	r8, #0
 800e0ac:	d005      	beq.n	800e0ba <_dtoa_r+0x982>
 800e0ae:	45b8      	cmp	r8, r7
 800e0b0:	d003      	beq.n	800e0ba <_dtoa_r+0x982>
 800e0b2:	4641      	mov	r1, r8
 800e0b4:	4620      	mov	r0, r4
 800e0b6:	f000 fb69 	bl	800e78c <_Bfree>
 800e0ba:	4639      	mov	r1, r7
 800e0bc:	4620      	mov	r0, r4
 800e0be:	f000 fb65 	bl	800e78c <_Bfree>
 800e0c2:	e6a5      	b.n	800de10 <_dtoa_r+0x6d8>
 800e0c4:	2600      	movs	r6, #0
 800e0c6:	4637      	mov	r7, r6
 800e0c8:	e7e1      	b.n	800e08e <_dtoa_r+0x956>
 800e0ca:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e0cc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800e0d0:	4637      	mov	r7, r6
 800e0d2:	e599      	b.n	800dc08 <_dtoa_r+0x4d0>
 800e0d4:	9b08      	ldr	r3, [sp, #32]
 800e0d6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	f000 80fd 	beq.w	800e2da <_dtoa_r+0xba2>
 800e0e0:	2d00      	cmp	r5, #0
 800e0e2:	dd05      	ble.n	800e0f0 <_dtoa_r+0x9b8>
 800e0e4:	4639      	mov	r1, r7
 800e0e6:	462a      	mov	r2, r5
 800e0e8:	4620      	mov	r0, r4
 800e0ea:	f000 fd21 	bl	800eb30 <__lshift>
 800e0ee:	4607      	mov	r7, r0
 800e0f0:	9b06      	ldr	r3, [sp, #24]
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d05c      	beq.n	800e1b0 <_dtoa_r+0xa78>
 800e0f6:	6879      	ldr	r1, [r7, #4]
 800e0f8:	4620      	mov	r0, r4
 800e0fa:	f000 fb07 	bl	800e70c <_Balloc>
 800e0fe:	4605      	mov	r5, r0
 800e100:	b928      	cbnz	r0, 800e10e <_dtoa_r+0x9d6>
 800e102:	4b80      	ldr	r3, [pc, #512]	; (800e304 <_dtoa_r+0xbcc>)
 800e104:	4602      	mov	r2, r0
 800e106:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e10a:	f7ff bb2e 	b.w	800d76a <_dtoa_r+0x32>
 800e10e:	693a      	ldr	r2, [r7, #16]
 800e110:	3202      	adds	r2, #2
 800e112:	0092      	lsls	r2, r2, #2
 800e114:	f107 010c 	add.w	r1, r7, #12
 800e118:	300c      	adds	r0, #12
 800e11a:	f7fd fde7 	bl	800bcec <memcpy>
 800e11e:	2201      	movs	r2, #1
 800e120:	4629      	mov	r1, r5
 800e122:	4620      	mov	r0, r4
 800e124:	f000 fd04 	bl	800eb30 <__lshift>
 800e128:	9b00      	ldr	r3, [sp, #0]
 800e12a:	3301      	adds	r3, #1
 800e12c:	9301      	str	r3, [sp, #4]
 800e12e:	9b00      	ldr	r3, [sp, #0]
 800e130:	444b      	add	r3, r9
 800e132:	9307      	str	r3, [sp, #28]
 800e134:	9b02      	ldr	r3, [sp, #8]
 800e136:	f003 0301 	and.w	r3, r3, #1
 800e13a:	46b8      	mov	r8, r7
 800e13c:	9306      	str	r3, [sp, #24]
 800e13e:	4607      	mov	r7, r0
 800e140:	9b01      	ldr	r3, [sp, #4]
 800e142:	4631      	mov	r1, r6
 800e144:	3b01      	subs	r3, #1
 800e146:	4658      	mov	r0, fp
 800e148:	9302      	str	r3, [sp, #8]
 800e14a:	f7ff fa67 	bl	800d61c <quorem>
 800e14e:	4603      	mov	r3, r0
 800e150:	3330      	adds	r3, #48	; 0x30
 800e152:	9004      	str	r0, [sp, #16]
 800e154:	4641      	mov	r1, r8
 800e156:	4658      	mov	r0, fp
 800e158:	9308      	str	r3, [sp, #32]
 800e15a:	f000 fd55 	bl	800ec08 <__mcmp>
 800e15e:	463a      	mov	r2, r7
 800e160:	4681      	mov	r9, r0
 800e162:	4631      	mov	r1, r6
 800e164:	4620      	mov	r0, r4
 800e166:	f000 fd6b 	bl	800ec40 <__mdiff>
 800e16a:	68c2      	ldr	r2, [r0, #12]
 800e16c:	9b08      	ldr	r3, [sp, #32]
 800e16e:	4605      	mov	r5, r0
 800e170:	bb02      	cbnz	r2, 800e1b4 <_dtoa_r+0xa7c>
 800e172:	4601      	mov	r1, r0
 800e174:	4658      	mov	r0, fp
 800e176:	f000 fd47 	bl	800ec08 <__mcmp>
 800e17a:	9b08      	ldr	r3, [sp, #32]
 800e17c:	4602      	mov	r2, r0
 800e17e:	4629      	mov	r1, r5
 800e180:	4620      	mov	r0, r4
 800e182:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800e186:	f000 fb01 	bl	800e78c <_Bfree>
 800e18a:	9b05      	ldr	r3, [sp, #20]
 800e18c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e18e:	9d01      	ldr	r5, [sp, #4]
 800e190:	ea43 0102 	orr.w	r1, r3, r2
 800e194:	9b06      	ldr	r3, [sp, #24]
 800e196:	430b      	orrs	r3, r1
 800e198:	9b08      	ldr	r3, [sp, #32]
 800e19a:	d10d      	bne.n	800e1b8 <_dtoa_r+0xa80>
 800e19c:	2b39      	cmp	r3, #57	; 0x39
 800e19e:	d029      	beq.n	800e1f4 <_dtoa_r+0xabc>
 800e1a0:	f1b9 0f00 	cmp.w	r9, #0
 800e1a4:	dd01      	ble.n	800e1aa <_dtoa_r+0xa72>
 800e1a6:	9b04      	ldr	r3, [sp, #16]
 800e1a8:	3331      	adds	r3, #49	; 0x31
 800e1aa:	9a02      	ldr	r2, [sp, #8]
 800e1ac:	7013      	strb	r3, [r2, #0]
 800e1ae:	e774      	b.n	800e09a <_dtoa_r+0x962>
 800e1b0:	4638      	mov	r0, r7
 800e1b2:	e7b9      	b.n	800e128 <_dtoa_r+0x9f0>
 800e1b4:	2201      	movs	r2, #1
 800e1b6:	e7e2      	b.n	800e17e <_dtoa_r+0xa46>
 800e1b8:	f1b9 0f00 	cmp.w	r9, #0
 800e1bc:	db06      	blt.n	800e1cc <_dtoa_r+0xa94>
 800e1be:	9905      	ldr	r1, [sp, #20]
 800e1c0:	ea41 0909 	orr.w	r9, r1, r9
 800e1c4:	9906      	ldr	r1, [sp, #24]
 800e1c6:	ea59 0101 	orrs.w	r1, r9, r1
 800e1ca:	d120      	bne.n	800e20e <_dtoa_r+0xad6>
 800e1cc:	2a00      	cmp	r2, #0
 800e1ce:	ddec      	ble.n	800e1aa <_dtoa_r+0xa72>
 800e1d0:	4659      	mov	r1, fp
 800e1d2:	2201      	movs	r2, #1
 800e1d4:	4620      	mov	r0, r4
 800e1d6:	9301      	str	r3, [sp, #4]
 800e1d8:	f000 fcaa 	bl	800eb30 <__lshift>
 800e1dc:	4631      	mov	r1, r6
 800e1de:	4683      	mov	fp, r0
 800e1e0:	f000 fd12 	bl	800ec08 <__mcmp>
 800e1e4:	2800      	cmp	r0, #0
 800e1e6:	9b01      	ldr	r3, [sp, #4]
 800e1e8:	dc02      	bgt.n	800e1f0 <_dtoa_r+0xab8>
 800e1ea:	d1de      	bne.n	800e1aa <_dtoa_r+0xa72>
 800e1ec:	07da      	lsls	r2, r3, #31
 800e1ee:	d5dc      	bpl.n	800e1aa <_dtoa_r+0xa72>
 800e1f0:	2b39      	cmp	r3, #57	; 0x39
 800e1f2:	d1d8      	bne.n	800e1a6 <_dtoa_r+0xa6e>
 800e1f4:	9a02      	ldr	r2, [sp, #8]
 800e1f6:	2339      	movs	r3, #57	; 0x39
 800e1f8:	7013      	strb	r3, [r2, #0]
 800e1fa:	462b      	mov	r3, r5
 800e1fc:	461d      	mov	r5, r3
 800e1fe:	3b01      	subs	r3, #1
 800e200:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e204:	2a39      	cmp	r2, #57	; 0x39
 800e206:	d050      	beq.n	800e2aa <_dtoa_r+0xb72>
 800e208:	3201      	adds	r2, #1
 800e20a:	701a      	strb	r2, [r3, #0]
 800e20c:	e745      	b.n	800e09a <_dtoa_r+0x962>
 800e20e:	2a00      	cmp	r2, #0
 800e210:	dd03      	ble.n	800e21a <_dtoa_r+0xae2>
 800e212:	2b39      	cmp	r3, #57	; 0x39
 800e214:	d0ee      	beq.n	800e1f4 <_dtoa_r+0xabc>
 800e216:	3301      	adds	r3, #1
 800e218:	e7c7      	b.n	800e1aa <_dtoa_r+0xa72>
 800e21a:	9a01      	ldr	r2, [sp, #4]
 800e21c:	9907      	ldr	r1, [sp, #28]
 800e21e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e222:	428a      	cmp	r2, r1
 800e224:	d02a      	beq.n	800e27c <_dtoa_r+0xb44>
 800e226:	4659      	mov	r1, fp
 800e228:	2300      	movs	r3, #0
 800e22a:	220a      	movs	r2, #10
 800e22c:	4620      	mov	r0, r4
 800e22e:	f000 facf 	bl	800e7d0 <__multadd>
 800e232:	45b8      	cmp	r8, r7
 800e234:	4683      	mov	fp, r0
 800e236:	f04f 0300 	mov.w	r3, #0
 800e23a:	f04f 020a 	mov.w	r2, #10
 800e23e:	4641      	mov	r1, r8
 800e240:	4620      	mov	r0, r4
 800e242:	d107      	bne.n	800e254 <_dtoa_r+0xb1c>
 800e244:	f000 fac4 	bl	800e7d0 <__multadd>
 800e248:	4680      	mov	r8, r0
 800e24a:	4607      	mov	r7, r0
 800e24c:	9b01      	ldr	r3, [sp, #4]
 800e24e:	3301      	adds	r3, #1
 800e250:	9301      	str	r3, [sp, #4]
 800e252:	e775      	b.n	800e140 <_dtoa_r+0xa08>
 800e254:	f000 fabc 	bl	800e7d0 <__multadd>
 800e258:	4639      	mov	r1, r7
 800e25a:	4680      	mov	r8, r0
 800e25c:	2300      	movs	r3, #0
 800e25e:	220a      	movs	r2, #10
 800e260:	4620      	mov	r0, r4
 800e262:	f000 fab5 	bl	800e7d0 <__multadd>
 800e266:	4607      	mov	r7, r0
 800e268:	e7f0      	b.n	800e24c <_dtoa_r+0xb14>
 800e26a:	f1b9 0f00 	cmp.w	r9, #0
 800e26e:	9a00      	ldr	r2, [sp, #0]
 800e270:	bfcc      	ite	gt
 800e272:	464d      	movgt	r5, r9
 800e274:	2501      	movle	r5, #1
 800e276:	4415      	add	r5, r2
 800e278:	f04f 0800 	mov.w	r8, #0
 800e27c:	4659      	mov	r1, fp
 800e27e:	2201      	movs	r2, #1
 800e280:	4620      	mov	r0, r4
 800e282:	9301      	str	r3, [sp, #4]
 800e284:	f000 fc54 	bl	800eb30 <__lshift>
 800e288:	4631      	mov	r1, r6
 800e28a:	4683      	mov	fp, r0
 800e28c:	f000 fcbc 	bl	800ec08 <__mcmp>
 800e290:	2800      	cmp	r0, #0
 800e292:	dcb2      	bgt.n	800e1fa <_dtoa_r+0xac2>
 800e294:	d102      	bne.n	800e29c <_dtoa_r+0xb64>
 800e296:	9b01      	ldr	r3, [sp, #4]
 800e298:	07db      	lsls	r3, r3, #31
 800e29a:	d4ae      	bmi.n	800e1fa <_dtoa_r+0xac2>
 800e29c:	462b      	mov	r3, r5
 800e29e:	461d      	mov	r5, r3
 800e2a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e2a4:	2a30      	cmp	r2, #48	; 0x30
 800e2a6:	d0fa      	beq.n	800e29e <_dtoa_r+0xb66>
 800e2a8:	e6f7      	b.n	800e09a <_dtoa_r+0x962>
 800e2aa:	9a00      	ldr	r2, [sp, #0]
 800e2ac:	429a      	cmp	r2, r3
 800e2ae:	d1a5      	bne.n	800e1fc <_dtoa_r+0xac4>
 800e2b0:	f10a 0a01 	add.w	sl, sl, #1
 800e2b4:	2331      	movs	r3, #49	; 0x31
 800e2b6:	e779      	b.n	800e1ac <_dtoa_r+0xa74>
 800e2b8:	4b13      	ldr	r3, [pc, #76]	; (800e308 <_dtoa_r+0xbd0>)
 800e2ba:	f7ff baaf 	b.w	800d81c <_dtoa_r+0xe4>
 800e2be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	f47f aa86 	bne.w	800d7d2 <_dtoa_r+0x9a>
 800e2c6:	4b11      	ldr	r3, [pc, #68]	; (800e30c <_dtoa_r+0xbd4>)
 800e2c8:	f7ff baa8 	b.w	800d81c <_dtoa_r+0xe4>
 800e2cc:	f1b9 0f00 	cmp.w	r9, #0
 800e2d0:	dc03      	bgt.n	800e2da <_dtoa_r+0xba2>
 800e2d2:	9b05      	ldr	r3, [sp, #20]
 800e2d4:	2b02      	cmp	r3, #2
 800e2d6:	f73f aec9 	bgt.w	800e06c <_dtoa_r+0x934>
 800e2da:	9d00      	ldr	r5, [sp, #0]
 800e2dc:	4631      	mov	r1, r6
 800e2de:	4658      	mov	r0, fp
 800e2e0:	f7ff f99c 	bl	800d61c <quorem>
 800e2e4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e2e8:	f805 3b01 	strb.w	r3, [r5], #1
 800e2ec:	9a00      	ldr	r2, [sp, #0]
 800e2ee:	1aaa      	subs	r2, r5, r2
 800e2f0:	4591      	cmp	r9, r2
 800e2f2:	ddba      	ble.n	800e26a <_dtoa_r+0xb32>
 800e2f4:	4659      	mov	r1, fp
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	220a      	movs	r2, #10
 800e2fa:	4620      	mov	r0, r4
 800e2fc:	f000 fa68 	bl	800e7d0 <__multadd>
 800e300:	4683      	mov	fp, r0
 800e302:	e7eb      	b.n	800e2dc <_dtoa_r+0xba4>
 800e304:	080113eb 	.word	0x080113eb
 800e308:	08011579 	.word	0x08011579
 800e30c:	0801137f 	.word	0x0801137f

0800e310 <__sflush_r>:
 800e310:	898a      	ldrh	r2, [r1, #12]
 800e312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e316:	4605      	mov	r5, r0
 800e318:	0710      	lsls	r0, r2, #28
 800e31a:	460c      	mov	r4, r1
 800e31c:	d458      	bmi.n	800e3d0 <__sflush_r+0xc0>
 800e31e:	684b      	ldr	r3, [r1, #4]
 800e320:	2b00      	cmp	r3, #0
 800e322:	dc05      	bgt.n	800e330 <__sflush_r+0x20>
 800e324:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e326:	2b00      	cmp	r3, #0
 800e328:	dc02      	bgt.n	800e330 <__sflush_r+0x20>
 800e32a:	2000      	movs	r0, #0
 800e32c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e330:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e332:	2e00      	cmp	r6, #0
 800e334:	d0f9      	beq.n	800e32a <__sflush_r+0x1a>
 800e336:	2300      	movs	r3, #0
 800e338:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e33c:	682f      	ldr	r7, [r5, #0]
 800e33e:	602b      	str	r3, [r5, #0]
 800e340:	d032      	beq.n	800e3a8 <__sflush_r+0x98>
 800e342:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e344:	89a3      	ldrh	r3, [r4, #12]
 800e346:	075a      	lsls	r2, r3, #29
 800e348:	d505      	bpl.n	800e356 <__sflush_r+0x46>
 800e34a:	6863      	ldr	r3, [r4, #4]
 800e34c:	1ac0      	subs	r0, r0, r3
 800e34e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e350:	b10b      	cbz	r3, 800e356 <__sflush_r+0x46>
 800e352:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e354:	1ac0      	subs	r0, r0, r3
 800e356:	2300      	movs	r3, #0
 800e358:	4602      	mov	r2, r0
 800e35a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e35c:	6a21      	ldr	r1, [r4, #32]
 800e35e:	4628      	mov	r0, r5
 800e360:	47b0      	blx	r6
 800e362:	1c43      	adds	r3, r0, #1
 800e364:	89a3      	ldrh	r3, [r4, #12]
 800e366:	d106      	bne.n	800e376 <__sflush_r+0x66>
 800e368:	6829      	ldr	r1, [r5, #0]
 800e36a:	291d      	cmp	r1, #29
 800e36c:	d82c      	bhi.n	800e3c8 <__sflush_r+0xb8>
 800e36e:	4a2a      	ldr	r2, [pc, #168]	; (800e418 <__sflush_r+0x108>)
 800e370:	40ca      	lsrs	r2, r1
 800e372:	07d6      	lsls	r6, r2, #31
 800e374:	d528      	bpl.n	800e3c8 <__sflush_r+0xb8>
 800e376:	2200      	movs	r2, #0
 800e378:	6062      	str	r2, [r4, #4]
 800e37a:	04d9      	lsls	r1, r3, #19
 800e37c:	6922      	ldr	r2, [r4, #16]
 800e37e:	6022      	str	r2, [r4, #0]
 800e380:	d504      	bpl.n	800e38c <__sflush_r+0x7c>
 800e382:	1c42      	adds	r2, r0, #1
 800e384:	d101      	bne.n	800e38a <__sflush_r+0x7a>
 800e386:	682b      	ldr	r3, [r5, #0]
 800e388:	b903      	cbnz	r3, 800e38c <__sflush_r+0x7c>
 800e38a:	6560      	str	r0, [r4, #84]	; 0x54
 800e38c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e38e:	602f      	str	r7, [r5, #0]
 800e390:	2900      	cmp	r1, #0
 800e392:	d0ca      	beq.n	800e32a <__sflush_r+0x1a>
 800e394:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e398:	4299      	cmp	r1, r3
 800e39a:	d002      	beq.n	800e3a2 <__sflush_r+0x92>
 800e39c:	4628      	mov	r0, r5
 800e39e:	f7fd ff53 	bl	800c248 <_free_r>
 800e3a2:	2000      	movs	r0, #0
 800e3a4:	6360      	str	r0, [r4, #52]	; 0x34
 800e3a6:	e7c1      	b.n	800e32c <__sflush_r+0x1c>
 800e3a8:	6a21      	ldr	r1, [r4, #32]
 800e3aa:	2301      	movs	r3, #1
 800e3ac:	4628      	mov	r0, r5
 800e3ae:	47b0      	blx	r6
 800e3b0:	1c41      	adds	r1, r0, #1
 800e3b2:	d1c7      	bne.n	800e344 <__sflush_r+0x34>
 800e3b4:	682b      	ldr	r3, [r5, #0]
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d0c4      	beq.n	800e344 <__sflush_r+0x34>
 800e3ba:	2b1d      	cmp	r3, #29
 800e3bc:	d001      	beq.n	800e3c2 <__sflush_r+0xb2>
 800e3be:	2b16      	cmp	r3, #22
 800e3c0:	d101      	bne.n	800e3c6 <__sflush_r+0xb6>
 800e3c2:	602f      	str	r7, [r5, #0]
 800e3c4:	e7b1      	b.n	800e32a <__sflush_r+0x1a>
 800e3c6:	89a3      	ldrh	r3, [r4, #12]
 800e3c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e3cc:	81a3      	strh	r3, [r4, #12]
 800e3ce:	e7ad      	b.n	800e32c <__sflush_r+0x1c>
 800e3d0:	690f      	ldr	r7, [r1, #16]
 800e3d2:	2f00      	cmp	r7, #0
 800e3d4:	d0a9      	beq.n	800e32a <__sflush_r+0x1a>
 800e3d6:	0793      	lsls	r3, r2, #30
 800e3d8:	680e      	ldr	r6, [r1, #0]
 800e3da:	bf08      	it	eq
 800e3dc:	694b      	ldreq	r3, [r1, #20]
 800e3de:	600f      	str	r7, [r1, #0]
 800e3e0:	bf18      	it	ne
 800e3e2:	2300      	movne	r3, #0
 800e3e4:	eba6 0807 	sub.w	r8, r6, r7
 800e3e8:	608b      	str	r3, [r1, #8]
 800e3ea:	f1b8 0f00 	cmp.w	r8, #0
 800e3ee:	dd9c      	ble.n	800e32a <__sflush_r+0x1a>
 800e3f0:	6a21      	ldr	r1, [r4, #32]
 800e3f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e3f4:	4643      	mov	r3, r8
 800e3f6:	463a      	mov	r2, r7
 800e3f8:	4628      	mov	r0, r5
 800e3fa:	47b0      	blx	r6
 800e3fc:	2800      	cmp	r0, #0
 800e3fe:	dc06      	bgt.n	800e40e <__sflush_r+0xfe>
 800e400:	89a3      	ldrh	r3, [r4, #12]
 800e402:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e406:	81a3      	strh	r3, [r4, #12]
 800e408:	f04f 30ff 	mov.w	r0, #4294967295
 800e40c:	e78e      	b.n	800e32c <__sflush_r+0x1c>
 800e40e:	4407      	add	r7, r0
 800e410:	eba8 0800 	sub.w	r8, r8, r0
 800e414:	e7e9      	b.n	800e3ea <__sflush_r+0xda>
 800e416:	bf00      	nop
 800e418:	20400001 	.word	0x20400001

0800e41c <_fflush_r>:
 800e41c:	b538      	push	{r3, r4, r5, lr}
 800e41e:	690b      	ldr	r3, [r1, #16]
 800e420:	4605      	mov	r5, r0
 800e422:	460c      	mov	r4, r1
 800e424:	b913      	cbnz	r3, 800e42c <_fflush_r+0x10>
 800e426:	2500      	movs	r5, #0
 800e428:	4628      	mov	r0, r5
 800e42a:	bd38      	pop	{r3, r4, r5, pc}
 800e42c:	b118      	cbz	r0, 800e436 <_fflush_r+0x1a>
 800e42e:	6983      	ldr	r3, [r0, #24]
 800e430:	b90b      	cbnz	r3, 800e436 <_fflush_r+0x1a>
 800e432:	f7fd fa67 	bl	800b904 <__sinit>
 800e436:	4b14      	ldr	r3, [pc, #80]	; (800e488 <_fflush_r+0x6c>)
 800e438:	429c      	cmp	r4, r3
 800e43a:	d11b      	bne.n	800e474 <_fflush_r+0x58>
 800e43c:	686c      	ldr	r4, [r5, #4]
 800e43e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e442:	2b00      	cmp	r3, #0
 800e444:	d0ef      	beq.n	800e426 <_fflush_r+0xa>
 800e446:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e448:	07d0      	lsls	r0, r2, #31
 800e44a:	d404      	bmi.n	800e456 <_fflush_r+0x3a>
 800e44c:	0599      	lsls	r1, r3, #22
 800e44e:	d402      	bmi.n	800e456 <_fflush_r+0x3a>
 800e450:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e452:	f7fd fc37 	bl	800bcc4 <__retarget_lock_acquire_recursive>
 800e456:	4628      	mov	r0, r5
 800e458:	4621      	mov	r1, r4
 800e45a:	f7ff ff59 	bl	800e310 <__sflush_r>
 800e45e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e460:	07da      	lsls	r2, r3, #31
 800e462:	4605      	mov	r5, r0
 800e464:	d4e0      	bmi.n	800e428 <_fflush_r+0xc>
 800e466:	89a3      	ldrh	r3, [r4, #12]
 800e468:	059b      	lsls	r3, r3, #22
 800e46a:	d4dd      	bmi.n	800e428 <_fflush_r+0xc>
 800e46c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e46e:	f7fd fc2b 	bl	800bcc8 <__retarget_lock_release_recursive>
 800e472:	e7d9      	b.n	800e428 <_fflush_r+0xc>
 800e474:	4b05      	ldr	r3, [pc, #20]	; (800e48c <_fflush_r+0x70>)
 800e476:	429c      	cmp	r4, r3
 800e478:	d101      	bne.n	800e47e <_fflush_r+0x62>
 800e47a:	68ac      	ldr	r4, [r5, #8]
 800e47c:	e7df      	b.n	800e43e <_fflush_r+0x22>
 800e47e:	4b04      	ldr	r3, [pc, #16]	; (800e490 <_fflush_r+0x74>)
 800e480:	429c      	cmp	r4, r3
 800e482:	bf08      	it	eq
 800e484:	68ec      	ldreq	r4, [r5, #12]
 800e486:	e7da      	b.n	800e43e <_fflush_r+0x22>
 800e488:	08011058 	.word	0x08011058
 800e48c:	08011078 	.word	0x08011078
 800e490:	08011038 	.word	0x08011038

0800e494 <fiprintf>:
 800e494:	b40e      	push	{r1, r2, r3}
 800e496:	b503      	push	{r0, r1, lr}
 800e498:	4601      	mov	r1, r0
 800e49a:	ab03      	add	r3, sp, #12
 800e49c:	4805      	ldr	r0, [pc, #20]	; (800e4b4 <fiprintf+0x20>)
 800e49e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4a2:	6800      	ldr	r0, [r0, #0]
 800e4a4:	9301      	str	r3, [sp, #4]
 800e4a6:	f000 fe69 	bl	800f17c <_vfiprintf_r>
 800e4aa:	b002      	add	sp, #8
 800e4ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800e4b0:	b003      	add	sp, #12
 800e4b2:	4770      	bx	lr
 800e4b4:	20000020 	.word	0x20000020

0800e4b8 <_findenv_r>:
 800e4b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4bc:	4607      	mov	r7, r0
 800e4be:	4689      	mov	r9, r1
 800e4c0:	4616      	mov	r6, r2
 800e4c2:	f001 f897 	bl	800f5f4 <__env_lock>
 800e4c6:	4b18      	ldr	r3, [pc, #96]	; (800e528 <_findenv_r+0x70>)
 800e4c8:	681c      	ldr	r4, [r3, #0]
 800e4ca:	469a      	mov	sl, r3
 800e4cc:	b134      	cbz	r4, 800e4dc <_findenv_r+0x24>
 800e4ce:	464b      	mov	r3, r9
 800e4d0:	4698      	mov	r8, r3
 800e4d2:	f813 1b01 	ldrb.w	r1, [r3], #1
 800e4d6:	b139      	cbz	r1, 800e4e8 <_findenv_r+0x30>
 800e4d8:	293d      	cmp	r1, #61	; 0x3d
 800e4da:	d1f9      	bne.n	800e4d0 <_findenv_r+0x18>
 800e4dc:	4638      	mov	r0, r7
 800e4de:	f001 f88f 	bl	800f600 <__env_unlock>
 800e4e2:	2000      	movs	r0, #0
 800e4e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4e8:	eba8 0809 	sub.w	r8, r8, r9
 800e4ec:	46a3      	mov	fp, r4
 800e4ee:	f854 0b04 	ldr.w	r0, [r4], #4
 800e4f2:	2800      	cmp	r0, #0
 800e4f4:	d0f2      	beq.n	800e4dc <_findenv_r+0x24>
 800e4f6:	4642      	mov	r2, r8
 800e4f8:	4649      	mov	r1, r9
 800e4fa:	f7fe fce4 	bl	800cec6 <strncmp>
 800e4fe:	2800      	cmp	r0, #0
 800e500:	d1f4      	bne.n	800e4ec <_findenv_r+0x34>
 800e502:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800e506:	eb03 0508 	add.w	r5, r3, r8
 800e50a:	f813 3008 	ldrb.w	r3, [r3, r8]
 800e50e:	2b3d      	cmp	r3, #61	; 0x3d
 800e510:	d1ec      	bne.n	800e4ec <_findenv_r+0x34>
 800e512:	f8da 3000 	ldr.w	r3, [sl]
 800e516:	ebab 0303 	sub.w	r3, fp, r3
 800e51a:	109b      	asrs	r3, r3, #2
 800e51c:	4638      	mov	r0, r7
 800e51e:	6033      	str	r3, [r6, #0]
 800e520:	f001 f86e 	bl	800f600 <__env_unlock>
 800e524:	1c68      	adds	r0, r5, #1
 800e526:	e7dd      	b.n	800e4e4 <_findenv_r+0x2c>
 800e528:	20000008 	.word	0x20000008

0800e52c <_getenv_r>:
 800e52c:	b507      	push	{r0, r1, r2, lr}
 800e52e:	aa01      	add	r2, sp, #4
 800e530:	f7ff ffc2 	bl	800e4b8 <_findenv_r>
 800e534:	b003      	add	sp, #12
 800e536:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800e53c <__gettzinfo>:
 800e53c:	4800      	ldr	r0, [pc, #0]	; (800e540 <__gettzinfo+0x4>)
 800e53e:	4770      	bx	lr
 800e540:	20000090 	.word	0x20000090

0800e544 <gmtime_r>:
 800e544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e548:	e9d0 6700 	ldrd	r6, r7, [r0]
 800e54c:	460c      	mov	r4, r1
 800e54e:	4a51      	ldr	r2, [pc, #324]	; (800e694 <gmtime_r+0x150>)
 800e550:	2300      	movs	r3, #0
 800e552:	4630      	mov	r0, r6
 800e554:	4639      	mov	r1, r7
 800e556:	f7f2 fb57 	bl	8000c08 <__aeabi_ldivmod>
 800e55a:	4639      	mov	r1, r7
 800e55c:	4605      	mov	r5, r0
 800e55e:	4a4d      	ldr	r2, [pc, #308]	; (800e694 <gmtime_r+0x150>)
 800e560:	4630      	mov	r0, r6
 800e562:	2300      	movs	r3, #0
 800e564:	f7f2 fb50 	bl	8000c08 <__aeabi_ldivmod>
 800e568:	2a00      	cmp	r2, #0
 800e56a:	bfbc      	itt	lt
 800e56c:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 800e570:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 800e574:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800e578:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 800e57c:	fbb2 f3f1 	udiv	r3, r2, r1
 800e580:	fb01 2213 	mls	r2, r1, r3, r2
 800e584:	f04f 013c 	mov.w	r1, #60	; 0x3c
 800e588:	bfac      	ite	ge
 800e58a:	f600 206c 	addwge	r0, r0, #2668	; 0xa6c
 800e58e:	f600 206b 	addwlt	r0, r0, #2667	; 0xa6b
 800e592:	60a3      	str	r3, [r4, #8]
 800e594:	fbb2 f3f1 	udiv	r3, r2, r1
 800e598:	fb01 2213 	mls	r2, r1, r3, r2
 800e59c:	6063      	str	r3, [r4, #4]
 800e59e:	6022      	str	r2, [r4, #0]
 800e5a0:	1cc3      	adds	r3, r0, #3
 800e5a2:	2207      	movs	r2, #7
 800e5a4:	fb93 f2f2 	sdiv	r2, r3, r2
 800e5a8:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 800e5ac:	1a9b      	subs	r3, r3, r2
 800e5ae:	bf48      	it	mi
 800e5b0:	3307      	addmi	r3, #7
 800e5b2:	2800      	cmp	r0, #0
 800e5b4:	61a3      	str	r3, [r4, #24]
 800e5b6:	bfb8      	it	lt
 800e5b8:	f5a0 330e 	sublt.w	r3, r0, #145408	; 0x23800
 800e5bc:	4936      	ldr	r1, [pc, #216]	; (800e698 <gmtime_r+0x154>)
 800e5be:	bfae      	itee	ge
 800e5c0:	fb90 f1f1 	sdivge	r1, r0, r1
 800e5c4:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 800e5c8:	fb93 f1f1 	sdivlt	r1, r3, r1
 800e5cc:	4b33      	ldr	r3, [pc, #204]	; (800e69c <gmtime_r+0x158>)
 800e5ce:	fb03 0001 	mla	r0, r3, r1, r0
 800e5d2:	f648 62ac 	movw	r2, #36524	; 0x8eac
 800e5d6:	fbb0 f2f2 	udiv	r2, r0, r2
 800e5da:	4402      	add	r2, r0
 800e5dc:	f240 5cb4 	movw	ip, #1460	; 0x5b4
 800e5e0:	fbb0 f3fc 	udiv	r3, r0, ip
 800e5e4:	1ad2      	subs	r2, r2, r3
 800e5e6:	f240 176d 	movw	r7, #365	; 0x16d
 800e5ea:	4b2d      	ldr	r3, [pc, #180]	; (800e6a0 <gmtime_r+0x15c>)
 800e5ec:	fbb0 f3f3 	udiv	r3, r0, r3
 800e5f0:	2664      	movs	r6, #100	; 0x64
 800e5f2:	1ad3      	subs	r3, r2, r3
 800e5f4:	fbb3 f5f7 	udiv	r5, r3, r7
 800e5f8:	fbb3 f3fc 	udiv	r3, r3, ip
 800e5fc:	fbb5 f2f6 	udiv	r2, r5, r6
 800e600:	1ad3      	subs	r3, r2, r3
 800e602:	4403      	add	r3, r0
 800e604:	fb07 3315 	mls	r3, r7, r5, r3
 800e608:	2099      	movs	r0, #153	; 0x99
 800e60a:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 800e60e:	f10c 0c02 	add.w	ip, ip, #2
 800e612:	f103 0e01 	add.w	lr, r3, #1
 800e616:	fbbc f7f0 	udiv	r7, ip, r0
 800e61a:	4378      	muls	r0, r7
 800e61c:	3002      	adds	r0, #2
 800e61e:	f04f 0805 	mov.w	r8, #5
 800e622:	fbb0 f0f8 	udiv	r0, r0, r8
 800e626:	ebae 0000 	sub.w	r0, lr, r0
 800e62a:	f240 5ef9 	movw	lr, #1529	; 0x5f9
 800e62e:	45f4      	cmp	ip, lr
 800e630:	bf94      	ite	ls
 800e632:	f04f 0c02 	movls.w	ip, #2
 800e636:	f06f 0c09 	mvnhi.w	ip, #9
 800e63a:	4467      	add	r7, ip
 800e63c:	f44f 7cc8 	mov.w	ip, #400	; 0x190
 800e640:	fb0c 5101 	mla	r1, ip, r1, r5
 800e644:	2f01      	cmp	r7, #1
 800e646:	bf98      	it	ls
 800e648:	3101      	addls	r1, #1
 800e64a:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800e64e:	d30c      	bcc.n	800e66a <gmtime_r+0x126>
 800e650:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800e654:	61e3      	str	r3, [r4, #28]
 800e656:	f2a1 716c 	subw	r1, r1, #1900	; 0x76c
 800e65a:	2300      	movs	r3, #0
 800e65c:	60e0      	str	r0, [r4, #12]
 800e65e:	e9c4 7104 	strd	r7, r1, [r4, #16]
 800e662:	6223      	str	r3, [r4, #32]
 800e664:	4620      	mov	r0, r4
 800e666:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e66a:	f015 0f03 	tst.w	r5, #3
 800e66e:	d102      	bne.n	800e676 <gmtime_r+0x132>
 800e670:	fb06 5212 	mls	r2, r6, r2, r5
 800e674:	b95a      	cbnz	r2, 800e68e <gmtime_r+0x14a>
 800e676:	f44f 76c8 	mov.w	r6, #400	; 0x190
 800e67a:	fbb5 f2f6 	udiv	r2, r5, r6
 800e67e:	fb06 5212 	mls	r2, r6, r2, r5
 800e682:	fab2 f282 	clz	r2, r2
 800e686:	0952      	lsrs	r2, r2, #5
 800e688:	333b      	adds	r3, #59	; 0x3b
 800e68a:	4413      	add	r3, r2
 800e68c:	e7e2      	b.n	800e654 <gmtime_r+0x110>
 800e68e:	2201      	movs	r2, #1
 800e690:	e7fa      	b.n	800e688 <gmtime_r+0x144>
 800e692:	bf00      	nop
 800e694:	00015180 	.word	0x00015180
 800e698:	00023ab1 	.word	0x00023ab1
 800e69c:	fffdc54f 	.word	0xfffdc54f
 800e6a0:	00023ab0 	.word	0x00023ab0

0800e6a4 <_localeconv_r>:
 800e6a4:	4800      	ldr	r0, [pc, #0]	; (800e6a8 <_localeconv_r+0x4>)
 800e6a6:	4770      	bx	lr
 800e6a8:	200001d8 	.word	0x200001d8

0800e6ac <_lseek_r>:
 800e6ac:	b538      	push	{r3, r4, r5, lr}
 800e6ae:	4d07      	ldr	r5, [pc, #28]	; (800e6cc <_lseek_r+0x20>)
 800e6b0:	4604      	mov	r4, r0
 800e6b2:	4608      	mov	r0, r1
 800e6b4:	4611      	mov	r1, r2
 800e6b6:	2200      	movs	r2, #0
 800e6b8:	602a      	str	r2, [r5, #0]
 800e6ba:	461a      	mov	r2, r3
 800e6bc:	f7f3 fa22 	bl	8001b04 <_lseek>
 800e6c0:	1c43      	adds	r3, r0, #1
 800e6c2:	d102      	bne.n	800e6ca <_lseek_r+0x1e>
 800e6c4:	682b      	ldr	r3, [r5, #0]
 800e6c6:	b103      	cbz	r3, 800e6ca <_lseek_r+0x1e>
 800e6c8:	6023      	str	r3, [r4, #0]
 800e6ca:	bd38      	pop	{r3, r4, r5, pc}
 800e6cc:	200050bc 	.word	0x200050bc

0800e6d0 <__ascii_mbtowc>:
 800e6d0:	b082      	sub	sp, #8
 800e6d2:	b901      	cbnz	r1, 800e6d6 <__ascii_mbtowc+0x6>
 800e6d4:	a901      	add	r1, sp, #4
 800e6d6:	b142      	cbz	r2, 800e6ea <__ascii_mbtowc+0x1a>
 800e6d8:	b14b      	cbz	r3, 800e6ee <__ascii_mbtowc+0x1e>
 800e6da:	7813      	ldrb	r3, [r2, #0]
 800e6dc:	600b      	str	r3, [r1, #0]
 800e6de:	7812      	ldrb	r2, [r2, #0]
 800e6e0:	1e10      	subs	r0, r2, #0
 800e6e2:	bf18      	it	ne
 800e6e4:	2001      	movne	r0, #1
 800e6e6:	b002      	add	sp, #8
 800e6e8:	4770      	bx	lr
 800e6ea:	4610      	mov	r0, r2
 800e6ec:	e7fb      	b.n	800e6e6 <__ascii_mbtowc+0x16>
 800e6ee:	f06f 0001 	mvn.w	r0, #1
 800e6f2:	e7f8      	b.n	800e6e6 <__ascii_mbtowc+0x16>

0800e6f4 <__malloc_lock>:
 800e6f4:	4801      	ldr	r0, [pc, #4]	; (800e6fc <__malloc_lock+0x8>)
 800e6f6:	f7fd bae5 	b.w	800bcc4 <__retarget_lock_acquire_recursive>
 800e6fa:	bf00      	nop
 800e6fc:	200050b4 	.word	0x200050b4

0800e700 <__malloc_unlock>:
 800e700:	4801      	ldr	r0, [pc, #4]	; (800e708 <__malloc_unlock+0x8>)
 800e702:	f7fd bae1 	b.w	800bcc8 <__retarget_lock_release_recursive>
 800e706:	bf00      	nop
 800e708:	200050b4 	.word	0x200050b4

0800e70c <_Balloc>:
 800e70c:	b570      	push	{r4, r5, r6, lr}
 800e70e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e710:	4604      	mov	r4, r0
 800e712:	460d      	mov	r5, r1
 800e714:	b976      	cbnz	r6, 800e734 <_Balloc+0x28>
 800e716:	2010      	movs	r0, #16
 800e718:	f7fd fad8 	bl	800bccc <malloc>
 800e71c:	4602      	mov	r2, r0
 800e71e:	6260      	str	r0, [r4, #36]	; 0x24
 800e720:	b920      	cbnz	r0, 800e72c <_Balloc+0x20>
 800e722:	4b18      	ldr	r3, [pc, #96]	; (800e784 <_Balloc+0x78>)
 800e724:	4818      	ldr	r0, [pc, #96]	; (800e788 <_Balloc+0x7c>)
 800e726:	2166      	movs	r1, #102	; 0x66
 800e728:	f7fe ff36 	bl	800d598 <__assert_func>
 800e72c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e730:	6006      	str	r6, [r0, #0]
 800e732:	60c6      	str	r6, [r0, #12]
 800e734:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e736:	68f3      	ldr	r3, [r6, #12]
 800e738:	b183      	cbz	r3, 800e75c <_Balloc+0x50>
 800e73a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e73c:	68db      	ldr	r3, [r3, #12]
 800e73e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e742:	b9b8      	cbnz	r0, 800e774 <_Balloc+0x68>
 800e744:	2101      	movs	r1, #1
 800e746:	fa01 f605 	lsl.w	r6, r1, r5
 800e74a:	1d72      	adds	r2, r6, #5
 800e74c:	0092      	lsls	r2, r2, #2
 800e74e:	4620      	mov	r0, r4
 800e750:	f000 fb5a 	bl	800ee08 <_calloc_r>
 800e754:	b160      	cbz	r0, 800e770 <_Balloc+0x64>
 800e756:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e75a:	e00e      	b.n	800e77a <_Balloc+0x6e>
 800e75c:	2221      	movs	r2, #33	; 0x21
 800e75e:	2104      	movs	r1, #4
 800e760:	4620      	mov	r0, r4
 800e762:	f000 fb51 	bl	800ee08 <_calloc_r>
 800e766:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e768:	60f0      	str	r0, [r6, #12]
 800e76a:	68db      	ldr	r3, [r3, #12]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d1e4      	bne.n	800e73a <_Balloc+0x2e>
 800e770:	2000      	movs	r0, #0
 800e772:	bd70      	pop	{r4, r5, r6, pc}
 800e774:	6802      	ldr	r2, [r0, #0]
 800e776:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e77a:	2300      	movs	r3, #0
 800e77c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e780:	e7f7      	b.n	800e772 <_Balloc+0x66>
 800e782:	bf00      	nop
 800e784:	0801109c 	.word	0x0801109c
 800e788:	08011406 	.word	0x08011406

0800e78c <_Bfree>:
 800e78c:	b570      	push	{r4, r5, r6, lr}
 800e78e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e790:	4605      	mov	r5, r0
 800e792:	460c      	mov	r4, r1
 800e794:	b976      	cbnz	r6, 800e7b4 <_Bfree+0x28>
 800e796:	2010      	movs	r0, #16
 800e798:	f7fd fa98 	bl	800bccc <malloc>
 800e79c:	4602      	mov	r2, r0
 800e79e:	6268      	str	r0, [r5, #36]	; 0x24
 800e7a0:	b920      	cbnz	r0, 800e7ac <_Bfree+0x20>
 800e7a2:	4b09      	ldr	r3, [pc, #36]	; (800e7c8 <_Bfree+0x3c>)
 800e7a4:	4809      	ldr	r0, [pc, #36]	; (800e7cc <_Bfree+0x40>)
 800e7a6:	218a      	movs	r1, #138	; 0x8a
 800e7a8:	f7fe fef6 	bl	800d598 <__assert_func>
 800e7ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e7b0:	6006      	str	r6, [r0, #0]
 800e7b2:	60c6      	str	r6, [r0, #12]
 800e7b4:	b13c      	cbz	r4, 800e7c6 <_Bfree+0x3a>
 800e7b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e7b8:	6862      	ldr	r2, [r4, #4]
 800e7ba:	68db      	ldr	r3, [r3, #12]
 800e7bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e7c0:	6021      	str	r1, [r4, #0]
 800e7c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e7c6:	bd70      	pop	{r4, r5, r6, pc}
 800e7c8:	0801109c 	.word	0x0801109c
 800e7cc:	08011406 	.word	0x08011406

0800e7d0 <__multadd>:
 800e7d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7d4:	690e      	ldr	r6, [r1, #16]
 800e7d6:	4607      	mov	r7, r0
 800e7d8:	4698      	mov	r8, r3
 800e7da:	460c      	mov	r4, r1
 800e7dc:	f101 0014 	add.w	r0, r1, #20
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	6805      	ldr	r5, [r0, #0]
 800e7e4:	b2a9      	uxth	r1, r5
 800e7e6:	fb02 8101 	mla	r1, r2, r1, r8
 800e7ea:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800e7ee:	0c2d      	lsrs	r5, r5, #16
 800e7f0:	fb02 c505 	mla	r5, r2, r5, ip
 800e7f4:	b289      	uxth	r1, r1
 800e7f6:	3301      	adds	r3, #1
 800e7f8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800e7fc:	429e      	cmp	r6, r3
 800e7fe:	f840 1b04 	str.w	r1, [r0], #4
 800e802:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800e806:	dcec      	bgt.n	800e7e2 <__multadd+0x12>
 800e808:	f1b8 0f00 	cmp.w	r8, #0
 800e80c:	d022      	beq.n	800e854 <__multadd+0x84>
 800e80e:	68a3      	ldr	r3, [r4, #8]
 800e810:	42b3      	cmp	r3, r6
 800e812:	dc19      	bgt.n	800e848 <__multadd+0x78>
 800e814:	6861      	ldr	r1, [r4, #4]
 800e816:	4638      	mov	r0, r7
 800e818:	3101      	adds	r1, #1
 800e81a:	f7ff ff77 	bl	800e70c <_Balloc>
 800e81e:	4605      	mov	r5, r0
 800e820:	b928      	cbnz	r0, 800e82e <__multadd+0x5e>
 800e822:	4602      	mov	r2, r0
 800e824:	4b0d      	ldr	r3, [pc, #52]	; (800e85c <__multadd+0x8c>)
 800e826:	480e      	ldr	r0, [pc, #56]	; (800e860 <__multadd+0x90>)
 800e828:	21b5      	movs	r1, #181	; 0xb5
 800e82a:	f7fe feb5 	bl	800d598 <__assert_func>
 800e82e:	6922      	ldr	r2, [r4, #16]
 800e830:	3202      	adds	r2, #2
 800e832:	f104 010c 	add.w	r1, r4, #12
 800e836:	0092      	lsls	r2, r2, #2
 800e838:	300c      	adds	r0, #12
 800e83a:	f7fd fa57 	bl	800bcec <memcpy>
 800e83e:	4621      	mov	r1, r4
 800e840:	4638      	mov	r0, r7
 800e842:	f7ff ffa3 	bl	800e78c <_Bfree>
 800e846:	462c      	mov	r4, r5
 800e848:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800e84c:	3601      	adds	r6, #1
 800e84e:	f8c3 8014 	str.w	r8, [r3, #20]
 800e852:	6126      	str	r6, [r4, #16]
 800e854:	4620      	mov	r0, r4
 800e856:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e85a:	bf00      	nop
 800e85c:	080113eb 	.word	0x080113eb
 800e860:	08011406 	.word	0x08011406

0800e864 <__hi0bits>:
 800e864:	0c03      	lsrs	r3, r0, #16
 800e866:	041b      	lsls	r3, r3, #16
 800e868:	b9d3      	cbnz	r3, 800e8a0 <__hi0bits+0x3c>
 800e86a:	0400      	lsls	r0, r0, #16
 800e86c:	2310      	movs	r3, #16
 800e86e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e872:	bf04      	itt	eq
 800e874:	0200      	lsleq	r0, r0, #8
 800e876:	3308      	addeq	r3, #8
 800e878:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e87c:	bf04      	itt	eq
 800e87e:	0100      	lsleq	r0, r0, #4
 800e880:	3304      	addeq	r3, #4
 800e882:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e886:	bf04      	itt	eq
 800e888:	0080      	lsleq	r0, r0, #2
 800e88a:	3302      	addeq	r3, #2
 800e88c:	2800      	cmp	r0, #0
 800e88e:	db05      	blt.n	800e89c <__hi0bits+0x38>
 800e890:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e894:	f103 0301 	add.w	r3, r3, #1
 800e898:	bf08      	it	eq
 800e89a:	2320      	moveq	r3, #32
 800e89c:	4618      	mov	r0, r3
 800e89e:	4770      	bx	lr
 800e8a0:	2300      	movs	r3, #0
 800e8a2:	e7e4      	b.n	800e86e <__hi0bits+0xa>

0800e8a4 <__lo0bits>:
 800e8a4:	6803      	ldr	r3, [r0, #0]
 800e8a6:	f013 0207 	ands.w	r2, r3, #7
 800e8aa:	4601      	mov	r1, r0
 800e8ac:	d00b      	beq.n	800e8c6 <__lo0bits+0x22>
 800e8ae:	07da      	lsls	r2, r3, #31
 800e8b0:	d424      	bmi.n	800e8fc <__lo0bits+0x58>
 800e8b2:	0798      	lsls	r0, r3, #30
 800e8b4:	bf49      	itett	mi
 800e8b6:	085b      	lsrmi	r3, r3, #1
 800e8b8:	089b      	lsrpl	r3, r3, #2
 800e8ba:	2001      	movmi	r0, #1
 800e8bc:	600b      	strmi	r3, [r1, #0]
 800e8be:	bf5c      	itt	pl
 800e8c0:	600b      	strpl	r3, [r1, #0]
 800e8c2:	2002      	movpl	r0, #2
 800e8c4:	4770      	bx	lr
 800e8c6:	b298      	uxth	r0, r3
 800e8c8:	b9b0      	cbnz	r0, 800e8f8 <__lo0bits+0x54>
 800e8ca:	0c1b      	lsrs	r3, r3, #16
 800e8cc:	2010      	movs	r0, #16
 800e8ce:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e8d2:	bf04      	itt	eq
 800e8d4:	0a1b      	lsreq	r3, r3, #8
 800e8d6:	3008      	addeq	r0, #8
 800e8d8:	071a      	lsls	r2, r3, #28
 800e8da:	bf04      	itt	eq
 800e8dc:	091b      	lsreq	r3, r3, #4
 800e8de:	3004      	addeq	r0, #4
 800e8e0:	079a      	lsls	r2, r3, #30
 800e8e2:	bf04      	itt	eq
 800e8e4:	089b      	lsreq	r3, r3, #2
 800e8e6:	3002      	addeq	r0, #2
 800e8e8:	07da      	lsls	r2, r3, #31
 800e8ea:	d403      	bmi.n	800e8f4 <__lo0bits+0x50>
 800e8ec:	085b      	lsrs	r3, r3, #1
 800e8ee:	f100 0001 	add.w	r0, r0, #1
 800e8f2:	d005      	beq.n	800e900 <__lo0bits+0x5c>
 800e8f4:	600b      	str	r3, [r1, #0]
 800e8f6:	4770      	bx	lr
 800e8f8:	4610      	mov	r0, r2
 800e8fa:	e7e8      	b.n	800e8ce <__lo0bits+0x2a>
 800e8fc:	2000      	movs	r0, #0
 800e8fe:	4770      	bx	lr
 800e900:	2020      	movs	r0, #32
 800e902:	4770      	bx	lr

0800e904 <__i2b>:
 800e904:	b510      	push	{r4, lr}
 800e906:	460c      	mov	r4, r1
 800e908:	2101      	movs	r1, #1
 800e90a:	f7ff feff 	bl	800e70c <_Balloc>
 800e90e:	4602      	mov	r2, r0
 800e910:	b928      	cbnz	r0, 800e91e <__i2b+0x1a>
 800e912:	4b05      	ldr	r3, [pc, #20]	; (800e928 <__i2b+0x24>)
 800e914:	4805      	ldr	r0, [pc, #20]	; (800e92c <__i2b+0x28>)
 800e916:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e91a:	f7fe fe3d 	bl	800d598 <__assert_func>
 800e91e:	2301      	movs	r3, #1
 800e920:	6144      	str	r4, [r0, #20]
 800e922:	6103      	str	r3, [r0, #16]
 800e924:	bd10      	pop	{r4, pc}
 800e926:	bf00      	nop
 800e928:	080113eb 	.word	0x080113eb
 800e92c:	08011406 	.word	0x08011406

0800e930 <__multiply>:
 800e930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e934:	4614      	mov	r4, r2
 800e936:	690a      	ldr	r2, [r1, #16]
 800e938:	6923      	ldr	r3, [r4, #16]
 800e93a:	429a      	cmp	r2, r3
 800e93c:	bfb8      	it	lt
 800e93e:	460b      	movlt	r3, r1
 800e940:	460d      	mov	r5, r1
 800e942:	bfbc      	itt	lt
 800e944:	4625      	movlt	r5, r4
 800e946:	461c      	movlt	r4, r3
 800e948:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800e94c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e950:	68ab      	ldr	r3, [r5, #8]
 800e952:	6869      	ldr	r1, [r5, #4]
 800e954:	eb0a 0709 	add.w	r7, sl, r9
 800e958:	42bb      	cmp	r3, r7
 800e95a:	b085      	sub	sp, #20
 800e95c:	bfb8      	it	lt
 800e95e:	3101      	addlt	r1, #1
 800e960:	f7ff fed4 	bl	800e70c <_Balloc>
 800e964:	b930      	cbnz	r0, 800e974 <__multiply+0x44>
 800e966:	4602      	mov	r2, r0
 800e968:	4b42      	ldr	r3, [pc, #264]	; (800ea74 <__multiply+0x144>)
 800e96a:	4843      	ldr	r0, [pc, #268]	; (800ea78 <__multiply+0x148>)
 800e96c:	f240 115d 	movw	r1, #349	; 0x15d
 800e970:	f7fe fe12 	bl	800d598 <__assert_func>
 800e974:	f100 0614 	add.w	r6, r0, #20
 800e978:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800e97c:	4633      	mov	r3, r6
 800e97e:	2200      	movs	r2, #0
 800e980:	4543      	cmp	r3, r8
 800e982:	d31e      	bcc.n	800e9c2 <__multiply+0x92>
 800e984:	f105 0c14 	add.w	ip, r5, #20
 800e988:	f104 0314 	add.w	r3, r4, #20
 800e98c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800e990:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800e994:	9202      	str	r2, [sp, #8]
 800e996:	ebac 0205 	sub.w	r2, ip, r5
 800e99a:	3a15      	subs	r2, #21
 800e99c:	f022 0203 	bic.w	r2, r2, #3
 800e9a0:	3204      	adds	r2, #4
 800e9a2:	f105 0115 	add.w	r1, r5, #21
 800e9a6:	458c      	cmp	ip, r1
 800e9a8:	bf38      	it	cc
 800e9aa:	2204      	movcc	r2, #4
 800e9ac:	9201      	str	r2, [sp, #4]
 800e9ae:	9a02      	ldr	r2, [sp, #8]
 800e9b0:	9303      	str	r3, [sp, #12]
 800e9b2:	429a      	cmp	r2, r3
 800e9b4:	d808      	bhi.n	800e9c8 <__multiply+0x98>
 800e9b6:	2f00      	cmp	r7, #0
 800e9b8:	dc55      	bgt.n	800ea66 <__multiply+0x136>
 800e9ba:	6107      	str	r7, [r0, #16]
 800e9bc:	b005      	add	sp, #20
 800e9be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9c2:	f843 2b04 	str.w	r2, [r3], #4
 800e9c6:	e7db      	b.n	800e980 <__multiply+0x50>
 800e9c8:	f8b3 a000 	ldrh.w	sl, [r3]
 800e9cc:	f1ba 0f00 	cmp.w	sl, #0
 800e9d0:	d020      	beq.n	800ea14 <__multiply+0xe4>
 800e9d2:	f105 0e14 	add.w	lr, r5, #20
 800e9d6:	46b1      	mov	r9, r6
 800e9d8:	2200      	movs	r2, #0
 800e9da:	f85e 4b04 	ldr.w	r4, [lr], #4
 800e9de:	f8d9 b000 	ldr.w	fp, [r9]
 800e9e2:	b2a1      	uxth	r1, r4
 800e9e4:	fa1f fb8b 	uxth.w	fp, fp
 800e9e8:	fb0a b101 	mla	r1, sl, r1, fp
 800e9ec:	4411      	add	r1, r2
 800e9ee:	f8d9 2000 	ldr.w	r2, [r9]
 800e9f2:	0c24      	lsrs	r4, r4, #16
 800e9f4:	0c12      	lsrs	r2, r2, #16
 800e9f6:	fb0a 2404 	mla	r4, sl, r4, r2
 800e9fa:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800e9fe:	b289      	uxth	r1, r1
 800ea00:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ea04:	45f4      	cmp	ip, lr
 800ea06:	f849 1b04 	str.w	r1, [r9], #4
 800ea0a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ea0e:	d8e4      	bhi.n	800e9da <__multiply+0xaa>
 800ea10:	9901      	ldr	r1, [sp, #4]
 800ea12:	5072      	str	r2, [r6, r1]
 800ea14:	9a03      	ldr	r2, [sp, #12]
 800ea16:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ea1a:	3304      	adds	r3, #4
 800ea1c:	f1b9 0f00 	cmp.w	r9, #0
 800ea20:	d01f      	beq.n	800ea62 <__multiply+0x132>
 800ea22:	6834      	ldr	r4, [r6, #0]
 800ea24:	f105 0114 	add.w	r1, r5, #20
 800ea28:	46b6      	mov	lr, r6
 800ea2a:	f04f 0a00 	mov.w	sl, #0
 800ea2e:	880a      	ldrh	r2, [r1, #0]
 800ea30:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ea34:	fb09 b202 	mla	r2, r9, r2, fp
 800ea38:	4492      	add	sl, r2
 800ea3a:	b2a4      	uxth	r4, r4
 800ea3c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800ea40:	f84e 4b04 	str.w	r4, [lr], #4
 800ea44:	f851 4b04 	ldr.w	r4, [r1], #4
 800ea48:	f8be 2000 	ldrh.w	r2, [lr]
 800ea4c:	0c24      	lsrs	r4, r4, #16
 800ea4e:	fb09 2404 	mla	r4, r9, r4, r2
 800ea52:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800ea56:	458c      	cmp	ip, r1
 800ea58:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ea5c:	d8e7      	bhi.n	800ea2e <__multiply+0xfe>
 800ea5e:	9a01      	ldr	r2, [sp, #4]
 800ea60:	50b4      	str	r4, [r6, r2]
 800ea62:	3604      	adds	r6, #4
 800ea64:	e7a3      	b.n	800e9ae <__multiply+0x7e>
 800ea66:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d1a5      	bne.n	800e9ba <__multiply+0x8a>
 800ea6e:	3f01      	subs	r7, #1
 800ea70:	e7a1      	b.n	800e9b6 <__multiply+0x86>
 800ea72:	bf00      	nop
 800ea74:	080113eb 	.word	0x080113eb
 800ea78:	08011406 	.word	0x08011406

0800ea7c <__pow5mult>:
 800ea7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea80:	4615      	mov	r5, r2
 800ea82:	f012 0203 	ands.w	r2, r2, #3
 800ea86:	4606      	mov	r6, r0
 800ea88:	460f      	mov	r7, r1
 800ea8a:	d007      	beq.n	800ea9c <__pow5mult+0x20>
 800ea8c:	4c25      	ldr	r4, [pc, #148]	; (800eb24 <__pow5mult+0xa8>)
 800ea8e:	3a01      	subs	r2, #1
 800ea90:	2300      	movs	r3, #0
 800ea92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ea96:	f7ff fe9b 	bl	800e7d0 <__multadd>
 800ea9a:	4607      	mov	r7, r0
 800ea9c:	10ad      	asrs	r5, r5, #2
 800ea9e:	d03d      	beq.n	800eb1c <__pow5mult+0xa0>
 800eaa0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800eaa2:	b97c      	cbnz	r4, 800eac4 <__pow5mult+0x48>
 800eaa4:	2010      	movs	r0, #16
 800eaa6:	f7fd f911 	bl	800bccc <malloc>
 800eaaa:	4602      	mov	r2, r0
 800eaac:	6270      	str	r0, [r6, #36]	; 0x24
 800eaae:	b928      	cbnz	r0, 800eabc <__pow5mult+0x40>
 800eab0:	4b1d      	ldr	r3, [pc, #116]	; (800eb28 <__pow5mult+0xac>)
 800eab2:	481e      	ldr	r0, [pc, #120]	; (800eb2c <__pow5mult+0xb0>)
 800eab4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800eab8:	f7fe fd6e 	bl	800d598 <__assert_func>
 800eabc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eac0:	6004      	str	r4, [r0, #0]
 800eac2:	60c4      	str	r4, [r0, #12]
 800eac4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800eac8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eacc:	b94c      	cbnz	r4, 800eae2 <__pow5mult+0x66>
 800eace:	f240 2171 	movw	r1, #625	; 0x271
 800ead2:	4630      	mov	r0, r6
 800ead4:	f7ff ff16 	bl	800e904 <__i2b>
 800ead8:	2300      	movs	r3, #0
 800eada:	f8c8 0008 	str.w	r0, [r8, #8]
 800eade:	4604      	mov	r4, r0
 800eae0:	6003      	str	r3, [r0, #0]
 800eae2:	f04f 0900 	mov.w	r9, #0
 800eae6:	07eb      	lsls	r3, r5, #31
 800eae8:	d50a      	bpl.n	800eb00 <__pow5mult+0x84>
 800eaea:	4639      	mov	r1, r7
 800eaec:	4622      	mov	r2, r4
 800eaee:	4630      	mov	r0, r6
 800eaf0:	f7ff ff1e 	bl	800e930 <__multiply>
 800eaf4:	4639      	mov	r1, r7
 800eaf6:	4680      	mov	r8, r0
 800eaf8:	4630      	mov	r0, r6
 800eafa:	f7ff fe47 	bl	800e78c <_Bfree>
 800eafe:	4647      	mov	r7, r8
 800eb00:	106d      	asrs	r5, r5, #1
 800eb02:	d00b      	beq.n	800eb1c <__pow5mult+0xa0>
 800eb04:	6820      	ldr	r0, [r4, #0]
 800eb06:	b938      	cbnz	r0, 800eb18 <__pow5mult+0x9c>
 800eb08:	4622      	mov	r2, r4
 800eb0a:	4621      	mov	r1, r4
 800eb0c:	4630      	mov	r0, r6
 800eb0e:	f7ff ff0f 	bl	800e930 <__multiply>
 800eb12:	6020      	str	r0, [r4, #0]
 800eb14:	f8c0 9000 	str.w	r9, [r0]
 800eb18:	4604      	mov	r4, r0
 800eb1a:	e7e4      	b.n	800eae6 <__pow5mult+0x6a>
 800eb1c:	4638      	mov	r0, r7
 800eb1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb22:	bf00      	nop
 800eb24:	08011558 	.word	0x08011558
 800eb28:	0801109c 	.word	0x0801109c
 800eb2c:	08011406 	.word	0x08011406

0800eb30 <__lshift>:
 800eb30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb34:	460c      	mov	r4, r1
 800eb36:	6849      	ldr	r1, [r1, #4]
 800eb38:	6923      	ldr	r3, [r4, #16]
 800eb3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800eb3e:	68a3      	ldr	r3, [r4, #8]
 800eb40:	4607      	mov	r7, r0
 800eb42:	4691      	mov	r9, r2
 800eb44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800eb48:	f108 0601 	add.w	r6, r8, #1
 800eb4c:	42b3      	cmp	r3, r6
 800eb4e:	db0b      	blt.n	800eb68 <__lshift+0x38>
 800eb50:	4638      	mov	r0, r7
 800eb52:	f7ff fddb 	bl	800e70c <_Balloc>
 800eb56:	4605      	mov	r5, r0
 800eb58:	b948      	cbnz	r0, 800eb6e <__lshift+0x3e>
 800eb5a:	4602      	mov	r2, r0
 800eb5c:	4b28      	ldr	r3, [pc, #160]	; (800ec00 <__lshift+0xd0>)
 800eb5e:	4829      	ldr	r0, [pc, #164]	; (800ec04 <__lshift+0xd4>)
 800eb60:	f240 11d9 	movw	r1, #473	; 0x1d9
 800eb64:	f7fe fd18 	bl	800d598 <__assert_func>
 800eb68:	3101      	adds	r1, #1
 800eb6a:	005b      	lsls	r3, r3, #1
 800eb6c:	e7ee      	b.n	800eb4c <__lshift+0x1c>
 800eb6e:	2300      	movs	r3, #0
 800eb70:	f100 0114 	add.w	r1, r0, #20
 800eb74:	f100 0210 	add.w	r2, r0, #16
 800eb78:	4618      	mov	r0, r3
 800eb7a:	4553      	cmp	r3, sl
 800eb7c:	db33      	blt.n	800ebe6 <__lshift+0xb6>
 800eb7e:	6920      	ldr	r0, [r4, #16]
 800eb80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800eb84:	f104 0314 	add.w	r3, r4, #20
 800eb88:	f019 091f 	ands.w	r9, r9, #31
 800eb8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800eb90:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800eb94:	d02b      	beq.n	800ebee <__lshift+0xbe>
 800eb96:	f1c9 0e20 	rsb	lr, r9, #32
 800eb9a:	468a      	mov	sl, r1
 800eb9c:	2200      	movs	r2, #0
 800eb9e:	6818      	ldr	r0, [r3, #0]
 800eba0:	fa00 f009 	lsl.w	r0, r0, r9
 800eba4:	4302      	orrs	r2, r0
 800eba6:	f84a 2b04 	str.w	r2, [sl], #4
 800ebaa:	f853 2b04 	ldr.w	r2, [r3], #4
 800ebae:	459c      	cmp	ip, r3
 800ebb0:	fa22 f20e 	lsr.w	r2, r2, lr
 800ebb4:	d8f3      	bhi.n	800eb9e <__lshift+0x6e>
 800ebb6:	ebac 0304 	sub.w	r3, ip, r4
 800ebba:	3b15      	subs	r3, #21
 800ebbc:	f023 0303 	bic.w	r3, r3, #3
 800ebc0:	3304      	adds	r3, #4
 800ebc2:	f104 0015 	add.w	r0, r4, #21
 800ebc6:	4584      	cmp	ip, r0
 800ebc8:	bf38      	it	cc
 800ebca:	2304      	movcc	r3, #4
 800ebcc:	50ca      	str	r2, [r1, r3]
 800ebce:	b10a      	cbz	r2, 800ebd4 <__lshift+0xa4>
 800ebd0:	f108 0602 	add.w	r6, r8, #2
 800ebd4:	3e01      	subs	r6, #1
 800ebd6:	4638      	mov	r0, r7
 800ebd8:	612e      	str	r6, [r5, #16]
 800ebda:	4621      	mov	r1, r4
 800ebdc:	f7ff fdd6 	bl	800e78c <_Bfree>
 800ebe0:	4628      	mov	r0, r5
 800ebe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebe6:	f842 0f04 	str.w	r0, [r2, #4]!
 800ebea:	3301      	adds	r3, #1
 800ebec:	e7c5      	b.n	800eb7a <__lshift+0x4a>
 800ebee:	3904      	subs	r1, #4
 800ebf0:	f853 2b04 	ldr.w	r2, [r3], #4
 800ebf4:	f841 2f04 	str.w	r2, [r1, #4]!
 800ebf8:	459c      	cmp	ip, r3
 800ebfa:	d8f9      	bhi.n	800ebf0 <__lshift+0xc0>
 800ebfc:	e7ea      	b.n	800ebd4 <__lshift+0xa4>
 800ebfe:	bf00      	nop
 800ec00:	080113eb 	.word	0x080113eb
 800ec04:	08011406 	.word	0x08011406

0800ec08 <__mcmp>:
 800ec08:	b530      	push	{r4, r5, lr}
 800ec0a:	6902      	ldr	r2, [r0, #16]
 800ec0c:	690c      	ldr	r4, [r1, #16]
 800ec0e:	1b12      	subs	r2, r2, r4
 800ec10:	d10e      	bne.n	800ec30 <__mcmp+0x28>
 800ec12:	f100 0314 	add.w	r3, r0, #20
 800ec16:	3114      	adds	r1, #20
 800ec18:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ec1c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ec20:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ec24:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ec28:	42a5      	cmp	r5, r4
 800ec2a:	d003      	beq.n	800ec34 <__mcmp+0x2c>
 800ec2c:	d305      	bcc.n	800ec3a <__mcmp+0x32>
 800ec2e:	2201      	movs	r2, #1
 800ec30:	4610      	mov	r0, r2
 800ec32:	bd30      	pop	{r4, r5, pc}
 800ec34:	4283      	cmp	r3, r0
 800ec36:	d3f3      	bcc.n	800ec20 <__mcmp+0x18>
 800ec38:	e7fa      	b.n	800ec30 <__mcmp+0x28>
 800ec3a:	f04f 32ff 	mov.w	r2, #4294967295
 800ec3e:	e7f7      	b.n	800ec30 <__mcmp+0x28>

0800ec40 <__mdiff>:
 800ec40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec44:	460c      	mov	r4, r1
 800ec46:	4606      	mov	r6, r0
 800ec48:	4611      	mov	r1, r2
 800ec4a:	4620      	mov	r0, r4
 800ec4c:	4617      	mov	r7, r2
 800ec4e:	f7ff ffdb 	bl	800ec08 <__mcmp>
 800ec52:	1e05      	subs	r5, r0, #0
 800ec54:	d110      	bne.n	800ec78 <__mdiff+0x38>
 800ec56:	4629      	mov	r1, r5
 800ec58:	4630      	mov	r0, r6
 800ec5a:	f7ff fd57 	bl	800e70c <_Balloc>
 800ec5e:	b930      	cbnz	r0, 800ec6e <__mdiff+0x2e>
 800ec60:	4b39      	ldr	r3, [pc, #228]	; (800ed48 <__mdiff+0x108>)
 800ec62:	4602      	mov	r2, r0
 800ec64:	f240 2132 	movw	r1, #562	; 0x232
 800ec68:	4838      	ldr	r0, [pc, #224]	; (800ed4c <__mdiff+0x10c>)
 800ec6a:	f7fe fc95 	bl	800d598 <__assert_func>
 800ec6e:	2301      	movs	r3, #1
 800ec70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ec74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec78:	bfa4      	itt	ge
 800ec7a:	463b      	movge	r3, r7
 800ec7c:	4627      	movge	r7, r4
 800ec7e:	4630      	mov	r0, r6
 800ec80:	6879      	ldr	r1, [r7, #4]
 800ec82:	bfa6      	itte	ge
 800ec84:	461c      	movge	r4, r3
 800ec86:	2500      	movge	r5, #0
 800ec88:	2501      	movlt	r5, #1
 800ec8a:	f7ff fd3f 	bl	800e70c <_Balloc>
 800ec8e:	b920      	cbnz	r0, 800ec9a <__mdiff+0x5a>
 800ec90:	4b2d      	ldr	r3, [pc, #180]	; (800ed48 <__mdiff+0x108>)
 800ec92:	4602      	mov	r2, r0
 800ec94:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ec98:	e7e6      	b.n	800ec68 <__mdiff+0x28>
 800ec9a:	693e      	ldr	r6, [r7, #16]
 800ec9c:	60c5      	str	r5, [r0, #12]
 800ec9e:	6925      	ldr	r5, [r4, #16]
 800eca0:	f107 0114 	add.w	r1, r7, #20
 800eca4:	f104 0914 	add.w	r9, r4, #20
 800eca8:	f100 0e14 	add.w	lr, r0, #20
 800ecac:	f107 0210 	add.w	r2, r7, #16
 800ecb0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800ecb4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800ecb8:	46f2      	mov	sl, lr
 800ecba:	2700      	movs	r7, #0
 800ecbc:	f859 3b04 	ldr.w	r3, [r9], #4
 800ecc0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ecc4:	fa1f f883 	uxth.w	r8, r3
 800ecc8:	fa17 f78b 	uxtah	r7, r7, fp
 800eccc:	0c1b      	lsrs	r3, r3, #16
 800ecce:	eba7 0808 	sub.w	r8, r7, r8
 800ecd2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ecd6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ecda:	fa1f f888 	uxth.w	r8, r8
 800ecde:	141f      	asrs	r7, r3, #16
 800ece0:	454d      	cmp	r5, r9
 800ece2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ece6:	f84a 3b04 	str.w	r3, [sl], #4
 800ecea:	d8e7      	bhi.n	800ecbc <__mdiff+0x7c>
 800ecec:	1b2b      	subs	r3, r5, r4
 800ecee:	3b15      	subs	r3, #21
 800ecf0:	f023 0303 	bic.w	r3, r3, #3
 800ecf4:	3304      	adds	r3, #4
 800ecf6:	3415      	adds	r4, #21
 800ecf8:	42a5      	cmp	r5, r4
 800ecfa:	bf38      	it	cc
 800ecfc:	2304      	movcc	r3, #4
 800ecfe:	4419      	add	r1, r3
 800ed00:	4473      	add	r3, lr
 800ed02:	469e      	mov	lr, r3
 800ed04:	460d      	mov	r5, r1
 800ed06:	4565      	cmp	r5, ip
 800ed08:	d30e      	bcc.n	800ed28 <__mdiff+0xe8>
 800ed0a:	f10c 0203 	add.w	r2, ip, #3
 800ed0e:	1a52      	subs	r2, r2, r1
 800ed10:	f022 0203 	bic.w	r2, r2, #3
 800ed14:	3903      	subs	r1, #3
 800ed16:	458c      	cmp	ip, r1
 800ed18:	bf38      	it	cc
 800ed1a:	2200      	movcc	r2, #0
 800ed1c:	441a      	add	r2, r3
 800ed1e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ed22:	b17b      	cbz	r3, 800ed44 <__mdiff+0x104>
 800ed24:	6106      	str	r6, [r0, #16]
 800ed26:	e7a5      	b.n	800ec74 <__mdiff+0x34>
 800ed28:	f855 8b04 	ldr.w	r8, [r5], #4
 800ed2c:	fa17 f488 	uxtah	r4, r7, r8
 800ed30:	1422      	asrs	r2, r4, #16
 800ed32:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800ed36:	b2a4      	uxth	r4, r4
 800ed38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800ed3c:	f84e 4b04 	str.w	r4, [lr], #4
 800ed40:	1417      	asrs	r7, r2, #16
 800ed42:	e7e0      	b.n	800ed06 <__mdiff+0xc6>
 800ed44:	3e01      	subs	r6, #1
 800ed46:	e7ea      	b.n	800ed1e <__mdiff+0xde>
 800ed48:	080113eb 	.word	0x080113eb
 800ed4c:	08011406 	.word	0x08011406

0800ed50 <__d2b>:
 800ed50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ed54:	4689      	mov	r9, r1
 800ed56:	2101      	movs	r1, #1
 800ed58:	ec57 6b10 	vmov	r6, r7, d0
 800ed5c:	4690      	mov	r8, r2
 800ed5e:	f7ff fcd5 	bl	800e70c <_Balloc>
 800ed62:	4604      	mov	r4, r0
 800ed64:	b930      	cbnz	r0, 800ed74 <__d2b+0x24>
 800ed66:	4602      	mov	r2, r0
 800ed68:	4b25      	ldr	r3, [pc, #148]	; (800ee00 <__d2b+0xb0>)
 800ed6a:	4826      	ldr	r0, [pc, #152]	; (800ee04 <__d2b+0xb4>)
 800ed6c:	f240 310a 	movw	r1, #778	; 0x30a
 800ed70:	f7fe fc12 	bl	800d598 <__assert_func>
 800ed74:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ed78:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ed7c:	bb35      	cbnz	r5, 800edcc <__d2b+0x7c>
 800ed7e:	2e00      	cmp	r6, #0
 800ed80:	9301      	str	r3, [sp, #4]
 800ed82:	d028      	beq.n	800edd6 <__d2b+0x86>
 800ed84:	4668      	mov	r0, sp
 800ed86:	9600      	str	r6, [sp, #0]
 800ed88:	f7ff fd8c 	bl	800e8a4 <__lo0bits>
 800ed8c:	9900      	ldr	r1, [sp, #0]
 800ed8e:	b300      	cbz	r0, 800edd2 <__d2b+0x82>
 800ed90:	9a01      	ldr	r2, [sp, #4]
 800ed92:	f1c0 0320 	rsb	r3, r0, #32
 800ed96:	fa02 f303 	lsl.w	r3, r2, r3
 800ed9a:	430b      	orrs	r3, r1
 800ed9c:	40c2      	lsrs	r2, r0
 800ed9e:	6163      	str	r3, [r4, #20]
 800eda0:	9201      	str	r2, [sp, #4]
 800eda2:	9b01      	ldr	r3, [sp, #4]
 800eda4:	61a3      	str	r3, [r4, #24]
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	bf14      	ite	ne
 800edaa:	2202      	movne	r2, #2
 800edac:	2201      	moveq	r2, #1
 800edae:	6122      	str	r2, [r4, #16]
 800edb0:	b1d5      	cbz	r5, 800ede8 <__d2b+0x98>
 800edb2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800edb6:	4405      	add	r5, r0
 800edb8:	f8c9 5000 	str.w	r5, [r9]
 800edbc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800edc0:	f8c8 0000 	str.w	r0, [r8]
 800edc4:	4620      	mov	r0, r4
 800edc6:	b003      	add	sp, #12
 800edc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800edcc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800edd0:	e7d5      	b.n	800ed7e <__d2b+0x2e>
 800edd2:	6161      	str	r1, [r4, #20]
 800edd4:	e7e5      	b.n	800eda2 <__d2b+0x52>
 800edd6:	a801      	add	r0, sp, #4
 800edd8:	f7ff fd64 	bl	800e8a4 <__lo0bits>
 800eddc:	9b01      	ldr	r3, [sp, #4]
 800edde:	6163      	str	r3, [r4, #20]
 800ede0:	2201      	movs	r2, #1
 800ede2:	6122      	str	r2, [r4, #16]
 800ede4:	3020      	adds	r0, #32
 800ede6:	e7e3      	b.n	800edb0 <__d2b+0x60>
 800ede8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800edec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800edf0:	f8c9 0000 	str.w	r0, [r9]
 800edf4:	6918      	ldr	r0, [r3, #16]
 800edf6:	f7ff fd35 	bl	800e864 <__hi0bits>
 800edfa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800edfe:	e7df      	b.n	800edc0 <__d2b+0x70>
 800ee00:	080113eb 	.word	0x080113eb
 800ee04:	08011406 	.word	0x08011406

0800ee08 <_calloc_r>:
 800ee08:	b513      	push	{r0, r1, r4, lr}
 800ee0a:	434a      	muls	r2, r1
 800ee0c:	4611      	mov	r1, r2
 800ee0e:	9201      	str	r2, [sp, #4]
 800ee10:	f7fd fa6a 	bl	800c2e8 <_malloc_r>
 800ee14:	4604      	mov	r4, r0
 800ee16:	b118      	cbz	r0, 800ee20 <_calloc_r+0x18>
 800ee18:	9a01      	ldr	r2, [sp, #4]
 800ee1a:	2100      	movs	r1, #0
 800ee1c:	f7fc ff8e 	bl	800bd3c <memset>
 800ee20:	4620      	mov	r0, r4
 800ee22:	b002      	add	sp, #8
 800ee24:	bd10      	pop	{r4, pc}

0800ee26 <_realloc_r>:
 800ee26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee28:	4607      	mov	r7, r0
 800ee2a:	4614      	mov	r4, r2
 800ee2c:	460e      	mov	r6, r1
 800ee2e:	b921      	cbnz	r1, 800ee3a <_realloc_r+0x14>
 800ee30:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ee34:	4611      	mov	r1, r2
 800ee36:	f7fd ba57 	b.w	800c2e8 <_malloc_r>
 800ee3a:	b922      	cbnz	r2, 800ee46 <_realloc_r+0x20>
 800ee3c:	f7fd fa04 	bl	800c248 <_free_r>
 800ee40:	4625      	mov	r5, r4
 800ee42:	4628      	mov	r0, r5
 800ee44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee46:	f000 fc45 	bl	800f6d4 <_malloc_usable_size_r>
 800ee4a:	42a0      	cmp	r0, r4
 800ee4c:	d20f      	bcs.n	800ee6e <_realloc_r+0x48>
 800ee4e:	4621      	mov	r1, r4
 800ee50:	4638      	mov	r0, r7
 800ee52:	f7fd fa49 	bl	800c2e8 <_malloc_r>
 800ee56:	4605      	mov	r5, r0
 800ee58:	2800      	cmp	r0, #0
 800ee5a:	d0f2      	beq.n	800ee42 <_realloc_r+0x1c>
 800ee5c:	4631      	mov	r1, r6
 800ee5e:	4622      	mov	r2, r4
 800ee60:	f7fc ff44 	bl	800bcec <memcpy>
 800ee64:	4631      	mov	r1, r6
 800ee66:	4638      	mov	r0, r7
 800ee68:	f7fd f9ee 	bl	800c248 <_free_r>
 800ee6c:	e7e9      	b.n	800ee42 <_realloc_r+0x1c>
 800ee6e:	4635      	mov	r5, r6
 800ee70:	e7e7      	b.n	800ee42 <_realloc_r+0x1c>

0800ee72 <__ssputs_r>:
 800ee72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee76:	688e      	ldr	r6, [r1, #8]
 800ee78:	429e      	cmp	r6, r3
 800ee7a:	4682      	mov	sl, r0
 800ee7c:	460c      	mov	r4, r1
 800ee7e:	4690      	mov	r8, r2
 800ee80:	461f      	mov	r7, r3
 800ee82:	d838      	bhi.n	800eef6 <__ssputs_r+0x84>
 800ee84:	898a      	ldrh	r2, [r1, #12]
 800ee86:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ee8a:	d032      	beq.n	800eef2 <__ssputs_r+0x80>
 800ee8c:	6825      	ldr	r5, [r4, #0]
 800ee8e:	6909      	ldr	r1, [r1, #16]
 800ee90:	eba5 0901 	sub.w	r9, r5, r1
 800ee94:	6965      	ldr	r5, [r4, #20]
 800ee96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ee9a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ee9e:	3301      	adds	r3, #1
 800eea0:	444b      	add	r3, r9
 800eea2:	106d      	asrs	r5, r5, #1
 800eea4:	429d      	cmp	r5, r3
 800eea6:	bf38      	it	cc
 800eea8:	461d      	movcc	r5, r3
 800eeaa:	0553      	lsls	r3, r2, #21
 800eeac:	d531      	bpl.n	800ef12 <__ssputs_r+0xa0>
 800eeae:	4629      	mov	r1, r5
 800eeb0:	f7fd fa1a 	bl	800c2e8 <_malloc_r>
 800eeb4:	4606      	mov	r6, r0
 800eeb6:	b950      	cbnz	r0, 800eece <__ssputs_r+0x5c>
 800eeb8:	230c      	movs	r3, #12
 800eeba:	f8ca 3000 	str.w	r3, [sl]
 800eebe:	89a3      	ldrh	r3, [r4, #12]
 800eec0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eec4:	81a3      	strh	r3, [r4, #12]
 800eec6:	f04f 30ff 	mov.w	r0, #4294967295
 800eeca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eece:	6921      	ldr	r1, [r4, #16]
 800eed0:	464a      	mov	r2, r9
 800eed2:	f7fc ff0b 	bl	800bcec <memcpy>
 800eed6:	89a3      	ldrh	r3, [r4, #12]
 800eed8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800eedc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eee0:	81a3      	strh	r3, [r4, #12]
 800eee2:	6126      	str	r6, [r4, #16]
 800eee4:	6165      	str	r5, [r4, #20]
 800eee6:	444e      	add	r6, r9
 800eee8:	eba5 0509 	sub.w	r5, r5, r9
 800eeec:	6026      	str	r6, [r4, #0]
 800eeee:	60a5      	str	r5, [r4, #8]
 800eef0:	463e      	mov	r6, r7
 800eef2:	42be      	cmp	r6, r7
 800eef4:	d900      	bls.n	800eef8 <__ssputs_r+0x86>
 800eef6:	463e      	mov	r6, r7
 800eef8:	4632      	mov	r2, r6
 800eefa:	6820      	ldr	r0, [r4, #0]
 800eefc:	4641      	mov	r1, r8
 800eefe:	f7fc ff03 	bl	800bd08 <memmove>
 800ef02:	68a3      	ldr	r3, [r4, #8]
 800ef04:	6822      	ldr	r2, [r4, #0]
 800ef06:	1b9b      	subs	r3, r3, r6
 800ef08:	4432      	add	r2, r6
 800ef0a:	60a3      	str	r3, [r4, #8]
 800ef0c:	6022      	str	r2, [r4, #0]
 800ef0e:	2000      	movs	r0, #0
 800ef10:	e7db      	b.n	800eeca <__ssputs_r+0x58>
 800ef12:	462a      	mov	r2, r5
 800ef14:	f7ff ff87 	bl	800ee26 <_realloc_r>
 800ef18:	4606      	mov	r6, r0
 800ef1a:	2800      	cmp	r0, #0
 800ef1c:	d1e1      	bne.n	800eee2 <__ssputs_r+0x70>
 800ef1e:	6921      	ldr	r1, [r4, #16]
 800ef20:	4650      	mov	r0, sl
 800ef22:	f7fd f991 	bl	800c248 <_free_r>
 800ef26:	e7c7      	b.n	800eeb8 <__ssputs_r+0x46>

0800ef28 <_svfiprintf_r>:
 800ef28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef2c:	4698      	mov	r8, r3
 800ef2e:	898b      	ldrh	r3, [r1, #12]
 800ef30:	061b      	lsls	r3, r3, #24
 800ef32:	b09d      	sub	sp, #116	; 0x74
 800ef34:	4607      	mov	r7, r0
 800ef36:	460d      	mov	r5, r1
 800ef38:	4614      	mov	r4, r2
 800ef3a:	d50e      	bpl.n	800ef5a <_svfiprintf_r+0x32>
 800ef3c:	690b      	ldr	r3, [r1, #16]
 800ef3e:	b963      	cbnz	r3, 800ef5a <_svfiprintf_r+0x32>
 800ef40:	2140      	movs	r1, #64	; 0x40
 800ef42:	f7fd f9d1 	bl	800c2e8 <_malloc_r>
 800ef46:	6028      	str	r0, [r5, #0]
 800ef48:	6128      	str	r0, [r5, #16]
 800ef4a:	b920      	cbnz	r0, 800ef56 <_svfiprintf_r+0x2e>
 800ef4c:	230c      	movs	r3, #12
 800ef4e:	603b      	str	r3, [r7, #0]
 800ef50:	f04f 30ff 	mov.w	r0, #4294967295
 800ef54:	e0d1      	b.n	800f0fa <_svfiprintf_r+0x1d2>
 800ef56:	2340      	movs	r3, #64	; 0x40
 800ef58:	616b      	str	r3, [r5, #20]
 800ef5a:	2300      	movs	r3, #0
 800ef5c:	9309      	str	r3, [sp, #36]	; 0x24
 800ef5e:	2320      	movs	r3, #32
 800ef60:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ef64:	f8cd 800c 	str.w	r8, [sp, #12]
 800ef68:	2330      	movs	r3, #48	; 0x30
 800ef6a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f114 <_svfiprintf_r+0x1ec>
 800ef6e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ef72:	f04f 0901 	mov.w	r9, #1
 800ef76:	4623      	mov	r3, r4
 800ef78:	469a      	mov	sl, r3
 800ef7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef7e:	b10a      	cbz	r2, 800ef84 <_svfiprintf_r+0x5c>
 800ef80:	2a25      	cmp	r2, #37	; 0x25
 800ef82:	d1f9      	bne.n	800ef78 <_svfiprintf_r+0x50>
 800ef84:	ebba 0b04 	subs.w	fp, sl, r4
 800ef88:	d00b      	beq.n	800efa2 <_svfiprintf_r+0x7a>
 800ef8a:	465b      	mov	r3, fp
 800ef8c:	4622      	mov	r2, r4
 800ef8e:	4629      	mov	r1, r5
 800ef90:	4638      	mov	r0, r7
 800ef92:	f7ff ff6e 	bl	800ee72 <__ssputs_r>
 800ef96:	3001      	adds	r0, #1
 800ef98:	f000 80aa 	beq.w	800f0f0 <_svfiprintf_r+0x1c8>
 800ef9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ef9e:	445a      	add	r2, fp
 800efa0:	9209      	str	r2, [sp, #36]	; 0x24
 800efa2:	f89a 3000 	ldrb.w	r3, [sl]
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	f000 80a2 	beq.w	800f0f0 <_svfiprintf_r+0x1c8>
 800efac:	2300      	movs	r3, #0
 800efae:	f04f 32ff 	mov.w	r2, #4294967295
 800efb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800efb6:	f10a 0a01 	add.w	sl, sl, #1
 800efba:	9304      	str	r3, [sp, #16]
 800efbc:	9307      	str	r3, [sp, #28]
 800efbe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800efc2:	931a      	str	r3, [sp, #104]	; 0x68
 800efc4:	4654      	mov	r4, sl
 800efc6:	2205      	movs	r2, #5
 800efc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800efcc:	4851      	ldr	r0, [pc, #324]	; (800f114 <_svfiprintf_r+0x1ec>)
 800efce:	f7f1 f937 	bl	8000240 <memchr>
 800efd2:	9a04      	ldr	r2, [sp, #16]
 800efd4:	b9d8      	cbnz	r0, 800f00e <_svfiprintf_r+0xe6>
 800efd6:	06d0      	lsls	r0, r2, #27
 800efd8:	bf44      	itt	mi
 800efda:	2320      	movmi	r3, #32
 800efdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800efe0:	0711      	lsls	r1, r2, #28
 800efe2:	bf44      	itt	mi
 800efe4:	232b      	movmi	r3, #43	; 0x2b
 800efe6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800efea:	f89a 3000 	ldrb.w	r3, [sl]
 800efee:	2b2a      	cmp	r3, #42	; 0x2a
 800eff0:	d015      	beq.n	800f01e <_svfiprintf_r+0xf6>
 800eff2:	9a07      	ldr	r2, [sp, #28]
 800eff4:	4654      	mov	r4, sl
 800eff6:	2000      	movs	r0, #0
 800eff8:	f04f 0c0a 	mov.w	ip, #10
 800effc:	4621      	mov	r1, r4
 800effe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f002:	3b30      	subs	r3, #48	; 0x30
 800f004:	2b09      	cmp	r3, #9
 800f006:	d94e      	bls.n	800f0a6 <_svfiprintf_r+0x17e>
 800f008:	b1b0      	cbz	r0, 800f038 <_svfiprintf_r+0x110>
 800f00a:	9207      	str	r2, [sp, #28]
 800f00c:	e014      	b.n	800f038 <_svfiprintf_r+0x110>
 800f00e:	eba0 0308 	sub.w	r3, r0, r8
 800f012:	fa09 f303 	lsl.w	r3, r9, r3
 800f016:	4313      	orrs	r3, r2
 800f018:	9304      	str	r3, [sp, #16]
 800f01a:	46a2      	mov	sl, r4
 800f01c:	e7d2      	b.n	800efc4 <_svfiprintf_r+0x9c>
 800f01e:	9b03      	ldr	r3, [sp, #12]
 800f020:	1d19      	adds	r1, r3, #4
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	9103      	str	r1, [sp, #12]
 800f026:	2b00      	cmp	r3, #0
 800f028:	bfbb      	ittet	lt
 800f02a:	425b      	neglt	r3, r3
 800f02c:	f042 0202 	orrlt.w	r2, r2, #2
 800f030:	9307      	strge	r3, [sp, #28]
 800f032:	9307      	strlt	r3, [sp, #28]
 800f034:	bfb8      	it	lt
 800f036:	9204      	strlt	r2, [sp, #16]
 800f038:	7823      	ldrb	r3, [r4, #0]
 800f03a:	2b2e      	cmp	r3, #46	; 0x2e
 800f03c:	d10c      	bne.n	800f058 <_svfiprintf_r+0x130>
 800f03e:	7863      	ldrb	r3, [r4, #1]
 800f040:	2b2a      	cmp	r3, #42	; 0x2a
 800f042:	d135      	bne.n	800f0b0 <_svfiprintf_r+0x188>
 800f044:	9b03      	ldr	r3, [sp, #12]
 800f046:	1d1a      	adds	r2, r3, #4
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	9203      	str	r2, [sp, #12]
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	bfb8      	it	lt
 800f050:	f04f 33ff 	movlt.w	r3, #4294967295
 800f054:	3402      	adds	r4, #2
 800f056:	9305      	str	r3, [sp, #20]
 800f058:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f124 <_svfiprintf_r+0x1fc>
 800f05c:	7821      	ldrb	r1, [r4, #0]
 800f05e:	2203      	movs	r2, #3
 800f060:	4650      	mov	r0, sl
 800f062:	f7f1 f8ed 	bl	8000240 <memchr>
 800f066:	b140      	cbz	r0, 800f07a <_svfiprintf_r+0x152>
 800f068:	2340      	movs	r3, #64	; 0x40
 800f06a:	eba0 000a 	sub.w	r0, r0, sl
 800f06e:	fa03 f000 	lsl.w	r0, r3, r0
 800f072:	9b04      	ldr	r3, [sp, #16]
 800f074:	4303      	orrs	r3, r0
 800f076:	3401      	adds	r4, #1
 800f078:	9304      	str	r3, [sp, #16]
 800f07a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f07e:	4826      	ldr	r0, [pc, #152]	; (800f118 <_svfiprintf_r+0x1f0>)
 800f080:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f084:	2206      	movs	r2, #6
 800f086:	f7f1 f8db 	bl	8000240 <memchr>
 800f08a:	2800      	cmp	r0, #0
 800f08c:	d038      	beq.n	800f100 <_svfiprintf_r+0x1d8>
 800f08e:	4b23      	ldr	r3, [pc, #140]	; (800f11c <_svfiprintf_r+0x1f4>)
 800f090:	bb1b      	cbnz	r3, 800f0da <_svfiprintf_r+0x1b2>
 800f092:	9b03      	ldr	r3, [sp, #12]
 800f094:	3307      	adds	r3, #7
 800f096:	f023 0307 	bic.w	r3, r3, #7
 800f09a:	3308      	adds	r3, #8
 800f09c:	9303      	str	r3, [sp, #12]
 800f09e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0a0:	4433      	add	r3, r6
 800f0a2:	9309      	str	r3, [sp, #36]	; 0x24
 800f0a4:	e767      	b.n	800ef76 <_svfiprintf_r+0x4e>
 800f0a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800f0aa:	460c      	mov	r4, r1
 800f0ac:	2001      	movs	r0, #1
 800f0ae:	e7a5      	b.n	800effc <_svfiprintf_r+0xd4>
 800f0b0:	2300      	movs	r3, #0
 800f0b2:	3401      	adds	r4, #1
 800f0b4:	9305      	str	r3, [sp, #20]
 800f0b6:	4619      	mov	r1, r3
 800f0b8:	f04f 0c0a 	mov.w	ip, #10
 800f0bc:	4620      	mov	r0, r4
 800f0be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f0c2:	3a30      	subs	r2, #48	; 0x30
 800f0c4:	2a09      	cmp	r2, #9
 800f0c6:	d903      	bls.n	800f0d0 <_svfiprintf_r+0x1a8>
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d0c5      	beq.n	800f058 <_svfiprintf_r+0x130>
 800f0cc:	9105      	str	r1, [sp, #20]
 800f0ce:	e7c3      	b.n	800f058 <_svfiprintf_r+0x130>
 800f0d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800f0d4:	4604      	mov	r4, r0
 800f0d6:	2301      	movs	r3, #1
 800f0d8:	e7f0      	b.n	800f0bc <_svfiprintf_r+0x194>
 800f0da:	ab03      	add	r3, sp, #12
 800f0dc:	9300      	str	r3, [sp, #0]
 800f0de:	462a      	mov	r2, r5
 800f0e0:	4b0f      	ldr	r3, [pc, #60]	; (800f120 <_svfiprintf_r+0x1f8>)
 800f0e2:	a904      	add	r1, sp, #16
 800f0e4:	4638      	mov	r0, r7
 800f0e6:	f7fd f9f9 	bl	800c4dc <_printf_float>
 800f0ea:	1c42      	adds	r2, r0, #1
 800f0ec:	4606      	mov	r6, r0
 800f0ee:	d1d6      	bne.n	800f09e <_svfiprintf_r+0x176>
 800f0f0:	89ab      	ldrh	r3, [r5, #12]
 800f0f2:	065b      	lsls	r3, r3, #25
 800f0f4:	f53f af2c 	bmi.w	800ef50 <_svfiprintf_r+0x28>
 800f0f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f0fa:	b01d      	add	sp, #116	; 0x74
 800f0fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f100:	ab03      	add	r3, sp, #12
 800f102:	9300      	str	r3, [sp, #0]
 800f104:	462a      	mov	r2, r5
 800f106:	4b06      	ldr	r3, [pc, #24]	; (800f120 <_svfiprintf_r+0x1f8>)
 800f108:	a904      	add	r1, sp, #16
 800f10a:	4638      	mov	r0, r7
 800f10c:	f7fd fc8a 	bl	800ca24 <_printf_i>
 800f110:	e7eb      	b.n	800f0ea <_svfiprintf_r+0x1c2>
 800f112:	bf00      	nop
 800f114:	08011564 	.word	0x08011564
 800f118:	0801156e 	.word	0x0801156e
 800f11c:	0800c4dd 	.word	0x0800c4dd
 800f120:	0800ee73 	.word	0x0800ee73
 800f124:	0801156a 	.word	0x0801156a

0800f128 <__sfputc_r>:
 800f128:	6893      	ldr	r3, [r2, #8]
 800f12a:	3b01      	subs	r3, #1
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	b410      	push	{r4}
 800f130:	6093      	str	r3, [r2, #8]
 800f132:	da08      	bge.n	800f146 <__sfputc_r+0x1e>
 800f134:	6994      	ldr	r4, [r2, #24]
 800f136:	42a3      	cmp	r3, r4
 800f138:	db01      	blt.n	800f13e <__sfputc_r+0x16>
 800f13a:	290a      	cmp	r1, #10
 800f13c:	d103      	bne.n	800f146 <__sfputc_r+0x1e>
 800f13e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f142:	f000 b989 	b.w	800f458 <__swbuf_r>
 800f146:	6813      	ldr	r3, [r2, #0]
 800f148:	1c58      	adds	r0, r3, #1
 800f14a:	6010      	str	r0, [r2, #0]
 800f14c:	7019      	strb	r1, [r3, #0]
 800f14e:	4608      	mov	r0, r1
 800f150:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f154:	4770      	bx	lr

0800f156 <__sfputs_r>:
 800f156:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f158:	4606      	mov	r6, r0
 800f15a:	460f      	mov	r7, r1
 800f15c:	4614      	mov	r4, r2
 800f15e:	18d5      	adds	r5, r2, r3
 800f160:	42ac      	cmp	r4, r5
 800f162:	d101      	bne.n	800f168 <__sfputs_r+0x12>
 800f164:	2000      	movs	r0, #0
 800f166:	e007      	b.n	800f178 <__sfputs_r+0x22>
 800f168:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f16c:	463a      	mov	r2, r7
 800f16e:	4630      	mov	r0, r6
 800f170:	f7ff ffda 	bl	800f128 <__sfputc_r>
 800f174:	1c43      	adds	r3, r0, #1
 800f176:	d1f3      	bne.n	800f160 <__sfputs_r+0xa>
 800f178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f17c <_vfiprintf_r>:
 800f17c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f180:	460d      	mov	r5, r1
 800f182:	b09d      	sub	sp, #116	; 0x74
 800f184:	4614      	mov	r4, r2
 800f186:	4698      	mov	r8, r3
 800f188:	4606      	mov	r6, r0
 800f18a:	b118      	cbz	r0, 800f194 <_vfiprintf_r+0x18>
 800f18c:	6983      	ldr	r3, [r0, #24]
 800f18e:	b90b      	cbnz	r3, 800f194 <_vfiprintf_r+0x18>
 800f190:	f7fc fbb8 	bl	800b904 <__sinit>
 800f194:	4b89      	ldr	r3, [pc, #548]	; (800f3bc <_vfiprintf_r+0x240>)
 800f196:	429d      	cmp	r5, r3
 800f198:	d11b      	bne.n	800f1d2 <_vfiprintf_r+0x56>
 800f19a:	6875      	ldr	r5, [r6, #4]
 800f19c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f19e:	07d9      	lsls	r1, r3, #31
 800f1a0:	d405      	bmi.n	800f1ae <_vfiprintf_r+0x32>
 800f1a2:	89ab      	ldrh	r3, [r5, #12]
 800f1a4:	059a      	lsls	r2, r3, #22
 800f1a6:	d402      	bmi.n	800f1ae <_vfiprintf_r+0x32>
 800f1a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f1aa:	f7fc fd8b 	bl	800bcc4 <__retarget_lock_acquire_recursive>
 800f1ae:	89ab      	ldrh	r3, [r5, #12]
 800f1b0:	071b      	lsls	r3, r3, #28
 800f1b2:	d501      	bpl.n	800f1b8 <_vfiprintf_r+0x3c>
 800f1b4:	692b      	ldr	r3, [r5, #16]
 800f1b6:	b9eb      	cbnz	r3, 800f1f4 <_vfiprintf_r+0x78>
 800f1b8:	4629      	mov	r1, r5
 800f1ba:	4630      	mov	r0, r6
 800f1bc:	f000 f9ac 	bl	800f518 <__swsetup_r>
 800f1c0:	b1c0      	cbz	r0, 800f1f4 <_vfiprintf_r+0x78>
 800f1c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f1c4:	07dc      	lsls	r4, r3, #31
 800f1c6:	d50e      	bpl.n	800f1e6 <_vfiprintf_r+0x6a>
 800f1c8:	f04f 30ff 	mov.w	r0, #4294967295
 800f1cc:	b01d      	add	sp, #116	; 0x74
 800f1ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1d2:	4b7b      	ldr	r3, [pc, #492]	; (800f3c0 <_vfiprintf_r+0x244>)
 800f1d4:	429d      	cmp	r5, r3
 800f1d6:	d101      	bne.n	800f1dc <_vfiprintf_r+0x60>
 800f1d8:	68b5      	ldr	r5, [r6, #8]
 800f1da:	e7df      	b.n	800f19c <_vfiprintf_r+0x20>
 800f1dc:	4b79      	ldr	r3, [pc, #484]	; (800f3c4 <_vfiprintf_r+0x248>)
 800f1de:	429d      	cmp	r5, r3
 800f1e0:	bf08      	it	eq
 800f1e2:	68f5      	ldreq	r5, [r6, #12]
 800f1e4:	e7da      	b.n	800f19c <_vfiprintf_r+0x20>
 800f1e6:	89ab      	ldrh	r3, [r5, #12]
 800f1e8:	0598      	lsls	r0, r3, #22
 800f1ea:	d4ed      	bmi.n	800f1c8 <_vfiprintf_r+0x4c>
 800f1ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f1ee:	f7fc fd6b 	bl	800bcc8 <__retarget_lock_release_recursive>
 800f1f2:	e7e9      	b.n	800f1c8 <_vfiprintf_r+0x4c>
 800f1f4:	2300      	movs	r3, #0
 800f1f6:	9309      	str	r3, [sp, #36]	; 0x24
 800f1f8:	2320      	movs	r3, #32
 800f1fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f1fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800f202:	2330      	movs	r3, #48	; 0x30
 800f204:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f3c8 <_vfiprintf_r+0x24c>
 800f208:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f20c:	f04f 0901 	mov.w	r9, #1
 800f210:	4623      	mov	r3, r4
 800f212:	469a      	mov	sl, r3
 800f214:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f218:	b10a      	cbz	r2, 800f21e <_vfiprintf_r+0xa2>
 800f21a:	2a25      	cmp	r2, #37	; 0x25
 800f21c:	d1f9      	bne.n	800f212 <_vfiprintf_r+0x96>
 800f21e:	ebba 0b04 	subs.w	fp, sl, r4
 800f222:	d00b      	beq.n	800f23c <_vfiprintf_r+0xc0>
 800f224:	465b      	mov	r3, fp
 800f226:	4622      	mov	r2, r4
 800f228:	4629      	mov	r1, r5
 800f22a:	4630      	mov	r0, r6
 800f22c:	f7ff ff93 	bl	800f156 <__sfputs_r>
 800f230:	3001      	adds	r0, #1
 800f232:	f000 80aa 	beq.w	800f38a <_vfiprintf_r+0x20e>
 800f236:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f238:	445a      	add	r2, fp
 800f23a:	9209      	str	r2, [sp, #36]	; 0x24
 800f23c:	f89a 3000 	ldrb.w	r3, [sl]
 800f240:	2b00      	cmp	r3, #0
 800f242:	f000 80a2 	beq.w	800f38a <_vfiprintf_r+0x20e>
 800f246:	2300      	movs	r3, #0
 800f248:	f04f 32ff 	mov.w	r2, #4294967295
 800f24c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f250:	f10a 0a01 	add.w	sl, sl, #1
 800f254:	9304      	str	r3, [sp, #16]
 800f256:	9307      	str	r3, [sp, #28]
 800f258:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f25c:	931a      	str	r3, [sp, #104]	; 0x68
 800f25e:	4654      	mov	r4, sl
 800f260:	2205      	movs	r2, #5
 800f262:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f266:	4858      	ldr	r0, [pc, #352]	; (800f3c8 <_vfiprintf_r+0x24c>)
 800f268:	f7f0 ffea 	bl	8000240 <memchr>
 800f26c:	9a04      	ldr	r2, [sp, #16]
 800f26e:	b9d8      	cbnz	r0, 800f2a8 <_vfiprintf_r+0x12c>
 800f270:	06d1      	lsls	r1, r2, #27
 800f272:	bf44      	itt	mi
 800f274:	2320      	movmi	r3, #32
 800f276:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f27a:	0713      	lsls	r3, r2, #28
 800f27c:	bf44      	itt	mi
 800f27e:	232b      	movmi	r3, #43	; 0x2b
 800f280:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f284:	f89a 3000 	ldrb.w	r3, [sl]
 800f288:	2b2a      	cmp	r3, #42	; 0x2a
 800f28a:	d015      	beq.n	800f2b8 <_vfiprintf_r+0x13c>
 800f28c:	9a07      	ldr	r2, [sp, #28]
 800f28e:	4654      	mov	r4, sl
 800f290:	2000      	movs	r0, #0
 800f292:	f04f 0c0a 	mov.w	ip, #10
 800f296:	4621      	mov	r1, r4
 800f298:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f29c:	3b30      	subs	r3, #48	; 0x30
 800f29e:	2b09      	cmp	r3, #9
 800f2a0:	d94e      	bls.n	800f340 <_vfiprintf_r+0x1c4>
 800f2a2:	b1b0      	cbz	r0, 800f2d2 <_vfiprintf_r+0x156>
 800f2a4:	9207      	str	r2, [sp, #28]
 800f2a6:	e014      	b.n	800f2d2 <_vfiprintf_r+0x156>
 800f2a8:	eba0 0308 	sub.w	r3, r0, r8
 800f2ac:	fa09 f303 	lsl.w	r3, r9, r3
 800f2b0:	4313      	orrs	r3, r2
 800f2b2:	9304      	str	r3, [sp, #16]
 800f2b4:	46a2      	mov	sl, r4
 800f2b6:	e7d2      	b.n	800f25e <_vfiprintf_r+0xe2>
 800f2b8:	9b03      	ldr	r3, [sp, #12]
 800f2ba:	1d19      	adds	r1, r3, #4
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	9103      	str	r1, [sp, #12]
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	bfbb      	ittet	lt
 800f2c4:	425b      	neglt	r3, r3
 800f2c6:	f042 0202 	orrlt.w	r2, r2, #2
 800f2ca:	9307      	strge	r3, [sp, #28]
 800f2cc:	9307      	strlt	r3, [sp, #28]
 800f2ce:	bfb8      	it	lt
 800f2d0:	9204      	strlt	r2, [sp, #16]
 800f2d2:	7823      	ldrb	r3, [r4, #0]
 800f2d4:	2b2e      	cmp	r3, #46	; 0x2e
 800f2d6:	d10c      	bne.n	800f2f2 <_vfiprintf_r+0x176>
 800f2d8:	7863      	ldrb	r3, [r4, #1]
 800f2da:	2b2a      	cmp	r3, #42	; 0x2a
 800f2dc:	d135      	bne.n	800f34a <_vfiprintf_r+0x1ce>
 800f2de:	9b03      	ldr	r3, [sp, #12]
 800f2e0:	1d1a      	adds	r2, r3, #4
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	9203      	str	r2, [sp, #12]
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	bfb8      	it	lt
 800f2ea:	f04f 33ff 	movlt.w	r3, #4294967295
 800f2ee:	3402      	adds	r4, #2
 800f2f0:	9305      	str	r3, [sp, #20]
 800f2f2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f3d8 <_vfiprintf_r+0x25c>
 800f2f6:	7821      	ldrb	r1, [r4, #0]
 800f2f8:	2203      	movs	r2, #3
 800f2fa:	4650      	mov	r0, sl
 800f2fc:	f7f0 ffa0 	bl	8000240 <memchr>
 800f300:	b140      	cbz	r0, 800f314 <_vfiprintf_r+0x198>
 800f302:	2340      	movs	r3, #64	; 0x40
 800f304:	eba0 000a 	sub.w	r0, r0, sl
 800f308:	fa03 f000 	lsl.w	r0, r3, r0
 800f30c:	9b04      	ldr	r3, [sp, #16]
 800f30e:	4303      	orrs	r3, r0
 800f310:	3401      	adds	r4, #1
 800f312:	9304      	str	r3, [sp, #16]
 800f314:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f318:	482c      	ldr	r0, [pc, #176]	; (800f3cc <_vfiprintf_r+0x250>)
 800f31a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f31e:	2206      	movs	r2, #6
 800f320:	f7f0 ff8e 	bl	8000240 <memchr>
 800f324:	2800      	cmp	r0, #0
 800f326:	d03f      	beq.n	800f3a8 <_vfiprintf_r+0x22c>
 800f328:	4b29      	ldr	r3, [pc, #164]	; (800f3d0 <_vfiprintf_r+0x254>)
 800f32a:	bb1b      	cbnz	r3, 800f374 <_vfiprintf_r+0x1f8>
 800f32c:	9b03      	ldr	r3, [sp, #12]
 800f32e:	3307      	adds	r3, #7
 800f330:	f023 0307 	bic.w	r3, r3, #7
 800f334:	3308      	adds	r3, #8
 800f336:	9303      	str	r3, [sp, #12]
 800f338:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f33a:	443b      	add	r3, r7
 800f33c:	9309      	str	r3, [sp, #36]	; 0x24
 800f33e:	e767      	b.n	800f210 <_vfiprintf_r+0x94>
 800f340:	fb0c 3202 	mla	r2, ip, r2, r3
 800f344:	460c      	mov	r4, r1
 800f346:	2001      	movs	r0, #1
 800f348:	e7a5      	b.n	800f296 <_vfiprintf_r+0x11a>
 800f34a:	2300      	movs	r3, #0
 800f34c:	3401      	adds	r4, #1
 800f34e:	9305      	str	r3, [sp, #20]
 800f350:	4619      	mov	r1, r3
 800f352:	f04f 0c0a 	mov.w	ip, #10
 800f356:	4620      	mov	r0, r4
 800f358:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f35c:	3a30      	subs	r2, #48	; 0x30
 800f35e:	2a09      	cmp	r2, #9
 800f360:	d903      	bls.n	800f36a <_vfiprintf_r+0x1ee>
 800f362:	2b00      	cmp	r3, #0
 800f364:	d0c5      	beq.n	800f2f2 <_vfiprintf_r+0x176>
 800f366:	9105      	str	r1, [sp, #20]
 800f368:	e7c3      	b.n	800f2f2 <_vfiprintf_r+0x176>
 800f36a:	fb0c 2101 	mla	r1, ip, r1, r2
 800f36e:	4604      	mov	r4, r0
 800f370:	2301      	movs	r3, #1
 800f372:	e7f0      	b.n	800f356 <_vfiprintf_r+0x1da>
 800f374:	ab03      	add	r3, sp, #12
 800f376:	9300      	str	r3, [sp, #0]
 800f378:	462a      	mov	r2, r5
 800f37a:	4b16      	ldr	r3, [pc, #88]	; (800f3d4 <_vfiprintf_r+0x258>)
 800f37c:	a904      	add	r1, sp, #16
 800f37e:	4630      	mov	r0, r6
 800f380:	f7fd f8ac 	bl	800c4dc <_printf_float>
 800f384:	4607      	mov	r7, r0
 800f386:	1c78      	adds	r0, r7, #1
 800f388:	d1d6      	bne.n	800f338 <_vfiprintf_r+0x1bc>
 800f38a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f38c:	07d9      	lsls	r1, r3, #31
 800f38e:	d405      	bmi.n	800f39c <_vfiprintf_r+0x220>
 800f390:	89ab      	ldrh	r3, [r5, #12]
 800f392:	059a      	lsls	r2, r3, #22
 800f394:	d402      	bmi.n	800f39c <_vfiprintf_r+0x220>
 800f396:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f398:	f7fc fc96 	bl	800bcc8 <__retarget_lock_release_recursive>
 800f39c:	89ab      	ldrh	r3, [r5, #12]
 800f39e:	065b      	lsls	r3, r3, #25
 800f3a0:	f53f af12 	bmi.w	800f1c8 <_vfiprintf_r+0x4c>
 800f3a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f3a6:	e711      	b.n	800f1cc <_vfiprintf_r+0x50>
 800f3a8:	ab03      	add	r3, sp, #12
 800f3aa:	9300      	str	r3, [sp, #0]
 800f3ac:	462a      	mov	r2, r5
 800f3ae:	4b09      	ldr	r3, [pc, #36]	; (800f3d4 <_vfiprintf_r+0x258>)
 800f3b0:	a904      	add	r1, sp, #16
 800f3b2:	4630      	mov	r0, r6
 800f3b4:	f7fd fb36 	bl	800ca24 <_printf_i>
 800f3b8:	e7e4      	b.n	800f384 <_vfiprintf_r+0x208>
 800f3ba:	bf00      	nop
 800f3bc:	08011058 	.word	0x08011058
 800f3c0:	08011078 	.word	0x08011078
 800f3c4:	08011038 	.word	0x08011038
 800f3c8:	08011564 	.word	0x08011564
 800f3cc:	0801156e 	.word	0x0801156e
 800f3d0:	0800c4dd 	.word	0x0800c4dd
 800f3d4:	0800f157 	.word	0x0800f157
 800f3d8:	0801156a 	.word	0x0801156a

0800f3dc <_read_r>:
 800f3dc:	b538      	push	{r3, r4, r5, lr}
 800f3de:	4d07      	ldr	r5, [pc, #28]	; (800f3fc <_read_r+0x20>)
 800f3e0:	4604      	mov	r4, r0
 800f3e2:	4608      	mov	r0, r1
 800f3e4:	4611      	mov	r1, r2
 800f3e6:	2200      	movs	r2, #0
 800f3e8:	602a      	str	r2, [r5, #0]
 800f3ea:	461a      	mov	r2, r3
 800f3ec:	f7f2 fb2a 	bl	8001a44 <_read>
 800f3f0:	1c43      	adds	r3, r0, #1
 800f3f2:	d102      	bne.n	800f3fa <_read_r+0x1e>
 800f3f4:	682b      	ldr	r3, [r5, #0]
 800f3f6:	b103      	cbz	r3, 800f3fa <_read_r+0x1e>
 800f3f8:	6023      	str	r3, [r4, #0]
 800f3fa:	bd38      	pop	{r3, r4, r5, pc}
 800f3fc:	200050bc 	.word	0x200050bc

0800f400 <siscanf>:
 800f400:	b40e      	push	{r1, r2, r3}
 800f402:	b510      	push	{r4, lr}
 800f404:	b09f      	sub	sp, #124	; 0x7c
 800f406:	ac21      	add	r4, sp, #132	; 0x84
 800f408:	f44f 7101 	mov.w	r1, #516	; 0x204
 800f40c:	f854 2b04 	ldr.w	r2, [r4], #4
 800f410:	9201      	str	r2, [sp, #4]
 800f412:	f8ad 101c 	strh.w	r1, [sp, #28]
 800f416:	9004      	str	r0, [sp, #16]
 800f418:	9008      	str	r0, [sp, #32]
 800f41a:	f7f0 ff03 	bl	8000224 <strlen>
 800f41e:	4b0c      	ldr	r3, [pc, #48]	; (800f450 <siscanf+0x50>)
 800f420:	9005      	str	r0, [sp, #20]
 800f422:	9009      	str	r0, [sp, #36]	; 0x24
 800f424:	930d      	str	r3, [sp, #52]	; 0x34
 800f426:	480b      	ldr	r0, [pc, #44]	; (800f454 <siscanf+0x54>)
 800f428:	9a01      	ldr	r2, [sp, #4]
 800f42a:	6800      	ldr	r0, [r0, #0]
 800f42c:	9403      	str	r4, [sp, #12]
 800f42e:	2300      	movs	r3, #0
 800f430:	9311      	str	r3, [sp, #68]	; 0x44
 800f432:	9316      	str	r3, [sp, #88]	; 0x58
 800f434:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f438:	f8ad 301e 	strh.w	r3, [sp, #30]
 800f43c:	a904      	add	r1, sp, #16
 800f43e:	4623      	mov	r3, r4
 800f440:	f000 f9aa 	bl	800f798 <__ssvfiscanf_r>
 800f444:	b01f      	add	sp, #124	; 0x7c
 800f446:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f44a:	b003      	add	sp, #12
 800f44c:	4770      	bx	lr
 800f44e:	bf00      	nop
 800f450:	0800ce4f 	.word	0x0800ce4f
 800f454:	20000020 	.word	0x20000020

0800f458 <__swbuf_r>:
 800f458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f45a:	460e      	mov	r6, r1
 800f45c:	4614      	mov	r4, r2
 800f45e:	4605      	mov	r5, r0
 800f460:	b118      	cbz	r0, 800f46a <__swbuf_r+0x12>
 800f462:	6983      	ldr	r3, [r0, #24]
 800f464:	b90b      	cbnz	r3, 800f46a <__swbuf_r+0x12>
 800f466:	f7fc fa4d 	bl	800b904 <__sinit>
 800f46a:	4b21      	ldr	r3, [pc, #132]	; (800f4f0 <__swbuf_r+0x98>)
 800f46c:	429c      	cmp	r4, r3
 800f46e:	d12b      	bne.n	800f4c8 <__swbuf_r+0x70>
 800f470:	686c      	ldr	r4, [r5, #4]
 800f472:	69a3      	ldr	r3, [r4, #24]
 800f474:	60a3      	str	r3, [r4, #8]
 800f476:	89a3      	ldrh	r3, [r4, #12]
 800f478:	071a      	lsls	r2, r3, #28
 800f47a:	d52f      	bpl.n	800f4dc <__swbuf_r+0x84>
 800f47c:	6923      	ldr	r3, [r4, #16]
 800f47e:	b36b      	cbz	r3, 800f4dc <__swbuf_r+0x84>
 800f480:	6923      	ldr	r3, [r4, #16]
 800f482:	6820      	ldr	r0, [r4, #0]
 800f484:	1ac0      	subs	r0, r0, r3
 800f486:	6963      	ldr	r3, [r4, #20]
 800f488:	b2f6      	uxtb	r6, r6
 800f48a:	4283      	cmp	r3, r0
 800f48c:	4637      	mov	r7, r6
 800f48e:	dc04      	bgt.n	800f49a <__swbuf_r+0x42>
 800f490:	4621      	mov	r1, r4
 800f492:	4628      	mov	r0, r5
 800f494:	f7fe ffc2 	bl	800e41c <_fflush_r>
 800f498:	bb30      	cbnz	r0, 800f4e8 <__swbuf_r+0x90>
 800f49a:	68a3      	ldr	r3, [r4, #8]
 800f49c:	3b01      	subs	r3, #1
 800f49e:	60a3      	str	r3, [r4, #8]
 800f4a0:	6823      	ldr	r3, [r4, #0]
 800f4a2:	1c5a      	adds	r2, r3, #1
 800f4a4:	6022      	str	r2, [r4, #0]
 800f4a6:	701e      	strb	r6, [r3, #0]
 800f4a8:	6963      	ldr	r3, [r4, #20]
 800f4aa:	3001      	adds	r0, #1
 800f4ac:	4283      	cmp	r3, r0
 800f4ae:	d004      	beq.n	800f4ba <__swbuf_r+0x62>
 800f4b0:	89a3      	ldrh	r3, [r4, #12]
 800f4b2:	07db      	lsls	r3, r3, #31
 800f4b4:	d506      	bpl.n	800f4c4 <__swbuf_r+0x6c>
 800f4b6:	2e0a      	cmp	r6, #10
 800f4b8:	d104      	bne.n	800f4c4 <__swbuf_r+0x6c>
 800f4ba:	4621      	mov	r1, r4
 800f4bc:	4628      	mov	r0, r5
 800f4be:	f7fe ffad 	bl	800e41c <_fflush_r>
 800f4c2:	b988      	cbnz	r0, 800f4e8 <__swbuf_r+0x90>
 800f4c4:	4638      	mov	r0, r7
 800f4c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f4c8:	4b0a      	ldr	r3, [pc, #40]	; (800f4f4 <__swbuf_r+0x9c>)
 800f4ca:	429c      	cmp	r4, r3
 800f4cc:	d101      	bne.n	800f4d2 <__swbuf_r+0x7a>
 800f4ce:	68ac      	ldr	r4, [r5, #8]
 800f4d0:	e7cf      	b.n	800f472 <__swbuf_r+0x1a>
 800f4d2:	4b09      	ldr	r3, [pc, #36]	; (800f4f8 <__swbuf_r+0xa0>)
 800f4d4:	429c      	cmp	r4, r3
 800f4d6:	bf08      	it	eq
 800f4d8:	68ec      	ldreq	r4, [r5, #12]
 800f4da:	e7ca      	b.n	800f472 <__swbuf_r+0x1a>
 800f4dc:	4621      	mov	r1, r4
 800f4de:	4628      	mov	r0, r5
 800f4e0:	f000 f81a 	bl	800f518 <__swsetup_r>
 800f4e4:	2800      	cmp	r0, #0
 800f4e6:	d0cb      	beq.n	800f480 <__swbuf_r+0x28>
 800f4e8:	f04f 37ff 	mov.w	r7, #4294967295
 800f4ec:	e7ea      	b.n	800f4c4 <__swbuf_r+0x6c>
 800f4ee:	bf00      	nop
 800f4f0:	08011058 	.word	0x08011058
 800f4f4:	08011078 	.word	0x08011078
 800f4f8:	08011038 	.word	0x08011038

0800f4fc <__ascii_wctomb>:
 800f4fc:	b149      	cbz	r1, 800f512 <__ascii_wctomb+0x16>
 800f4fe:	2aff      	cmp	r2, #255	; 0xff
 800f500:	bf85      	ittet	hi
 800f502:	238a      	movhi	r3, #138	; 0x8a
 800f504:	6003      	strhi	r3, [r0, #0]
 800f506:	700a      	strbls	r2, [r1, #0]
 800f508:	f04f 30ff 	movhi.w	r0, #4294967295
 800f50c:	bf98      	it	ls
 800f50e:	2001      	movls	r0, #1
 800f510:	4770      	bx	lr
 800f512:	4608      	mov	r0, r1
 800f514:	4770      	bx	lr
	...

0800f518 <__swsetup_r>:
 800f518:	4b32      	ldr	r3, [pc, #200]	; (800f5e4 <__swsetup_r+0xcc>)
 800f51a:	b570      	push	{r4, r5, r6, lr}
 800f51c:	681d      	ldr	r5, [r3, #0]
 800f51e:	4606      	mov	r6, r0
 800f520:	460c      	mov	r4, r1
 800f522:	b125      	cbz	r5, 800f52e <__swsetup_r+0x16>
 800f524:	69ab      	ldr	r3, [r5, #24]
 800f526:	b913      	cbnz	r3, 800f52e <__swsetup_r+0x16>
 800f528:	4628      	mov	r0, r5
 800f52a:	f7fc f9eb 	bl	800b904 <__sinit>
 800f52e:	4b2e      	ldr	r3, [pc, #184]	; (800f5e8 <__swsetup_r+0xd0>)
 800f530:	429c      	cmp	r4, r3
 800f532:	d10f      	bne.n	800f554 <__swsetup_r+0x3c>
 800f534:	686c      	ldr	r4, [r5, #4]
 800f536:	89a3      	ldrh	r3, [r4, #12]
 800f538:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f53c:	0719      	lsls	r1, r3, #28
 800f53e:	d42c      	bmi.n	800f59a <__swsetup_r+0x82>
 800f540:	06dd      	lsls	r5, r3, #27
 800f542:	d411      	bmi.n	800f568 <__swsetup_r+0x50>
 800f544:	2309      	movs	r3, #9
 800f546:	6033      	str	r3, [r6, #0]
 800f548:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f54c:	81a3      	strh	r3, [r4, #12]
 800f54e:	f04f 30ff 	mov.w	r0, #4294967295
 800f552:	e03e      	b.n	800f5d2 <__swsetup_r+0xba>
 800f554:	4b25      	ldr	r3, [pc, #148]	; (800f5ec <__swsetup_r+0xd4>)
 800f556:	429c      	cmp	r4, r3
 800f558:	d101      	bne.n	800f55e <__swsetup_r+0x46>
 800f55a:	68ac      	ldr	r4, [r5, #8]
 800f55c:	e7eb      	b.n	800f536 <__swsetup_r+0x1e>
 800f55e:	4b24      	ldr	r3, [pc, #144]	; (800f5f0 <__swsetup_r+0xd8>)
 800f560:	429c      	cmp	r4, r3
 800f562:	bf08      	it	eq
 800f564:	68ec      	ldreq	r4, [r5, #12]
 800f566:	e7e6      	b.n	800f536 <__swsetup_r+0x1e>
 800f568:	0758      	lsls	r0, r3, #29
 800f56a:	d512      	bpl.n	800f592 <__swsetup_r+0x7a>
 800f56c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f56e:	b141      	cbz	r1, 800f582 <__swsetup_r+0x6a>
 800f570:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f574:	4299      	cmp	r1, r3
 800f576:	d002      	beq.n	800f57e <__swsetup_r+0x66>
 800f578:	4630      	mov	r0, r6
 800f57a:	f7fc fe65 	bl	800c248 <_free_r>
 800f57e:	2300      	movs	r3, #0
 800f580:	6363      	str	r3, [r4, #52]	; 0x34
 800f582:	89a3      	ldrh	r3, [r4, #12]
 800f584:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f588:	81a3      	strh	r3, [r4, #12]
 800f58a:	2300      	movs	r3, #0
 800f58c:	6063      	str	r3, [r4, #4]
 800f58e:	6923      	ldr	r3, [r4, #16]
 800f590:	6023      	str	r3, [r4, #0]
 800f592:	89a3      	ldrh	r3, [r4, #12]
 800f594:	f043 0308 	orr.w	r3, r3, #8
 800f598:	81a3      	strh	r3, [r4, #12]
 800f59a:	6923      	ldr	r3, [r4, #16]
 800f59c:	b94b      	cbnz	r3, 800f5b2 <__swsetup_r+0x9a>
 800f59e:	89a3      	ldrh	r3, [r4, #12]
 800f5a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f5a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f5a8:	d003      	beq.n	800f5b2 <__swsetup_r+0x9a>
 800f5aa:	4621      	mov	r1, r4
 800f5ac:	4630      	mov	r0, r6
 800f5ae:	f000 f851 	bl	800f654 <__smakebuf_r>
 800f5b2:	89a0      	ldrh	r0, [r4, #12]
 800f5b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f5b8:	f010 0301 	ands.w	r3, r0, #1
 800f5bc:	d00a      	beq.n	800f5d4 <__swsetup_r+0xbc>
 800f5be:	2300      	movs	r3, #0
 800f5c0:	60a3      	str	r3, [r4, #8]
 800f5c2:	6963      	ldr	r3, [r4, #20]
 800f5c4:	425b      	negs	r3, r3
 800f5c6:	61a3      	str	r3, [r4, #24]
 800f5c8:	6923      	ldr	r3, [r4, #16]
 800f5ca:	b943      	cbnz	r3, 800f5de <__swsetup_r+0xc6>
 800f5cc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f5d0:	d1ba      	bne.n	800f548 <__swsetup_r+0x30>
 800f5d2:	bd70      	pop	{r4, r5, r6, pc}
 800f5d4:	0781      	lsls	r1, r0, #30
 800f5d6:	bf58      	it	pl
 800f5d8:	6963      	ldrpl	r3, [r4, #20]
 800f5da:	60a3      	str	r3, [r4, #8]
 800f5dc:	e7f4      	b.n	800f5c8 <__swsetup_r+0xb0>
 800f5de:	2000      	movs	r0, #0
 800f5e0:	e7f7      	b.n	800f5d2 <__swsetup_r+0xba>
 800f5e2:	bf00      	nop
 800f5e4:	20000020 	.word	0x20000020
 800f5e8:	08011058 	.word	0x08011058
 800f5ec:	08011078 	.word	0x08011078
 800f5f0:	08011038 	.word	0x08011038

0800f5f4 <__env_lock>:
 800f5f4:	4801      	ldr	r0, [pc, #4]	; (800f5fc <__env_lock+0x8>)
 800f5f6:	f7fc bb65 	b.w	800bcc4 <__retarget_lock_acquire_recursive>
 800f5fa:	bf00      	nop
 800f5fc:	200050b2 	.word	0x200050b2

0800f600 <__env_unlock>:
 800f600:	4801      	ldr	r0, [pc, #4]	; (800f608 <__env_unlock+0x8>)
 800f602:	f7fc bb61 	b.w	800bcc8 <__retarget_lock_release_recursive>
 800f606:	bf00      	nop
 800f608:	200050b2 	.word	0x200050b2

0800f60c <__swhatbuf_r>:
 800f60c:	b570      	push	{r4, r5, r6, lr}
 800f60e:	460e      	mov	r6, r1
 800f610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f614:	2900      	cmp	r1, #0
 800f616:	b096      	sub	sp, #88	; 0x58
 800f618:	4614      	mov	r4, r2
 800f61a:	461d      	mov	r5, r3
 800f61c:	da07      	bge.n	800f62e <__swhatbuf_r+0x22>
 800f61e:	2300      	movs	r3, #0
 800f620:	602b      	str	r3, [r5, #0]
 800f622:	89b3      	ldrh	r3, [r6, #12]
 800f624:	061a      	lsls	r2, r3, #24
 800f626:	d410      	bmi.n	800f64a <__swhatbuf_r+0x3e>
 800f628:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f62c:	e00e      	b.n	800f64c <__swhatbuf_r+0x40>
 800f62e:	466a      	mov	r2, sp
 800f630:	f000 fbea 	bl	800fe08 <_fstat_r>
 800f634:	2800      	cmp	r0, #0
 800f636:	dbf2      	blt.n	800f61e <__swhatbuf_r+0x12>
 800f638:	9a01      	ldr	r2, [sp, #4]
 800f63a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f63e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f642:	425a      	negs	r2, r3
 800f644:	415a      	adcs	r2, r3
 800f646:	602a      	str	r2, [r5, #0]
 800f648:	e7ee      	b.n	800f628 <__swhatbuf_r+0x1c>
 800f64a:	2340      	movs	r3, #64	; 0x40
 800f64c:	2000      	movs	r0, #0
 800f64e:	6023      	str	r3, [r4, #0]
 800f650:	b016      	add	sp, #88	; 0x58
 800f652:	bd70      	pop	{r4, r5, r6, pc}

0800f654 <__smakebuf_r>:
 800f654:	898b      	ldrh	r3, [r1, #12]
 800f656:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f658:	079d      	lsls	r5, r3, #30
 800f65a:	4606      	mov	r6, r0
 800f65c:	460c      	mov	r4, r1
 800f65e:	d507      	bpl.n	800f670 <__smakebuf_r+0x1c>
 800f660:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f664:	6023      	str	r3, [r4, #0]
 800f666:	6123      	str	r3, [r4, #16]
 800f668:	2301      	movs	r3, #1
 800f66a:	6163      	str	r3, [r4, #20]
 800f66c:	b002      	add	sp, #8
 800f66e:	bd70      	pop	{r4, r5, r6, pc}
 800f670:	ab01      	add	r3, sp, #4
 800f672:	466a      	mov	r2, sp
 800f674:	f7ff ffca 	bl	800f60c <__swhatbuf_r>
 800f678:	9900      	ldr	r1, [sp, #0]
 800f67a:	4605      	mov	r5, r0
 800f67c:	4630      	mov	r0, r6
 800f67e:	f7fc fe33 	bl	800c2e8 <_malloc_r>
 800f682:	b948      	cbnz	r0, 800f698 <__smakebuf_r+0x44>
 800f684:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f688:	059a      	lsls	r2, r3, #22
 800f68a:	d4ef      	bmi.n	800f66c <__smakebuf_r+0x18>
 800f68c:	f023 0303 	bic.w	r3, r3, #3
 800f690:	f043 0302 	orr.w	r3, r3, #2
 800f694:	81a3      	strh	r3, [r4, #12]
 800f696:	e7e3      	b.n	800f660 <__smakebuf_r+0xc>
 800f698:	4b0d      	ldr	r3, [pc, #52]	; (800f6d0 <__smakebuf_r+0x7c>)
 800f69a:	62b3      	str	r3, [r6, #40]	; 0x28
 800f69c:	89a3      	ldrh	r3, [r4, #12]
 800f69e:	6020      	str	r0, [r4, #0]
 800f6a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f6a4:	81a3      	strh	r3, [r4, #12]
 800f6a6:	9b00      	ldr	r3, [sp, #0]
 800f6a8:	6163      	str	r3, [r4, #20]
 800f6aa:	9b01      	ldr	r3, [sp, #4]
 800f6ac:	6120      	str	r0, [r4, #16]
 800f6ae:	b15b      	cbz	r3, 800f6c8 <__smakebuf_r+0x74>
 800f6b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f6b4:	4630      	mov	r0, r6
 800f6b6:	f000 fbb9 	bl	800fe2c <_isatty_r>
 800f6ba:	b128      	cbz	r0, 800f6c8 <__smakebuf_r+0x74>
 800f6bc:	89a3      	ldrh	r3, [r4, #12]
 800f6be:	f023 0303 	bic.w	r3, r3, #3
 800f6c2:	f043 0301 	orr.w	r3, r3, #1
 800f6c6:	81a3      	strh	r3, [r4, #12]
 800f6c8:	89a0      	ldrh	r0, [r4, #12]
 800f6ca:	4305      	orrs	r5, r0
 800f6cc:	81a5      	strh	r5, [r4, #12]
 800f6ce:	e7cd      	b.n	800f66c <__smakebuf_r+0x18>
 800f6d0:	0800b89d 	.word	0x0800b89d

0800f6d4 <_malloc_usable_size_r>:
 800f6d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f6d8:	1f18      	subs	r0, r3, #4
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	bfbc      	itt	lt
 800f6de:	580b      	ldrlt	r3, [r1, r0]
 800f6e0:	18c0      	addlt	r0, r0, r3
 800f6e2:	4770      	bx	lr

0800f6e4 <_sungetc_r>:
 800f6e4:	b538      	push	{r3, r4, r5, lr}
 800f6e6:	1c4b      	adds	r3, r1, #1
 800f6e8:	4614      	mov	r4, r2
 800f6ea:	d103      	bne.n	800f6f4 <_sungetc_r+0x10>
 800f6ec:	f04f 35ff 	mov.w	r5, #4294967295
 800f6f0:	4628      	mov	r0, r5
 800f6f2:	bd38      	pop	{r3, r4, r5, pc}
 800f6f4:	8993      	ldrh	r3, [r2, #12]
 800f6f6:	f023 0320 	bic.w	r3, r3, #32
 800f6fa:	8193      	strh	r3, [r2, #12]
 800f6fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f6fe:	6852      	ldr	r2, [r2, #4]
 800f700:	b2cd      	uxtb	r5, r1
 800f702:	b18b      	cbz	r3, 800f728 <_sungetc_r+0x44>
 800f704:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800f706:	4293      	cmp	r3, r2
 800f708:	dd08      	ble.n	800f71c <_sungetc_r+0x38>
 800f70a:	6823      	ldr	r3, [r4, #0]
 800f70c:	1e5a      	subs	r2, r3, #1
 800f70e:	6022      	str	r2, [r4, #0]
 800f710:	f803 5c01 	strb.w	r5, [r3, #-1]
 800f714:	6863      	ldr	r3, [r4, #4]
 800f716:	3301      	adds	r3, #1
 800f718:	6063      	str	r3, [r4, #4]
 800f71a:	e7e9      	b.n	800f6f0 <_sungetc_r+0xc>
 800f71c:	4621      	mov	r1, r4
 800f71e:	f000 fb39 	bl	800fd94 <__submore>
 800f722:	2800      	cmp	r0, #0
 800f724:	d0f1      	beq.n	800f70a <_sungetc_r+0x26>
 800f726:	e7e1      	b.n	800f6ec <_sungetc_r+0x8>
 800f728:	6921      	ldr	r1, [r4, #16]
 800f72a:	6823      	ldr	r3, [r4, #0]
 800f72c:	b151      	cbz	r1, 800f744 <_sungetc_r+0x60>
 800f72e:	4299      	cmp	r1, r3
 800f730:	d208      	bcs.n	800f744 <_sungetc_r+0x60>
 800f732:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800f736:	42a9      	cmp	r1, r5
 800f738:	d104      	bne.n	800f744 <_sungetc_r+0x60>
 800f73a:	3b01      	subs	r3, #1
 800f73c:	3201      	adds	r2, #1
 800f73e:	6023      	str	r3, [r4, #0]
 800f740:	6062      	str	r2, [r4, #4]
 800f742:	e7d5      	b.n	800f6f0 <_sungetc_r+0xc>
 800f744:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800f748:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f74c:	6363      	str	r3, [r4, #52]	; 0x34
 800f74e:	2303      	movs	r3, #3
 800f750:	63a3      	str	r3, [r4, #56]	; 0x38
 800f752:	4623      	mov	r3, r4
 800f754:	f803 5f46 	strb.w	r5, [r3, #70]!
 800f758:	6023      	str	r3, [r4, #0]
 800f75a:	2301      	movs	r3, #1
 800f75c:	e7dc      	b.n	800f718 <_sungetc_r+0x34>

0800f75e <__ssrefill_r>:
 800f75e:	b510      	push	{r4, lr}
 800f760:	460c      	mov	r4, r1
 800f762:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800f764:	b169      	cbz	r1, 800f782 <__ssrefill_r+0x24>
 800f766:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f76a:	4299      	cmp	r1, r3
 800f76c:	d001      	beq.n	800f772 <__ssrefill_r+0x14>
 800f76e:	f7fc fd6b 	bl	800c248 <_free_r>
 800f772:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f774:	6063      	str	r3, [r4, #4]
 800f776:	2000      	movs	r0, #0
 800f778:	6360      	str	r0, [r4, #52]	; 0x34
 800f77a:	b113      	cbz	r3, 800f782 <__ssrefill_r+0x24>
 800f77c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800f77e:	6023      	str	r3, [r4, #0]
 800f780:	bd10      	pop	{r4, pc}
 800f782:	6923      	ldr	r3, [r4, #16]
 800f784:	6023      	str	r3, [r4, #0]
 800f786:	2300      	movs	r3, #0
 800f788:	6063      	str	r3, [r4, #4]
 800f78a:	89a3      	ldrh	r3, [r4, #12]
 800f78c:	f043 0320 	orr.w	r3, r3, #32
 800f790:	81a3      	strh	r3, [r4, #12]
 800f792:	f04f 30ff 	mov.w	r0, #4294967295
 800f796:	e7f3      	b.n	800f780 <__ssrefill_r+0x22>

0800f798 <__ssvfiscanf_r>:
 800f798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f79c:	460c      	mov	r4, r1
 800f79e:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800f7a2:	2100      	movs	r1, #0
 800f7a4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800f7a8:	49b2      	ldr	r1, [pc, #712]	; (800fa74 <__ssvfiscanf_r+0x2dc>)
 800f7aa:	91a0      	str	r1, [sp, #640]	; 0x280
 800f7ac:	f10d 0804 	add.w	r8, sp, #4
 800f7b0:	49b1      	ldr	r1, [pc, #708]	; (800fa78 <__ssvfiscanf_r+0x2e0>)
 800f7b2:	4fb2      	ldr	r7, [pc, #712]	; (800fa7c <__ssvfiscanf_r+0x2e4>)
 800f7b4:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800fa80 <__ssvfiscanf_r+0x2e8>
 800f7b8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800f7bc:	4606      	mov	r6, r0
 800f7be:	91a1      	str	r1, [sp, #644]	; 0x284
 800f7c0:	9300      	str	r3, [sp, #0]
 800f7c2:	f892 a000 	ldrb.w	sl, [r2]
 800f7c6:	f1ba 0f00 	cmp.w	sl, #0
 800f7ca:	f000 8151 	beq.w	800fa70 <__ssvfiscanf_r+0x2d8>
 800f7ce:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800f7d2:	f013 0308 	ands.w	r3, r3, #8
 800f7d6:	f102 0501 	add.w	r5, r2, #1
 800f7da:	d019      	beq.n	800f810 <__ssvfiscanf_r+0x78>
 800f7dc:	6863      	ldr	r3, [r4, #4]
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	dd0f      	ble.n	800f802 <__ssvfiscanf_r+0x6a>
 800f7e2:	6823      	ldr	r3, [r4, #0]
 800f7e4:	781a      	ldrb	r2, [r3, #0]
 800f7e6:	5cba      	ldrb	r2, [r7, r2]
 800f7e8:	0712      	lsls	r2, r2, #28
 800f7ea:	d401      	bmi.n	800f7f0 <__ssvfiscanf_r+0x58>
 800f7ec:	462a      	mov	r2, r5
 800f7ee:	e7e8      	b.n	800f7c2 <__ssvfiscanf_r+0x2a>
 800f7f0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800f7f2:	3201      	adds	r2, #1
 800f7f4:	9245      	str	r2, [sp, #276]	; 0x114
 800f7f6:	6862      	ldr	r2, [r4, #4]
 800f7f8:	3301      	adds	r3, #1
 800f7fa:	3a01      	subs	r2, #1
 800f7fc:	6062      	str	r2, [r4, #4]
 800f7fe:	6023      	str	r3, [r4, #0]
 800f800:	e7ec      	b.n	800f7dc <__ssvfiscanf_r+0x44>
 800f802:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800f804:	4621      	mov	r1, r4
 800f806:	4630      	mov	r0, r6
 800f808:	4798      	blx	r3
 800f80a:	2800      	cmp	r0, #0
 800f80c:	d0e9      	beq.n	800f7e2 <__ssvfiscanf_r+0x4a>
 800f80e:	e7ed      	b.n	800f7ec <__ssvfiscanf_r+0x54>
 800f810:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800f814:	f040 8083 	bne.w	800f91e <__ssvfiscanf_r+0x186>
 800f818:	9341      	str	r3, [sp, #260]	; 0x104
 800f81a:	9343      	str	r3, [sp, #268]	; 0x10c
 800f81c:	7853      	ldrb	r3, [r2, #1]
 800f81e:	2b2a      	cmp	r3, #42	; 0x2a
 800f820:	bf02      	ittt	eq
 800f822:	2310      	moveq	r3, #16
 800f824:	1c95      	addeq	r5, r2, #2
 800f826:	9341      	streq	r3, [sp, #260]	; 0x104
 800f828:	220a      	movs	r2, #10
 800f82a:	46ab      	mov	fp, r5
 800f82c:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800f830:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800f834:	2b09      	cmp	r3, #9
 800f836:	d91d      	bls.n	800f874 <__ssvfiscanf_r+0xdc>
 800f838:	4891      	ldr	r0, [pc, #580]	; (800fa80 <__ssvfiscanf_r+0x2e8>)
 800f83a:	2203      	movs	r2, #3
 800f83c:	f7f0 fd00 	bl	8000240 <memchr>
 800f840:	b140      	cbz	r0, 800f854 <__ssvfiscanf_r+0xbc>
 800f842:	2301      	movs	r3, #1
 800f844:	eba0 0009 	sub.w	r0, r0, r9
 800f848:	fa03 f000 	lsl.w	r0, r3, r0
 800f84c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800f84e:	4318      	orrs	r0, r3
 800f850:	9041      	str	r0, [sp, #260]	; 0x104
 800f852:	465d      	mov	r5, fp
 800f854:	f815 3b01 	ldrb.w	r3, [r5], #1
 800f858:	2b78      	cmp	r3, #120	; 0x78
 800f85a:	d806      	bhi.n	800f86a <__ssvfiscanf_r+0xd2>
 800f85c:	2b57      	cmp	r3, #87	; 0x57
 800f85e:	d810      	bhi.n	800f882 <__ssvfiscanf_r+0xea>
 800f860:	2b25      	cmp	r3, #37	; 0x25
 800f862:	d05c      	beq.n	800f91e <__ssvfiscanf_r+0x186>
 800f864:	d856      	bhi.n	800f914 <__ssvfiscanf_r+0x17c>
 800f866:	2b00      	cmp	r3, #0
 800f868:	d074      	beq.n	800f954 <__ssvfiscanf_r+0x1bc>
 800f86a:	2303      	movs	r3, #3
 800f86c:	9347      	str	r3, [sp, #284]	; 0x11c
 800f86e:	230a      	movs	r3, #10
 800f870:	9342      	str	r3, [sp, #264]	; 0x108
 800f872:	e081      	b.n	800f978 <__ssvfiscanf_r+0x1e0>
 800f874:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800f876:	fb02 1303 	mla	r3, r2, r3, r1
 800f87a:	3b30      	subs	r3, #48	; 0x30
 800f87c:	9343      	str	r3, [sp, #268]	; 0x10c
 800f87e:	465d      	mov	r5, fp
 800f880:	e7d3      	b.n	800f82a <__ssvfiscanf_r+0x92>
 800f882:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800f886:	2a20      	cmp	r2, #32
 800f888:	d8ef      	bhi.n	800f86a <__ssvfiscanf_r+0xd2>
 800f88a:	a101      	add	r1, pc, #4	; (adr r1, 800f890 <__ssvfiscanf_r+0xf8>)
 800f88c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f890:	0800f963 	.word	0x0800f963
 800f894:	0800f86b 	.word	0x0800f86b
 800f898:	0800f86b 	.word	0x0800f86b
 800f89c:	0800f9c1 	.word	0x0800f9c1
 800f8a0:	0800f86b 	.word	0x0800f86b
 800f8a4:	0800f86b 	.word	0x0800f86b
 800f8a8:	0800f86b 	.word	0x0800f86b
 800f8ac:	0800f86b 	.word	0x0800f86b
 800f8b0:	0800f86b 	.word	0x0800f86b
 800f8b4:	0800f86b 	.word	0x0800f86b
 800f8b8:	0800f86b 	.word	0x0800f86b
 800f8bc:	0800f9d7 	.word	0x0800f9d7
 800f8c0:	0800f9ad 	.word	0x0800f9ad
 800f8c4:	0800f91b 	.word	0x0800f91b
 800f8c8:	0800f91b 	.word	0x0800f91b
 800f8cc:	0800f91b 	.word	0x0800f91b
 800f8d0:	0800f86b 	.word	0x0800f86b
 800f8d4:	0800f9b1 	.word	0x0800f9b1
 800f8d8:	0800f86b 	.word	0x0800f86b
 800f8dc:	0800f86b 	.word	0x0800f86b
 800f8e0:	0800f86b 	.word	0x0800f86b
 800f8e4:	0800f86b 	.word	0x0800f86b
 800f8e8:	0800f9e7 	.word	0x0800f9e7
 800f8ec:	0800f9b9 	.word	0x0800f9b9
 800f8f0:	0800f95b 	.word	0x0800f95b
 800f8f4:	0800f86b 	.word	0x0800f86b
 800f8f8:	0800f86b 	.word	0x0800f86b
 800f8fc:	0800f9e3 	.word	0x0800f9e3
 800f900:	0800f86b 	.word	0x0800f86b
 800f904:	0800f9ad 	.word	0x0800f9ad
 800f908:	0800f86b 	.word	0x0800f86b
 800f90c:	0800f86b 	.word	0x0800f86b
 800f910:	0800f963 	.word	0x0800f963
 800f914:	3b45      	subs	r3, #69	; 0x45
 800f916:	2b02      	cmp	r3, #2
 800f918:	d8a7      	bhi.n	800f86a <__ssvfiscanf_r+0xd2>
 800f91a:	2305      	movs	r3, #5
 800f91c:	e02b      	b.n	800f976 <__ssvfiscanf_r+0x1de>
 800f91e:	6863      	ldr	r3, [r4, #4]
 800f920:	2b00      	cmp	r3, #0
 800f922:	dd0d      	ble.n	800f940 <__ssvfiscanf_r+0x1a8>
 800f924:	6823      	ldr	r3, [r4, #0]
 800f926:	781a      	ldrb	r2, [r3, #0]
 800f928:	4552      	cmp	r2, sl
 800f92a:	f040 80a1 	bne.w	800fa70 <__ssvfiscanf_r+0x2d8>
 800f92e:	3301      	adds	r3, #1
 800f930:	6862      	ldr	r2, [r4, #4]
 800f932:	6023      	str	r3, [r4, #0]
 800f934:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800f936:	3a01      	subs	r2, #1
 800f938:	3301      	adds	r3, #1
 800f93a:	6062      	str	r2, [r4, #4]
 800f93c:	9345      	str	r3, [sp, #276]	; 0x114
 800f93e:	e755      	b.n	800f7ec <__ssvfiscanf_r+0x54>
 800f940:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800f942:	4621      	mov	r1, r4
 800f944:	4630      	mov	r0, r6
 800f946:	4798      	blx	r3
 800f948:	2800      	cmp	r0, #0
 800f94a:	d0eb      	beq.n	800f924 <__ssvfiscanf_r+0x18c>
 800f94c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800f94e:	2800      	cmp	r0, #0
 800f950:	f040 8084 	bne.w	800fa5c <__ssvfiscanf_r+0x2c4>
 800f954:	f04f 30ff 	mov.w	r0, #4294967295
 800f958:	e086      	b.n	800fa68 <__ssvfiscanf_r+0x2d0>
 800f95a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800f95c:	f042 0220 	orr.w	r2, r2, #32
 800f960:	9241      	str	r2, [sp, #260]	; 0x104
 800f962:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800f964:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f968:	9241      	str	r2, [sp, #260]	; 0x104
 800f96a:	2210      	movs	r2, #16
 800f96c:	2b6f      	cmp	r3, #111	; 0x6f
 800f96e:	9242      	str	r2, [sp, #264]	; 0x108
 800f970:	bf34      	ite	cc
 800f972:	2303      	movcc	r3, #3
 800f974:	2304      	movcs	r3, #4
 800f976:	9347      	str	r3, [sp, #284]	; 0x11c
 800f978:	6863      	ldr	r3, [r4, #4]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	dd41      	ble.n	800fa02 <__ssvfiscanf_r+0x26a>
 800f97e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800f980:	0659      	lsls	r1, r3, #25
 800f982:	d404      	bmi.n	800f98e <__ssvfiscanf_r+0x1f6>
 800f984:	6823      	ldr	r3, [r4, #0]
 800f986:	781a      	ldrb	r2, [r3, #0]
 800f988:	5cba      	ldrb	r2, [r7, r2]
 800f98a:	0712      	lsls	r2, r2, #28
 800f98c:	d440      	bmi.n	800fa10 <__ssvfiscanf_r+0x278>
 800f98e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800f990:	2b02      	cmp	r3, #2
 800f992:	dc4f      	bgt.n	800fa34 <__ssvfiscanf_r+0x29c>
 800f994:	466b      	mov	r3, sp
 800f996:	4622      	mov	r2, r4
 800f998:	a941      	add	r1, sp, #260	; 0x104
 800f99a:	4630      	mov	r0, r6
 800f99c:	f000 f874 	bl	800fa88 <_scanf_chars>
 800f9a0:	2801      	cmp	r0, #1
 800f9a2:	d065      	beq.n	800fa70 <__ssvfiscanf_r+0x2d8>
 800f9a4:	2802      	cmp	r0, #2
 800f9a6:	f47f af21 	bne.w	800f7ec <__ssvfiscanf_r+0x54>
 800f9aa:	e7cf      	b.n	800f94c <__ssvfiscanf_r+0x1b4>
 800f9ac:	220a      	movs	r2, #10
 800f9ae:	e7dd      	b.n	800f96c <__ssvfiscanf_r+0x1d4>
 800f9b0:	2300      	movs	r3, #0
 800f9b2:	9342      	str	r3, [sp, #264]	; 0x108
 800f9b4:	2303      	movs	r3, #3
 800f9b6:	e7de      	b.n	800f976 <__ssvfiscanf_r+0x1de>
 800f9b8:	2308      	movs	r3, #8
 800f9ba:	9342      	str	r3, [sp, #264]	; 0x108
 800f9bc:	2304      	movs	r3, #4
 800f9be:	e7da      	b.n	800f976 <__ssvfiscanf_r+0x1de>
 800f9c0:	4629      	mov	r1, r5
 800f9c2:	4640      	mov	r0, r8
 800f9c4:	f000 f9ac 	bl	800fd20 <__sccl>
 800f9c8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800f9ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f9ce:	9341      	str	r3, [sp, #260]	; 0x104
 800f9d0:	4605      	mov	r5, r0
 800f9d2:	2301      	movs	r3, #1
 800f9d4:	e7cf      	b.n	800f976 <__ssvfiscanf_r+0x1de>
 800f9d6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800f9d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f9dc:	9341      	str	r3, [sp, #260]	; 0x104
 800f9de:	2300      	movs	r3, #0
 800f9e0:	e7c9      	b.n	800f976 <__ssvfiscanf_r+0x1de>
 800f9e2:	2302      	movs	r3, #2
 800f9e4:	e7c7      	b.n	800f976 <__ssvfiscanf_r+0x1de>
 800f9e6:	9841      	ldr	r0, [sp, #260]	; 0x104
 800f9e8:	06c3      	lsls	r3, r0, #27
 800f9ea:	f53f aeff 	bmi.w	800f7ec <__ssvfiscanf_r+0x54>
 800f9ee:	9b00      	ldr	r3, [sp, #0]
 800f9f0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800f9f2:	1d19      	adds	r1, r3, #4
 800f9f4:	9100      	str	r1, [sp, #0]
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	07c0      	lsls	r0, r0, #31
 800f9fa:	bf4c      	ite	mi
 800f9fc:	801a      	strhmi	r2, [r3, #0]
 800f9fe:	601a      	strpl	r2, [r3, #0]
 800fa00:	e6f4      	b.n	800f7ec <__ssvfiscanf_r+0x54>
 800fa02:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800fa04:	4621      	mov	r1, r4
 800fa06:	4630      	mov	r0, r6
 800fa08:	4798      	blx	r3
 800fa0a:	2800      	cmp	r0, #0
 800fa0c:	d0b7      	beq.n	800f97e <__ssvfiscanf_r+0x1e6>
 800fa0e:	e79d      	b.n	800f94c <__ssvfiscanf_r+0x1b4>
 800fa10:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800fa12:	3201      	adds	r2, #1
 800fa14:	9245      	str	r2, [sp, #276]	; 0x114
 800fa16:	6862      	ldr	r2, [r4, #4]
 800fa18:	3a01      	subs	r2, #1
 800fa1a:	2a00      	cmp	r2, #0
 800fa1c:	6062      	str	r2, [r4, #4]
 800fa1e:	dd02      	ble.n	800fa26 <__ssvfiscanf_r+0x28e>
 800fa20:	3301      	adds	r3, #1
 800fa22:	6023      	str	r3, [r4, #0]
 800fa24:	e7ae      	b.n	800f984 <__ssvfiscanf_r+0x1ec>
 800fa26:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800fa28:	4621      	mov	r1, r4
 800fa2a:	4630      	mov	r0, r6
 800fa2c:	4798      	blx	r3
 800fa2e:	2800      	cmp	r0, #0
 800fa30:	d0a8      	beq.n	800f984 <__ssvfiscanf_r+0x1ec>
 800fa32:	e78b      	b.n	800f94c <__ssvfiscanf_r+0x1b4>
 800fa34:	2b04      	cmp	r3, #4
 800fa36:	dc06      	bgt.n	800fa46 <__ssvfiscanf_r+0x2ae>
 800fa38:	466b      	mov	r3, sp
 800fa3a:	4622      	mov	r2, r4
 800fa3c:	a941      	add	r1, sp, #260	; 0x104
 800fa3e:	4630      	mov	r0, r6
 800fa40:	f000 f87a 	bl	800fb38 <_scanf_i>
 800fa44:	e7ac      	b.n	800f9a0 <__ssvfiscanf_r+0x208>
 800fa46:	4b0f      	ldr	r3, [pc, #60]	; (800fa84 <__ssvfiscanf_r+0x2ec>)
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	f43f aecf 	beq.w	800f7ec <__ssvfiscanf_r+0x54>
 800fa4e:	466b      	mov	r3, sp
 800fa50:	4622      	mov	r2, r4
 800fa52:	a941      	add	r1, sp, #260	; 0x104
 800fa54:	4630      	mov	r0, r6
 800fa56:	f3af 8000 	nop.w
 800fa5a:	e7a1      	b.n	800f9a0 <__ssvfiscanf_r+0x208>
 800fa5c:	89a3      	ldrh	r3, [r4, #12]
 800fa5e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800fa62:	bf18      	it	ne
 800fa64:	f04f 30ff 	movne.w	r0, #4294967295
 800fa68:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800fa6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa70:	9844      	ldr	r0, [sp, #272]	; 0x110
 800fa72:	e7f9      	b.n	800fa68 <__ssvfiscanf_r+0x2d0>
 800fa74:	0800f6e5 	.word	0x0800f6e5
 800fa78:	0800f75f 	.word	0x0800f75f
 800fa7c:	0801127f 	.word	0x0801127f
 800fa80:	0801156a 	.word	0x0801156a
 800fa84:	00000000 	.word	0x00000000

0800fa88 <_scanf_chars>:
 800fa88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa8c:	4615      	mov	r5, r2
 800fa8e:	688a      	ldr	r2, [r1, #8]
 800fa90:	4680      	mov	r8, r0
 800fa92:	460c      	mov	r4, r1
 800fa94:	b932      	cbnz	r2, 800faa4 <_scanf_chars+0x1c>
 800fa96:	698a      	ldr	r2, [r1, #24]
 800fa98:	2a00      	cmp	r2, #0
 800fa9a:	bf0c      	ite	eq
 800fa9c:	2201      	moveq	r2, #1
 800fa9e:	f04f 32ff 	movne.w	r2, #4294967295
 800faa2:	608a      	str	r2, [r1, #8]
 800faa4:	6822      	ldr	r2, [r4, #0]
 800faa6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800fb34 <_scanf_chars+0xac>
 800faaa:	06d1      	lsls	r1, r2, #27
 800faac:	bf5f      	itttt	pl
 800faae:	681a      	ldrpl	r2, [r3, #0]
 800fab0:	1d11      	addpl	r1, r2, #4
 800fab2:	6019      	strpl	r1, [r3, #0]
 800fab4:	6816      	ldrpl	r6, [r2, #0]
 800fab6:	2700      	movs	r7, #0
 800fab8:	69a0      	ldr	r0, [r4, #24]
 800faba:	b188      	cbz	r0, 800fae0 <_scanf_chars+0x58>
 800fabc:	2801      	cmp	r0, #1
 800fabe:	d107      	bne.n	800fad0 <_scanf_chars+0x48>
 800fac0:	682b      	ldr	r3, [r5, #0]
 800fac2:	781a      	ldrb	r2, [r3, #0]
 800fac4:	6963      	ldr	r3, [r4, #20]
 800fac6:	5c9b      	ldrb	r3, [r3, r2]
 800fac8:	b953      	cbnz	r3, 800fae0 <_scanf_chars+0x58>
 800faca:	bb27      	cbnz	r7, 800fb16 <_scanf_chars+0x8e>
 800facc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fad0:	2802      	cmp	r0, #2
 800fad2:	d120      	bne.n	800fb16 <_scanf_chars+0x8e>
 800fad4:	682b      	ldr	r3, [r5, #0]
 800fad6:	781b      	ldrb	r3, [r3, #0]
 800fad8:	f813 3009 	ldrb.w	r3, [r3, r9]
 800fadc:	071b      	lsls	r3, r3, #28
 800fade:	d41a      	bmi.n	800fb16 <_scanf_chars+0x8e>
 800fae0:	6823      	ldr	r3, [r4, #0]
 800fae2:	06da      	lsls	r2, r3, #27
 800fae4:	bf5e      	ittt	pl
 800fae6:	682b      	ldrpl	r3, [r5, #0]
 800fae8:	781b      	ldrbpl	r3, [r3, #0]
 800faea:	f806 3b01 	strbpl.w	r3, [r6], #1
 800faee:	682a      	ldr	r2, [r5, #0]
 800faf0:	686b      	ldr	r3, [r5, #4]
 800faf2:	3201      	adds	r2, #1
 800faf4:	602a      	str	r2, [r5, #0]
 800faf6:	68a2      	ldr	r2, [r4, #8]
 800faf8:	3b01      	subs	r3, #1
 800fafa:	3a01      	subs	r2, #1
 800fafc:	606b      	str	r3, [r5, #4]
 800fafe:	3701      	adds	r7, #1
 800fb00:	60a2      	str	r2, [r4, #8]
 800fb02:	b142      	cbz	r2, 800fb16 <_scanf_chars+0x8e>
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	dcd7      	bgt.n	800fab8 <_scanf_chars+0x30>
 800fb08:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800fb0c:	4629      	mov	r1, r5
 800fb0e:	4640      	mov	r0, r8
 800fb10:	4798      	blx	r3
 800fb12:	2800      	cmp	r0, #0
 800fb14:	d0d0      	beq.n	800fab8 <_scanf_chars+0x30>
 800fb16:	6823      	ldr	r3, [r4, #0]
 800fb18:	f013 0310 	ands.w	r3, r3, #16
 800fb1c:	d105      	bne.n	800fb2a <_scanf_chars+0xa2>
 800fb1e:	68e2      	ldr	r2, [r4, #12]
 800fb20:	3201      	adds	r2, #1
 800fb22:	60e2      	str	r2, [r4, #12]
 800fb24:	69a2      	ldr	r2, [r4, #24]
 800fb26:	b102      	cbz	r2, 800fb2a <_scanf_chars+0xa2>
 800fb28:	7033      	strb	r3, [r6, #0]
 800fb2a:	6923      	ldr	r3, [r4, #16]
 800fb2c:	441f      	add	r7, r3
 800fb2e:	6127      	str	r7, [r4, #16]
 800fb30:	2000      	movs	r0, #0
 800fb32:	e7cb      	b.n	800facc <_scanf_chars+0x44>
 800fb34:	0801127f 	.word	0x0801127f

0800fb38 <_scanf_i>:
 800fb38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb3c:	4698      	mov	r8, r3
 800fb3e:	4b74      	ldr	r3, [pc, #464]	; (800fd10 <_scanf_i+0x1d8>)
 800fb40:	460c      	mov	r4, r1
 800fb42:	4682      	mov	sl, r0
 800fb44:	4616      	mov	r6, r2
 800fb46:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800fb4a:	b087      	sub	sp, #28
 800fb4c:	ab03      	add	r3, sp, #12
 800fb4e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800fb52:	4b70      	ldr	r3, [pc, #448]	; (800fd14 <_scanf_i+0x1dc>)
 800fb54:	69a1      	ldr	r1, [r4, #24]
 800fb56:	4a70      	ldr	r2, [pc, #448]	; (800fd18 <_scanf_i+0x1e0>)
 800fb58:	2903      	cmp	r1, #3
 800fb5a:	bf18      	it	ne
 800fb5c:	461a      	movne	r2, r3
 800fb5e:	68a3      	ldr	r3, [r4, #8]
 800fb60:	9201      	str	r2, [sp, #4]
 800fb62:	1e5a      	subs	r2, r3, #1
 800fb64:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800fb68:	bf88      	it	hi
 800fb6a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800fb6e:	4627      	mov	r7, r4
 800fb70:	bf82      	ittt	hi
 800fb72:	eb03 0905 	addhi.w	r9, r3, r5
 800fb76:	f240 135d 	movwhi	r3, #349	; 0x15d
 800fb7a:	60a3      	strhi	r3, [r4, #8]
 800fb7c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800fb80:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800fb84:	bf98      	it	ls
 800fb86:	f04f 0900 	movls.w	r9, #0
 800fb8a:	6023      	str	r3, [r4, #0]
 800fb8c:	463d      	mov	r5, r7
 800fb8e:	f04f 0b00 	mov.w	fp, #0
 800fb92:	6831      	ldr	r1, [r6, #0]
 800fb94:	ab03      	add	r3, sp, #12
 800fb96:	7809      	ldrb	r1, [r1, #0]
 800fb98:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800fb9c:	2202      	movs	r2, #2
 800fb9e:	f7f0 fb4f 	bl	8000240 <memchr>
 800fba2:	b328      	cbz	r0, 800fbf0 <_scanf_i+0xb8>
 800fba4:	f1bb 0f01 	cmp.w	fp, #1
 800fba8:	d159      	bne.n	800fc5e <_scanf_i+0x126>
 800fbaa:	6862      	ldr	r2, [r4, #4]
 800fbac:	b92a      	cbnz	r2, 800fbba <_scanf_i+0x82>
 800fbae:	6822      	ldr	r2, [r4, #0]
 800fbb0:	2308      	movs	r3, #8
 800fbb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800fbb6:	6063      	str	r3, [r4, #4]
 800fbb8:	6022      	str	r2, [r4, #0]
 800fbba:	6822      	ldr	r2, [r4, #0]
 800fbbc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800fbc0:	6022      	str	r2, [r4, #0]
 800fbc2:	68a2      	ldr	r2, [r4, #8]
 800fbc4:	1e51      	subs	r1, r2, #1
 800fbc6:	60a1      	str	r1, [r4, #8]
 800fbc8:	b192      	cbz	r2, 800fbf0 <_scanf_i+0xb8>
 800fbca:	6832      	ldr	r2, [r6, #0]
 800fbcc:	1c51      	adds	r1, r2, #1
 800fbce:	6031      	str	r1, [r6, #0]
 800fbd0:	7812      	ldrb	r2, [r2, #0]
 800fbd2:	f805 2b01 	strb.w	r2, [r5], #1
 800fbd6:	6872      	ldr	r2, [r6, #4]
 800fbd8:	3a01      	subs	r2, #1
 800fbda:	2a00      	cmp	r2, #0
 800fbdc:	6072      	str	r2, [r6, #4]
 800fbde:	dc07      	bgt.n	800fbf0 <_scanf_i+0xb8>
 800fbe0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800fbe4:	4631      	mov	r1, r6
 800fbe6:	4650      	mov	r0, sl
 800fbe8:	4790      	blx	r2
 800fbea:	2800      	cmp	r0, #0
 800fbec:	f040 8085 	bne.w	800fcfa <_scanf_i+0x1c2>
 800fbf0:	f10b 0b01 	add.w	fp, fp, #1
 800fbf4:	f1bb 0f03 	cmp.w	fp, #3
 800fbf8:	d1cb      	bne.n	800fb92 <_scanf_i+0x5a>
 800fbfa:	6863      	ldr	r3, [r4, #4]
 800fbfc:	b90b      	cbnz	r3, 800fc02 <_scanf_i+0xca>
 800fbfe:	230a      	movs	r3, #10
 800fc00:	6063      	str	r3, [r4, #4]
 800fc02:	6863      	ldr	r3, [r4, #4]
 800fc04:	4945      	ldr	r1, [pc, #276]	; (800fd1c <_scanf_i+0x1e4>)
 800fc06:	6960      	ldr	r0, [r4, #20]
 800fc08:	1ac9      	subs	r1, r1, r3
 800fc0a:	f000 f889 	bl	800fd20 <__sccl>
 800fc0e:	f04f 0b00 	mov.w	fp, #0
 800fc12:	68a3      	ldr	r3, [r4, #8]
 800fc14:	6822      	ldr	r2, [r4, #0]
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d03d      	beq.n	800fc96 <_scanf_i+0x15e>
 800fc1a:	6831      	ldr	r1, [r6, #0]
 800fc1c:	6960      	ldr	r0, [r4, #20]
 800fc1e:	f891 c000 	ldrb.w	ip, [r1]
 800fc22:	f810 000c 	ldrb.w	r0, [r0, ip]
 800fc26:	2800      	cmp	r0, #0
 800fc28:	d035      	beq.n	800fc96 <_scanf_i+0x15e>
 800fc2a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800fc2e:	d124      	bne.n	800fc7a <_scanf_i+0x142>
 800fc30:	0510      	lsls	r0, r2, #20
 800fc32:	d522      	bpl.n	800fc7a <_scanf_i+0x142>
 800fc34:	f10b 0b01 	add.w	fp, fp, #1
 800fc38:	f1b9 0f00 	cmp.w	r9, #0
 800fc3c:	d003      	beq.n	800fc46 <_scanf_i+0x10e>
 800fc3e:	3301      	adds	r3, #1
 800fc40:	f109 39ff 	add.w	r9, r9, #4294967295
 800fc44:	60a3      	str	r3, [r4, #8]
 800fc46:	6873      	ldr	r3, [r6, #4]
 800fc48:	3b01      	subs	r3, #1
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	6073      	str	r3, [r6, #4]
 800fc4e:	dd1b      	ble.n	800fc88 <_scanf_i+0x150>
 800fc50:	6833      	ldr	r3, [r6, #0]
 800fc52:	3301      	adds	r3, #1
 800fc54:	6033      	str	r3, [r6, #0]
 800fc56:	68a3      	ldr	r3, [r4, #8]
 800fc58:	3b01      	subs	r3, #1
 800fc5a:	60a3      	str	r3, [r4, #8]
 800fc5c:	e7d9      	b.n	800fc12 <_scanf_i+0xda>
 800fc5e:	f1bb 0f02 	cmp.w	fp, #2
 800fc62:	d1ae      	bne.n	800fbc2 <_scanf_i+0x8a>
 800fc64:	6822      	ldr	r2, [r4, #0]
 800fc66:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800fc6a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800fc6e:	d1bf      	bne.n	800fbf0 <_scanf_i+0xb8>
 800fc70:	2310      	movs	r3, #16
 800fc72:	6063      	str	r3, [r4, #4]
 800fc74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800fc78:	e7a2      	b.n	800fbc0 <_scanf_i+0x88>
 800fc7a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800fc7e:	6022      	str	r2, [r4, #0]
 800fc80:	780b      	ldrb	r3, [r1, #0]
 800fc82:	f805 3b01 	strb.w	r3, [r5], #1
 800fc86:	e7de      	b.n	800fc46 <_scanf_i+0x10e>
 800fc88:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800fc8c:	4631      	mov	r1, r6
 800fc8e:	4650      	mov	r0, sl
 800fc90:	4798      	blx	r3
 800fc92:	2800      	cmp	r0, #0
 800fc94:	d0df      	beq.n	800fc56 <_scanf_i+0x11e>
 800fc96:	6823      	ldr	r3, [r4, #0]
 800fc98:	05d9      	lsls	r1, r3, #23
 800fc9a:	d50d      	bpl.n	800fcb8 <_scanf_i+0x180>
 800fc9c:	42bd      	cmp	r5, r7
 800fc9e:	d909      	bls.n	800fcb4 <_scanf_i+0x17c>
 800fca0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800fca4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fca8:	4632      	mov	r2, r6
 800fcaa:	4650      	mov	r0, sl
 800fcac:	4798      	blx	r3
 800fcae:	f105 39ff 	add.w	r9, r5, #4294967295
 800fcb2:	464d      	mov	r5, r9
 800fcb4:	42bd      	cmp	r5, r7
 800fcb6:	d028      	beq.n	800fd0a <_scanf_i+0x1d2>
 800fcb8:	6822      	ldr	r2, [r4, #0]
 800fcba:	f012 0210 	ands.w	r2, r2, #16
 800fcbe:	d113      	bne.n	800fce8 <_scanf_i+0x1b0>
 800fcc0:	702a      	strb	r2, [r5, #0]
 800fcc2:	6863      	ldr	r3, [r4, #4]
 800fcc4:	9e01      	ldr	r6, [sp, #4]
 800fcc6:	4639      	mov	r1, r7
 800fcc8:	4650      	mov	r0, sl
 800fcca:	47b0      	blx	r6
 800fccc:	f8d8 3000 	ldr.w	r3, [r8]
 800fcd0:	6821      	ldr	r1, [r4, #0]
 800fcd2:	1d1a      	adds	r2, r3, #4
 800fcd4:	f8c8 2000 	str.w	r2, [r8]
 800fcd8:	f011 0f20 	tst.w	r1, #32
 800fcdc:	681b      	ldr	r3, [r3, #0]
 800fcde:	d00f      	beq.n	800fd00 <_scanf_i+0x1c8>
 800fce0:	6018      	str	r0, [r3, #0]
 800fce2:	68e3      	ldr	r3, [r4, #12]
 800fce4:	3301      	adds	r3, #1
 800fce6:	60e3      	str	r3, [r4, #12]
 800fce8:	1bed      	subs	r5, r5, r7
 800fcea:	44ab      	add	fp, r5
 800fcec:	6925      	ldr	r5, [r4, #16]
 800fcee:	445d      	add	r5, fp
 800fcf0:	6125      	str	r5, [r4, #16]
 800fcf2:	2000      	movs	r0, #0
 800fcf4:	b007      	add	sp, #28
 800fcf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcfa:	f04f 0b00 	mov.w	fp, #0
 800fcfe:	e7ca      	b.n	800fc96 <_scanf_i+0x15e>
 800fd00:	07ca      	lsls	r2, r1, #31
 800fd02:	bf4c      	ite	mi
 800fd04:	8018      	strhmi	r0, [r3, #0]
 800fd06:	6018      	strpl	r0, [r3, #0]
 800fd08:	e7eb      	b.n	800fce2 <_scanf_i+0x1aa>
 800fd0a:	2001      	movs	r0, #1
 800fd0c:	e7f2      	b.n	800fcf4 <_scanf_i+0x1bc>
 800fd0e:	bf00      	nop
 800fd10:	08010f04 	.word	0x08010f04
 800fd14:	0800d0f1 	.word	0x0800d0f1
 800fd18:	0800cff5 	.word	0x0800cff5
 800fd1c:	0801158e 	.word	0x0801158e

0800fd20 <__sccl>:
 800fd20:	b570      	push	{r4, r5, r6, lr}
 800fd22:	780b      	ldrb	r3, [r1, #0]
 800fd24:	4604      	mov	r4, r0
 800fd26:	2b5e      	cmp	r3, #94	; 0x5e
 800fd28:	bf0b      	itete	eq
 800fd2a:	784b      	ldrbeq	r3, [r1, #1]
 800fd2c:	1c48      	addne	r0, r1, #1
 800fd2e:	1c88      	addeq	r0, r1, #2
 800fd30:	2200      	movne	r2, #0
 800fd32:	bf08      	it	eq
 800fd34:	2201      	moveq	r2, #1
 800fd36:	1e61      	subs	r1, r4, #1
 800fd38:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800fd3c:	f801 2f01 	strb.w	r2, [r1, #1]!
 800fd40:	42a9      	cmp	r1, r5
 800fd42:	d1fb      	bne.n	800fd3c <__sccl+0x1c>
 800fd44:	b90b      	cbnz	r3, 800fd4a <__sccl+0x2a>
 800fd46:	3801      	subs	r0, #1
 800fd48:	bd70      	pop	{r4, r5, r6, pc}
 800fd4a:	f082 0101 	eor.w	r1, r2, #1
 800fd4e:	54e1      	strb	r1, [r4, r3]
 800fd50:	1c42      	adds	r2, r0, #1
 800fd52:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800fd56:	2d2d      	cmp	r5, #45	; 0x2d
 800fd58:	f102 36ff 	add.w	r6, r2, #4294967295
 800fd5c:	4610      	mov	r0, r2
 800fd5e:	d006      	beq.n	800fd6e <__sccl+0x4e>
 800fd60:	2d5d      	cmp	r5, #93	; 0x5d
 800fd62:	d0f1      	beq.n	800fd48 <__sccl+0x28>
 800fd64:	b90d      	cbnz	r5, 800fd6a <__sccl+0x4a>
 800fd66:	4630      	mov	r0, r6
 800fd68:	e7ee      	b.n	800fd48 <__sccl+0x28>
 800fd6a:	462b      	mov	r3, r5
 800fd6c:	e7ef      	b.n	800fd4e <__sccl+0x2e>
 800fd6e:	7816      	ldrb	r6, [r2, #0]
 800fd70:	2e5d      	cmp	r6, #93	; 0x5d
 800fd72:	d0fa      	beq.n	800fd6a <__sccl+0x4a>
 800fd74:	42b3      	cmp	r3, r6
 800fd76:	dcf8      	bgt.n	800fd6a <__sccl+0x4a>
 800fd78:	4618      	mov	r0, r3
 800fd7a:	3001      	adds	r0, #1
 800fd7c:	4286      	cmp	r6, r0
 800fd7e:	5421      	strb	r1, [r4, r0]
 800fd80:	dcfb      	bgt.n	800fd7a <__sccl+0x5a>
 800fd82:	43d8      	mvns	r0, r3
 800fd84:	4430      	add	r0, r6
 800fd86:	1c5d      	adds	r5, r3, #1
 800fd88:	42b3      	cmp	r3, r6
 800fd8a:	bfa8      	it	ge
 800fd8c:	2000      	movge	r0, #0
 800fd8e:	182b      	adds	r3, r5, r0
 800fd90:	3202      	adds	r2, #2
 800fd92:	e7de      	b.n	800fd52 <__sccl+0x32>

0800fd94 <__submore>:
 800fd94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd98:	460c      	mov	r4, r1
 800fd9a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800fd9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fda0:	4299      	cmp	r1, r3
 800fda2:	d11d      	bne.n	800fde0 <__submore+0x4c>
 800fda4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800fda8:	f7fc fa9e 	bl	800c2e8 <_malloc_r>
 800fdac:	b918      	cbnz	r0, 800fdb6 <__submore+0x22>
 800fdae:	f04f 30ff 	mov.w	r0, #4294967295
 800fdb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fdba:	63a3      	str	r3, [r4, #56]	; 0x38
 800fdbc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800fdc0:	6360      	str	r0, [r4, #52]	; 0x34
 800fdc2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800fdc6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800fdca:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800fdce:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800fdd2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800fdd6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800fdda:	6020      	str	r0, [r4, #0]
 800fddc:	2000      	movs	r0, #0
 800fdde:	e7e8      	b.n	800fdb2 <__submore+0x1e>
 800fde0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800fde2:	0077      	lsls	r7, r6, #1
 800fde4:	463a      	mov	r2, r7
 800fde6:	f7ff f81e 	bl	800ee26 <_realloc_r>
 800fdea:	4605      	mov	r5, r0
 800fdec:	2800      	cmp	r0, #0
 800fdee:	d0de      	beq.n	800fdae <__submore+0x1a>
 800fdf0:	eb00 0806 	add.w	r8, r0, r6
 800fdf4:	4601      	mov	r1, r0
 800fdf6:	4632      	mov	r2, r6
 800fdf8:	4640      	mov	r0, r8
 800fdfa:	f7fb ff77 	bl	800bcec <memcpy>
 800fdfe:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800fe02:	f8c4 8000 	str.w	r8, [r4]
 800fe06:	e7e9      	b.n	800fddc <__submore+0x48>

0800fe08 <_fstat_r>:
 800fe08:	b538      	push	{r3, r4, r5, lr}
 800fe0a:	4d07      	ldr	r5, [pc, #28]	; (800fe28 <_fstat_r+0x20>)
 800fe0c:	2300      	movs	r3, #0
 800fe0e:	4604      	mov	r4, r0
 800fe10:	4608      	mov	r0, r1
 800fe12:	4611      	mov	r1, r2
 800fe14:	602b      	str	r3, [r5, #0]
 800fe16:	f7f1 fe5a 	bl	8001ace <_fstat>
 800fe1a:	1c43      	adds	r3, r0, #1
 800fe1c:	d102      	bne.n	800fe24 <_fstat_r+0x1c>
 800fe1e:	682b      	ldr	r3, [r5, #0]
 800fe20:	b103      	cbz	r3, 800fe24 <_fstat_r+0x1c>
 800fe22:	6023      	str	r3, [r4, #0]
 800fe24:	bd38      	pop	{r3, r4, r5, pc}
 800fe26:	bf00      	nop
 800fe28:	200050bc 	.word	0x200050bc

0800fe2c <_isatty_r>:
 800fe2c:	b538      	push	{r3, r4, r5, lr}
 800fe2e:	4d06      	ldr	r5, [pc, #24]	; (800fe48 <_isatty_r+0x1c>)
 800fe30:	2300      	movs	r3, #0
 800fe32:	4604      	mov	r4, r0
 800fe34:	4608      	mov	r0, r1
 800fe36:	602b      	str	r3, [r5, #0]
 800fe38:	f7f1 fe59 	bl	8001aee <_isatty>
 800fe3c:	1c43      	adds	r3, r0, #1
 800fe3e:	d102      	bne.n	800fe46 <_isatty_r+0x1a>
 800fe40:	682b      	ldr	r3, [r5, #0]
 800fe42:	b103      	cbz	r3, 800fe46 <_isatty_r+0x1a>
 800fe44:	6023      	str	r3, [r4, #0]
 800fe46:	bd38      	pop	{r3, r4, r5, pc}
 800fe48:	200050bc 	.word	0x200050bc

0800fe4c <_init>:
 800fe4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe4e:	bf00      	nop
 800fe50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe52:	bc08      	pop	{r3}
 800fe54:	469e      	mov	lr, r3
 800fe56:	4770      	bx	lr

0800fe58 <_fini>:
 800fe58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe5a:	bf00      	nop
 800fe5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe5e:	bc08      	pop	{r3}
 800fe60:	469e      	mov	lr, r3
 800fe62:	4770      	bx	lr
