Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'fpga_psoc_xfc' on this module [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/tb.sv:29]
ERROR: [VRFC 10-3180] cannot find port 'reset_n' on this module [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/tb.sv:28]
ERROR: [VRFC 10-3180] cannot find port 'psoc_fpga_xfc' on this module [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/tb.sv:26]
ERROR: [VRFC 10-3180] cannot find port 'psoc_if_d' on this module [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/tb.sv:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
