/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009-2016 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RTL8373
 *
 *  ----------------------------------------------------------------
 */

#include "rtl8373_reg_definition.h"
#include "rtl8373_reg_struct.h"
#include "rtl8373_table_struct.h"
#include "rtl8373_tableField_list.h"

rtk_table_t rtl8373_table_list[] =
{
    {   /* table name               VLAN_TBL */
        /* access table set */      99,
        /* access table type */     3,
        /* table size */            4096,
        /* total data registers */  1,
        /* total field numbers */   6,
        /* table fields */          RTL8373_VLAN_TBL_FIELDS
    },
    {   /* table name               L2_IPMC */
        /* access table set */      99,
        /* access table type */     1,
        /* table size */            4096,
        /* total data registers */  3,
        /* total field numbers */   6,
        /* table fields */          RTL8373_L2_IPMC_FIELDS
    },
    {   /* table name               L2_MC */
        /* access table set */      99,
        /* access table type */     0,
        /* table size */            4096,
        /* total data registers */  3,
        /* total field numbers */   7,
        /* table fields */          RTL8373_L2_MC_FIELDS
    },
    {   /* table name               L2_UC */
        /* access table set */      99,
        /* access table type */     0,
        /* table size */            4096,
        /* total data registers */  3,
        /* total field numbers */   8,
        /* table fields */          RTL8373_L2_UC_FIELDS
    },
    {   /* table name               IGMP_GROUP_TBL */
        /* access table set */      99,
        /* access table type */     5,
        /* table size */            256,
        /* total data registers */  1,
        /* total field numbers */   11,
        /* table fields */          RTL8373_IGMP_GROUP_TBL_FIELDS
    },
    {   /* table name               ACL_ACT_ENTRY */
        /* access table set */      99,
        /* access table type */     2,
        /* table size */            96,
        /* total data registers */  3,
        /* total field numbers */   18,
        /* table fields */          RTL8373_ACL_ACT_ENTRY_FIELDS
    },
    {   /* table name               ACL_RULE_DATA */
        /* access table set */      99,
        /* access table type */     1,
        /* table size */            96,
        /* total data registers */  5,
        /* total field numbers */   27,
        /* table fields */          RTL8373_ACL_RULE_DATA_FIELDS
    },
};

