Running: H:\App\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o H:/Git/CPU/sccpu/sccpu_test_pipe_isim_beh.exe -prj H:/Git/CPU/sccpu/sccpu_test_pipe_beh.prj work.sccpu_test_pipe work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "H:/Git/CPU/sccpu/mux2x32.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/shift.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/sccu.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/regfile.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/mux2x5.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/IP_ROM.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/IP_RAM.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/cla32.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/al_unit.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/WB.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/MWreg.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/MEM.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/IF.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/ID.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/FDreg.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/EXE.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/EMreg.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/dff32.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/DEreg.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/sccpu.v" into library work
Analyzing Verilog file "H:/Git/CPU/sccpu/sccpu_test_pipe.v" into library work
Analyzing Verilog file "H:/App/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159912 KB
Fuse CPU Usage: 249 ms
Compiling module dff32
Compiling module cla32
Compiling module IP_ROM
Compiling module IF
Compiling module FDreg
Compiling module sccu
Compiling module mux2x5
Compiling module regfile
Compiling module ID
Compiling module DEreg
Compiling module mux2x32
Compiling module shift
Compiling module al_unit
Compiling module EXE
Compiling module EMreg
Compiling module IP_RAM
Compiling module MEM
Compiling module MWreg
Compiling module WB
Compiling module sccpu
Compiling module sccpu_test_pipe
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 22 Verilog Units
Built simulation executable H:/Git/CPU/sccpu/sccpu_test_pipe_isim_beh.exe
Fuse Memory Usage: 166512 KB
Fuse CPU Usage: 296 ms
