<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonExpandCondsets.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonExpandCondsets.cpp.html'>HexagonExpandCondsets.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonExpandCondsets.cpp ------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i>// Replace mux instructions with the corresponding legal instructions.</i></td></tr>
<tr><th id="10">10</th><td><i>// It is meant to work post-SSA, but still on virtual registers. It was</i></td></tr>
<tr><th id="11">11</th><td><i>// originally placed between register coalescing and machine instruction</i></td></tr>
<tr><th id="12">12</th><td><i>// scheduler.</i></td></tr>
<tr><th id="13">13</th><td><i>// In this place in the optimization sequence, live interval analysis had</i></td></tr>
<tr><th id="14">14</th><td><i>// been performed, and the live intervals should be preserved. A large part</i></td></tr>
<tr><th id="15">15</th><td><i>// of the code deals with preserving the liveness information.</i></td></tr>
<tr><th id="16">16</th><td><i>//</i></td></tr>
<tr><th id="17">17</th><td><i>// Liveness tracking aside, the main functionality of this pass is divided</i></td></tr>
<tr><th id="18">18</th><td><i>// into two steps. The first step is to replace an instruction</i></td></tr>
<tr><th id="19">19</th><td><i>//   %0 = C2_mux %1, %2, %3</i></td></tr>
<tr><th id="20">20</th><td><i>// with a pair of conditional transfers</i></td></tr>
<tr><th id="21">21</th><td><i>//   %0 = A2_tfrt %1, %2</i></td></tr>
<tr><th id="22">22</th><td><i>//   %0 = A2_tfrf %1, %3</i></td></tr>
<tr><th id="23">23</th><td><i>// It is the intention that the execution of this pass could be terminated</i></td></tr>
<tr><th id="24">24</th><td><i>// after this step, and the code generated would be functionally correct.</i></td></tr>
<tr><th id="25">25</th><td><i>//</i></td></tr>
<tr><th id="26">26</th><td><i>// If the uses of the source values %1 and %2 are kills, and their</i></td></tr>
<tr><th id="27">27</th><td><i>// definitions are predicable, then in the second step, the conditional</i></td></tr>
<tr><th id="28">28</th><td><i>// transfers will then be rewritten as predicated instructions. E.g.</i></td></tr>
<tr><th id="29">29</th><td><i>//   %0 = A2_or %1, %2</i></td></tr>
<tr><th id="30">30</th><td><i>//   %3 = A2_tfrt %99, killed %0</i></td></tr>
<tr><th id="31">31</th><td><i>// will be rewritten as</i></td></tr>
<tr><th id="32">32</th><td><i>//   %3 = A2_port %99, %1, %2</i></td></tr>
<tr><th id="33">33</th><td><i>//</i></td></tr>
<tr><th id="34">34</th><td><i>// This replacement has two variants: "up" and "down". Consider this case:</i></td></tr>
<tr><th id="35">35</th><td><i>//   %0 = A2_or %1, %2</i></td></tr>
<tr><th id="36">36</th><td><i>//   ... [intervening instructions] ...</i></td></tr>
<tr><th id="37">37</th><td><i>//   %3 = A2_tfrt %99, killed %0</i></td></tr>
<tr><th id="38">38</th><td><i>// variant "up":</i></td></tr>
<tr><th id="39">39</th><td><i>//   %3 = A2_port %99, %1, %2</i></td></tr>
<tr><th id="40">40</th><td><i>//   ... [intervening instructions, %0-&gt;vreg3] ...</i></td></tr>
<tr><th id="41">41</th><td><i>//   [deleted]</i></td></tr>
<tr><th id="42">42</th><td><i>// variant "down":</i></td></tr>
<tr><th id="43">43</th><td><i>//   [deleted]</i></td></tr>
<tr><th id="44">44</th><td><i>//   ... [intervening instructions] ...</i></td></tr>
<tr><th id="45">45</th><td><i>//   %3 = A2_port %99, %1, %2</i></td></tr>
<tr><th id="46">46</th><td><i>//</i></td></tr>
<tr><th id="47">47</th><td><i>// Both, one or none of these variants may be valid, and checks are made</i></td></tr>
<tr><th id="48">48</th><td><i>// to rule out inapplicable variants.</i></td></tr>
<tr><th id="49">49</th><td><i>//</i></td></tr>
<tr><th id="50">50</th><td><i>// As an additional optimization, before either of the two steps above is</i></td></tr>
<tr><th id="51">51</th><td><i>// executed, the pass attempts to coalesce the target register with one of</i></td></tr>
<tr><th id="52">52</th><td><i>// the source registers, e.g. given an instruction</i></td></tr>
<tr><th id="53">53</th><td><i>//   %3 = C2_mux %0, %1, %2</i></td></tr>
<tr><th id="54">54</th><td><i>// %3 will be coalesced with either %1 or %2. If this succeeds,</i></td></tr>
<tr><th id="55">55</th><td><i>// the instruction would then be (for example)</i></td></tr>
<tr><th id="56">56</th><td><i>//   %3 = C2_mux %0, %3, %2</i></td></tr>
<tr><th id="57">57</th><td><i>// and, under certain circumstances, this could result in only one predicated</i></td></tr>
<tr><th id="58">58</th><td><i>// instruction:</i></td></tr>
<tr><th id="59">59</th><td><i>//   %3 = A2_tfrf %0, %2</i></td></tr>
<tr><th id="60">60</th><td><i>//</i></td></tr>
<tr><th id="61">61</th><td><i></i></td></tr>
<tr><th id="62">62</th><td><i>// Splitting a definition of a register into two predicated transfers</i></td></tr>
<tr><th id="63">63</th><td><i>// creates a complication in liveness tracking. Live interval computation</i></td></tr>
<tr><th id="64">64</th><td><i>// will see both instructions as actual definitions, and will mark the</i></td></tr>
<tr><th id="65">65</th><td><i>// first one as dead. The definition is not actually dead, and this</i></td></tr>
<tr><th id="66">66</th><td><i>// situation will need to be fixed. For example:</i></td></tr>
<tr><th id="67">67</th><td><i>//   dead %1 = A2_tfrt ...  ; marked as dead</i></td></tr>
<tr><th id="68">68</th><td><i>//   %1 = A2_tfrf ...</i></td></tr>
<tr><th id="69">69</th><td><i>//</i></td></tr>
<tr><th id="70">70</th><td><i>// Since any of the individual predicated transfers may end up getting</i></td></tr>
<tr><th id="71">71</th><td><i>// removed (in case it is an identity copy), some pre-existing def may</i></td></tr>
<tr><th id="72">72</th><td><i>// be marked as dead after live interval recomputation:</i></td></tr>
<tr><th id="73">73</th><td><i>//   dead %1 = ...          ; marked as dead</i></td></tr>
<tr><th id="74">74</th><td><i>//   ...</i></td></tr>
<tr><th id="75">75</th><td><i>//   %1 = A2_tfrf ...       ; if A2_tfrt is removed</i></td></tr>
<tr><th id="76">76</th><td><i>// This case happens if %1 was used as a source in A2_tfrt, which means</i></td></tr>
<tr><th id="77">77</th><td><i>// that is it actually live at the A2_tfrf, and so the now dead definition</i></td></tr>
<tr><th id="78">78</th><td><i>// of %1 will need to be updated to non-dead at some point.</i></td></tr>
<tr><th id="79">79</th><td><i>//</i></td></tr>
<tr><th id="80">80</th><td><i>// This issue could be remedied by adding implicit uses to the predicated</i></td></tr>
<tr><th id="81">81</th><td><i>// transfers, but this will create a problem with subsequent predication,</i></td></tr>
<tr><th id="82">82</th><td><i>// since the transfers will no longer be possible to reorder. To avoid</i></td></tr>
<tr><th id="83">83</th><td><i>// that, the initial splitting will not add any implicit uses. These</i></td></tr>
<tr><th id="84">84</th><td><i>// implicit uses will be added later, after predication. The extra price,</i></td></tr>
<tr><th id="85">85</th><td><i>// however, is that finding the locations where the implicit uses need</i></td></tr>
<tr><th id="86">86</th><td><i>// to be added, and updating the live ranges will be more involved.</i></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="89">89</th><td><u>#include <a href="HexagonRegisterInfo.h.html">"HexagonRegisterInfo.h"</a></u></td></tr>
<tr><th id="90">90</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="91">91</th><td><u>#include <a href="../../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="92">92</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="93">93</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="94">94</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="95">95</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="96">96</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="97">97</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="98">98</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="99">99</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="100">100</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="101">101</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="102">102</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="103">103</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="104">104</th><td><u>#include <a href="../../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="105">105</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="106">106</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="107">107</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="108">108</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="109">109</th><td><u>#include <a href="../../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="110">110</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="111">111</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="112">112</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="113">113</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="114">114</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="115">115</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="116">116</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="117">117</th><td><u>#include <a href="../../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="118">118</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "expand-condsets"</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="OptTfrLimit" title='OptTfrLimit' data-type='cl::opt&lt;unsigned int&gt;' data-ref="OptTfrLimit">OptTfrLimit</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"expand-condsets-tfr-limit"</q>,</td></tr>
<tr><th id="125">125</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(~<var>0U</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Max number of mux expansions"</q>));</td></tr>
<tr><th id="126">126</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="OptCoaLimit" title='OptCoaLimit' data-type='cl::opt&lt;unsigned int&gt;' data-ref="OptCoaLimit">OptCoaLimit</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"expand-condsets-coa-limit"</q>,</td></tr>
<tr><th id="127">127</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(~<var>0U</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Max number of segment coalescings"</q>));</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <em>void</em> <a class="decl" href="#256" title='llvm::initializeHexagonExpandCondsetsPass' data-ref="_ZN4llvm35initializeHexagonExpandCondsetsPassERNS_12PassRegistryE">initializeHexagonExpandCondsetsPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="132">132</th><td>  <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<a class="decl" href="#_ZN4llvm27createHexagonExpandCondsetsEv" title='llvm::createHexagonExpandCondsets' data-ref="_ZN4llvm27createHexagonExpandCondsetsEv">createHexagonExpandCondsets</a>();</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><b>namespace</b> {</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="139">139</th><td>  <b>public</b>:</td></tr>
<tr><th id="140">140</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonExpandCondsets::ID" title='(anonymous namespace)::HexagonExpandCondsets::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ID">ID</dfn>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsetsC1Ev" title='(anonymous namespace)::HexagonExpandCondsets::HexagonExpandCondsets' data-type='void (anonymous namespace)::HexagonExpandCondsets::HexagonExpandCondsets()' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsetsC1Ev">HexagonExpandCondsets</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::ID" title='(anonymous namespace)::HexagonExpandCondsets::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ID">ID</a>) {</td></tr>
<tr><th id="143">143</th><td>      <b>if</b> (<a class="tu ref" href="#OptCoaLimit" title='OptCoaLimit' data-use='m' data-ref="OptCoaLimit">OptCoaLimit</a>.<a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option11getPositionEv" title='llvm::cl::Option::getPosition' data-ref="_ZNK4llvm2cl6Option11getPositionEv">getPosition</a>())</td></tr>
<tr><th id="144">144</th><td>        <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::CoaLimitActive" title='(anonymous namespace)::HexagonExpandCondsets::CoaLimitActive' data-use='w' data-ref="(anonymousnamespace)::HexagonExpandCondsets::CoaLimitActive">CoaLimitActive</a> = <b>true</b>, <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::CoaLimit" title='(anonymous namespace)::HexagonExpandCondsets::CoaLimit' data-use='w' data-ref="(anonymousnamespace)::HexagonExpandCondsets::CoaLimit">CoaLimit</a> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#OptCoaLimit" title='OptCoaLimit' data-use='m' data-ref="OptCoaLimit">OptCoaLimit</a>;</td></tr>
<tr><th id="145">145</th><td>      <b>if</b> (<a class="tu ref" href="#OptTfrLimit" title='OptTfrLimit' data-use='m' data-ref="OptTfrLimit">OptTfrLimit</a>.<a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option11getPositionEv" title='llvm::cl::Option::getPosition' data-ref="_ZNK4llvm2cl6Option11getPositionEv">getPosition</a>())</td></tr>
<tr><th id="146">146</th><td>        <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::TfrLimitActive" title='(anonymous namespace)::HexagonExpandCondsets::TfrLimitActive' data-use='w' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TfrLimitActive">TfrLimitActive</a> = <b>true</b>, <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::TfrLimit" title='(anonymous namespace)::HexagonExpandCondsets::TfrLimit' data-use='w' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TfrLimit">TfrLimit</a> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#OptTfrLimit" title='OptTfrLimit' data-use='m' data-ref="OptTfrLimit">OptTfrLimit</a>;</td></tr>
<tr><th id="147">147</th><td>      <a class="ref" href="#256" title='llvm::initializeHexagonExpandCondsetsPass' data-ref="_ZN4llvm35initializeHexagonExpandCondsetsPassERNS_12PassRegistryE">initializeHexagonExpandCondsetsPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="148">148</th><td>    }</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_121HexagonExpandCondsets11getPassNameEv" title='(anonymous namespace)::HexagonExpandCondsets::getPassName' data-type='llvm::StringRef (anonymous namespace)::HexagonExpandCondsets::getPassName() const' data-ref="_ZNK12_GLOBAL__N_121HexagonExpandCondsets11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Expand Condsets"</q>; }</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_121HexagonExpandCondsets16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::HexagonExpandCondsets::getAnalysisUsage' data-type='void (anonymous namespace)::HexagonExpandCondsets::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_121HexagonExpandCondsets16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="1AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="1AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="153">153</th><td>      <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="154">154</th><td>      <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="155">155</th><td>      <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="156">156</th><td>      <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="157">157</th><td>      <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="158">158</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a></span>);</td></tr>
<tr><th id="159">159</th><td>    }</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonExpandCondsets::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonExpandCondsets::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>) override;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <b>private</b>:</td></tr>
<tr><th id="164">164</th><td>    <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-type='const llvm::HexagonInstrInfo *' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="165">165</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonExpandCondsets::TRI" title='(anonymous namespace)::HexagonExpandCondsets::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="166">166</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonExpandCondsets::MDT" title='(anonymous namespace)::HexagonExpandCondsets::MDT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MDT">MDT</dfn>;</td></tr>
<tr><th id="167">167</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonExpandCondsets::MRI" title='(anonymous namespace)::HexagonExpandCondsets::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="168">168</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="169">169</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonExpandCondsets::CoaLimitActive" title='(anonymous namespace)::HexagonExpandCondsets::CoaLimitActive' data-type='bool' data-ref="(anonymousnamespace)::HexagonExpandCondsets::CoaLimitActive">CoaLimitActive</dfn> = <b>false</b>;</td></tr>
<tr><th id="170">170</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonExpandCondsets::TfrLimitActive" title='(anonymous namespace)::HexagonExpandCondsets::TfrLimitActive' data-type='bool' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TfrLimitActive">TfrLimitActive</dfn> = <b>false</b>;</td></tr>
<tr><th id="171">171</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonExpandCondsets::CoaLimit" title='(anonymous namespace)::HexagonExpandCondsets::CoaLimit' data-type='unsigned int' data-ref="(anonymousnamespace)::HexagonExpandCondsets::CoaLimit">CoaLimit</dfn>;</td></tr>
<tr><th id="172">172</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonExpandCondsets::TfrLimit" title='(anonymous namespace)::HexagonExpandCondsets::TfrLimit' data-type='unsigned int' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TfrLimit">TfrLimit</dfn>;</td></tr>
<tr><th id="173">173</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonExpandCondsets::CoaCounter" title='(anonymous namespace)::HexagonExpandCondsets::CoaCounter' data-type='unsigned int' data-ref="(anonymousnamespace)::HexagonExpandCondsets::CoaCounter">CoaCounter</dfn> = <var>0</var>;</td></tr>
<tr><th id="174">174</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonExpandCondsets::TfrCounter" title='(anonymous namespace)::HexagonExpandCondsets::TfrCounter' data-type='unsigned int' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TfrCounter">TfrCounter</dfn> = <var>0</var>;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>    <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</dfn> {</td></tr>
<tr><th id="177">177</th><td>      <dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-type='void (anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef(const llvm::MachineOperand &amp; Op)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE">RegisterRef</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="3Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="3Op">Op</dfn>) : <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='w' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>(<a class="local col3 ref" href="#3Op" title='Op' data-ref="3Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()),</td></tr>
<tr><th id="178">178</th><td>          <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='w' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a>(<a class="local col3 ref" href="#3Op" title='Op' data-ref="3Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {}</td></tr>
<tr><th id="179">179</th><td>      <dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1Ejj" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-type='void (anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef(unsigned int R = 0, unsigned int S = 0)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1Ejj">RegisterRef</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="4R" title='R' data-type='unsigned int' data-ref="4R">R</dfn> = <var>0</var>, <em>unsigned</em> <dfn class="local col5 decl" id="5S" title='S' data-type='unsigned int' data-ref="5S">S</dfn> = <var>0</var>) : <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='w' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>(<a class="local col4 ref" href="#4R" title='R' data-ref="4R">R</a>), <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='w' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a>(<a class="local col5 ref" href="#5S" title='S' data-ref="5S">S</a>) {}</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>      <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefeqES1_" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::operator==' data-type='bool (anonymous namespace)::HexagonExpandCondsets::RegisterRef::operator==((anonymous namespace)::HexagonExpandCondsets::RegisterRef RR) const' data-ref="_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefeqES1_"><b>operator</b>==</dfn> (<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col6 decl" id="6RR" title='RR' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="6RR">RR</dfn>) <em>const</em> {</td></tr>
<tr><th id="182">182</th><td>        <b>return</b> <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a> == <a class="local col6 ref" href="#6RR" title='RR' data-ref="6RR">RR</a>.<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a> == <a class="local col6 ref" href="#6RR" title='RR' data-ref="6RR">RR</a>.<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a>;</td></tr>
<tr><th id="183">183</th><td>      }</td></tr>
<tr><th id="184">184</th><td>      <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefneES1_" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::operator!=' data-type='bool (anonymous namespace)::HexagonExpandCondsets::RegisterRef::operator!=((anonymous namespace)::HexagonExpandCondsets::RegisterRef RR) const' data-ref="_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefneES1_"><b>operator</b>!=</dfn> (<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="7RR" title='RR' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="7RR">RR</dfn>) <em>const</em> { <b>return</b> !<a class="tu member" href="#_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefeqES1_" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::operator==' data-use='c' data-ref="_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefeqES1_"><b>operator</b>==</a>(<a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col7 ref" href="#7RR" title='RR' data-ref="7RR">RR</a>); }</td></tr>
<tr><th id="185">185</th><td>      <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefltES1_" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::operator&lt;' data-type='bool (anonymous namespace)::HexagonExpandCondsets::RegisterRef::operator&lt;((anonymous namespace)::HexagonExpandCondsets::RegisterRef RR) const' data-ref="_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefltES1_"><b>operator</b>&lt;</dfn> (<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col8 decl" id="8RR" title='RR' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="8RR">RR</dfn>) <em>const</em> {</td></tr>
<tr><th id="186">186</th><td>        <b>return</b> <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a> &lt; <a class="local col8 ref" href="#8RR" title='RR' data-ref="8RR">RR</a>.<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a> || (<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a> == <a class="local col8 ref" href="#8RR" title='RR' data-ref="8RR">RR</a>.<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a> &lt; <a class="local col8 ref" href="#8RR" title='RR' data-ref="8RR">RR</a>.<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a>);</td></tr>
<tr><th id="187">187</th><td>      }</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>      <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-type='unsigned int' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-type='unsigned int' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</dfn>;</td></tr>
<tr><th id="190">190</th><td>    };</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap" title='(anonymous namespace)::HexagonExpandCondsets::ReferenceMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap">ReferenceMap</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;;</td></tr>
<tr><th id="193">193</th><td>    <b>enum</b> { <dfn class="tu enum" id="(anonymousnamespace)::HexagonExpandCondsets::Sub_Low" title='(anonymous namespace)::HexagonExpandCondsets::Sub_Low' data-type='1' data-ref="(anonymousnamespace)::HexagonExpandCondsets::Sub_Low">Sub_Low</dfn> = <var>0x1</var>, <dfn class="tu enum" id="(anonymousnamespace)::HexagonExpandCondsets::Sub_High" title='(anonymous namespace)::HexagonExpandCondsets::Sub_High' data-type='2' data-ref="(anonymousnamespace)::HexagonExpandCondsets::Sub_High">Sub_High</dfn> = <var>0x2</var>, <dfn class="tu enum" id="(anonymousnamespace)::HexagonExpandCondsets::Sub_None" title='(anonymous namespace)::HexagonExpandCondsets::Sub_None' data-type='3' data-ref="(anonymousnamespace)::HexagonExpandCondsets::Sub_None">Sub_None</dfn> = (<a class="tu enum" href="#(anonymousnamespace)::HexagonExpandCondsets::Sub_Low" title='(anonymous namespace)::HexagonExpandCondsets::Sub_Low' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::Sub_Low">Sub_Low</a> | <a class="tu enum" href="#(anonymousnamespace)::HexagonExpandCondsets::Sub_High" title='(anonymous namespace)::HexagonExpandCondsets::Sub_High' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::Sub_High">Sub_High</a>) };</td></tr>
<tr><th id="194">194</th><td>    <b>enum</b> { <dfn class="tu enum" id="(anonymousnamespace)::HexagonExpandCondsets::Exec_Then" title='(anonymous namespace)::HexagonExpandCondsets::Exec_Then' data-type='16' data-ref="(anonymousnamespace)::HexagonExpandCondsets::Exec_Then">Exec_Then</dfn> = <var>0x10</var>, <dfn class="tu enum" id="(anonymousnamespace)::HexagonExpandCondsets::Exec_Else" title='(anonymous namespace)::HexagonExpandCondsets::Exec_Else' data-type='32' data-ref="(anonymousnamespace)::HexagonExpandCondsets::Exec_Else">Exec_Else</dfn> = <var>0x20</var> };</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets13getMaskForSubEj" title='(anonymous namespace)::HexagonExpandCondsets::getMaskForSub' data-type='unsigned int (anonymous namespace)::HexagonExpandCondsets::getMaskForSub(unsigned int Sub)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets13getMaskForSubEj">getMaskForSub</a>(<em>unsigned</em> <dfn class="local col9 decl" id="9Sub" title='Sub' data-type='unsigned int' data-ref="9Sub">Sub</dfn>);</td></tr>
<tr><th id="197">197</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets9isCondsetERKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonExpandCondsets::isCondset' data-type='bool (anonymous namespace)::HexagonExpandCondsets::isCondset(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets9isCondsetERKN4llvm12MachineInstrE">isCondset</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="10MI">MI</dfn>);</td></tr>
<tr><th id="198">198</th><td>    <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11getLaneMaskEjj" title='(anonymous namespace)::HexagonExpandCondsets::getLaneMask' data-type='llvm::LaneBitmask (anonymous namespace)::HexagonExpandCondsets::getLaneMask(unsigned int Reg, unsigned int Sub)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11getLaneMaskEjj">getLaneMask</a>(<em>unsigned</em> <dfn class="local col1 decl" id="11Reg" title='Reg' data-type='unsigned int' data-ref="11Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12Sub" title='Sub' data-type='unsigned int' data-ref="12Sub">Sub</dfn>);</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11addRefToMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj" title='(anonymous namespace)::HexagonExpandCondsets::addRefToMap' data-type='void (anonymous namespace)::HexagonExpandCondsets::addRefToMap((anonymous namespace)::HexagonExpandCondsets::RegisterRef RR, ReferenceMap &amp; Map, unsigned int Exec)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11addRefToMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj">addRefToMap</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="13RR" title='RR' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="13RR">RR</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap" title='(anonymous namespace)::HexagonExpandCondsets::ReferenceMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap">ReferenceMap</a> &amp;<dfn class="local col4 decl" id="14Map" title='Map' data-type='ReferenceMap &amp;' data-ref="14Map">Map</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15Exec" title='Exec' data-type='unsigned int' data-ref="15Exec">Exec</dfn>);</td></tr>
<tr><th id="201">201</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets10isRefInMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj" title='(anonymous namespace)::HexagonExpandCondsets::isRefInMap' data-type='bool (anonymous namespace)::HexagonExpandCondsets::isRefInMap((anonymous namespace)::HexagonExpandCondsets::RegisterRef , ReferenceMap &amp; Map, unsigned int Exec)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets10isRefInMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj">isRefInMap</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap" title='(anonymous namespace)::HexagonExpandCondsets::ReferenceMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap">ReferenceMap</a> &amp;<dfn class="local col6 decl" id="16Map" title='Map' data-type='ReferenceMap &amp;' data-ref="16Map">Map</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="17Exec" title='Exec' data-type='unsigned int' data-ref="17Exec">Exec</dfn>);</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE" title='(anonymous namespace)::HexagonExpandCondsets::updateDeadsInRange' data-type='void (anonymous namespace)::HexagonExpandCondsets::updateDeadsInRange(unsigned int Reg, llvm::LaneBitmask LM, llvm::LiveRange &amp; Range)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE">updateDeadsInRange</a>(<em>unsigned</em> <dfn class="local col8 decl" id="18Reg" title='Reg' data-type='unsigned int' data-ref="18Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="19LM" title='LM' data-type='llvm::LaneBitmask' data-ref="19LM">LM</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col0 decl" id="20Range" title='Range' data-type='llvm::LiveRange &amp;' data-ref="20Range">Range</dfn>);</td></tr>
<tr><th id="204">204</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEj" title='(anonymous namespace)::HexagonExpandCondsets::updateKillFlags' data-type='void (anonymous namespace)::HexagonExpandCondsets::updateKillFlags(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEj">updateKillFlags</a>(<em>unsigned</em> <dfn class="local col1 decl" id="21Reg" title='Reg' data-type='unsigned int' data-ref="21Reg">Reg</dfn>);</td></tr>
<tr><th id="205">205</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateDeadFlagsEj" title='(anonymous namespace)::HexagonExpandCondsets::updateDeadFlags' data-type='void (anonymous namespace)::HexagonExpandCondsets::updateDeadFlags(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateDeadFlagsEj">updateDeadFlags</a>(<em>unsigned</em> <dfn class="local col2 decl" id="22Reg" title='Reg' data-type='unsigned int' data-ref="22Reg">Reg</dfn>);</td></tr>
<tr><th id="206">206</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets23recalculateLiveIntervalEj" title='(anonymous namespace)::HexagonExpandCondsets::recalculateLiveInterval' data-type='void (anonymous namespace)::HexagonExpandCondsets::recalculateLiveInterval(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets23recalculateLiveIntervalEj">recalculateLiveInterval</a>(<em>unsigned</em> <dfn class="local col3 decl" id="23Reg" title='Reg' data-type='unsigned int' data-ref="23Reg">Reg</dfn>);</td></tr>
<tr><th id="207">207</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11removeInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonExpandCondsets::removeInstr' data-type='void (anonymous namespace)::HexagonExpandCondsets::removeInstr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11removeInstrERN4llvm12MachineInstrE">removeInstr</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="24MI">MI</dfn>);</td></tr>
<tr><th id="208">208</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets14updateLivenessERSt3setIjSt4lessIjESaIjEEbbb" title='(anonymous namespace)::HexagonExpandCondsets::updateLiveness' data-type='void (anonymous namespace)::HexagonExpandCondsets::updateLiveness(std::set&lt;unsigned int&gt; &amp; RegSet, bool Recalc, bool UpdateKills, bool UpdateDeads)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets14updateLivenessERSt3setIjSt4lessIjESaIjEEbbb">updateLiveness</a>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="25RegSet" title='RegSet' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="25RegSet">RegSet</dfn>, <em>bool</em> <dfn class="local col6 decl" id="26Recalc" title='Recalc' data-type='bool' data-ref="26Recalc">Recalc</dfn>,</td></tr>
<tr><th id="209">209</th><td>        <em>bool</em> <dfn class="local col7 decl" id="27UpdateKills" title='UpdateKills' data-type='bool' data-ref="27UpdateKills">UpdateKills</dfn>, <em>bool</em> <dfn class="local col8 decl" id="28UpdateDeads" title='UpdateDeads' data-type='bool' data-ref="28UpdateDeads">UpdateDeads</dfn>);</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets16getCondTfrOpcodeERKN4llvm14MachineOperandEb" title='(anonymous namespace)::HexagonExpandCondsets::getCondTfrOpcode' data-type='unsigned int (anonymous namespace)::HexagonExpandCondsets::getCondTfrOpcode(const llvm::MachineOperand &amp; SO, bool Cond)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets16getCondTfrOpcodeERKN4llvm14MachineOperandEb">getCondTfrOpcode</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="29SO" title='SO' data-type='const llvm::MachineOperand &amp;' data-ref="29SO">SO</dfn>, <em>bool</em> <dfn class="local col0 decl" id="30Cond" title='Cond' data-type='bool' data-ref="30Cond">Cond</dfn>);</td></tr>
<tr><th id="212">212</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets13genCondTfrForERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjRKS2_bbb" title='(anonymous namespace)::HexagonExpandCondsets::genCondTfrFor' data-type='llvm::MachineInstr * (anonymous namespace)::HexagonExpandCondsets::genCondTfrFor(llvm::MachineOperand &amp; SrcOp, MachineBasicBlock::iterator At, unsigned int DstR, unsigned int DstSR, const llvm::MachineOperand &amp; PredOp, bool PredSense, bool ReadUndef, bool ImpUse)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets13genCondTfrForERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjRKS2_bbb">genCondTfrFor</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="31SrcOp" title='SrcOp' data-type='llvm::MachineOperand &amp;' data-ref="31SrcOp">SrcOp</dfn>,</td></tr>
<tr><th id="213">213</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="32At" title='At' data-type='MachineBasicBlock::iterator' data-ref="32At">At</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="33DstR" title='DstR' data-type='unsigned int' data-ref="33DstR">DstR</dfn>,</td></tr>
<tr><th id="214">214</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="34DstSR" title='DstSR' data-type='unsigned int' data-ref="34DstSR">DstSR</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="35PredOp" title='PredOp' data-type='const llvm::MachineOperand &amp;' data-ref="35PredOp">PredOp</dfn>, <em>bool</em> <dfn class="local col6 decl" id="36PredSense" title='PredSense' data-type='bool' data-ref="36PredSense">PredSense</dfn>,</td></tr>
<tr><th id="215">215</th><td>        <em>bool</em> <dfn class="local col7 decl" id="37ReadUndef" title='ReadUndef' data-type='bool' data-ref="37ReadUndef">ReadUndef</dfn>, <em>bool</em> <dfn class="local col8 decl" id="38ImpUse" title='ImpUse' data-type='bool' data-ref="38ImpUse">ImpUse</dfn>);</td></tr>
<tr><th id="216">216</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets5splitERN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonExpandCondsets::split' data-type='bool (anonymous namespace)::HexagonExpandCondsets::split(llvm::MachineInstr &amp; MI, std::set&lt;unsigned int&gt; &amp; UpdRegs)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets5splitERN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE">split</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="39MI">MI</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="40UpdRegs" title='UpdRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="40UpdRegs">UpdRegs</dfn>);</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets12isPredicableEPN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonExpandCondsets::isPredicable' data-type='bool (anonymous namespace)::HexagonExpandCondsets::isPredicable(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets12isPredicableEPN4llvm12MachineInstrE">isPredicable</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="41MI" title='MI' data-type='llvm::MachineInstr *' data-ref="41MI">MI</dfn>);</td></tr>
<tr><th id="219">219</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets21getReachingDefForPredENS0_11RegisterRefEN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEjb" title='(anonymous namespace)::HexagonExpandCondsets::getReachingDefForPred' data-type='llvm::MachineInstr * (anonymous namespace)::HexagonExpandCondsets::getReachingDefForPred((anonymous namespace)::HexagonExpandCondsets::RegisterRef RD, MachineBasicBlock::iterator UseIt, unsigned int PredR, bool Cond)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets21getReachingDefForPredENS0_11RegisterRefEN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEjb">getReachingDefForPred</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col2 decl" id="42RD" title='RD' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="42RD">RD</dfn>,</td></tr>
<tr><th id="220">220</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="43UseIt" title='UseIt' data-type='MachineBasicBlock::iterator' data-ref="43UseIt">UseIt</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="44PredR" title='PredR' data-type='unsigned int' data-ref="44PredR">PredR</dfn>, <em>bool</em> <dfn class="local col5 decl" id="45Cond" title='Cond' data-type='bool' data-ref="45Cond">Cond</dfn>);</td></tr>
<tr><th id="221">221</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11canMoveOverERN4llvm12MachineInstrERNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEESB_" title='(anonymous namespace)::HexagonExpandCondsets::canMoveOver' data-type='bool (anonymous namespace)::HexagonExpandCondsets::canMoveOver(llvm::MachineInstr &amp; MI, ReferenceMap &amp; Defs, ReferenceMap &amp; Uses)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11canMoveOverERN4llvm12MachineInstrERNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEESB_">canMoveOver</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="46MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="46MI">MI</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap" title='(anonymous namespace)::HexagonExpandCondsets::ReferenceMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap">ReferenceMap</a> &amp;<dfn class="local col7 decl" id="47Defs" title='Defs' data-type='ReferenceMap &amp;' data-ref="47Defs">Defs</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap" title='(anonymous namespace)::HexagonExpandCondsets::ReferenceMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap">ReferenceMap</a> &amp;<dfn class="local col8 decl" id="48Uses" title='Uses' data-type='ReferenceMap &amp;' data-ref="48Uses">Uses</dfn>);</td></tr>
<tr><th id="222">222</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets12canMoveMemToERN4llvm12MachineInstrES3_b" title='(anonymous namespace)::HexagonExpandCondsets::canMoveMemTo' data-type='bool (anonymous namespace)::HexagonExpandCondsets::canMoveMemTo(llvm::MachineInstr &amp; MI, llvm::MachineInstr &amp; ToI, bool IsDown)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets12canMoveMemToERN4llvm12MachineInstrES3_b">canMoveMemTo</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="49MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="49MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="50ToI" title='ToI' data-type='llvm::MachineInstr &amp;' data-ref="50ToI">ToI</dfn>, <em>bool</em> <dfn class="local col1 decl" id="51IsDown" title='IsDown' data-type='bool' data-ref="51IsDown">IsDown</dfn>);</td></tr>
<tr><th id="223">223</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11predicateAtERKN4llvm14MachineOperandERNS1_12MachineInstrENS1_26MachineInstrBundleIteratorIS5_Lb0EEES4_bRSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonExpandCondsets::predicateAt' data-type='void (anonymous namespace)::HexagonExpandCondsets::predicateAt(const llvm::MachineOperand &amp; DefOp, llvm::MachineInstr &amp; MI, MachineBasicBlock::iterator Where, const llvm::MachineOperand &amp; PredOp, bool Cond, std::set&lt;unsigned int&gt; &amp; UpdRegs)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11predicateAtERKN4llvm14MachineOperandERNS1_12MachineInstrENS1_26MachineInstrBundleIteratorIS5_Lb0EEES4_bRSt3setIjSt4lessIjESaIjEE">predicateAt</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="52DefOp" title='DefOp' data-type='const llvm::MachineOperand &amp;' data-ref="52DefOp">DefOp</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="53MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="53MI">MI</dfn>,</td></tr>
<tr><th id="224">224</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="54Where" title='Where' data-type='MachineBasicBlock::iterator' data-ref="54Where">Where</dfn>,</td></tr>
<tr><th id="225">225</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="55PredOp" title='PredOp' data-type='const llvm::MachineOperand &amp;' data-ref="55PredOp">PredOp</dfn>, <em>bool</em> <dfn class="local col6 decl" id="56Cond" title='Cond' data-type='bool' data-ref="56Cond">Cond</dfn>,</td></tr>
<tr><th id="226">226</th><td>                     <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="57UpdRegs" title='UpdRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="57UpdRegs">UpdRegs</dfn>);</td></tr>
<tr><th id="227">227</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets13renameInRangeENS0_11RegisterRefES1_jbN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEES5_" title='(anonymous namespace)::HexagonExpandCondsets::renameInRange' data-type='void (anonymous namespace)::HexagonExpandCondsets::renameInRange((anonymous namespace)::HexagonExpandCondsets::RegisterRef RO, (anonymous namespace)::HexagonExpandCondsets::RegisterRef RN, unsigned int PredR, bool Cond, MachineBasicBlock::iterator First, MachineBasicBlock::iterator Last)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets13renameInRangeENS0_11RegisterRefES1_jbN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEES5_">renameInRange</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col8 decl" id="58RO" title='RO' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="58RO">RO</dfn>, <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="59RN" title='RN' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="59RN">RN</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="60PredR" title='PredR' data-type='unsigned int' data-ref="60PredR">PredR</dfn>,</td></tr>
<tr><th id="228">228</th><td>        <em>bool</em> <dfn class="local col1 decl" id="61Cond" title='Cond' data-type='bool' data-ref="61Cond">Cond</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="62First" title='First' data-type='MachineBasicBlock::iterator' data-ref="62First">First</dfn>,</td></tr>
<tr><th id="229">229</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="63Last" title='Last' data-type='MachineBasicBlock::iterator' data-ref="63Last">Last</dfn>);</td></tr>
<tr><th id="230">230</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets9predicateERN4llvm12MachineInstrEbRSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonExpandCondsets::predicate' data-type='bool (anonymous namespace)::HexagonExpandCondsets::predicate(llvm::MachineInstr &amp; TfrI, bool Cond, std::set&lt;unsigned int&gt; &amp; UpdRegs)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets9predicateERN4llvm12MachineInstrEbRSt3setIjSt4lessIjESaIjEE">predicate</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="64TfrI" title='TfrI' data-type='llvm::MachineInstr &amp;' data-ref="64TfrI">TfrI</dfn>, <em>bool</em> <dfn class="local col5 decl" id="65Cond" title='Cond' data-type='bool' data-ref="65Cond">Cond</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="66UpdRegs" title='UpdRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="66UpdRegs">UpdRegs</dfn>);</td></tr>
<tr><th id="231">231</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets16predicateInBlockERN4llvm17MachineBasicBlockERSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonExpandCondsets::predicateInBlock' data-type='bool (anonymous namespace)::HexagonExpandCondsets::predicateInBlock(llvm::MachineBasicBlock &amp; B, std::set&lt;unsigned int&gt; &amp; UpdRegs)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets16predicateInBlockERN4llvm17MachineBasicBlockERSt3setIjSt4lessIjESaIjEE">predicateInBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="67B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="67B">B</dfn>,</td></tr>
<tr><th id="232">232</th><td>        <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="68UpdRegs" title='UpdRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="68UpdRegs">UpdRegs</dfn>);</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets8isIntRegENS0_11RegisterRefERj" title='(anonymous namespace)::HexagonExpandCondsets::isIntReg' data-type='bool (anonymous namespace)::HexagonExpandCondsets::isIntReg((anonymous namespace)::HexagonExpandCondsets::RegisterRef RR, unsigned int &amp; BW)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets8isIntRegENS0_11RegisterRefERj">isIntReg</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="69RR" title='RR' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="69RR">RR</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="70BW" title='BW' data-type='unsigned int &amp;' data-ref="70BW">BW</dfn>);</td></tr>
<tr><th id="235">235</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets13isIntraBlocksERN4llvm12LiveIntervalE" title='(anonymous namespace)::HexagonExpandCondsets::isIntraBlocks' data-type='bool (anonymous namespace)::HexagonExpandCondsets::isIntraBlocks(llvm::LiveInterval &amp; LI)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets13isIntraBlocksERN4llvm12LiveIntervalE">isIntraBlocks</a>(<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="71LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="71LI">LI</dfn>);</td></tr>
<tr><th id="236">236</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets17coalesceRegistersENS0_11RegisterRefES1_" title='(anonymous namespace)::HexagonExpandCondsets::coalesceRegisters' data-type='bool (anonymous namespace)::HexagonExpandCondsets::coalesceRegisters((anonymous namespace)::HexagonExpandCondsets::RegisterRef R1, (anonymous namespace)::HexagonExpandCondsets::RegisterRef R2)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets17coalesceRegistersENS0_11RegisterRefES1_">coalesceRegisters</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col2 decl" id="72R1" title='R1' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="72R1">R1</dfn>, <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="73R2" title='R2' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="73R2">R2</dfn>);</td></tr>
<tr><th id="237">237</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets16coalesceSegmentsERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonExpandCondsets::coalesceSegments' data-type='bool (anonymous namespace)::HexagonExpandCondsets::coalesceSegments(const SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; Condsets, std::set&lt;unsigned int&gt; &amp; UpdRegs)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets16coalesceSegmentsERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERSt3setIjSt4lessIjESaIjEE">coalesceSegments</a>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; &amp;<dfn class="local col4 decl" id="74Condsets" title='Condsets' data-type='const SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="74Condsets">Condsets</dfn>,</td></tr>
<tr><th id="238">238</th><td>                          <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="75UpdRegs" title='UpdRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="75UpdRegs">UpdRegs</dfn>);</td></tr>
<tr><th id="239">239</th><td>  };</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonExpandCondsets::ID" title='(anonymous namespace)::HexagonExpandCondsets::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <em>char</em> &amp;<dfn class="decl def" id="llvm::HexagonExpandCondsetsID" title='llvm::HexagonExpandCondsetsID' data-ref="llvm::HexagonExpandCondsetsID">HexagonExpandCondsetsID</dfn> = <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::ID" title='(anonymous namespace)::HexagonExpandCondsets::ID' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ID">ID</a>;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeHexagonExpandCondsetsPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(HexagonExpandCondsets, <q>"expand-condsets"</q>,</td></tr>
<tr><th id="252">252</th><td>  <q>"Hexagon Expand Condsets"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="253">253</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="254">254</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeSlotIndexesPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(SlotIndexes)</td></tr>
<tr><th id="255">255</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="256">256</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Hexagon Expand Condsets&quot;, &quot;expand-condsets&quot;, &amp;HexagonExpandCondsets::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonExpandCondsets&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonExpandCondsetsPassFlag; void llvm::initializeHexagonExpandCondsetsPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonExpandCondsetsPassFlag, initializeHexagonExpandCondsetsPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"expand-condsets"</q>,</td></tr>
<tr><th id="257">257</th><td>  <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Expand Condsets"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets13getMaskForSubEj" title='(anonymous namespace)::HexagonExpandCondsets::getMaskForSub' data-type='unsigned int (anonymous namespace)::HexagonExpandCondsets::getMaskForSub(unsigned int Sub)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets13getMaskForSubEj">getMaskForSub</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="76Sub" title='Sub' data-type='unsigned int' data-ref="76Sub">Sub</dfn>) {</td></tr>
<tr><th id="260">260</th><td>  <b>switch</b> (Sub) {</td></tr>
<tr><th id="261">261</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;ps_sub_lo&apos;?">isub_lo</span>:</td></tr>
<tr><th id="262">262</th><td>    <b>case</b> <span class='error' title="duplicate case value &apos;ps_sub_lo&apos;">Hexagon</span>::<span class='error' title="no member named &apos;vsub_lo&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;ps_sub_lo&apos;?">vsub_lo</span>:</td></tr>
<tr><th id="263">263</th><td>      <b>return</b> Sub_Low;</td></tr>
<tr><th id="264">264</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;ps_sub_hi&apos;?">isub_hi</span>:</td></tr>
<tr><th id="265">265</th><td>    <b>case</b> <span class='error' title="duplicate case value &apos;ps_sub_hi&apos;">Hexagon</span>::<span class='error' title="no member named &apos;vsub_hi&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;ps_sub_hi&apos;?">vsub_hi</span>:</td></tr>
<tr><th id="266">266</th><td>      <b>return</b> Sub_High;</td></tr>
<tr><th id="267">267</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::Hexagon&apos;">NoSubRegister</span>:</td></tr>
<tr><th id="268">268</th><td>      <b>return</b> Sub_None;</td></tr>
<tr><th id="269">269</th><td>  }</td></tr>
<tr><th id="270">270</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid subregister&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp&quot;, 270)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid subregister"</q>);</td></tr>
<tr><th id="271">271</th><td>}</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets9isCondsetERKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonExpandCondsets::isCondset' data-type='bool (anonymous namespace)::HexagonExpandCondsets::isCondset(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets9isCondsetERKN4llvm12MachineInstrE">isCondset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="77MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="77MI">MI</dfn>) {</td></tr>
<tr><th id="274">274</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="78Opc" title='Opc' data-type='unsigned int' data-ref="78Opc">Opc</dfn> = <a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="275">275</th><td>  <b>switch</b> (Opc) {</td></tr>
<tr><th id="276">276</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_mux&apos; in namespace &apos;llvm::Hexagon&apos;">C2_mux</span>:</td></tr>
<tr><th id="277">277</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_muxii&apos; in namespace &apos;llvm::Hexagon&apos;">C2_muxii</span>:</td></tr>
<tr><th id="278">278</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_muxir&apos; in namespace &apos;llvm::Hexagon&apos;">C2_muxir</span>:</td></tr>
<tr><th id="279">279</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_muxri&apos; in namespace &apos;llvm::Hexagon&apos;">C2_muxri</span>:</td></tr>
<tr><th id="280">280</th><td>    <b>case</b> <span class='error' title="no member named &apos;PS_pselect&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;pselect&apos;?">Hexagon</span>::<span class='error' title="value of type &apos;int (int, fd_set *__restrict, fd_set *__restrict, fd_set *__restrict, const struct timespec *__restrict, const __sigset_t *__restrict)&apos; is not implicitly convertible to &apos;unsigned int&apos;">PS_pselect</span>:</td></tr>
<tr><th id="281">281</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="282">282</th><td>      <b>break</b>;</td></tr>
<tr><th id="283">283</th><td>  }</td></tr>
<tr><th id="284">284</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="285">285</th><td>}</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets11getLaneMaskEjj" title='(anonymous namespace)::HexagonExpandCondsets::getLaneMask' data-type='llvm::LaneBitmask (anonymous namespace)::HexagonExpandCondsets::getLaneMask(unsigned int Reg, unsigned int Sub)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11getLaneMaskEjj">getLaneMask</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="79Reg" title='Reg' data-type='unsigned int' data-ref="79Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="80Sub" title='Sub' data-type='unsigned int' data-ref="80Sub">Sub</dfn>) {</td></tr>
<tr><th id="288">288</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp&quot;, 288, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg">Reg</a>));</td></tr>
<tr><th id="289">289</th><td>  <b>return</b> <a class="local col0 ref" href="#80Sub" title='Sub' data-ref="80Sub">Sub</a> != <var>0</var> ? <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::TRI" title='(anonymous namespace)::HexagonExpandCondsets::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col0 ref" href="#80Sub" title='Sub' data-ref="80Sub">Sub</a>)</td></tr>
<tr><th id="290">290</th><td>                  : <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::MRI" title='(anonymous namespace)::HexagonExpandCondsets::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg">Reg</a>);</td></tr>
<tr><th id="291">291</th><td>}</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets11addRefToMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj" title='(anonymous namespace)::HexagonExpandCondsets::addRefToMap' data-type='void (anonymous namespace)::HexagonExpandCondsets::addRefToMap((anonymous namespace)::HexagonExpandCondsets::RegisterRef RR, ReferenceMap &amp; Map, unsigned int Exec)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11addRefToMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj">addRefToMap</dfn>(<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col1 decl" id="81RR" title='RR' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="81RR">RR</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap" title='(anonymous namespace)::HexagonExpandCondsets::ReferenceMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap">ReferenceMap</a> &amp;<dfn class="local col2 decl" id="82Map" title='Map' data-type='ReferenceMap &amp;' data-ref="82Map">Map</dfn>,</td></tr>
<tr><th id="294">294</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="83Exec" title='Exec' data-type='unsigned int' data-ref="83Exec">Exec</dfn>) {</td></tr>
<tr><th id="295">295</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="84Mask" title='Mask' data-type='unsigned int' data-ref="84Mask">Mask</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets13getMaskForSubEj" title='(anonymous namespace)::HexagonExpandCondsets::getMaskForSub' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets13getMaskForSubEj">getMaskForSub</a>(<a class="local col1 ref" href="#81RR" title='RR' data-ref="81RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a>) | <a class="local col3 ref" href="#83Exec" title='Exec' data-ref="83Exec">Exec</a>;</td></tr>
<tr><th id="296">296</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap" title='(anonymous namespace)::HexagonExpandCondsets::ReferenceMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap">ReferenceMap</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935">iterator</a> <dfn class="local col5 decl" id="85F" title='F' data-type='ReferenceMap::iterator' data-ref="85F">F</dfn> = <a class="local col2 ref" href="#82Map" title='Map' data-ref="82Map">Map</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col1 ref" href="#81RR" title='RR' data-ref="81RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="297">297</th><td>  <b>if</b> (<a class="local col5 ref" href="#85F" title='F' data-ref="85F">F</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col2 ref" href="#82Map" title='Map' data-ref="82Map">Map</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="298">298</th><td>    <a class="local col2 ref" href="#82Map" title='Map' data-ref="82Map">Map</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col1 ref" href="#81RR" title='RR' data-ref="81RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='a' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a></span>, <span class='refarg'><a class="local col4 ref" href="#84Mask" title='Mask' data-ref="84Mask">Mask</a></span>));</td></tr>
<tr><th id="299">299</th><td>  <b>else</b></td></tr>
<tr><th id="300">300</th><td>    <a class="local col5 ref" href="#85F" title='F' data-ref="85F">F</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a> |= <a class="local col4 ref" href="#84Mask" title='Mask' data-ref="84Mask">Mask</a>;</td></tr>
<tr><th id="301">301</th><td>}</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets10isRefInMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj" title='(anonymous namespace)::HexagonExpandCondsets::isRefInMap' data-type='bool (anonymous namespace)::HexagonExpandCondsets::isRefInMap((anonymous namespace)::HexagonExpandCondsets::RegisterRef RR, ReferenceMap &amp; Map, unsigned int Exec)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets10isRefInMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj">isRefInMap</dfn>(<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col6 decl" id="86RR" title='RR' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="86RR">RR</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap" title='(anonymous namespace)::HexagonExpandCondsets::ReferenceMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap">ReferenceMap</a> &amp;<dfn class="local col7 decl" id="87Map" title='Map' data-type='ReferenceMap &amp;' data-ref="87Map">Map</dfn>,</td></tr>
<tr><th id="304">304</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="88Exec" title='Exec' data-type='unsigned int' data-ref="88Exec">Exec</dfn>) {</td></tr>
<tr><th id="305">305</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap" title='(anonymous namespace)::HexagonExpandCondsets::ReferenceMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap">ReferenceMap</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935">iterator</a> <dfn class="local col9 decl" id="89F" title='F' data-type='ReferenceMap::iterator' data-ref="89F">F</dfn> = <a class="local col7 ref" href="#87Map" title='Map' data-ref="87Map">Map</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col6 ref" href="#86RR" title='RR' data-ref="86RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="306">306</th><td>  <b>if</b> (<a class="local col9 ref" href="#89F" title='F' data-ref="89F">F</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col7 ref" href="#87Map" title='Map' data-ref="87Map">Map</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="307">307</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="308">308</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="90Mask" title='Mask' data-type='unsigned int' data-ref="90Mask">Mask</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets13getMaskForSubEj" title='(anonymous namespace)::HexagonExpandCondsets::getMaskForSub' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets13getMaskForSubEj">getMaskForSub</a>(<a class="local col6 ref" href="#86RR" title='RR' data-ref="86RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a>) | <a class="local col8 ref" href="#88Exec" title='Exec' data-ref="88Exec">Exec</a>;</td></tr>
<tr><th id="309">309</th><td>  <b>if</b> (<a class="local col0 ref" href="#90Mask" title='Mask' data-ref="90Mask">Mask</a> &amp; <a class="local col9 ref" href="#89F" title='F' data-ref="89F">F</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="310">310</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="311">311</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="312">312</th><td>}</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEj" title='(anonymous namespace)::HexagonExpandCondsets::updateKillFlags' data-type='void (anonymous namespace)::HexagonExpandCondsets::updateKillFlags(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEj">updateKillFlags</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="91Reg" title='Reg' data-type='unsigned int' data-ref="91Reg">Reg</dfn>) {</td></tr>
<tr><th id="315">315</th><td>  <em>auto</em> <dfn class="local col2 decl" id="92KillAt" title='KillAt' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp:315:17)' data-ref="92KillAt">KillAt</dfn> = [<b>this</b>,Reg] (<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="93K" title='K' data-type='llvm::SlotIndex' data-ref="93K">K</dfn>, <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="94LM" title='LM' data-type='llvm::LaneBitmask' data-ref="94LM">LM</dfn>) -&gt; <em>void</em> {</td></tr>
<tr><th id="316">316</th><td>    <i>// Set the &lt;kill&gt; flag on a use of Reg whose lane mask is contained in LM.</i></td></tr>
<tr><th id="317">317</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="95MI" title='MI' data-type='llvm::MachineInstr *' data-ref="95MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#93K" title='K' data-ref="93K">K</a>);</td></tr>
<tr><th id="318">318</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="96i" title='i' data-type='unsigned int' data-ref="96i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="97e" title='e' data-type='unsigned int' data-ref="97e">e</dfn> = <a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#96i" title='i' data-ref="96i">i</a> != <a class="local col7 ref" href="#97e" title='e' data-ref="97e">e</a>; ++<a class="local col6 ref" href="#96i" title='i' data-ref="96i">i</a>) {</td></tr>
<tr><th id="319">319</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="98Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="98Op">Op</dfn> = <a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#96i" title='i' data-ref="96i">i</a>);</td></tr>
<tr><th id="320">320</th><td>      <b>if</b> (!<a class="local col8 ref" href="#98Op" title='Op' data-ref="98Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col8 ref" href="#98Op" title='Op' data-ref="98Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() || <a class="local col8 ref" href="#98Op" title='Op' data-ref="98Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col1 ref" href="#91Reg" title='Reg' data-ref="91Reg">Reg</a> ||</td></tr>
<tr><th id="321">321</th><td>          <a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj" title='llvm::MachineInstr::isRegTiedToDefOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj">isRegTiedToDefOperand</a>(<a class="local col6 ref" href="#96i" title='i' data-ref="96i">i</a>))</td></tr>
<tr><th id="322">322</th><td>        <b>continue</b>;</td></tr>
<tr><th id="323">323</th><td>      <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="99SLM" title='SLM' data-type='llvm::LaneBitmask' data-ref="99SLM">SLM</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11getLaneMaskEjj" title='(anonymous namespace)::HexagonExpandCondsets::getLaneMask' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11getLaneMaskEjj">getLaneMask</a>(<a class="local col1 ref" href="#91Reg" title='Reg' data-ref="91Reg">Reg</a>, <a class="local col8 ref" href="#98Op" title='Op' data-ref="98Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="324">324</th><td>      <b>if</b> ((<a class="local col9 ref" href="#99SLM" title='SLM' data-ref="99SLM">SLM</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#94LM" title='LM' data-ref="94LM">LM</a>) <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#99SLM" title='SLM' data-ref="99SLM">SLM</a>) {</td></tr>
<tr><th id="325">325</th><td>        <i>// Only set the kill flag on the first encountered use of Reg in this</i></td></tr>
<tr><th id="326">326</th><td><i>        // instruction.</i></td></tr>
<tr><th id="327">327</th><td>        <a class="local col8 ref" href="#98Op" title='Op' data-ref="98Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="328">328</th><td>        <b>break</b>;</td></tr>
<tr><th id="329">329</th><td>      }</td></tr>
<tr><th id="330">330</th><td>    }</td></tr>
<tr><th id="331">331</th><td>  };</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="100LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="100LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col1 ref" href="#91Reg" title='Reg' data-ref="91Reg">Reg</a>);</td></tr>
<tr><th id="334">334</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="101I" title='I' data-type='llvm::LiveRange::Segment *' data-ref="101I">I</dfn> = <a class="local col0 ref" href="#100LI" title='LI' data-ref="100LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange5beginEv" title='llvm::LiveRange::begin' data-ref="_ZN4llvm9LiveRange5beginEv">begin</a>(), <dfn class="local col2 decl" id="102E" title='E' data-type='llvm::LiveRange::Segment *' data-ref="102E">E</dfn> = <a class="local col0 ref" href="#100LI" title='LI' data-ref="100LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>(); <a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a> != <a class="local col2 ref" href="#102E" title='E' data-ref="102E">E</a>; ++<a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>) {</td></tr>
<tr><th id="335">335</th><td>    <b>if</b> (!<a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10isRegisterEv" title='llvm::SlotIndex::isRegister' data-ref="_ZNK4llvm9SlotIndex10isRegisterEv">isRegister</a>())</td></tr>
<tr><th id="336">336</th><td>      <b>continue</b>;</td></tr>
<tr><th id="337">337</th><td>    <i>// Do not mark the end of the segment as &lt;kill&gt;, if the next segment</i></td></tr>
<tr><th id="338">338</th><td><i>    // starts with a predicated instruction.</i></td></tr>
<tr><th id="339">339</th><td>    <em>auto</em> <dfn class="local col3 decl" id="103NextI" title='NextI' data-type='llvm::LiveRange::Segment *' data-ref="103NextI">NextI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>);</td></tr>
<tr><th id="340">340</th><td>    <b>if</b> (<a class="local col3 ref" href="#103NextI" title='NextI' data-ref="103NextI">NextI</a> != <a class="local col2 ref" href="#102E" title='E' data-ref="102E">E</a> &amp;&amp; <a class="local col3 ref" href="#103NextI" title='NextI' data-ref="103NextI">NextI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10isRegisterEv" title='llvm::SlotIndex::isRegister' data-ref="_ZNK4llvm9SlotIndex10isRegisterEv">isRegister</a>()) {</td></tr>
<tr><th id="341">341</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="104DefI" title='DefI' data-type='llvm::MachineInstr *' data-ref="104DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#103NextI" title='NextI' data-ref="103NextI">NextI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>);</td></tr>
<tr><th id="342">342</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col4 ref" href="#104DefI" title='DefI' data-ref="104DefI">DefI</a>))</td></tr>
<tr><th id="343">343</th><td>        <b>continue</b>;</td></tr>
<tr><th id="344">344</th><td>    }</td></tr>
<tr><th id="345">345</th><td>    <em>bool</em> <dfn class="local col5 decl" id="105WholeReg" title='WholeReg' data-type='bool' data-ref="105WholeReg">WholeReg</dfn> = <b>true</b>;</td></tr>
<tr><th id="346">346</th><td>    <b>if</b> (<a class="local col0 ref" href="#100LI" title='LI' data-ref="100LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="347">347</th><td>      <em>auto</em> <dfn class="local col6 decl" id="106EndsAtI" title='EndsAtI' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp:347:22)' data-ref="106EndsAtI">EndsAtI</dfn> = [I] (<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col7 decl" id="107S" title='S' data-type='LiveInterval::SubRange &amp;' data-ref="107S">S</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="348">348</th><td>        <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="typedef" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col8 decl" id="108F" title='F' data-type='LiveRange::iterator' data-ref="108F">F</dfn> = <a class="local col7 ref" href="#107S" title='S' data-ref="107S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>);</td></tr>
<tr><th id="349">349</th><td>        <b>return</b> <a class="local col8 ref" href="#108F" title='F' data-ref="108F">F</a> != <a class="local col7 ref" href="#107S" title='S' data-ref="107S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() &amp;&amp; <a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#108F" title='F' data-ref="108F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>;</td></tr>
<tr><th id="350">350</th><td>      };</td></tr>
<tr><th id="351">351</th><td>      <i>// Check if all subranges end at I-&gt;end. If so, make sure to kill</i></td></tr>
<tr><th id="352">352</th><td><i>      // the whole register.</i></td></tr>
<tr><th id="353">353</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col9 decl" id="109S" title='S' data-type='LiveInterval::SubRange &amp;' data-ref="109S">S</dfn> : <a class="local col0 ref" href="#100LI" title='LI' data-ref="100LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="354">354</th><td>        <b>if</b> (<a class="local col6 ref" href="#106EndsAtI" title='EndsAtI' data-ref="106EndsAtI">EndsAtI</a>(<a class="local col9 ref" href="#109S" title='S' data-ref="109S">S</a>))</td></tr>
<tr><th id="355">355</th><td>          <a class="local col2 ref" href="#92KillAt" title='KillAt' data-ref="92KillAt">KillAt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#109S" title='S' data-ref="109S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>);</td></tr>
<tr><th id="356">356</th><td>        <b>else</b></td></tr>
<tr><th id="357">357</th><td>          <a class="local col5 ref" href="#105WholeReg" title='WholeReg' data-ref="105WholeReg">WholeReg</a> = <b>false</b>;</td></tr>
<tr><th id="358">358</th><td>      }</td></tr>
<tr><th id="359">359</th><td>    }</td></tr>
<tr><th id="360">360</th><td>    <b>if</b> (<a class="local col5 ref" href="#105WholeReg" title='WholeReg' data-ref="105WholeReg">WholeReg</a>)</td></tr>
<tr><th id="361">361</th><td>      <a class="local col2 ref" href="#92KillAt" title='KillAt' data-ref="92KillAt">KillAt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::MRI" title='(anonymous namespace)::HexagonExpandCondsets::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col1 ref" href="#91Reg" title='Reg' data-ref="91Reg">Reg</a>));</td></tr>
<tr><th id="362">362</th><td>  }</td></tr>
<tr><th id="363">363</th><td>}</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE" title='(anonymous namespace)::HexagonExpandCondsets::updateDeadsInRange' data-type='void (anonymous namespace)::HexagonExpandCondsets::updateDeadsInRange(unsigned int Reg, llvm::LaneBitmask LM, llvm::LiveRange &amp; Range)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE">updateDeadsInRange</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="110Reg" title='Reg' data-type='unsigned int' data-ref="110Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="111LM" title='LM' data-type='llvm::LaneBitmask' data-ref="111LM">LM</dfn>,</td></tr>
<tr><th id="366">366</th><td>      <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col2 decl" id="112Range" title='Range' data-type='llvm::LiveRange &amp;' data-ref="112Range">Range</dfn>) {</td></tr>
<tr><th id="367">367</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp&quot;, 367, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#110Reg" title='Reg' data-ref="110Reg">Reg</a>));</td></tr>
<tr><th id="368">368</th><td>  <b>if</b> (<a class="local col2 ref" href="#112Range" title='Range' data-ref="112Range">Range</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5emptyEv" title='llvm::LiveRange::empty' data-ref="_ZNK4llvm9LiveRange5emptyEv">empty</a>())</td></tr>
<tr><th id="369">369</th><td>    <b>return</b>;</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>  <i>// Return two booleans: { def-modifes-reg, def-covers-reg }.</i></td></tr>
<tr><th id="372">372</th><td>  <em>auto</em> <dfn class="local col3 decl" id="113IsRegDef" title='IsRegDef' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp:372:19)' data-ref="113IsRegDef">IsRegDef</dfn> = [<b>this</b>,Reg,LM] (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="114Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="114Op">Op</dfn>) -&gt; <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>bool</em>,<em>bool</em>&gt; {</td></tr>
<tr><th id="373">373</th><td>    <b>if</b> (!<a class="local col4 ref" href="#114Op" title='Op' data-ref="114Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col4 ref" href="#114Op" title='Op' data-ref="114Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="374">374</th><td>      <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <b>false</b>, <b>false</b> };</td></tr>
<tr><th id="375">375</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="115DR" title='DR' data-type='unsigned int' data-ref="115DR">DR</dfn> = <a class="local col4 ref" href="#114Op" title='Op' data-ref="114Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <dfn class="local col6 decl" id="116DSR" title='DSR' data-type='unsigned int' data-ref="116DSR">DSR</dfn> = <a class="local col4 ref" href="#114Op" title='Op' data-ref="114Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="376">376</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#115DR" title='DR' data-ref="115DR">DR</a>) || <a class="local col5 ref" href="#115DR" title='DR' data-ref="115DR">DR</a> != <a class="local col0 ref" href="#110Reg" title='Reg' data-ref="110Reg">Reg</a>)</td></tr>
<tr><th id="377">377</th><td>      <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <b>false</b>, <b>false</b> };</td></tr>
<tr><th id="378">378</th><td>    <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="117SLM" title='SLM' data-type='llvm::LaneBitmask' data-ref="117SLM">SLM</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11getLaneMaskEjj" title='(anonymous namespace)::HexagonExpandCondsets::getLaneMask' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11getLaneMaskEjj">getLaneMask</a>(<a class="local col5 ref" href="#115DR" title='DR' data-ref="115DR">DR</a>, <a class="local col6 ref" href="#116DSR" title='DSR' data-ref="116DSR">DSR</a>);</td></tr>
<tr><th id="379">379</th><td>    <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="118A" title='A' data-type='llvm::LaneBitmask' data-ref="118A">A</dfn> = <a class="local col7 ref" href="#117SLM" title='SLM' data-ref="117SLM">SLM</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#111LM" title='LM' data-ref="111LM">LM</a>;</td></tr>
<tr><th id="380">380</th><td>    <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <a class="local col8 ref" href="#118A" title='A' data-ref="118A">A</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>(), <a class="local col8 ref" href="#118A" title='A' data-ref="118A">A</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#117SLM" title='SLM' data-ref="117SLM">SLM</a> };</td></tr>
<tr><th id="381">381</th><td>  };</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <i>// The splitting step will create pairs of predicated definitions without</i></td></tr>
<tr><th id="384">384</th><td><i>  // any implicit uses (since implicit uses would interfere with predication).</i></td></tr>
<tr><th id="385">385</th><td><i>  // This can cause the reaching defs to become dead after live range</i></td></tr>
<tr><th id="386">386</th><td><i>  // recomputation, even though they are not really dead.</i></td></tr>
<tr><th id="387">387</th><td><i>  // We need to identify predicated defs that need implicit uses, and</i></td></tr>
<tr><th id="388">388</th><td><i>  // dead defs that are not really dead, and correct both problems.</i></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <em>auto</em> <dfn class="local col9 decl" id="119Dominate" title='Dominate' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp:390:19)' data-ref="119Dominate">Dominate</dfn> = [<b>this</b>] (<a class="type" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt; &amp;<dfn class="local col0 decl" id="120Defs" title='Defs' data-type='SetVector&lt;llvm::MachineBasicBlock *&gt; &amp;' data-ref="120Defs">Defs</dfn>,</td></tr>
<tr><th id="391">391</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="121Dest" title='Dest' data-type='llvm::MachineBasicBlock *' data-ref="121Dest">Dest</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="392">392</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="122D" title='D' data-type='llvm::MachineBasicBlock *' data-ref="122D">D</dfn> : <a class="local col0 ref" href="#120Defs" title='Defs' data-ref="120Defs">Defs</a>)</td></tr>
<tr><th id="393">393</th><td>      <b>if</b> (<a class="local col2 ref" href="#122D" title='D' data-ref="122D">D</a> != <a class="local col1 ref" href="#121Dest" title='Dest' data-ref="121Dest">Dest</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::MDT" title='(anonymous namespace)::HexagonExpandCondsets::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col2 ref" href="#122D" title='D' data-ref="122D">D</a>, <a class="local col1 ref" href="#121Dest" title='Dest' data-ref="121Dest">Dest</a>))</td></tr>
<tr><th id="394">394</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="123Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="123Entry">Entry</dfn> = &amp;<a class="local col1 ref" href="#121Dest" title='Dest' data-ref="121Dest">Dest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv">front</a>();</td></tr>
<tr><th id="397">397</th><td>    <a class="type" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt; <dfn class="local col4 decl" id="124Work" title='Work' data-type='SetVector&lt;llvm::MachineBasicBlock *&gt;' data-ref="124Work">Work</dfn><a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1ET_S1_" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1ET_S1_">(</a><a class="local col1 ref" href="#121Dest" title='Dest' data-ref="121Dest">Dest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(), <a class="local col1 ref" href="#121Dest" title='Dest' data-ref="121Dest">Dest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>());</td></tr>
<tr><th id="398">398</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="125i" title='i' data-type='unsigned int' data-ref="125i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a> &lt; <a class="local col4 ref" href="#124Work" title='Work' data-ref="124Work">Work</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector4sizeEv" title='llvm::SetVector::size' data-ref="_ZNK4llvm9SetVector4sizeEv">size</a>(); ++<a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a>) {</td></tr>
<tr><th id="399">399</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="126B" title='B' data-type='llvm::MachineBasicBlock *' data-ref="126B">B</dfn> = <a class="local col4 ref" href="#124Work" title='Work' data-ref="124Work">Work</a><a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVectorixENT0_9size_typeE" title='llvm::SetVector::operator[]' data-ref="_ZNK4llvm9SetVectorixENT0_9size_typeE">[<a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a>]</a>;</td></tr>
<tr><th id="400">400</th><td>      <b>if</b> (<a class="local col0 ref" href="#120Defs" title='Defs' data-ref="120Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col6 ref" href="#126B" title='B' data-ref="126B">B</a>))</td></tr>
<tr><th id="401">401</th><td>        <b>continue</b>;</td></tr>
<tr><th id="402">402</th><td>      <b>if</b> (<a class="local col6 ref" href="#126B" title='B' data-ref="126B">B</a> == <a class="local col3 ref" href="#123Entry" title='Entry' data-ref="123Entry">Entry</a>)</td></tr>
<tr><th id="403">403</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="404">404</th><td>      <b>for</b> (<em>auto</em> *<dfn class="local col7 decl" id="127P" title='P' data-type='llvm::MachineBasicBlock *' data-ref="127P">P</dfn> : <a class="local col6 ref" href="#126B" title='B' data-ref="126B">B</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>())</td></tr>
<tr><th id="405">405</th><td>        <a class="local col4 ref" href="#124Work" title='Work' data-ref="124Work">Work</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col7 ref" href="#127P" title='P' data-ref="127P">P</a>);</td></tr>
<tr><th id="406">406</th><td>    }</td></tr>
<tr><th id="407">407</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="408">408</th><td>  };</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <i>// First, try to extend live range within individual basic blocks. This</i></td></tr>
<tr><th id="411">411</th><td><i>  // will leave us only with dead defs that do not reach any predicated</i></td></tr>
<tr><th id="412">412</th><td><i>  // defs in the same block.</i></td></tr>
<tr><th id="413">413</th><td>  <a class="type" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt; <a class="ref fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col8 decl" id="128Defs" title='Defs' data-type='SetVector&lt;llvm::MachineBasicBlock *&gt;' data-ref="128Defs">Defs</dfn>;</td></tr>
<tr><th id="414">414</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>,<var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="129PredDefs" title='PredDefs' data-type='SmallVector&lt;llvm::SlotIndex, 4&gt;' data-ref="129PredDefs">PredDefs</dfn>;</td></tr>
<tr><th id="415">415</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="130Seg" title='Seg' data-type='llvm::LiveRange::Segment &amp;' data-ref="130Seg">Seg</dfn> : <a class="local col2 ref" href="#112Range" title='Range' data-ref="112Range">Range</a>) {</td></tr>
<tr><th id="416">416</th><td>    <b>if</b> (!<a class="local col0 ref" href="#130Seg" title='Seg' data-ref="130Seg">Seg</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10isRegisterEv" title='llvm::SlotIndex::isRegister' data-ref="_ZNK4llvm9SlotIndex10isRegisterEv">isRegister</a>())</td></tr>
<tr><th id="417">417</th><td>      <b>continue</b>;</td></tr>
<tr><th id="418">418</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="131DefI" title='DefI' data-type='llvm::MachineInstr *' data-ref="131DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#130Seg" title='Seg' data-ref="130Seg">Seg</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>);</td></tr>
<tr><th id="419">419</th><td>    <a class="local col8 ref" href="#128Defs" title='Defs' data-ref="128Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col1 ref" href="#131DefI" title='DefI' data-ref="131DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="420">420</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col1 ref" href="#131DefI" title='DefI' data-ref="131DefI">DefI</a>))</td></tr>
<tr><th id="421">421</th><td>      <a class="local col9 ref" href="#129PredDefs" title='PredDefs' data-ref="129PredDefs">PredDefs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#130Seg" title='Seg' data-ref="130Seg">Seg</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>);</td></tr>
<tr><th id="422">422</th><td>  }</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>,<var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="132Undefs" title='Undefs' data-type='SmallVector&lt;llvm::SlotIndex, 8&gt;' data-ref="132Undefs">Undefs</dfn>;</td></tr>
<tr><th id="425">425</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col3 decl" id="133LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="133LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col0 ref" href="#110Reg" title='Reg' data-ref="110Reg">Reg</a>);</td></tr>
<tr><th id="426">426</th><td>  <a class="local col3 ref" href="#133LI" title='LI' data-ref="133LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE" title='llvm::LiveInterval::computeSubRangeUndefs' data-ref="_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE">computeSubRangeUndefs</a>(<span class='refarg'><a class="local col2 ref" href="#132Undefs" title='Undefs' data-ref="132Undefs">Undefs</a></span>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#111LM" title='LM' data-ref="111LM">LM</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::MRI" title='(anonymous namespace)::HexagonExpandCondsets::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MRI">MRI</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getSlotIndexesEv" title='llvm::LiveIntervals::getSlotIndexes' data-ref="_ZNK4llvm13LiveIntervals14getSlotIndexesEv">getSlotIndexes</a>());</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="134SI" title='SI' data-type='llvm::SlotIndex &amp;' data-ref="134SI">SI</dfn> : <a class="local col9 ref" href="#129PredDefs" title='PredDefs' data-ref="129PredDefs">PredDefs</a>) {</td></tr>
<tr><th id="429">429</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="135BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="135BB">BB</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals15getMBBFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getMBBFromIndex' data-ref="_ZNK4llvm13LiveIntervals15getMBBFromIndexENS_9SlotIndexE">getMBBFromIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#134SI" title='SI' data-ref="134SI">SI</a>);</td></tr>
<tr><th id="430">430</th><td>    <em>auto</em> <dfn class="local col6 decl" id="136P" title='P' data-type='std::pair&lt;llvm::VNInfo *, bool&gt;' data-ref="136P">P</dfn> = <a class="local col2 ref" href="#112Range" title='Range' data-ref="112Range">Range</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13extendInBlockENS_8ArrayRefINS_9SlotIndexEEES2_S2_" title='llvm::LiveRange::extendInBlock' data-ref="_ZN4llvm9LiveRange13extendInBlockENS_8ArrayRefINS_9SlotIndexEEES2_S2_">extendInBlock</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col2 ref" href="#132Undefs" title='Undefs' data-ref="132Undefs">Undefs</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getMBBStartIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBStartIdx' data-ref="_ZNK4llvm13LiveIntervals14getMBBStartIdxEPKNS_17MachineBasicBlockE">getMBBStartIdx</a>(<a class="local col5 ref" href="#135BB" title='BB' data-ref="135BB">BB</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#134SI" title='SI' data-ref="134SI">SI</a>);</td></tr>
<tr><th id="431">431</th><td>    <b>if</b> (<a class="local col6 ref" href="#136P" title='P' data-ref="136P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::VNInfo *, bool&gt;::first' data-ref="std::pair::first">first</a> != <b>nullptr</b> || <a class="local col6 ref" href="#136P" title='P' data-ref="136P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::VNInfo *, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="432">432</th><td>      <a class="local col4 ref" href="#134SI" title='SI' data-ref="134SI">SI</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a><a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev">(</a>);</td></tr>
<tr><th id="433">433</th><td>  }</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <i>// Calculate reachability for those predicated defs that were not handled</i></td></tr>
<tr><th id="436">436</th><td><i>  // by the in-block extension.</i></td></tr>
<tr><th id="437">437</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>,<var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="137ExtTo" title='ExtTo' data-type='SmallVector&lt;llvm::SlotIndex, 4&gt;' data-ref="137ExtTo">ExtTo</dfn>;</td></tr>
<tr><th id="438">438</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="138SI" title='SI' data-type='llvm::SlotIndex &amp;' data-ref="138SI">SI</dfn> : <a class="local col9 ref" href="#129PredDefs" title='PredDefs' data-ref="129PredDefs">PredDefs</a>) {</td></tr>
<tr><th id="439">439</th><td>    <b>if</b> (!<a class="local col8 ref" href="#138SI" title='SI' data-ref="138SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>())</td></tr>
<tr><th id="440">440</th><td>      <b>continue</b>;</td></tr>
<tr><th id="441">441</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="139BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="139BB">BB</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals15getMBBFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getMBBFromIndex' data-ref="_ZNK4llvm13LiveIntervals15getMBBFromIndexENS_9SlotIndexE">getMBBFromIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#138SI" title='SI' data-ref="138SI">SI</a>);</td></tr>
<tr><th id="442">442</th><td>    <b>if</b> (<a class="local col9 ref" href="#139BB" title='BB' data-ref="139BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_emptyEv" title='llvm::MachineBasicBlock::pred_empty' data-ref="_ZNK4llvm17MachineBasicBlock10pred_emptyEv">pred_empty</a>())</td></tr>
<tr><th id="443">443</th><td>      <b>continue</b>;</td></tr>
<tr><th id="444">444</th><td>    <i>// If the defs from this range reach SI via all predecessors, it is live.</i></td></tr>
<tr><th id="445">445</th><td><i>    // It can happen that SI is reached by the defs through some paths, but</i></td></tr>
<tr><th id="446">446</th><td><i>    // not all. In the IR coming into this optimization, SI would not be</i></td></tr>
<tr><th id="447">447</th><td><i>    // considered live, since the defs would then not jointly dominate SI.</i></td></tr>
<tr><th id="448">448</th><td><i>    // That means that SI is an overwriting def, and no implicit use is</i></td></tr>
<tr><th id="449">449</th><td><i>    // needed at this point. Do not add SI to the extension points, since</i></td></tr>
<tr><th id="450">450</th><td><i>    // extendToIndices will abort if there is no joint dominance.</i></td></tr>
<tr><th id="451">451</th><td><i>    // If the abort was avoided by adding extra undefs added to Undefs,</i></td></tr>
<tr><th id="452">452</th><td><i>    // extendToIndices could actually indicate that SI is live, contrary</i></td></tr>
<tr><th id="453">453</th><td><i>    // to the original IR.</i></td></tr>
<tr><th id="454">454</th><td>    <b>if</b> (<a class="local col9 ref" href="#119Dominate" title='Dominate' data-ref="119Dominate">Dominate</a>(<a class="local col8 ref" href="#128Defs" title='Defs' data-ref="128Defs">Defs</a>, <a class="local col9 ref" href="#139BB" title='BB' data-ref="139BB">BB</a>))</td></tr>
<tr><th id="455">455</th><td>      <a class="local col7 ref" href="#137ExtTo" title='ExtTo' data-ref="137ExtTo">ExtTo</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#138SI" title='SI' data-ref="138SI">SI</a>);</td></tr>
<tr><th id="456">456</th><td>  }</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <b>if</b> (!<a class="local col7 ref" href="#137ExtTo" title='ExtTo' data-ref="137ExtTo">ExtTo</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="459">459</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals15extendToIndicesERNS_9LiveRangeENS_8ArrayRefINS_9SlotIndexEEES5_" title='llvm::LiveIntervals::extendToIndices' data-ref="_ZN4llvm13LiveIntervals15extendToIndicesERNS_9LiveRangeENS_8ArrayRefINS_9SlotIndexEEES5_">extendToIndices</a>(<span class='refarg'><a class="local col2 ref" href="#112Range" title='Range' data-ref="112Range">Range</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col7 ref" href="#137ExtTo" title='ExtTo' data-ref="137ExtTo">ExtTo</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col2 ref" href="#132Undefs" title='Undefs' data-ref="132Undefs">Undefs</a>);</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <i>// Remove &lt;dead&gt; flags from all defs that are not dead after live range</i></td></tr>
<tr><th id="462">462</th><td><i>  // extension, and collect all def operands. They will be used to generate</i></td></tr>
<tr><th id="463">463</th><td><i>  // the necessary implicit uses.</i></td></tr>
<tr><th id="464">464</th><td><i>  // At the same time, add &lt;dead&gt; flag to all defs that are actually dead.</i></td></tr>
<tr><th id="465">465</th><td><i>  // This can happen, for example, when a mux with identical inputs is</i></td></tr>
<tr><th id="466">466</th><td><i>  // replaced with a COPY: the use of the predicate register disappears and</i></td></tr>
<tr><th id="467">467</th><td><i>  // the dead can become dead.</i></td></tr>
<tr><th id="468">468</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a>&gt; <a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-use='c' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col0 decl" id="140DefRegs" title='DefRegs' data-type='std::set&lt;RegisterRef&gt;' data-ref="140DefRegs">DefRegs</dfn>;</td></tr>
<tr><th id="469">469</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="141Seg" title='Seg' data-type='llvm::LiveRange::Segment &amp;' data-ref="141Seg">Seg</dfn> : <a class="local col2 ref" href="#112Range" title='Range' data-ref="112Range">Range</a>) {</td></tr>
<tr><th id="470">470</th><td>    <b>if</b> (!<a class="local col1 ref" href="#141Seg" title='Seg' data-ref="141Seg">Seg</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10isRegisterEv" title='llvm::SlotIndex::isRegister' data-ref="_ZNK4llvm9SlotIndex10isRegisterEv">isRegister</a>())</td></tr>
<tr><th id="471">471</th><td>      <b>continue</b>;</td></tr>
<tr><th id="472">472</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="142DefI" title='DefI' data-type='llvm::MachineInstr *' data-ref="142DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#141Seg" title='Seg' data-ref="141Seg">Seg</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>);</td></tr>
<tr><th id="473">473</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="143Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="143Op">Op</dfn> : <a class="local col2 ref" href="#142DefI" title='DefI' data-ref="142DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="474">474</th><td>      <em>auto</em> <dfn class="local col4 decl" id="144P" title='P' data-type='std::pair&lt;bool, bool&gt;' data-ref="144P">P</dfn> = <a class="local col3 ref" href="#113IsRegDef" title='IsRegDef' data-ref="113IsRegDef">IsRegDef</a>(<a class="local col3 ref" href="#143Op" title='Op' data-ref="143Op">Op</a>);</td></tr>
<tr><th id="475">475</th><td>      <b>if</b> (<a class="local col4 ref" href="#144P" title='P' data-ref="144P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;bool, bool&gt;::second' data-ref="std::pair::second">second</a> &amp;&amp; <a class="local col1 ref" href="#141Seg" title='Seg' data-ref="141Seg">Seg</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex6isDeadEv" title='llvm::SlotIndex::isDead' data-ref="_ZNK4llvm9SlotIndex6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="476">476</th><td>        <a class="local col3 ref" href="#143Op" title='Op' data-ref="143Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>true</b>);</td></tr>
<tr><th id="477">477</th><td>      } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#144P" title='P' data-ref="144P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;bool, bool&gt;::first' data-ref="std::pair::first">first</a>) {</td></tr>
<tr><th id="478">478</th><td>        <a class="local col0 ref" href="#140DefRegs" title='DefRegs' data-ref="140DefRegs">DefRegs</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-use='c' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="tu ref fake" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE"></a><a class="local col3 ref" href="#143Op" title='Op' data-ref="143Op">Op</a>);</td></tr>
<tr><th id="479">479</th><td>        <a class="local col3 ref" href="#143Op" title='Op' data-ref="143Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>false</b>);</td></tr>
<tr><th id="480">480</th><td>      }</td></tr>
<tr><th id="481">481</th><td>    }</td></tr>
<tr><th id="482">482</th><td>  }</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <i>// Now, add implicit uses to each predicated def that is reached</i></td></tr>
<tr><th id="485">485</th><td><i>  // by other defs.</i></td></tr>
<tr><th id="486">486</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="145Seg" title='Seg' data-type='llvm::LiveRange::Segment &amp;' data-ref="145Seg">Seg</dfn> : <a class="local col2 ref" href="#112Range" title='Range' data-ref="112Range">Range</a>) {</td></tr>
<tr><th id="487">487</th><td>    <b>if</b> (!<a class="local col5 ref" href="#145Seg" title='Seg' data-ref="145Seg">Seg</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10isRegisterEv" title='llvm::SlotIndex::isRegister' data-ref="_ZNK4llvm9SlotIndex10isRegisterEv">isRegister</a>() || !<a class="local col2 ref" href="#112Range" title='Range' data-ref="112Range">Range</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="local col5 ref" href="#145Seg" title='Seg' data-ref="145Seg">Seg</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getPrevSlotEv" title='llvm::SlotIndex::getPrevSlot' data-ref="_ZNK4llvm9SlotIndex11getPrevSlotEv">getPrevSlot</a>()))</td></tr>
<tr><th id="488">488</th><td>      <b>continue</b>;</td></tr>
<tr><th id="489">489</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="146DefI" title='DefI' data-type='llvm::MachineInstr *' data-ref="146DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#145Seg" title='Seg' data-ref="145Seg">Seg</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>);</td></tr>
<tr><th id="490">490</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col6 ref" href="#146DefI" title='DefI' data-ref="146DefI">DefI</a>))</td></tr>
<tr><th id="491">491</th><td>      <b>continue</b>;</td></tr>
<tr><th id="492">492</th><td>    <i>// Construct the set of all necessary implicit uses, based on the def</i></td></tr>
<tr><th id="493">493</th><td><i>    // operands in the instruction. We need to tie the implicit uses to</i></td></tr>
<tr><th id="494">494</th><td><i>    // the corresponding defs.</i></td></tr>
<tr><th id="495">495</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a>,<em>unsigned</em>&gt; <a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-use='c' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col7 decl" id="147ImpUses" title='ImpUses' data-type='std::map&lt;RegisterRef, unsigned int&gt;' data-ref="147ImpUses">ImpUses</dfn>;</td></tr>
<tr><th id="496">496</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="148i" title='i' data-type='unsigned int' data-ref="148i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="149e" title='e' data-type='unsigned int' data-ref="149e">e</dfn> = <a class="local col6 ref" href="#146DefI" title='DefI' data-ref="146DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#148i" title='i' data-ref="148i">i</a> != <a class="local col9 ref" href="#149e" title='e' data-ref="149e">e</a>; ++<a class="local col8 ref" href="#148i" title='i' data-ref="148i">i</a>) {</td></tr>
<tr><th id="497">497</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="150Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="150Op">Op</dfn> = <a class="local col6 ref" href="#146DefI" title='DefI' data-ref="146DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#148i" title='i' data-ref="148i">i</a>);</td></tr>
<tr><th id="498">498</th><td>      <b>if</b> (!<a class="local col0 ref" href="#150Op" title='Op' data-ref="150Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col0 ref" href="#140DefRegs" title='DefRegs' data-ref="140DefRegs">DefRegs</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5countERKT_" title='std::set::count' data-use='c' data-ref="_ZNKSt3set5countERKT_">count</a>(<a class="tu ref fake" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE"></a><a class="local col0 ref" href="#150Op" title='Op' data-ref="150Op">Op</a>))</td></tr>
<tr><th id="499">499</th><td>        <b>continue</b>;</td></tr>
<tr><th id="500">500</th><td>      <b>if</b> (<a class="local col0 ref" href="#150Op" title='Op' data-ref="150Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="501">501</th><td>        <i>// Tied defs will always have corresponding uses, so no extra</i></td></tr>
<tr><th id="502">502</th><td><i>        // implicit uses are needed.</i></td></tr>
<tr><th id="503">503</th><td>        <b>if</b> (!<a class="local col0 ref" href="#150Op" title='Op' data-ref="150Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>())</td></tr>
<tr><th id="504">504</th><td>          <a class="local col7 ref" href="#147ImpUses" title='ImpUses' data-ref="147ImpUses">ImpUses</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOSt4pairIKT_T0_E" title='std::map::insert' data-use='c' data-ref="_ZNSt3map6insertEOSt4pairIKT_T0_E">insert</a>(<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-use='c' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><a class="local col0 ref" href="#150Op" title='Op' data-ref="150Op">Op</a>, <a class="local col8 ref" href="#148i" title='i' data-ref="148i">i</a>});</td></tr>
<tr><th id="505">505</th><td>      } <b>else</b> {</td></tr>
<tr><th id="506">506</th><td>        <i>// This function can be called for the same register with different</i></td></tr>
<tr><th id="507">507</th><td><i>        // lane masks. If the def in this instruction was for the whole</i></td></tr>
<tr><th id="508">508</th><td><i>        // register, we can get here more than once. Avoid adding multiple</i></td></tr>
<tr><th id="509">509</th><td><i>        // implicit uses (or adding an implicit use when an explicit one is</i></td></tr>
<tr><th id="510">510</th><td><i>        // present).</i></td></tr>
<tr><th id="511">511</th><td>        <b>if</b> (<a class="local col0 ref" href="#150Op" title='Op' data-ref="150Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>())</td></tr>
<tr><th id="512">512</th><td>          <a class="local col7 ref" href="#147ImpUses" title='ImpUses' data-ref="147ImpUses">ImpUses</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5eraseERKT_" title='std::map::erase' data-use='c' data-ref="_ZNSt3map5eraseERKT_">erase</a>(<a class="tu ref fake" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE"></a><a class="local col0 ref" href="#150Op" title='Op' data-ref="150Op">Op</a>);</td></tr>
<tr><th id="513">513</th><td>      }</td></tr>
<tr><th id="514">514</th><td>    }</td></tr>
<tr><th id="515">515</th><td>    <b>if</b> (<a class="local col7 ref" href="#147ImpUses" title='ImpUses' data-ref="147ImpUses">ImpUses</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5emptyEv" title='std::map::empty' data-use='c' data-ref="_ZNKSt3map5emptyEv">empty</a>())</td></tr>
<tr><th id="516">516</th><td>      <b>continue</b>;</td></tr>
<tr><th id="517">517</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="151MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="151MF">MF</dfn> = *<a class="local col6 ref" href="#146DefI" title='DefI' data-ref="146DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="518">518</th><td>    <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a>, <em>unsigned</em>&gt; <dfn class="local col2 decl" id="152P" title='P' data-type='std::pair&lt;RegisterRef, unsigned int&gt;' data-ref="152P">P</dfn> : <a class="local col7 ref" href="#147ImpUses" title='ImpUses' data-ref="147ImpUses">ImpUses</a>) {</td></tr>
<tr><th id="519">519</th><td>      <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="153R" title='R' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="153R">R</dfn> = <a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col2 ref" href="#152P" title='P' data-ref="152P">P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::HexagonExpandCondsets::RegisterRef, unsigned int&gt;::first' data-use='r' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="520">520</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a><a class="local col1 ref" href="#151MF" title='MF' data-ref="151MF">MF</a>, <a class="local col6 ref" href="#146DefI" title='DefI' data-ref="146DefI">DefI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#153R" title='R' data-ref="153R">R</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>, <a class="local col3 ref" href="#153R" title='R' data-ref="153R">R</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a>);</td></tr>
<tr><th id="521">521</th><td>      <a class="local col6 ref" href="#146DefI" title='DefI' data-ref="146DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<a class="local col2 ref" href="#152P" title='P' data-ref="152P">P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;(anonymous namespace)::HexagonExpandCondsets::RegisterRef, unsigned int&gt;::second' data-use='r' data-ref="std::pair::second">second</a>, <a class="local col6 ref" href="#146DefI" title='DefI' data-ref="146DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()-<var>1</var>);</td></tr>
<tr><th id="522">522</th><td>    }</td></tr>
<tr><th id="523">523</th><td>  }</td></tr>
<tr><th id="524">524</th><td>}</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateDeadFlagsEj" title='(anonymous namespace)::HexagonExpandCondsets::updateDeadFlags' data-type='void (anonymous namespace)::HexagonExpandCondsets::updateDeadFlags(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateDeadFlagsEj">updateDeadFlags</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="154Reg" title='Reg' data-type='unsigned int' data-ref="154Reg">Reg</dfn>) {</td></tr>
<tr><th id="527">527</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col5 decl" id="155LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="155LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg">Reg</a>);</td></tr>
<tr><th id="528">528</th><td>  <b>if</b> (<a class="local col5 ref" href="#155LI" title='LI' data-ref="155LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="529">529</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col6 decl" id="156S" title='S' data-type='LiveInterval::SubRange &amp;' data-ref="156S">S</dfn> : <a class="local col5 ref" href="#155LI" title='LI' data-ref="155LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="530">530</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE" title='(anonymous namespace)::HexagonExpandCondsets::updateDeadsInRange' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE">updateDeadsInRange</a>(<a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#156S" title='S' data-ref="156S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>, <span class='refarg'><a class="local col6 ref" href="#156S" title='S' data-ref="156S">S</a></span>);</td></tr>
<tr><th id="531">531</th><td>      <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals12shrinkToUsesERNS_12LiveInterval8SubRangeEj" title='llvm::LiveIntervals::shrinkToUses' data-ref="_ZN4llvm13LiveIntervals12shrinkToUsesERNS_12LiveInterval8SubRangeEj">shrinkToUses</a>(<span class='refarg'><a class="local col6 ref" href="#156S" title='S' data-ref="156S">S</a></span>, <a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg">Reg</a>);</td></tr>
<tr><th id="532">532</th><td>    }</td></tr>
<tr><th id="533">533</th><td>    <a class="local col5 ref" href="#155LI" title='LI' data-ref="155LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange5clearEv" title='llvm::LiveRange::clear' data-ref="_ZN4llvm9LiveRange5clearEv">clear</a>();</td></tr>
<tr><th id="534">534</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31constructMainRangeFromSubrangesERNS_12LiveIntervalE" title='llvm::LiveIntervals::constructMainRangeFromSubranges' data-ref="_ZN4llvm13LiveIntervals31constructMainRangeFromSubrangesERNS_12LiveIntervalE">constructMainRangeFromSubranges</a>(<span class='refarg'><a class="local col5 ref" href="#155LI" title='LI' data-ref="155LI">LI</a></span>);</td></tr>
<tr><th id="535">535</th><td>  } <b>else</b> {</td></tr>
<tr><th id="536">536</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE" title='(anonymous namespace)::HexagonExpandCondsets::updateDeadsInRange' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE">updateDeadsInRange</a>(<a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::MRI" title='(anonymous namespace)::HexagonExpandCondsets::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg">Reg</a>), <span class='refarg'><a class="local col5 ref" href="#155LI" title='LI' data-ref="155LI">LI</a></span>);</td></tr>
<tr><th id="537">537</th><td>  }</td></tr>
<tr><th id="538">538</th><td>}</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets23recalculateLiveIntervalEj" title='(anonymous namespace)::HexagonExpandCondsets::recalculateLiveInterval' data-type='void (anonymous namespace)::HexagonExpandCondsets::recalculateLiveInterval(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets23recalculateLiveIntervalEj">recalculateLiveInterval</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="157Reg" title='Reg' data-type='unsigned int' data-ref="157Reg">Reg</dfn>) {</td></tr>
<tr><th id="541">541</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalEj" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalEj">removeInterval</a>(<a class="local col7 ref" href="#157Reg" title='Reg' data-ref="157Reg">Reg</a>);</td></tr>
<tr><th id="542">542</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj">createAndComputeVirtRegInterval</a>(<a class="local col7 ref" href="#157Reg" title='Reg' data-ref="157Reg">Reg</a>);</td></tr>
<tr><th id="543">543</th><td>}</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets11removeInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonExpandCondsets::removeInstr' data-type='void (anonymous namespace)::HexagonExpandCondsets::removeInstr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11removeInstrERN4llvm12MachineInstrE">removeInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="158MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="158MI">MI</dfn>) {</td></tr>
<tr><th id="546">546</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'><a class="local col8 ref" href="#158MI" title='MI' data-ref="158MI">MI</a></span>);</td></tr>
<tr><th id="547">547</th><td>  <a class="local col8 ref" href="#158MI" title='MI' data-ref="158MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="548">548</th><td>}</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets14updateLivenessERSt3setIjSt4lessIjESaIjEEbbb" title='(anonymous namespace)::HexagonExpandCondsets::updateLiveness' data-type='void (anonymous namespace)::HexagonExpandCondsets::updateLiveness(std::set&lt;unsigned int&gt; &amp; RegSet, bool Recalc, bool UpdateKills, bool UpdateDeads)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets14updateLivenessERSt3setIjSt4lessIjESaIjEEbbb">updateLiveness</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="159RegSet" title='RegSet' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="159RegSet">RegSet</dfn>,</td></tr>
<tr><th id="551">551</th><td>      <em>bool</em> <dfn class="local col0 decl" id="160Recalc" title='Recalc' data-type='bool' data-ref="160Recalc">Recalc</dfn>, <em>bool</em> <dfn class="local col1 decl" id="161UpdateKills" title='UpdateKills' data-type='bool' data-ref="161UpdateKills">UpdateKills</dfn>, <em>bool</em> <dfn class="local col2 decl" id="162UpdateDeads" title='UpdateDeads' data-type='bool' data-ref="162UpdateDeads">UpdateDeads</dfn>) {</td></tr>
<tr><th id="552">552</th><td>  <a class="local col1 ref" href="#161UpdateKills" title='UpdateKills' data-ref="161UpdateKills">UpdateKills</a> |= <a class="local col2 ref" href="#162UpdateDeads" title='UpdateDeads' data-ref="162UpdateDeads">UpdateDeads</a>;</td></tr>
<tr><th id="553">553</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="163R" title='R' data-type='unsigned int' data-ref="163R">R</dfn> : <a class="local col9 ref" href="#159RegSet" title='RegSet' data-ref="159RegSet">RegSet</a>) {</td></tr>
<tr><th id="554">554</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#163R" title='R' data-ref="163R">R</a>)) {</td></tr>
<tr><th id="555">555</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(R)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(R)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp&quot;, 555, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#163R" title='R' data-ref="163R">R</a>));</td></tr>
<tr><th id="556">556</th><td>      <i>// There shouldn't be any physical registers as operands, except</i></td></tr>
<tr><th id="557">557</th><td><i>      // possibly reserved registers.</i></td></tr>
<tr><th id="558">558</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI-&gt;isReserved(R)) ? void (0) : __assert_fail (&quot;MRI-&gt;isReserved(R)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp&quot;, 558, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::MRI" title='(anonymous namespace)::HexagonExpandCondsets::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col3 ref" href="#163R" title='R' data-ref="163R">R</a>));</td></tr>
<tr><th id="559">559</th><td>      <b>continue</b>;</td></tr>
<tr><th id="560">560</th><td>    }</td></tr>
<tr><th id="561">561</th><td>    <b>if</b> (<a class="local col0 ref" href="#160Recalc" title='Recalc' data-ref="160Recalc">Recalc</a>)</td></tr>
<tr><th id="562">562</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets23recalculateLiveIntervalEj" title='(anonymous namespace)::HexagonExpandCondsets::recalculateLiveInterval' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets23recalculateLiveIntervalEj">recalculateLiveInterval</a>(<a class="local col3 ref" href="#163R" title='R' data-ref="163R">R</a>);</td></tr>
<tr><th id="563">563</th><td>    <b>if</b> (<a class="local col1 ref" href="#161UpdateKills" title='UpdateKills' data-ref="161UpdateKills">UpdateKills</a>)</td></tr>
<tr><th id="564">564</th><td>      <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::MRI" title='(anonymous namespace)::HexagonExpandCondsets::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col3 ref" href="#163R" title='R' data-ref="163R">R</a>);</td></tr>
<tr><th id="565">565</th><td>    <b>if</b> (<a class="local col2 ref" href="#162UpdateDeads" title='UpdateDeads' data-ref="162UpdateDeads">UpdateDeads</a>)</td></tr>
<tr><th id="566">566</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateDeadFlagsEj" title='(anonymous namespace)::HexagonExpandCondsets::updateDeadFlags' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateDeadFlagsEj">updateDeadFlags</a>(<a class="local col3 ref" href="#163R" title='R' data-ref="163R">R</a>);</td></tr>
<tr><th id="567">567</th><td>    <i>// Fixing &lt;dead&gt; flags may extend live ranges, so reset &lt;kill&gt; flags</i></td></tr>
<tr><th id="568">568</th><td><i>    // after that.</i></td></tr>
<tr><th id="569">569</th><td>    <b>if</b> (<a class="local col1 ref" href="#161UpdateKills" title='UpdateKills' data-ref="161UpdateKills">UpdateKills</a>)</td></tr>
<tr><th id="570">570</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEj" title='(anonymous namespace)::HexagonExpandCondsets::updateKillFlags' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEj">updateKillFlags</a>(<a class="local col3 ref" href="#163R" title='R' data-ref="163R">R</a>);</td></tr>
<tr><th id="571">571</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col3 ref" href="#163R" title='R' data-ref="163R">R</a>).<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval6verifyEPKNS_19MachineRegisterInfoE" title='llvm::LiveInterval::verify' data-ref="_ZNK4llvm12LiveInterval6verifyEPKNS_19MachineRegisterInfoE">verify</a>();</td></tr>
<tr><th id="572">572</th><td>  }</td></tr>
<tr><th id="573">573</th><td>}</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets16getCondTfrOpcodeERKN4llvm14MachineOperandEb">/// Get the opcode for a conditional transfer of the value in SO (source</i></td></tr>
<tr><th id="576">576</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets16getCondTfrOpcodeERKN4llvm14MachineOperandEb">/// operand). The condition (true/false) is given in Cond.</i></td></tr>
<tr><th id="577">577</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets16getCondTfrOpcodeERKN4llvm14MachineOperandEb" title='(anonymous namespace)::HexagonExpandCondsets::getCondTfrOpcode' data-type='unsigned int (anonymous namespace)::HexagonExpandCondsets::getCondTfrOpcode(const llvm::MachineOperand &amp; SO, bool IfTrue)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets16getCondTfrOpcodeERKN4llvm14MachineOperandEb">getCondTfrOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="164SO" title='SO' data-type='const llvm::MachineOperand &amp;' data-ref="164SO">SO</dfn>,</td></tr>
<tr><th id="578">578</th><td>      <em>bool</em> <dfn class="local col5 decl" id="165IfTrue" title='IfTrue' data-type='bool' data-ref="165IfTrue">IfTrue</dfn>) {</td></tr>
<tr><th id="579">579</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <b>if</b> (<a class="local col4 ref" href="#164SO" title='SO' data-ref="164SO">SO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="582">582</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="166PhysR" title='PhysR' data-type='unsigned int' data-ref="166PhysR">PhysR</dfn>;</td></tr>
<tr><th id="583">583</th><td>    <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="167RS" title='RS' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="167RS">RS</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE"></a><a class="local col4 ref" href="#164SO" title='SO' data-ref="164SO">SO</a>;</td></tr>
<tr><th id="584">584</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#167RS" title='RS' data-ref="167RS">RS</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>)) {</td></tr>
<tr><th id="585">585</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="168VC" title='VC' data-type='const llvm::TargetRegisterClass *' data-ref="168VC">VC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::MRI" title='(anonymous namespace)::HexagonExpandCondsets::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#167RS" title='RS' data-ref="167RS">RS</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="586">586</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VC-&gt;begin() != VC-&gt;end() &amp;&amp; &quot;Empty register class&quot;) ? void (0) : __assert_fail (&quot;VC-&gt;begin() != VC-&gt;end() &amp;&amp; \&quot;Empty register class\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp&quot;, 586, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#168VC" title='VC' data-ref="168VC">VC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5beginEv" title='llvm::TargetRegisterClass::begin' data-ref="_ZNK4llvm19TargetRegisterClass5beginEv">begin</a>() != <a class="local col8 ref" href="#168VC" title='VC' data-ref="168VC">VC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass3endEv" title='llvm::TargetRegisterClass::end' data-ref="_ZNK4llvm19TargetRegisterClass3endEv">end</a>() &amp;&amp; <q>"Empty register class"</q>);</td></tr>
<tr><th id="587">587</th><td>      <a class="local col6 ref" href="#166PhysR" title='PhysR' data-ref="166PhysR">PhysR</a> = *<a class="local col8 ref" href="#168VC" title='VC' data-ref="168VC">VC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5beginEv" title='llvm::TargetRegisterClass::begin' data-ref="_ZNK4llvm19TargetRegisterClass5beginEv">begin</a>();</td></tr>
<tr><th id="588">588</th><td>    } <b>else</b> {</td></tr>
<tr><th id="589">589</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(RS.Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(RS.Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp&quot;, 589, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#167RS" title='RS' data-ref="167RS">RS</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>));</td></tr>
<tr><th id="590">590</th><td>      <a class="local col6 ref" href="#166PhysR" title='PhysR' data-ref="166PhysR">PhysR</a> = <a class="local col7 ref" href="#167RS" title='RS' data-ref="167RS">RS</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>;</td></tr>
<tr><th id="591">591</th><td>    }</td></tr>
<tr><th id="592">592</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="169PhysS" title='PhysS' data-type='unsigned int' data-ref="169PhysS">PhysS</dfn> = (<a class="local col7 ref" href="#167RS" title='RS' data-ref="167RS">RS</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a> == <var>0</var>) ? <a class="local col6 ref" href="#166PhysR" title='PhysR' data-ref="166PhysR">PhysR</a> : <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::TRI" title='(anonymous namespace)::HexagonExpandCondsets::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col6 ref" href="#166PhysR" title='PhysR' data-ref="166PhysR">PhysR</a>, <a class="local col7 ref" href="#167RS" title='RS' data-ref="167RS">RS</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a>);</td></tr>
<tr><th id="593">593</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="170RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="170RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::TRI" title='(anonymous namespace)::HexagonExpandCondsets::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</a>(<a class="local col9 ref" href="#169PhysS" title='PhysS' data-ref="169PhysS">PhysS</a>);</td></tr>
<tr><th id="594">594</th><td>    <b>switch</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::TRI" title='(anonymous namespace)::HexagonExpandCondsets::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col0 ref" href="#170RC" title='RC' data-ref="170RC">RC</a>)) {</td></tr>
<tr><th id="595">595</th><td>      <b>case</b> <var>32</var>:</td></tr>
<tr><th id="596">596</th><td>        <b>return</b> IfTrue ? <span class='error' title="use of undeclared identifier &apos;A2_tfrt&apos;">A2_tfrt</span> : <span class='error' title="use of undeclared identifier &apos;A2_tfrf&apos;">A2_tfrf</span>;</td></tr>
<tr><th id="597">597</th><td>      <b>case</b> <var>64</var>:</td></tr>
<tr><th id="598">598</th><td>        <b>return</b> IfTrue ? <span class='error' title="use of undeclared identifier &apos;A2_tfrpt&apos;">A2_tfrpt</span> : <span class='error' title="use of undeclared identifier &apos;A2_tfrpf&apos;">A2_tfrpf</span>;</td></tr>
<tr><th id="599">599</th><td>    }</td></tr>
<tr><th id="600">600</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid register operand&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp&quot;, 600)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid register operand"</q>);</td></tr>
<tr><th id="601">601</th><td>  }</td></tr>
<tr><th id="602">602</th><td>  <b>switch</b> (<a class="local col4 ref" href="#164SO" title='SO' data-ref="164SO">SO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="603">603</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="604">604</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_FPImmediate" title='llvm::MachineOperand::MachineOperandType::MO_FPImmediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_FPImmediate">MO_FPImmediate</a>:</td></tr>
<tr><th id="605">605</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex" title='llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex">MO_ConstantPoolIndex</a>:</td></tr>
<tr><th id="606">606</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_TargetIndex" title='llvm::MachineOperand::MachineOperandType::MO_TargetIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_TargetIndex">MO_TargetIndex</a>:</td></tr>
<tr><th id="607">607</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex" title='llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex">MO_JumpTableIndex</a>:</td></tr>
<tr><th id="608">608</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol" title='llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol">MO_ExternalSymbol</a>:</td></tr>
<tr><th id="609">609</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_GlobalAddress" title='llvm::MachineOperand::MachineOperandType::MO_GlobalAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress">MO_GlobalAddress</a>:</td></tr>
<tr><th id="610">610</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_BlockAddress" title='llvm::MachineOperand::MachineOperandType::MO_BlockAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_BlockAddress">MO_BlockAddress</a>:</td></tr>
<tr><th id="611">611</th><td>      <b>return</b> IfTrue ? <span class='error' title="use of undeclared identifier &apos;C2_cmoveit&apos;">C2_cmoveit</span> : <span class='error' title="use of undeclared identifier &apos;C2_cmoveif&apos;">C2_cmoveif</span>;</td></tr>
<tr><th id="612">612</th><td>    <b>default</b>:</td></tr>
<tr><th id="613">613</th><td>      <b>break</b>;</td></tr>
<tr><th id="614">614</th><td>  }</td></tr>
<tr><th id="615">615</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected source operand&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp&quot;, 615)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected source operand"</q>);</td></tr>
<tr><th id="616">616</th><td>}</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets13genCondTfrForERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjRKS2_bbb">/// Generate a conditional transfer, copying the value SrcOp to the</i></td></tr>
<tr><th id="619">619</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets13genCondTfrForERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjRKS2_bbb">/// destination register DstR:DstSR, and using the predicate register from</i></td></tr>
<tr><th id="620">620</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets13genCondTfrForERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjRKS2_bbb">/// PredOp. The Cond argument specifies whether the predicate is to be</i></td></tr>
<tr><th id="621">621</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets13genCondTfrForERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjRKS2_bbb">/// if(PredOp), or if(!PredOp).</i></td></tr>
<tr><th id="622">622</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets13genCondTfrForERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjRKS2_bbb" title='(anonymous namespace)::HexagonExpandCondsets::genCondTfrFor' data-type='llvm::MachineInstr * (anonymous namespace)::HexagonExpandCondsets::genCondTfrFor(llvm::MachineOperand &amp; SrcOp, MachineBasicBlock::iterator At, unsigned int DstR, unsigned int DstSR, const llvm::MachineOperand &amp; PredOp, bool PredSense, bool ReadUndef, bool ImpUse)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets13genCondTfrForERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjRKS2_bbb">genCondTfrFor</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="171SrcOp" title='SrcOp' data-type='llvm::MachineOperand &amp;' data-ref="171SrcOp">SrcOp</dfn>,</td></tr>
<tr><th id="623">623</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="172At" title='At' data-type='MachineBasicBlock::iterator' data-ref="172At">At</dfn>,</td></tr>
<tr><th id="624">624</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="173DstR" title='DstR' data-type='unsigned int' data-ref="173DstR">DstR</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="174DstSR" title='DstSR' data-type='unsigned int' data-ref="174DstSR">DstSR</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="175PredOp" title='PredOp' data-type='const llvm::MachineOperand &amp;' data-ref="175PredOp">PredOp</dfn>,</td></tr>
<tr><th id="625">625</th><td>      <em>bool</em> <dfn class="local col6 decl" id="176PredSense" title='PredSense' data-type='bool' data-ref="176PredSense">PredSense</dfn>, <em>bool</em> <dfn class="local col7 decl" id="177ReadUndef" title='ReadUndef' data-type='bool' data-ref="177ReadUndef">ReadUndef</dfn>, <em>bool</em> <dfn class="local col8 decl" id="178ImpUse" title='ImpUse' data-type='bool' data-ref="178ImpUse">ImpUse</dfn>) {</td></tr>
<tr><th id="626">626</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="179MI" title='MI' data-type='llvm::MachineInstr *' data-ref="179MI">MI</dfn> = <a class="local col1 ref" href="#171SrcOp" title='SrcOp' data-ref="171SrcOp">SrcOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="627">627</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="180B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="180B">B</dfn> = *<a class="local col2 ref" href="#172At" title='At' data-ref="172At">At</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="628">628</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="181DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="181DL">DL</dfn> = <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>  <i>// Don't avoid identity copies here (i.e. if the source and the destination</i></td></tr>
<tr><th id="631">631</th><td><i>  // are the same registers). It is actually better to generate them here,</i></td></tr>
<tr><th id="632">632</th><td><i>  // since this would cause the copy to potentially be predicated in the next</i></td></tr>
<tr><th id="633">633</th><td><i>  // step. The predication will remove such a copy if it is unable to</i></td></tr>
<tr><th id="634">634</th><td><i>  /// predicate.</i></td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="182Opc" title='Opc' data-type='unsigned int' data-ref="182Opc">Opc</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets16getCondTfrOpcodeERKN4llvm14MachineOperandEb" title='(anonymous namespace)::HexagonExpandCondsets::getCondTfrOpcode' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets16getCondTfrOpcodeERKN4llvm14MachineOperandEb">getCondTfrOpcode</a>(<a class="local col1 ref" href="#171SrcOp" title='SrcOp' data-ref="171SrcOp">SrcOp</a>, <a class="local col6 ref" href="#176PredSense" title='PredSense' data-ref="176PredSense">PredSense</a>);</td></tr>
<tr><th id="637">637</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="183DstState" title='DstState' data-type='unsigned int' data-ref="183DstState">DstState</dfn> = <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | (<a class="local col7 ref" href="#177ReadUndef" title='ReadUndef' data-ref="177ReadUndef">ReadUndef</a> ? <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef">Undef</a> : <var>0</var>);</td></tr>
<tr><th id="638">638</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="184PredState" title='PredState' data-type='unsigned int' data-ref="184PredState">PredState</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm11getRegStateERKNS_14MachineOperandE" title='llvm::getRegState' data-ref="_ZN4llvm11getRegStateERKNS_14MachineOperandE">getRegState</a>(<a class="local col5 ref" href="#175PredOp" title='PredOp' data-ref="175PredOp">PredOp</a>) &amp; ~<span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>;</td></tr>
<tr><th id="639">639</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col5 decl" id="185MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="185MIB">MIB</dfn>;</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <b>if</b> (<a class="local col1 ref" href="#171SrcOp" title='SrcOp' data-ref="171SrcOp">SrcOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="642">642</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="186SrcState" title='SrcState' data-type='unsigned int' data-ref="186SrcState">SrcState</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm11getRegStateERKNS_14MachineOperandE" title='llvm::getRegState' data-ref="_ZN4llvm11getRegStateERKNS_14MachineOperandE">getRegState</a>(<a class="local col1 ref" href="#171SrcOp" title='SrcOp' data-ref="171SrcOp">SrcOp</a>);</td></tr>
<tr><th id="643">643</th><td>    <b>if</b> (<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE">(</a><a class="local col1 ref" href="#171SrcOp" title='SrcOp' data-ref="171SrcOp">SrcOp</a>) <a class="tu ref" href="#_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefeqES1_" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::operator==' data-use='c' data-ref="_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefeqES1_">==</a> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1Ejj" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1Ejj">(</a><a class="local col3 ref" href="#173DstR" title='DstR' data-ref="173DstR">DstR</a>, <a class="local col4 ref" href="#174DstSR" title='DstSR' data-ref="174DstSR">DstSR</a>))</td></tr>
<tr><th id="644">644</th><td>      <a class="local col6 ref" href="#186SrcState" title='SrcState' data-ref="186SrcState">SrcState</a> &amp;= ~<span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>;</td></tr>
<tr><th id="645">645</th><td>    MIB = BuildMI(B, At, DL, HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Opc))</td></tr>
<tr><th id="646">646</th><td>          .addReg(DstR, DstState, DstSR)</td></tr>
<tr><th id="647">647</th><td>          .addReg(PredOp.getReg(), PredState, PredOp.getSubReg())</td></tr>
<tr><th id="648">648</th><td>          .addReg(SrcOp.getReg(), SrcState, SrcOp.getSubReg());</td></tr>
<tr><th id="649">649</th><td>  } <b>else</b> {</td></tr>
<tr><th id="650">650</th><td>    MIB = BuildMI(B, At, DL, HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Opc))</td></tr>
<tr><th id="651">651</th><td>              .addReg(DstR, DstState, DstSR)</td></tr>
<tr><th id="652">652</th><td>              .addReg(PredOp.getReg(), PredState, PredOp.getSubReg())</td></tr>
<tr><th id="653">653</th><td>              .add(SrcOp);</td></tr>
<tr><th id="654">654</th><td>  }</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;expand-condsets&quot;)) { dbgs() &lt;&lt; &quot;created an initial copy: &quot; &lt;&lt; *MIB; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"created an initial copy: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#185MIB" title='MIB' data-ref="185MIB">MIB</a>);</td></tr>
<tr><th id="657">657</th><td>  <b>return</b> &amp;*<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#185MIB" title='MIB' data-ref="185MIB">MIB</a>;</td></tr>
<tr><th id="658">658</th><td>}</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets5splitERN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE">/// Replace a MUX instruction MI with a pair A2_tfrt/A2_tfrf. This function</i></td></tr>
<tr><th id="661">661</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets5splitERN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE">/// performs all necessary changes to complete the replacement.</i></td></tr>
<tr><th id="662">662</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets5splitERN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonExpandCondsets::split' data-type='bool (anonymous namespace)::HexagonExpandCondsets::split(llvm::MachineInstr &amp; MI, std::set&lt;unsigned int&gt; &amp; UpdRegs)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets5splitERN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE">split</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="187MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="187MI">MI</dfn>,</td></tr>
<tr><th id="663">663</th><td>                                  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="188UpdRegs" title='UpdRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="188UpdRegs">UpdRegs</dfn>) {</td></tr>
<tr><th id="664">664</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::TfrLimitActive" title='(anonymous namespace)::HexagonExpandCondsets::TfrLimitActive' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TfrLimitActive">TfrLimitActive</a>) {</td></tr>
<tr><th id="665">665</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::TfrCounter" title='(anonymous namespace)::HexagonExpandCondsets::TfrCounter' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TfrCounter">TfrCounter</a> &gt;= <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::TfrLimit" title='(anonymous namespace)::HexagonExpandCondsets::TfrLimit' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TfrLimit">TfrLimit</a>)</td></tr>
<tr><th id="666">666</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="667">667</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::TfrCounter" title='(anonymous namespace)::HexagonExpandCondsets::TfrCounter' data-use='w' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TfrCounter">TfrCounter</a>++;</td></tr>
<tr><th id="668">668</th><td>  }</td></tr>
<tr><th id="669">669</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;expand-condsets&quot;)) { dbgs() &lt;&lt; &quot;\nsplitting &quot; &lt;&lt; printMBBReference(*MI.getParent()) &lt;&lt; &quot;: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nsplitting "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="670">670</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>);</td></tr>
<tr><th id="671">671</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="189MD" title='MD' data-type='llvm::MachineOperand &amp;' data-ref="189MD">MD</dfn> = <a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);  <i>// Definition</i></td></tr>
<tr><th id="672">672</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="190MP" title='MP' data-type='llvm::MachineOperand &amp;' data-ref="190MP">MP</dfn> = <a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);  <i>// Predicate register</i></td></tr>
<tr><th id="673">673</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MD.isDef()) ? void (0) : __assert_fail (&quot;MD.isDef()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp&quot;, 673, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#189MD" title='MD' data-ref="189MD">MD</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>());</td></tr>
<tr><th id="674">674</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="191DR" title='DR' data-type='unsigned int' data-ref="191DR">DR</dfn> = <a class="local col9 ref" href="#189MD" title='MD' data-ref="189MD">MD</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <dfn class="local col2 decl" id="192DSR" title='DSR' data-type='unsigned int' data-ref="192DSR">DSR</dfn> = <a class="local col9 ref" href="#189MD" title='MD' data-ref="189MD">MD</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="675">675</th><td>  <em>bool</em> <dfn class="local col3 decl" id="193ReadUndef" title='ReadUndef' data-type='bool' data-ref="193ReadUndef">ReadUndef</dfn> = <a class="local col9 ref" href="#189MD" title='MD' data-ref="189MD">MD</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="676">676</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="194At" title='At' data-type='MachineBasicBlock::iterator' data-ref="194At">At</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>;</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>  <em>auto</em> <dfn class="local col5 decl" id="195updateRegs" title='updateRegs' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp:678:21)' data-ref="195updateRegs">updateRegs</dfn> = [&amp;UpdRegs] (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="196MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="196MI">MI</dfn>) -&gt; <em>void</em> {</td></tr>
<tr><th id="679">679</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="197Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="197Op">Op</dfn> : <a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="680">680</th><td>      <b>if</b> (<a class="local col7 ref" href="#197Op" title='Op' data-ref="197Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="681">681</th><td>        <a class="local col8 ref" href="#188UpdRegs" title='UpdRegs' data-ref="188UpdRegs">UpdRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="local col7 ref" href="#197Op" title='Op' data-ref="197Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="682">682</th><td>  };</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>  <i>// If this is a mux of the same register, just replace it with COPY.</i></td></tr>
<tr><th id="685">685</th><td><i>  // Ideally, this would happen earlier, so that register coalescing would</i></td></tr>
<tr><th id="686">686</th><td><i>  // see it.</i></td></tr>
<tr><th id="687">687</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="198ST" title='ST' data-type='llvm::MachineOperand &amp;' data-ref="198ST">ST</dfn> = <a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="688">688</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="199SF" title='SF' data-type='llvm::MachineOperand &amp;' data-ref="199SF">SF</dfn> = <a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="689">689</th><td>  <b>if</b> (<a class="local col8 ref" href="#198ST" title='ST' data-ref="198ST">ST</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#199SF" title='SF' data-ref="199SF">SF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="690">690</th><td>    <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col0 decl" id="200RT" title='RT' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="200RT">RT</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE">(</a><a class="local col8 ref" href="#198ST" title='ST' data-ref="198ST">ST</a>);</td></tr>
<tr><th id="691">691</th><td>    <b>if</b> (<a class="local col0 ref" href="#200RT" title='RT' data-ref="200RT">RT</a> <a class="tu ref" href="#_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefeqES1_" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::operator==' data-use='c' data-ref="_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefeqES1_">==</a> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE">(</a><a class="local col9 ref" href="#199SF" title='SF' data-ref="199SF">SF</a>)) {</td></tr>
<tr><th id="692">692</th><td>      <i>// Copy regs to update first.</i></td></tr>
<tr><th id="693">693</th><td>      <a class="local col5 ref" href="#195updateRegs" title='updateRegs' data-ref="195updateRegs">updateRegs</a>(<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>);</td></tr>
<tr><th id="694">694</th><td>      MI.setDesc(HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY));</td></tr>
<tr><th id="695">695</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="201S" title='S' data-type='unsigned int' data-ref="201S">S</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm11getRegStateERKNS_14MachineOperandE" title='llvm::getRegState' data-ref="_ZN4llvm11getRegStateERKNS_14MachineOperandE">getRegState</a>(<a class="local col8 ref" href="#198ST" title='ST' data-ref="198ST">ST</a>);</td></tr>
<tr><th id="696">696</th><td>      <b>while</b> (<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="697">697</th><td>        <a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()-<var>1</var>);</td></tr>
<tr><th id="698">698</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="202MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="202MF">MF</dfn> = *<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="699">699</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a><a class="local col2 ref" href="#202MF" title='MF' data-ref="202MF">MF</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#200RT" title='RT' data-ref="200RT">RT</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>, <a class="local col1 ref" href="#201S" title='S' data-ref="201S">S</a>, <a class="local col0 ref" href="#200RT" title='RT' data-ref="200RT">RT</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a>);</td></tr>
<tr><th id="700">700</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="701">701</th><td>    }</td></tr>
<tr><th id="702">702</th><td>  }</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>  <i>// First, create the two invididual conditional transfers, and add each</i></td></tr>
<tr><th id="705">705</th><td><i>  // of them to the live intervals information. Do that first and then remove</i></td></tr>
<tr><th id="706">706</th><td><i>  // the old instruction from live intervals.</i></td></tr>
<tr><th id="707">707</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="203TfrT" title='TfrT' data-type='llvm::MachineInstr *' data-ref="203TfrT">TfrT</dfn> =</td></tr>
<tr><th id="708">708</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets13genCondTfrForERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjRKS2_bbb" title='(anonymous namespace)::HexagonExpandCondsets::genCondTfrFor' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets13genCondTfrForERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjRKS2_bbb">genCondTfrFor</a>(<span class='refarg'><a class="local col8 ref" href="#198ST" title='ST' data-ref="198ST">ST</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#194At" title='At' data-ref="194At">At</a>, <a class="local col1 ref" href="#191DR" title='DR' data-ref="191DR">DR</a>, <a class="local col2 ref" href="#192DSR" title='DSR' data-ref="192DSR">DSR</a>, <a class="local col0 ref" href="#190MP" title='MP' data-ref="190MP">MP</a>, <b>true</b>, <a class="local col3 ref" href="#193ReadUndef" title='ReadUndef' data-ref="193ReadUndef">ReadUndef</a>, <b>false</b>);</td></tr>
<tr><th id="709">709</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="204TfrF" title='TfrF' data-type='llvm::MachineInstr *' data-ref="204TfrF">TfrF</dfn> =</td></tr>
<tr><th id="710">710</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets13genCondTfrForERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjRKS2_bbb" title='(anonymous namespace)::HexagonExpandCondsets::genCondTfrFor' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets13genCondTfrForERN4llvm14MachineOperandENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjRKS2_bbb">genCondTfrFor</a>(<span class='refarg'><a class="local col9 ref" href="#199SF" title='SF' data-ref="199SF">SF</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#194At" title='At' data-ref="194At">At</a>, <a class="local col1 ref" href="#191DR" title='DR' data-ref="191DR">DR</a>, <a class="local col2 ref" href="#192DSR" title='DSR' data-ref="192DSR">DSR</a>, <a class="local col0 ref" href="#190MP" title='MP' data-ref="190MP">MP</a>, <b>false</b>, <a class="local col3 ref" href="#193ReadUndef" title='ReadUndef' data-ref="193ReadUndef">ReadUndef</a>, <b>true</b>);</td></tr>
<tr><th id="711">711</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col3 ref" href="#203TfrT" title='TfrT' data-ref="203TfrT">TfrT</a></span>);</td></tr>
<tr><th id="712">712</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col4 ref" href="#204TfrF" title='TfrF' data-ref="204TfrF">TfrF</a></span>);</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>  <i>// Will need to recalculate live intervals for all registers in MI.</i></td></tr>
<tr><th id="715">715</th><td>  <a class="local col5 ref" href="#195updateRegs" title='updateRegs' data-ref="195updateRegs">updateRegs</a>(<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>);</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11removeInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonExpandCondsets::removeInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11removeInstrERN4llvm12MachineInstrE">removeInstr</a>(<span class='refarg'><a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a></span>);</td></tr>
<tr><th id="718">718</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="719">719</th><td>}</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets12isPredicableEPN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonExpandCondsets::isPredicable' data-type='bool (anonymous namespace)::HexagonExpandCondsets::isPredicable(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets12isPredicableEPN4llvm12MachineInstrE">isPredicable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="205MI" title='MI' data-type='llvm::MachineInstr *' data-ref="205MI">MI</dfn>) {</td></tr>
<tr><th id="722">722</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>) || !<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicable' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</a>(*<a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>))</td></tr>
<tr><th id="723">723</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="724">724</th><td>  <b>if</b> (<a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="725">725</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="726">726</th><td>  <i>// Reject instructions with multiple defs (e.g. post-increment loads).</i></td></tr>
<tr><th id="727">727</th><td>  <em>bool</em> <dfn class="local col6 decl" id="206HasDef" title='HasDef' data-type='bool' data-ref="206HasDef">HasDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="728">728</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="207Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="207Op">Op</dfn> : <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="729">729</th><td>    <b>if</b> (!<a class="local col7 ref" href="#207Op" title='Op' data-ref="207Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col7 ref" href="#207Op" title='Op' data-ref="207Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="730">730</th><td>      <b>continue</b>;</td></tr>
<tr><th id="731">731</th><td>    <b>if</b> (<a class="local col6 ref" href="#206HasDef" title='HasDef' data-ref="206HasDef">HasDef</a>)</td></tr>
<tr><th id="732">732</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="733">733</th><td>    <a class="local col6 ref" href="#206HasDef" title='HasDef' data-ref="206HasDef">HasDef</a> = <b>true</b>;</td></tr>
<tr><th id="734">734</th><td>  }</td></tr>
<tr><th id="735">735</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="208Mo" title='Mo' data-type='llvm::MachineMemOperand *const &amp;' data-ref="208Mo">Mo</dfn> : <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>())</td></tr>
<tr><th id="736">736</th><td>    <b>if</b> (<a class="local col8 ref" href="#208Mo" title='Mo' data-ref="208Mo">Mo</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand10isVolatileEv" title='llvm::MachineMemOperand::isVolatile' data-ref="_ZNK4llvm17MachineMemOperand10isVolatileEv">isVolatile</a>() || <a class="local col8 ref" href="#208Mo" title='Mo' data-ref="208Mo">Mo</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8isAtomicEv" title='llvm::MachineMemOperand::isAtomic' data-ref="_ZNK4llvm17MachineMemOperand8isAtomicEv">isAtomic</a>())</td></tr>
<tr><th id="737">737</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="738">738</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="739">739</th><td>}</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets21getReachingDefForPredENS0_11RegisterRefEN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEjb">/// Find the reaching definition for a predicated use of RD. The RD is used</i></td></tr>
<tr><th id="742">742</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets21getReachingDefForPredENS0_11RegisterRefEN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEjb">/// under the conditions given by PredR and Cond, and this function will ignore</i></td></tr>
<tr><th id="743">743</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets21getReachingDefForPredENS0_11RegisterRefEN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEjb">/// definitions that set RD under the opposite conditions.</i></td></tr>
<tr><th id="744">744</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets21getReachingDefForPredENS0_11RegisterRefEN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEjb" title='(anonymous namespace)::HexagonExpandCondsets::getReachingDefForPred' data-type='llvm::MachineInstr * (anonymous namespace)::HexagonExpandCondsets::getReachingDefForPred((anonymous namespace)::HexagonExpandCondsets::RegisterRef RD, MachineBasicBlock::iterator UseIt, unsigned int PredR, bool Cond)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets21getReachingDefForPredENS0_11RegisterRefEN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEjb">getReachingDefForPred</dfn>(<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="209RD" title='RD' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="209RD">RD</dfn>,</td></tr>
<tr><th id="745">745</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="210UseIt" title='UseIt' data-type='MachineBasicBlock::iterator' data-ref="210UseIt">UseIt</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="211PredR" title='PredR' data-type='unsigned int' data-ref="211PredR">PredR</dfn>, <em>bool</em> <dfn class="local col2 decl" id="212Cond" title='Cond' data-type='bool' data-ref="212Cond">Cond</dfn>) {</td></tr>
<tr><th id="746">746</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="213B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="213B">B</dfn> = *<a class="local col0 ref" href="#210UseIt" title='UseIt' data-ref="210UseIt">UseIt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="747">747</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="214I" title='I' data-type='MachineBasicBlock::iterator' data-ref="214I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#210UseIt" title='UseIt' data-ref="210UseIt">UseIt</a>, <dfn class="local col5 decl" id="215S" title='S' data-type='MachineBasicBlock::iterator' data-ref="215S">S</dfn> = <a class="local col3 ref" href="#213B" title='B' data-ref="213B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="748">748</th><td>  <b>if</b> (<a class="local col4 ref" href="#214I" title='I' data-ref="214I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#215S" title='S' data-ref="215S">S</a>)</td></tr>
<tr><th id="749">749</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>  <em>bool</em> <dfn class="local col6 decl" id="216PredValid" title='PredValid' data-type='bool' data-ref="216PredValid">PredValid</dfn> = <b>true</b>;</td></tr>
<tr><th id="752">752</th><td>  <b>do</b> {</td></tr>
<tr><th id="753">753</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col4 ref" href="#214I" title='I' data-ref="214I">I</a>;</td></tr>
<tr><th id="754">754</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="217MI" title='MI' data-type='llvm::MachineInstr *' data-ref="217MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#214I" title='I' data-ref="214I">I</a>;</td></tr>
<tr><th id="755">755</th><td>    <i>// Check if this instruction can be ignored, i.e. if it is predicated</i></td></tr>
<tr><th id="756">756</th><td><i>    // on the complementary condition.</i></td></tr>
<tr><th id="757">757</th><td>    <b>if</b> (<a class="local col6 ref" href="#216PredValid" title='PredValid' data-ref="216PredValid">PredValid</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>)) {</td></tr>
<tr><th id="758">758</th><td>      <b>if</b> (<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col1 ref" href="#211PredR" title='PredR' data-ref="211PredR">PredR</a>) &amp;&amp; (<a class="local col2 ref" href="#212Cond" title='Cond' data-ref="212Cond">Cond</a> != <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicatedTrue' data-ref="_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueERKNS_12MachineInstrE">isPredicatedTrue</a>(*<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>)))</td></tr>
<tr><th id="759">759</th><td>        <b>continue</b>;</td></tr>
<tr><th id="760">760</th><td>    }</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>    <i>// Check the defs. If the PredR is defined, invalidate it. If RD is</i></td></tr>
<tr><th id="763">763</th><td><i>    // defined, return the instruction or 0, depending on the circumstances.</i></td></tr>
<tr><th id="764">764</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="218Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="218Op">Op</dfn> : <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="765">765</th><td>      <b>if</b> (!<a class="local col8 ref" href="#218Op" title='Op' data-ref="218Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col8 ref" href="#218Op" title='Op' data-ref="218Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="766">766</th><td>        <b>continue</b>;</td></tr>
<tr><th id="767">767</th><td>      <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="219RR" title='RR' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="219RR">RR</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE"></a><a class="local col8 ref" href="#218Op" title='Op' data-ref="218Op">Op</a>;</td></tr>
<tr><th id="768">768</th><td>      <b>if</b> (<a class="local col9 ref" href="#219RR" title='RR' data-ref="219RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a> == <a class="local col1 ref" href="#211PredR" title='PredR' data-ref="211PredR">PredR</a>) {</td></tr>
<tr><th id="769">769</th><td>        <a class="local col6 ref" href="#216PredValid" title='PredValid' data-ref="216PredValid">PredValid</a> = <b>false</b>;</td></tr>
<tr><th id="770">770</th><td>        <b>continue</b>;</td></tr>
<tr><th id="771">771</th><td>      }</td></tr>
<tr><th id="772">772</th><td>      <b>if</b> (<a class="local col9 ref" href="#219RR" title='RR' data-ref="219RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a> != <a class="local col9 ref" href="#209RD" title='RD' data-ref="209RD">RD</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>)</td></tr>
<tr><th id="773">773</th><td>        <b>continue</b>;</td></tr>
<tr><th id="774">774</th><td>      <i>// If the "Reg" part agrees, there is still the subregister to check.</i></td></tr>
<tr><th id="775">775</th><td><i>      // If we are looking for %1:loreg, we can skip %1:hireg, but</i></td></tr>
<tr><th id="776">776</th><td><i>      // not %1 (w/o subregisters).</i></td></tr>
<tr><th id="777">777</th><td>      <b>if</b> (<a class="local col9 ref" href="#219RR" title='RR' data-ref="219RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a> == <a class="local col9 ref" href="#209RD" title='RD' data-ref="209RD">RD</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a>)</td></tr>
<tr><th id="778">778</th><td>        <b>return</b> <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>;</td></tr>
<tr><th id="779">779</th><td>      <b>if</b> (<a class="local col9 ref" href="#219RR" title='RR' data-ref="219RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a> == <var>0</var> || <a class="local col9 ref" href="#209RD" title='RD' data-ref="209RD">RD</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a> == <var>0</var>)</td></tr>
<tr><th id="780">780</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="781">781</th><td>      <i>// We have different subregisters, so we can continue looking.</i></td></tr>
<tr><th id="782">782</th><td>    }</td></tr>
<tr><th id="783">783</th><td>  } <b>while</b> (<a class="local col4 ref" href="#214I" title='I' data-ref="214I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#215S" title='S' data-ref="215S">S</a>);</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="786">786</th><td>}</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets11canMoveOverERN4llvm12MachineInstrERNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEESB_">/// Check if the instruction MI can be safely moved over a set of instructions</i></td></tr>
<tr><th id="789">789</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets11canMoveOverERN4llvm12MachineInstrERNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEESB_">/// whose side-effects (in terms of register defs and uses) are expressed in</i></td></tr>
<tr><th id="790">790</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets11canMoveOverERN4llvm12MachineInstrERNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEESB_">/// the maps Defs and Uses. These maps reflect the conditional defs and uses</i></td></tr>
<tr><th id="791">791</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets11canMoveOverERN4llvm12MachineInstrERNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEESB_">/// that depend on the same predicate register to allow moving instructions</i></td></tr>
<tr><th id="792">792</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets11canMoveOverERN4llvm12MachineInstrERNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEESB_">/// over instructions predicated on the opposite condition.</i></td></tr>
<tr><th id="793">793</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets11canMoveOverERN4llvm12MachineInstrERNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEESB_" title='(anonymous namespace)::HexagonExpandCondsets::canMoveOver' data-type='bool (anonymous namespace)::HexagonExpandCondsets::canMoveOver(llvm::MachineInstr &amp; MI, ReferenceMap &amp; Defs, ReferenceMap &amp; Uses)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11canMoveOverERN4llvm12MachineInstrERNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEESB_">canMoveOver</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="220MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="220MI">MI</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap" title='(anonymous namespace)::HexagonExpandCondsets::ReferenceMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap">ReferenceMap</a> &amp;<dfn class="local col1 decl" id="221Defs" title='Defs' data-type='ReferenceMap &amp;' data-ref="221Defs">Defs</dfn>,</td></tr>
<tr><th id="794">794</th><td>                                        <a class="tu typedef" href="#(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap" title='(anonymous namespace)::HexagonExpandCondsets::ReferenceMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap">ReferenceMap</a> &amp;<dfn class="local col2 decl" id="222Uses" title='Uses' data-type='ReferenceMap &amp;' data-ref="222Uses">Uses</dfn>) {</td></tr>
<tr><th id="795">795</th><td>  <i>// In order to be able to safely move MI over instructions that define</i></td></tr>
<tr><th id="796">796</th><td><i>  // "Defs" and use "Uses", no def operand from MI can be defined or used</i></td></tr>
<tr><th id="797">797</th><td><i>  // and no use operand can be defined.</i></td></tr>
<tr><th id="798">798</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="223Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="223Op">Op</dfn> : <a class="local col0 ref" href="#220MI" title='MI' data-ref="220MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="799">799</th><td>    <b>if</b> (!<a class="local col3 ref" href="#223Op" title='Op' data-ref="223Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="800">800</th><td>      <b>continue</b>;</td></tr>
<tr><th id="801">801</th><td>    <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col4 decl" id="224RR" title='RR' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="224RR">RR</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE"></a><a class="local col3 ref" href="#223Op" title='Op' data-ref="223Op">Op</a>;</td></tr>
<tr><th id="802">802</th><td>    <i>// For physical register we would need to check register aliases, etc.</i></td></tr>
<tr><th id="803">803</th><td><i>    // and we don't want to bother with that. It would be of little value</i></td></tr>
<tr><th id="804">804</th><td><i>    // before the actual register rewriting (from virtual to physical).</i></td></tr>
<tr><th id="805">805</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#224RR" title='RR' data-ref="224RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="806">806</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="807">807</th><td>    <i>// No redefs for any operand.</i></td></tr>
<tr><th id="808">808</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets10isRefInMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj" title='(anonymous namespace)::HexagonExpandCondsets::isRefInMap' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets10isRefInMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj">isRefInMap</a>(<a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col4 ref" href="#224RR" title='RR' data-ref="224RR">RR</a>, <span class='refarg'><a class="local col1 ref" href="#221Defs" title='Defs' data-ref="221Defs">Defs</a></span>, <a class="tu enum" href="#(anonymousnamespace)::HexagonExpandCondsets::Exec_Then" title='(anonymous namespace)::HexagonExpandCondsets::Exec_Then' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::Exec_Then">Exec_Then</a>))</td></tr>
<tr><th id="809">809</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="810">810</th><td>    <i>// For defs, there cannot be uses.</i></td></tr>
<tr><th id="811">811</th><td>    <b>if</b> (<a class="local col3 ref" href="#223Op" title='Op' data-ref="223Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets10isRefInMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj" title='(anonymous namespace)::HexagonExpandCondsets::isRefInMap' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets10isRefInMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj">isRefInMap</a>(<a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col4 ref" href="#224RR" title='RR' data-ref="224RR">RR</a>, <span class='refarg'><a class="local col2 ref" href="#222Uses" title='Uses' data-ref="222Uses">Uses</a></span>, <a class="tu enum" href="#(anonymousnamespace)::HexagonExpandCondsets::Exec_Then" title='(anonymous namespace)::HexagonExpandCondsets::Exec_Then' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::Exec_Then">Exec_Then</a>))</td></tr>
<tr><th id="812">812</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="813">813</th><td>  }</td></tr>
<tr><th id="814">814</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="815">815</th><td>}</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets12canMoveMemToERN4llvm12MachineInstrES3_b">/// Check if the instruction accessing memory (TheI) can be moved to the</i></td></tr>
<tr><th id="818">818</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets12canMoveMemToERN4llvm12MachineInstrES3_b">/// location ToI.</i></td></tr>
<tr><th id="819">819</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets12canMoveMemToERN4llvm12MachineInstrES3_b" title='(anonymous namespace)::HexagonExpandCondsets::canMoveMemTo' data-type='bool (anonymous namespace)::HexagonExpandCondsets::canMoveMemTo(llvm::MachineInstr &amp; TheI, llvm::MachineInstr &amp; ToI, bool IsDown)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets12canMoveMemToERN4llvm12MachineInstrES3_b">canMoveMemTo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="225TheI" title='TheI' data-type='llvm::MachineInstr &amp;' data-ref="225TheI">TheI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="226ToI" title='ToI' data-type='llvm::MachineInstr &amp;' data-ref="226ToI">ToI</dfn>,</td></tr>
<tr><th id="820">820</th><td>                                         <em>bool</em> <dfn class="local col7 decl" id="227IsDown" title='IsDown' data-type='bool' data-ref="227IsDown">IsDown</dfn>) {</td></tr>
<tr><th id="821">821</th><td>  <em>bool</em> <dfn class="local col8 decl" id="228IsLoad" title='IsLoad' data-type='bool' data-ref="228IsLoad">IsLoad</dfn> = <a class="local col5 ref" href="#225TheI" title='TheI' data-ref="225TheI">TheI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>(), <dfn class="local col9 decl" id="229IsStore" title='IsStore' data-type='bool' data-ref="229IsStore">IsStore</dfn> = <a class="local col5 ref" href="#225TheI" title='TheI' data-ref="225TheI">TheI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>();</td></tr>
<tr><th id="822">822</th><td>  <b>if</b> (!<a class="local col8 ref" href="#228IsLoad" title='IsLoad' data-ref="228IsLoad">IsLoad</a> &amp;&amp; !<a class="local col9 ref" href="#229IsStore" title='IsStore' data-ref="229IsStore">IsStore</a>)</td></tr>
<tr><th id="823">823</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="824">824</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE" title='llvm::HexagonInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm16HexagonInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE">areMemAccessesTriviallyDisjoint</a>(<a class="local col5 ref" href="#225TheI" title='TheI' data-ref="225TheI">TheI</a>, <a class="local col6 ref" href="#226ToI" title='ToI' data-ref="226ToI">ToI</a>))</td></tr>
<tr><th id="825">825</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="826">826</th><td>  <b>if</b> (<a class="local col5 ref" href="#225TheI" title='TheI' data-ref="225TheI">TheI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>())</td></tr>
<tr><th id="827">827</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="230StartI" title='StartI' data-type='MachineBasicBlock::iterator' data-ref="230StartI">StartI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#227IsDown" title='IsDown' data-ref="227IsDown">IsDown</a> ? <a class="local col5 ref" href="#225TheI" title='TheI' data-ref="225TheI">TheI</a> : <a class="local col6 ref" href="#226ToI" title='ToI' data-ref="226ToI">ToI</a>;</td></tr>
<tr><th id="830">830</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="231EndI" title='EndI' data-type='MachineBasicBlock::iterator' data-ref="231EndI">EndI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#227IsDown" title='IsDown' data-ref="227IsDown">IsDown</a> ? <a class="local col6 ref" href="#226ToI" title='ToI' data-ref="226ToI">ToI</a> : <a class="local col5 ref" href="#225TheI" title='TheI' data-ref="225TheI">TheI</a>;</td></tr>
<tr><th id="831">831</th><td>  <em>bool</em> <dfn class="local col2 decl" id="232Ordered" title='Ordered' data-type='bool' data-ref="232Ordered">Ordered</dfn> = <a class="local col5 ref" href="#225TheI" title='TheI' data-ref="225TheI">TheI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>();</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>  <i>// Search for aliased memory reference in (StartI, EndI).</i></td></tr>
<tr><th id="834">834</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="233I" title='I' data-type='MachineBasicBlock::iterator' data-ref="233I">I</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#230StartI" title='StartI' data-ref="230StartI">StartI</a>); <a class="local col3 ref" href="#233I" title='I' data-ref="233I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#231EndI" title='EndI' data-ref="231EndI">EndI</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#233I" title='I' data-ref="233I">I</a>) {</td></tr>
<tr><th id="835">835</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="234MI" title='MI' data-type='llvm::MachineInstr *' data-ref="234MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#233I" title='I' data-ref="233I">I</a>;</td></tr>
<tr><th id="836">836</th><td>    <b>if</b> (<a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>())</td></tr>
<tr><th id="837">837</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="838">838</th><td>    <em>bool</em> <dfn class="local col5 decl" id="235L" title='L' data-type='bool' data-ref="235L">L</dfn> = <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>(), <dfn class="local col6 decl" id="236S" title='S' data-type='bool' data-ref="236S">S</dfn> = <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>();</td></tr>
<tr><th id="839">839</th><td>    <b>if</b> (!<a class="local col5 ref" href="#235L" title='L' data-ref="235L">L</a> &amp;&amp; !<a class="local col6 ref" href="#236S" title='S' data-ref="236S">S</a>)</td></tr>
<tr><th id="840">840</th><td>      <b>continue</b>;</td></tr>
<tr><th id="841">841</th><td>    <b>if</b> (<a class="local col2 ref" href="#232Ordered" title='Ordered' data-ref="232Ordered">Ordered</a> &amp;&amp; <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="842">842</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>    <em>bool</em> <dfn class="local col7 decl" id="237Conflict" title='Conflict' data-type='bool' data-ref="237Conflict">Conflict</dfn> = (<a class="local col5 ref" href="#235L" title='L' data-ref="235L">L</a> &amp;&amp; <a class="local col9 ref" href="#229IsStore" title='IsStore' data-ref="229IsStore">IsStore</a>) || <a class="local col6 ref" href="#236S" title='S' data-ref="236S">S</a>;</td></tr>
<tr><th id="845">845</th><td>    <b>if</b> (<a class="local col7 ref" href="#237Conflict" title='Conflict' data-ref="237Conflict">Conflict</a>)</td></tr>
<tr><th id="846">846</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="847">847</th><td>  }</td></tr>
<tr><th id="848">848</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="849">849</th><td>}</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets11predicateAtERKN4llvm14MachineOperandERNS1_12MachineInstrENS1_26MachineInstrBundleIteratorIS5_Lb0EEES4_bRSt3setIjSt4lessIjESaIjEE">/// Generate a predicated version of MI (where the condition is given via</i></td></tr>
<tr><th id="852">852</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets11predicateAtERKN4llvm14MachineOperandERNS1_12MachineInstrENS1_26MachineInstrBundleIteratorIS5_Lb0EEES4_bRSt3setIjSt4lessIjESaIjEE">/// PredR and Cond) at the point indicated by Where.</i></td></tr>
<tr><th id="853">853</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets11predicateAtERKN4llvm14MachineOperandERNS1_12MachineInstrENS1_26MachineInstrBundleIteratorIS5_Lb0EEES4_bRSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonExpandCondsets::predicateAt' data-type='void (anonymous namespace)::HexagonExpandCondsets::predicateAt(const llvm::MachineOperand &amp; DefOp, llvm::MachineInstr &amp; MI, MachineBasicBlock::iterator Where, const llvm::MachineOperand &amp; PredOp, bool Cond, std::set&lt;unsigned int&gt; &amp; UpdRegs)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11predicateAtERKN4llvm14MachineOperandERNS1_12MachineInstrENS1_26MachineInstrBundleIteratorIS5_Lb0EEES4_bRSt3setIjSt4lessIjESaIjEE">predicateAt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="238DefOp" title='DefOp' data-type='const llvm::MachineOperand &amp;' data-ref="238DefOp">DefOp</dfn>,</td></tr>
<tr><th id="854">854</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="239MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="239MI">MI</dfn>,</td></tr>
<tr><th id="855">855</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="240Where" title='Where' data-type='MachineBasicBlock::iterator' data-ref="240Where">Where</dfn>,</td></tr>
<tr><th id="856">856</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="241PredOp" title='PredOp' data-type='const llvm::MachineOperand &amp;' data-ref="241PredOp">PredOp</dfn>, <em>bool</em> <dfn class="local col2 decl" id="242Cond" title='Cond' data-type='bool' data-ref="242Cond">Cond</dfn>,</td></tr>
<tr><th id="857">857</th><td>                                        <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="243UpdRegs" title='UpdRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="243UpdRegs">UpdRegs</dfn>) {</td></tr>
<tr><th id="858">858</th><td>  <i>// The problem with updating live intervals is that we can move one def</i></td></tr>
<tr><th id="859">859</th><td><i>  // past another def. In particular, this can happen when moving an A2_tfrt</i></td></tr>
<tr><th id="860">860</th><td><i>  // over an A2_tfrf defining the same register. From the point of view of</i></td></tr>
<tr><th id="861">861</th><td><i>  // live intervals, these two instructions are two separate definitions,</i></td></tr>
<tr><th id="862">862</th><td><i>  // and each one starts another live segment. LiveIntervals's "handleMove"</i></td></tr>
<tr><th id="863">863</th><td><i>  // does not allow such moves, so we need to handle it ourselves. To avoid</i></td></tr>
<tr><th id="864">864</th><td><i>  // invalidating liveness data while we are using it, the move will be</i></td></tr>
<tr><th id="865">865</th><td><i>  // implemented in 4 steps: (1) add a clone of the instruction MI at the</i></td></tr>
<tr><th id="866">866</th><td><i>  // target location, (2) update liveness, (3) delete the old instruction,</i></td></tr>
<tr><th id="867">867</th><td><i>  // and (4) update liveness again.</i></td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="244B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="244B">B</dfn> = *<a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="870">870</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="245DL" title='DL' data-type='llvm::DebugLoc' data-ref="245DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#240Where" title='Where' data-ref="240Where">Where</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();  <i>// "Where" points to an instruction.</i></td></tr>
<tr><th id="871">871</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="246Opc" title='Opc' data-type='unsigned int' data-ref="246Opc">Opc</dfn> = <a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="872">872</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="247PredOpc" title='PredOpc' data-type='unsigned int' data-ref="247PredOpc">PredOpc</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13getCondOpcodeEib" title='llvm::HexagonInstrInfo::getCondOpcode' data-ref="_ZNK4llvm16HexagonInstrInfo13getCondOpcodeEib">getCondOpcode</a>(<a class="local col6 ref" href="#246Opc" title='Opc' data-ref="246Opc">Opc</a>, !<a class="local col2 ref" href="#242Cond" title='Cond' data-ref="242Cond">Cond</a>);</td></tr>
<tr><th id="873">873</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="248MB" title='MB' data-type='llvm::MachineInstrBuilder' data-ref="248MB">MB</dfn> = BuildMI(B, Where, DL, HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(PredOpc));</td></tr>
<tr><th id="874">874</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="249Ox" title='Ox' data-type='unsigned int' data-ref="249Ox">Ox</dfn> = <var>0</var>, <dfn class="local col0 decl" id="250NP" title='NP' data-type='unsigned int' data-ref="250NP">NP</dfn> = <a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="875">875</th><td>  <i>// Skip all defs from MI first.</i></td></tr>
<tr><th id="876">876</th><td>  <b>while</b> (<a class="local col9 ref" href="#249Ox" title='Ox' data-ref="249Ox">Ox</a> &lt; <a class="local col0 ref" href="#250NP" title='NP' data-ref="250NP">NP</a>) {</td></tr>
<tr><th id="877">877</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="251MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="251MO">MO</dfn> = <a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#249Ox" title='Ox' data-ref="249Ox">Ox</a>);</td></tr>
<tr><th id="878">878</th><td>    <b>if</b> (!<a class="local col1 ref" href="#251MO" title='MO' data-ref="251MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#251MO" title='MO' data-ref="251MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="879">879</th><td>      <b>break</b>;</td></tr>
<tr><th id="880">880</th><td>    <a class="local col9 ref" href="#249Ox" title='Ox' data-ref="249Ox">Ox</a>++;</td></tr>
<tr><th id="881">881</th><td>  }</td></tr>
<tr><th id="882">882</th><td>  <i>// Add the new def, then the predicate register, then the rest of the</i></td></tr>
<tr><th id="883">883</th><td><i>  // operands.</i></td></tr>
<tr><th id="884">884</th><td>  <a class="local col8 ref" href="#248MB" title='MB' data-ref="248MB">MB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#238DefOp" title='DefOp' data-ref="238DefOp">DefOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm11getRegStateERKNS_14MachineOperandE" title='llvm::getRegState' data-ref="_ZN4llvm11getRegStateERKNS_14MachineOperandE">getRegState</a>(<a class="local col8 ref" href="#238DefOp" title='DefOp' data-ref="238DefOp">DefOp</a>), <a class="local col8 ref" href="#238DefOp" title='DefOp' data-ref="238DefOp">DefOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="885">885</th><td>  <a class="local col8 ref" href="#248MB" title='MB' data-ref="248MB">MB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#241PredOp" title='PredOp' data-ref="241PredOp">PredOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#241PredOp" title='PredOp' data-ref="241PredOp">PredOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() ? <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef">Undef</a> : <var>0</var>,</td></tr>
<tr><th id="886">886</th><td>            <a class="local col1 ref" href="#241PredOp" title='PredOp' data-ref="241PredOp">PredOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="887">887</th><td>  <b>while</b> (<a class="local col9 ref" href="#249Ox" title='Ox' data-ref="249Ox">Ox</a> &lt; <a class="local col0 ref" href="#250NP" title='NP' data-ref="250NP">NP</a>) {</td></tr>
<tr><th id="888">888</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="252MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="252MO">MO</dfn> = <a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#249Ox" title='Ox' data-ref="249Ox">Ox</a>);</td></tr>
<tr><th id="889">889</th><td>    <b>if</b> (!<a class="local col2 ref" href="#252MO" title='MO' data-ref="252MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#252MO" title='MO' data-ref="252MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="890">890</th><td>      <a class="local col8 ref" href="#248MB" title='MB' data-ref="248MB">MB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#252MO" title='MO' data-ref="252MO">MO</a>);</td></tr>
<tr><th id="891">891</th><td>    <a class="local col9 ref" href="#249Ox" title='Ox' data-ref="249Ox">Ox</a>++;</td></tr>
<tr><th id="892">892</th><td>  }</td></tr>
<tr><th id="893">893</th><td>  <a class="local col8 ref" href="#248MB" title='MB' data-ref="248MB">MB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a>);</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="253NewI" title='NewI' data-type='llvm::MachineInstr *' data-ref="253NewI">NewI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#248MB" title='MB' data-ref="248MB">MB</a>;</td></tr>
<tr><th id="896">896</th><td>  <a class="local col3 ref" href="#253NewI" title='NewI' data-ref="253NewI">NewI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13clearKillInfoEv" title='llvm::MachineInstr::clearKillInfo' data-ref="_ZN4llvm12MachineInstr13clearKillInfoEv">clearKillInfo</a>();</td></tr>
<tr><th id="897">897</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col3 ref" href="#253NewI" title='NewI' data-ref="253NewI">NewI</a></span>);</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="254Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="254Op">Op</dfn> : <a class="local col3 ref" href="#253NewI" title='NewI' data-ref="253NewI">NewI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="900">900</th><td>    <b>if</b> (<a class="local col4 ref" href="#254Op" title='Op' data-ref="254Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="901">901</th><td>      <a class="local col3 ref" href="#243UpdRegs" title='UpdRegs' data-ref="243UpdRegs">UpdRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="local col4 ref" href="#254Op" title='Op' data-ref="254Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="902">902</th><td>}</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets13renameInRangeENS0_11RegisterRefES1_jbN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEES5_">/// In the range [First, Last], rename all references to the "old" register RO</i></td></tr>
<tr><th id="905">905</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets13renameInRangeENS0_11RegisterRefES1_jbN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEES5_">/// to the "new" register RN, but only in instructions predicated on the given</i></td></tr>
<tr><th id="906">906</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets13renameInRangeENS0_11RegisterRefES1_jbN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEES5_">/// condition.</i></td></tr>
<tr><th id="907">907</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets13renameInRangeENS0_11RegisterRefES1_jbN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEES5_" title='(anonymous namespace)::HexagonExpandCondsets::renameInRange' data-type='void (anonymous namespace)::HexagonExpandCondsets::renameInRange((anonymous namespace)::HexagonExpandCondsets::RegisterRef RO, (anonymous namespace)::HexagonExpandCondsets::RegisterRef RN, unsigned int PredR, bool Cond, MachineBasicBlock::iterator First, MachineBasicBlock::iterator Last)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets13renameInRangeENS0_11RegisterRefES1_jbN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEES5_">renameInRange</dfn>(<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col5 decl" id="255RO" title='RO' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="255RO">RO</dfn>, <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col6 decl" id="256RN" title='RN' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="256RN">RN</dfn>,</td></tr>
<tr><th id="908">908</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="257PredR" title='PredR' data-type='unsigned int' data-ref="257PredR">PredR</dfn>, <em>bool</em> <dfn class="local col8 decl" id="258Cond" title='Cond' data-type='bool' data-ref="258Cond">Cond</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="259First" title='First' data-type='MachineBasicBlock::iterator' data-ref="259First">First</dfn>,</td></tr>
<tr><th id="909">909</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="260Last" title='Last' data-type='MachineBasicBlock::iterator' data-ref="260Last">Last</dfn>) {</td></tr>
<tr><th id="910">910</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="261End" title='End' data-type='MachineBasicBlock::iterator' data-ref="261End">End</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#260Last" title='Last' data-ref="260Last">Last</a>);</td></tr>
<tr><th id="911">911</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="262I" title='I' data-type='MachineBasicBlock::iterator' data-ref="262I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#259First" title='First' data-ref="259First">First</a>; <a class="local col2 ref" href="#262I" title='I' data-ref="262I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#261End" title='End' data-ref="261End">End</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#262I" title='I' data-ref="262I">I</a>) {</td></tr>
<tr><th id="912">912</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="263MI" title='MI' data-type='llvm::MachineInstr *' data-ref="263MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#262I" title='I' data-ref="262I">I</a>;</td></tr>
<tr><th id="913">913</th><td>    <i>// Do not touch instructions that are not predicated, or are predicated</i></td></tr>
<tr><th id="914">914</th><td><i>    // on the opposite condition.</i></td></tr>
<tr><th id="915">915</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col3 ref" href="#263MI" title='MI' data-ref="263MI">MI</a>))</td></tr>
<tr><th id="916">916</th><td>      <b>continue</b>;</td></tr>
<tr><th id="917">917</th><td>    <b>if</b> (!<a class="local col3 ref" href="#263MI" title='MI' data-ref="263MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col7 ref" href="#257PredR" title='PredR' data-ref="257PredR">PredR</a>) || (<a class="local col8 ref" href="#258Cond" title='Cond' data-ref="258Cond">Cond</a> != <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicatedTrue' data-ref="_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueERKNS_12MachineInstrE">isPredicatedTrue</a>(*<a class="local col3 ref" href="#263MI" title='MI' data-ref="263MI">MI</a>)))</td></tr>
<tr><th id="918">918</th><td>      <b>continue</b>;</td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="264Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="264Op">Op</dfn> : <a class="local col3 ref" href="#263MI" title='MI' data-ref="263MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="921">921</th><td>      <b>if</b> (!<a class="local col4 ref" href="#264Op" title='Op' data-ref="264Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col5 ref" href="#255RO" title='RO' data-ref="255RO">RO</a> <a class="tu ref" href="#_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefneES1_" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::operator!=' data-use='c' data-ref="_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefneES1_">!=</a> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE">(</a><a class="local col4 ref" href="#264Op" title='Op' data-ref="264Op">Op</a>))</td></tr>
<tr><th id="922">922</th><td>        <b>continue</b>;</td></tr>
<tr><th id="923">923</th><td>      <a class="local col4 ref" href="#264Op" title='Op' data-ref="264Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col6 ref" href="#256RN" title='RN' data-ref="256RN">RN</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="924">924</th><td>      <a class="local col4 ref" href="#264Op" title='Op' data-ref="264Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col6 ref" href="#256RN" title='RN' data-ref="256RN">RN</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a>);</td></tr>
<tr><th id="925">925</th><td>      <i>// In practice, this isn't supposed to see any defs.</i></td></tr>
<tr><th id="926">926</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Op.isDef() &amp;&amp; &quot;Not expecting a def&quot;) ? void (0) : __assert_fail (&quot;!Op.isDef() &amp;&amp; \&quot;Not expecting a def\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp&quot;, 926, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#264Op" title='Op' data-ref="264Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <q>"Not expecting a def"</q>);</td></tr>
<tr><th id="927">927</th><td>    }</td></tr>
<tr><th id="928">928</th><td>  }</td></tr>
<tr><th id="929">929</th><td>}</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets9predicateERN4llvm12MachineInstrEbRSt3setIjSt4lessIjESaIjEE">/// For a given conditional copy, predicate the definition of the source of</i></td></tr>
<tr><th id="932">932</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets9predicateERN4llvm12MachineInstrEbRSt3setIjSt4lessIjESaIjEE">/// the copy under the given condition (using the same predicate register as</i></td></tr>
<tr><th id="933">933</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets9predicateERN4llvm12MachineInstrEbRSt3setIjSt4lessIjESaIjEE">/// the copy).</i></td></tr>
<tr><th id="934">934</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets9predicateERN4llvm12MachineInstrEbRSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonExpandCondsets::predicate' data-type='bool (anonymous namespace)::HexagonExpandCondsets::predicate(llvm::MachineInstr &amp; TfrI, bool Cond, std::set&lt;unsigned int&gt; &amp; UpdRegs)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets9predicateERN4llvm12MachineInstrEbRSt3setIjSt4lessIjESaIjEE">predicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="265TfrI" title='TfrI' data-type='llvm::MachineInstr &amp;' data-ref="265TfrI">TfrI</dfn>, <em>bool</em> <dfn class="local col6 decl" id="266Cond" title='Cond' data-type='bool' data-ref="266Cond">Cond</dfn>,</td></tr>
<tr><th id="935">935</th><td>                                      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="267UpdRegs" title='UpdRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="267UpdRegs">UpdRegs</dfn>) {</td></tr>
<tr><th id="936">936</th><td>  <i>// TfrI - A2_tfr[tf] Instruction (not A2_tfrsi).</i></td></tr>
<tr><th id="937">937</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="268Opc" title='Opc' data-type='unsigned int' data-ref="268Opc">Opc</dfn> = <a class="local col5 ref" href="#265TfrI" title='TfrI' data-ref="265TfrI">TfrI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="938">938</th><td>  (<em>void</em>)<a class="local col8 ref" href="#268Opc" title='Opc' data-ref="268Opc">Opc</a>;</td></tr>
<tr><th id="939">939</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc == Hexagon::A2_tfrt || Opc == Hexagon::A2_tfrf) ? void (0) : __assert_fail (&quot;Opc == Hexagon::A2_tfrt || Opc == Hexagon::A2_tfrf&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp&quot;, 939, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Opc == Hexagon::<span class='error' title="no member named &apos;A2_tfrt&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrt</span> || Opc == Hexagon::<span class='error' title="no member named &apos;A2_tfrf&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrf</span>);</td></tr>
<tr><th id="940">940</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;expand-condsets&quot;)) { dbgs() &lt;&lt; &quot;\nattempt to predicate if-&quot; &lt;&lt; (Cond ? &quot;true&quot; : &quot;false&quot;) &lt;&lt; &quot;: &quot; &lt;&lt; TfrI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nattempt to predicate if-"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col6 ref" href="#266Cond" title='Cond' data-ref="266Cond">Cond</a> ? <q>"true"</q> : <q>"false"</q>)</td></tr>
<tr><th id="941">941</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col5 ref" href="#265TfrI" title='TfrI' data-ref="265TfrI">TfrI</a>);</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="269MD" title='MD' data-type='llvm::MachineOperand &amp;' data-ref="269MD">MD</dfn> = <a class="local col5 ref" href="#265TfrI" title='TfrI' data-ref="265TfrI">TfrI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="944">944</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="270MP" title='MP' data-type='llvm::MachineOperand &amp;' data-ref="270MP">MP</dfn> = <a class="local col5 ref" href="#265TfrI" title='TfrI' data-ref="265TfrI">TfrI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="945">945</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="271MS" title='MS' data-type='llvm::MachineOperand &amp;' data-ref="271MS">MS</dfn> = <a class="local col5 ref" href="#265TfrI" title='TfrI' data-ref="265TfrI">TfrI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="946">946</th><td>  <i>// The source operand should be a &lt;kill&gt;. This is not strictly necessary,</i></td></tr>
<tr><th id="947">947</th><td><i>  // but it makes things a lot simpler. Otherwise, we would need to rename</i></td></tr>
<tr><th id="948">948</th><td><i>  // some registers, which would complicate the transformation considerably.</i></td></tr>
<tr><th id="949">949</th><td>  <b>if</b> (!<a class="local col1 ref" href="#271MS" title='MS' data-ref="271MS">MS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="950">950</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="951">951</th><td>  <i>// Avoid predicating instructions that define a subregister if subregister</i></td></tr>
<tr><th id="952">952</th><td><i>  // liveness tracking is not enabled.</i></td></tr>
<tr><th id="953">953</th><td>  <b>if</b> (<a class="local col9 ref" href="#269MD" title='MD' data-ref="269MD">MD</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::MRI" title='(anonymous namespace)::HexagonExpandCondsets::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessEj" title='llvm::MachineRegisterInfo::shouldTrackSubRegLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessEj">shouldTrackSubRegLiveness</a>(<a class="local col9 ref" href="#269MD" title='MD' data-ref="269MD">MD</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="954">954</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td>  <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col2 decl" id="272RT" title='RT' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="272RT">RT</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE">(</a><a class="local col1 ref" href="#271MS" title='MS' data-ref="271MS">MS</a>);</td></tr>
<tr><th id="957">957</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="273PredR" title='PredR' data-type='unsigned int' data-ref="273PredR">PredR</dfn> = <a class="local col0 ref" href="#270MP" title='MP' data-ref="270MP">MP</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="958">958</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="274DefI" title='DefI' data-type='llvm::MachineInstr *' data-ref="274DefI">DefI</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets21getReachingDefForPredENS0_11RegisterRefEN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEjb" title='(anonymous namespace)::HexagonExpandCondsets::getReachingDefForPred' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets21getReachingDefForPredENS0_11RegisterRefEN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEjb">getReachingDefForPred</a>(<a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col2 ref" href="#272RT" title='RT' data-ref="272RT">RT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#265TfrI" title='TfrI' data-ref="265TfrI">TfrI</a>, <a class="local col3 ref" href="#273PredR" title='PredR' data-ref="273PredR">PredR</a>, <a class="local col6 ref" href="#266Cond" title='Cond' data-ref="266Cond">Cond</a>);</td></tr>
<tr><th id="959">959</th><td>  <b>if</b> (!<a class="local col4 ref" href="#274DefI" title='DefI' data-ref="274DefI">DefI</a> || !<a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets12isPredicableEPN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonExpandCondsets::isPredicable' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets12isPredicableEPN4llvm12MachineInstrE">isPredicable</a>(<a class="local col4 ref" href="#274DefI" title='DefI' data-ref="274DefI">DefI</a>))</td></tr>
<tr><th id="960">960</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;expand-condsets&quot;)) { dbgs() &lt;&lt; &quot;Source def: &quot; &lt;&lt; *DefI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Source def: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col4 ref" href="#274DefI" title='DefI' data-ref="274DefI">DefI</a>);</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>  <i>// Collect the information about registers defined and used between the</i></td></tr>
<tr><th id="965">965</th><td><i>  // DefI and the TfrI.</i></td></tr>
<tr><th id="966">966</th><td><i>  // Map: reg -&gt; bitmask of subregs</i></td></tr>
<tr><th id="967">967</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap" title='(anonymous namespace)::HexagonExpandCondsets::ReferenceMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap">ReferenceMap</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col5 decl" id="275Uses" title='Uses' data-type='ReferenceMap' data-ref="275Uses">Uses</dfn>, <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col6 decl" id="276Defs" title='Defs' data-type='ReferenceMap' data-ref="276Defs">Defs</dfn>;</td></tr>
<tr><th id="968">968</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="277DefIt" title='DefIt' data-type='MachineBasicBlock::iterator' data-ref="277DefIt">DefIt</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col4 ref" href="#274DefI" title='DefI' data-ref="274DefI">DefI</a>, <dfn class="local col8 decl" id="278TfrIt" title='TfrIt' data-type='MachineBasicBlock::iterator' data-ref="278TfrIt">TfrIt</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#265TfrI" title='TfrI' data-ref="265TfrI">TfrI</a>;</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td>  <i>// Check if the predicate register is valid between DefI and TfrI.</i></td></tr>
<tr><th id="971">971</th><td><i>  // If it is, we can then ignore instructions predicated on the negated</i></td></tr>
<tr><th id="972">972</th><td><i>  // conditions when collecting def and use information.</i></td></tr>
<tr><th id="973">973</th><td>  <em>bool</em> <dfn class="local col9 decl" id="279PredValid" title='PredValid' data-type='bool' data-ref="279PredValid">PredValid</dfn> = <b>true</b>;</td></tr>
<tr><th id="974">974</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="280I" title='I' data-type='MachineBasicBlock::iterator' data-ref="280I">I</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#277DefIt" title='DefIt' data-ref="277DefIt">DefIt</a>); <a class="local col0 ref" href="#280I" title='I' data-ref="280I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#278TfrIt" title='TfrIt' data-ref="278TfrIt">TfrIt</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#280I" title='I' data-ref="280I">I</a>) {</td></tr>
<tr><th id="975">975</th><td>    <b>if</b> (!<a class="local col0 ref" href="#280I" title='I' data-ref="280I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="local col3 ref" href="#273PredR" title='PredR' data-ref="273PredR">PredR</a>, <b>nullptr</b>))</td></tr>
<tr><th id="976">976</th><td>      <b>continue</b>;</td></tr>
<tr><th id="977">977</th><td>    <a class="local col9 ref" href="#279PredValid" title='PredValid' data-ref="279PredValid">PredValid</a> = <b>false</b>;</td></tr>
<tr><th id="978">978</th><td>    <b>break</b>;</td></tr>
<tr><th id="979">979</th><td>  }</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="281I" title='I' data-type='MachineBasicBlock::iterator' data-ref="281I">I</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#277DefIt" title='DefIt' data-ref="277DefIt">DefIt</a>); <a class="local col1 ref" href="#281I" title='I' data-ref="281I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#278TfrIt" title='TfrIt' data-ref="278TfrIt">TfrIt</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#281I" title='I' data-ref="281I">I</a>) {</td></tr>
<tr><th id="982">982</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="282MI" title='MI' data-type='llvm::MachineInstr *' data-ref="282MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#281I" title='I' data-ref="281I">I</a>;</td></tr>
<tr><th id="983">983</th><td>    <i>// If this instruction is predicated on the same register, it could</i></td></tr>
<tr><th id="984">984</th><td><i>    // potentially be ignored.</i></td></tr>
<tr><th id="985">985</th><td><i>    // By default assume that the instruction executes on the same condition</i></td></tr>
<tr><th id="986">986</th><td><i>    // as TfrI (Exec_Then), and also on the opposite one (Exec_Else).</i></td></tr>
<tr><th id="987">987</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="283Exec" title='Exec' data-type='unsigned int' data-ref="283Exec">Exec</dfn> = <a class="tu enum" href="#(anonymousnamespace)::HexagonExpandCondsets::Exec_Then" title='(anonymous namespace)::HexagonExpandCondsets::Exec_Then' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::Exec_Then">Exec_Then</a> | <a class="tu enum" href="#(anonymousnamespace)::HexagonExpandCondsets::Exec_Else" title='(anonymous namespace)::HexagonExpandCondsets::Exec_Else' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::Exec_Else">Exec_Else</a>;</td></tr>
<tr><th id="988">988</th><td>    <b>if</b> (<a class="local col9 ref" href="#279PredValid" title='PredValid' data-ref="279PredValid">PredValid</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col2 ref" href="#282MI" title='MI' data-ref="282MI">MI</a>) &amp;&amp; <a class="local col2 ref" href="#282MI" title='MI' data-ref="282MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col3 ref" href="#273PredR" title='PredR' data-ref="273PredR">PredR</a>))</td></tr>
<tr><th id="989">989</th><td>      <a class="local col3 ref" href="#283Exec" title='Exec' data-ref="283Exec">Exec</a> = (<a class="local col6 ref" href="#266Cond" title='Cond' data-ref="266Cond">Cond</a> == <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicatedTrue' data-ref="_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueERKNS_12MachineInstrE">isPredicatedTrue</a>(*<a class="local col2 ref" href="#282MI" title='MI' data-ref="282MI">MI</a>)) ? <a class="tu enum" href="#(anonymousnamespace)::HexagonExpandCondsets::Exec_Then" title='(anonymous namespace)::HexagonExpandCondsets::Exec_Then' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::Exec_Then">Exec_Then</a> : <a class="tu enum" href="#(anonymousnamespace)::HexagonExpandCondsets::Exec_Else" title='(anonymous namespace)::HexagonExpandCondsets::Exec_Else' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::Exec_Else">Exec_Else</a>;</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="284Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="284Op">Op</dfn> : <a class="local col2 ref" href="#282MI" title='MI' data-ref="282MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="992">992</th><td>      <b>if</b> (!<a class="local col4 ref" href="#284Op" title='Op' data-ref="284Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="993">993</th><td>        <b>continue</b>;</td></tr>
<tr><th id="994">994</th><td>      <i>// We don't want to deal with physical registers. The reason is that</i></td></tr>
<tr><th id="995">995</th><td><i>      // they can be aliased with other physical registers. Aliased virtual</i></td></tr>
<tr><th id="996">996</th><td><i>      // registers must share the same register number, and can only differ</i></td></tr>
<tr><th id="997">997</th><td><i>      // in the subregisters, which we are keeping track of. Physical</i></td></tr>
<tr><th id="998">998</th><td><i>      // registers ters no longer have subregisters---their super- and</i></td></tr>
<tr><th id="999">999</th><td><i>      // subregisters are other physical registers, and we are not checking</i></td></tr>
<tr><th id="1000">1000</th><td><i>      // that.</i></td></tr>
<tr><th id="1001">1001</th><td>      <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col5 decl" id="285RR" title='RR' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="285RR">RR</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE"></a><a class="local col4 ref" href="#284Op" title='Op' data-ref="284Op">Op</a>;</td></tr>
<tr><th id="1002">1002</th><td>      <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#285RR" title='RR' data-ref="285RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="1003">1003</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap" title='(anonymous namespace)::HexagonExpandCondsets::ReferenceMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonExpandCondsets::ReferenceMap">ReferenceMap</a> &amp;<dfn class="local col6 decl" id="286Map" title='Map' data-type='ReferenceMap &amp;' data-ref="286Map">Map</dfn> = <a class="local col4 ref" href="#284Op" title='Op' data-ref="284Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() ? <a class="local col6 ref" href="#276Defs" title='Defs' data-ref="276Defs">Defs</a> : <a class="local col5 ref" href="#275Uses" title='Uses' data-ref="275Uses">Uses</a>;</td></tr>
<tr><th id="1006">1006</th><td>      <b>if</b> (<a class="local col4 ref" href="#284Op" title='Op' data-ref="284Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col4 ref" href="#284Op" title='Op' data-ref="284Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="1007">1007</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RR.Sub &amp;&amp; &quot;Expecting a subregister on &lt;def,read-undef&gt;&quot;) ? void (0) : __assert_fail (&quot;RR.Sub &amp;&amp; \&quot;Expecting a subregister on &lt;def,read-undef&gt;\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp&quot;, 1007, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#285RR" title='RR' data-ref="285RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a> &amp;&amp; <q>"Expecting a subregister on &lt;def,read-undef&gt;"</q>);</td></tr>
<tr><th id="1008">1008</th><td>        <i>// If this is a &lt;def,read-undef&gt;, then it invalidates the non-written</i></td></tr>
<tr><th id="1009">1009</th><td><i>        // part of the register. For the purpose of checking the validity of</i></td></tr>
<tr><th id="1010">1010</th><td><i>        // the move, assume that it modifies the whole register.</i></td></tr>
<tr><th id="1011">1011</th><td>        <a class="local col5 ref" href="#285RR" title='RR' data-ref="285RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='w' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a> = <var>0</var>;</td></tr>
<tr><th id="1012">1012</th><td>      }</td></tr>
<tr><th id="1013">1013</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11addRefToMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj" title='(anonymous namespace)::HexagonExpandCondsets::addRefToMap' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11addRefToMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj">addRefToMap</a>(<a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col5 ref" href="#285RR" title='RR' data-ref="285RR">RR</a>, <span class='refarg'><a class="local col6 ref" href="#286Map" title='Map' data-ref="286Map">Map</a></span>, <a class="local col3 ref" href="#283Exec" title='Exec' data-ref="283Exec">Exec</a>);</td></tr>
<tr><th id="1014">1014</th><td>    }</td></tr>
<tr><th id="1015">1015</th><td>  }</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td>  <i>// The situation:</i></td></tr>
<tr><th id="1018">1018</th><td><i>  //   RT = DefI</i></td></tr>
<tr><th id="1019">1019</th><td><i>  //   ...</i></td></tr>
<tr><th id="1020">1020</th><td><i>  //   RD = TfrI ..., RT</i></td></tr>
<tr><th id="1021">1021</th><td><i></i></td></tr>
<tr><th id="1022">1022</th><td><i>  // If the register-in-the-middle (RT) is used or redefined between</i></td></tr>
<tr><th id="1023">1023</th><td><i>  // DefI and TfrI, we may not be able proceed with this transformation.</i></td></tr>
<tr><th id="1024">1024</th><td><i>  // We can ignore a def that will not execute together with TfrI, and a</i></td></tr>
<tr><th id="1025">1025</th><td><i>  // use that will. If there is such a use (that does execute together with</i></td></tr>
<tr><th id="1026">1026</th><td><i>  // TfrI), we will not be able to move DefI down. If there is a use that</i></td></tr>
<tr><th id="1027">1027</th><td><i>  // executed if TfrI's condition is false, then RT must be available</i></td></tr>
<tr><th id="1028">1028</th><td><i>  // unconditionally (cannot be predicated).</i></td></tr>
<tr><th id="1029">1029</th><td><i>  // Essentially, we need to be able to rename RT to RD in this segment.</i></td></tr>
<tr><th id="1030">1030</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets10isRefInMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj" title='(anonymous namespace)::HexagonExpandCondsets::isRefInMap' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets10isRefInMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj">isRefInMap</a>(<a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col2 ref" href="#272RT" title='RT' data-ref="272RT">RT</a>, <span class='refarg'><a class="local col6 ref" href="#276Defs" title='Defs' data-ref="276Defs">Defs</a></span>, <a class="tu enum" href="#(anonymousnamespace)::HexagonExpandCondsets::Exec_Then" title='(anonymous namespace)::HexagonExpandCondsets::Exec_Then' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::Exec_Then">Exec_Then</a>) || <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets10isRefInMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj" title='(anonymous namespace)::HexagonExpandCondsets::isRefInMap' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets10isRefInMapENS0_11RegisterRefERN4llvm8DenseMapIjjNS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjjEEEEj">isRefInMap</a>(<a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col2 ref" href="#272RT" title='RT' data-ref="272RT">RT</a>, <span class='refarg'><a class="local col5 ref" href="#275Uses" title='Uses' data-ref="275Uses">Uses</a></span>, <a class="tu enum" href="#(anonymousnamespace)::HexagonExpandCondsets::Exec_Else" title='(anonymous namespace)::HexagonExpandCondsets::Exec_Else' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::Exec_Else">Exec_Else</a>))</td></tr>
<tr><th id="1031">1031</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1032">1032</th><td>  <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="287RD" title='RD' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="287RD">RD</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE"></a><a class="local col9 ref" href="#269MD" title='MD' data-ref="269MD">MD</a>;</td></tr>
<tr><th id="1033">1033</th><td>  <i>// If the predicate register is defined between DefI and TfrI, the only</i></td></tr>
<tr><th id="1034">1034</th><td><i>  // potential thing to do would be to move the DefI down to TfrI, and then</i></td></tr>
<tr><th id="1035">1035</th><td><i>  // predicate. The reaching def (DefI) must be movable down to the location</i></td></tr>
<tr><th id="1036">1036</th><td><i>  // of the TfrI.</i></td></tr>
<tr><th id="1037">1037</th><td><i>  // If the target register of the TfrI (RD) is not used or defined between</i></td></tr>
<tr><th id="1038">1038</th><td><i>  // DefI and TfrI, consider moving TfrI up to DefI.</i></td></tr>
<tr><th id="1039">1039</th><td>  <em>bool</em> <dfn class="local col8 decl" id="288CanUp" title='CanUp' data-type='bool' data-ref="288CanUp">CanUp</dfn> =   <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11canMoveOverERN4llvm12MachineInstrERNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEESB_" title='(anonymous namespace)::HexagonExpandCondsets::canMoveOver' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11canMoveOverERN4llvm12MachineInstrERNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEESB_">canMoveOver</a>(<span class='refarg'><a class="local col5 ref" href="#265TfrI" title='TfrI' data-ref="265TfrI">TfrI</a></span>, <span class='refarg'><a class="local col6 ref" href="#276Defs" title='Defs' data-ref="276Defs">Defs</a></span>, <span class='refarg'><a class="local col5 ref" href="#275Uses" title='Uses' data-ref="275Uses">Uses</a></span>);</td></tr>
<tr><th id="1040">1040</th><td>  <em>bool</em> <dfn class="local col9 decl" id="289CanDown" title='CanDown' data-type='bool' data-ref="289CanDown">CanDown</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11canMoveOverERN4llvm12MachineInstrERNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEESB_" title='(anonymous namespace)::HexagonExpandCondsets::canMoveOver' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11canMoveOverERN4llvm12MachineInstrERNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEESB_">canMoveOver</a>(<span class='refarg'>*<a class="local col4 ref" href="#274DefI" title='DefI' data-ref="274DefI">DefI</a></span>, <span class='refarg'><a class="local col6 ref" href="#276Defs" title='Defs' data-ref="276Defs">Defs</a></span>, <span class='refarg'><a class="local col5 ref" href="#275Uses" title='Uses' data-ref="275Uses">Uses</a></span>);</td></tr>
<tr><th id="1041">1041</th><td>  <i>// The TfrI does not access memory, but DefI could. Check if it's safe</i></td></tr>
<tr><th id="1042">1042</th><td><i>  // to move DefI down to TfrI.</i></td></tr>
<tr><th id="1043">1043</th><td>  <b>if</b> (<a class="local col4 ref" href="#274DefI" title='DefI' data-ref="274DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() || <a class="local col4 ref" href="#274DefI" title='DefI' data-ref="274DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="1044">1044</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets12canMoveMemToERN4llvm12MachineInstrES3_b" title='(anonymous namespace)::HexagonExpandCondsets::canMoveMemTo' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets12canMoveMemToERN4llvm12MachineInstrES3_b">canMoveMemTo</a>(<span class='refarg'>*<a class="local col4 ref" href="#274DefI" title='DefI' data-ref="274DefI">DefI</a></span>, <span class='refarg'><a class="local col5 ref" href="#265TfrI" title='TfrI' data-ref="265TfrI">TfrI</a></span>, <b>true</b>))</td></tr>
<tr><th id="1045">1045</th><td>      <a class="local col9 ref" href="#289CanDown" title='CanDown' data-ref="289CanDown">CanDown</a> = <b>false</b>;</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;expand-condsets&quot;)) { dbgs() &lt;&lt; &quot;Can move up: &quot; &lt;&lt; (CanUp ? &quot;yes&quot; : &quot;no&quot;) &lt;&lt; &quot;, can move down: &quot; &lt;&lt; (CanDown ? &quot;yes\n&quot; : &quot;no\n&quot;); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can move up: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col8 ref" href="#288CanUp" title='CanUp' data-ref="288CanUp">CanUp</a> ? <q>"yes"</q> : <q>"no"</q>)</td></tr>
<tr><th id="1048">1048</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", can move down: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col9 ref" href="#289CanDown" title='CanDown' data-ref="289CanDown">CanDown</a> ? <q>"yes\n"</q> : <q>"no\n"</q>));</td></tr>
<tr><th id="1049">1049</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="290PastDefIt" title='PastDefIt' data-type='MachineBasicBlock::iterator' data-ref="290PastDefIt">PastDefIt</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#277DefIt" title='DefIt' data-ref="277DefIt">DefIt</a>);</td></tr>
<tr><th id="1050">1050</th><td>  <b>if</b> (<a class="local col8 ref" href="#288CanUp" title='CanUp' data-ref="288CanUp">CanUp</a>)</td></tr>
<tr><th id="1051">1051</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11predicateAtERKN4llvm14MachineOperandERNS1_12MachineInstrENS1_26MachineInstrBundleIteratorIS5_Lb0EEES4_bRSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonExpandCondsets::predicateAt' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11predicateAtERKN4llvm14MachineOperandERNS1_12MachineInstrENS1_26MachineInstrBundleIteratorIS5_Lb0EEES4_bRSt3setIjSt4lessIjESaIjEE">predicateAt</a>(<a class="local col9 ref" href="#269MD" title='MD' data-ref="269MD">MD</a>, <span class='refarg'>*<a class="local col4 ref" href="#274DefI" title='DefI' data-ref="274DefI">DefI</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#290PastDefIt" title='PastDefIt' data-ref="290PastDefIt">PastDefIt</a>, <a class="local col0 ref" href="#270MP" title='MP' data-ref="270MP">MP</a>, <a class="local col6 ref" href="#266Cond" title='Cond' data-ref="266Cond">Cond</a>, <span class='refarg'><a class="local col7 ref" href="#267UpdRegs" title='UpdRegs' data-ref="267UpdRegs">UpdRegs</a></span>);</td></tr>
<tr><th id="1052">1052</th><td>  <b>else</b> <b>if</b> (<a class="local col9 ref" href="#289CanDown" title='CanDown' data-ref="289CanDown">CanDown</a>)</td></tr>
<tr><th id="1053">1053</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11predicateAtERKN4llvm14MachineOperandERNS1_12MachineInstrENS1_26MachineInstrBundleIteratorIS5_Lb0EEES4_bRSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonExpandCondsets::predicateAt' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11predicateAtERKN4llvm14MachineOperandERNS1_12MachineInstrENS1_26MachineInstrBundleIteratorIS5_Lb0EEES4_bRSt3setIjSt4lessIjESaIjEE">predicateAt</a>(<a class="local col9 ref" href="#269MD" title='MD' data-ref="269MD">MD</a>, <span class='refarg'>*<a class="local col4 ref" href="#274DefI" title='DefI' data-ref="274DefI">DefI</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#278TfrIt" title='TfrIt' data-ref="278TfrIt">TfrIt</a>, <a class="local col0 ref" href="#270MP" title='MP' data-ref="270MP">MP</a>, <a class="local col6 ref" href="#266Cond" title='Cond' data-ref="266Cond">Cond</a>, <span class='refarg'><a class="local col7 ref" href="#267UpdRegs" title='UpdRegs' data-ref="267UpdRegs">UpdRegs</a></span>);</td></tr>
<tr><th id="1054">1054</th><td>  <b>else</b></td></tr>
<tr><th id="1055">1055</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>  <b>if</b> (<a class="local col2 ref" href="#272RT" title='RT' data-ref="272RT">RT</a> <a class="tu ref" href="#_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefneES1_" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::operator!=' data-use='c' data-ref="_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefneES1_">!=</a> <a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col7 ref" href="#287RD" title='RD' data-ref="287RD">RD</a>) {</td></tr>
<tr><th id="1058">1058</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets13renameInRangeENS0_11RegisterRefES1_jbN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEES5_" title='(anonymous namespace)::HexagonExpandCondsets::renameInRange' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets13renameInRangeENS0_11RegisterRefES1_jbN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEES5_">renameInRange</a>(<a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col2 ref" href="#272RT" title='RT' data-ref="272RT">RT</a>, <a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col7 ref" href="#287RD" title='RD' data-ref="287RD">RD</a>, <a class="local col3 ref" href="#273PredR" title='PredR' data-ref="273PredR">PredR</a>, <a class="local col6 ref" href="#266Cond" title='Cond' data-ref="266Cond">Cond</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#290PastDefIt" title='PastDefIt' data-ref="290PastDefIt">PastDefIt</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#278TfrIt" title='TfrIt' data-ref="278TfrIt">TfrIt</a>);</td></tr>
<tr><th id="1059">1059</th><td>    <a class="local col7 ref" href="#267UpdRegs" title='UpdRegs' data-ref="267UpdRegs">UpdRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col2 ref" href="#272RT" title='RT' data-ref="272RT">RT</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1060">1060</th><td>  }</td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11removeInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonExpandCondsets::removeInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11removeInstrERN4llvm12MachineInstrE">removeInstr</a>(<span class='refarg'><a class="local col5 ref" href="#265TfrI" title='TfrI' data-ref="265TfrI">TfrI</a></span>);</td></tr>
<tr><th id="1063">1063</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11removeInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonExpandCondsets::removeInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11removeInstrERN4llvm12MachineInstrE">removeInstr</a>(<span class='refarg'>*<a class="local col4 ref" href="#274DefI" title='DefI' data-ref="274DefI">DefI</a></span>);</td></tr>
<tr><th id="1064">1064</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1065">1065</th><td>}</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets16predicateInBlockERN4llvm17MachineBasicBlockERSt3setIjSt4lessIjESaIjEE">/// Predicate all cases of conditional copies in the specified block.</i></td></tr>
<tr><th id="1068">1068</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets16predicateInBlockERN4llvm17MachineBasicBlockERSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonExpandCondsets::predicateInBlock' data-type='bool (anonymous namespace)::HexagonExpandCondsets::predicateInBlock(llvm::MachineBasicBlock &amp; B, std::set&lt;unsigned int&gt; &amp; UpdRegs)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets16predicateInBlockERN4llvm17MachineBasicBlockERSt3setIjSt4lessIjESaIjEE">predicateInBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="291B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="291B">B</dfn>,</td></tr>
<tr><th id="1069">1069</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="292UpdRegs" title='UpdRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="292UpdRegs">UpdRegs</dfn>) {</td></tr>
<tr><th id="1070">1070</th><td>  <em>bool</em> <dfn class="local col3 decl" id="293Changed" title='Changed' data-type='bool' data-ref="293Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1071">1071</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col4 decl" id="294I" title='I' data-type='MachineBasicBlock::iterator' data-ref="294I">I</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col5 decl" id="295E" title='E' data-type='MachineBasicBlock::iterator' data-ref="295E">E</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col6 decl" id="296NextI" title='NextI' data-type='MachineBasicBlock::iterator' data-ref="296NextI">NextI</dfn>;</td></tr>
<tr><th id="1072">1072</th><td>  <b>for</b> (<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col1 ref" href="#291B" title='B' data-ref="291B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="local col5 ref" href="#295E" title='E' data-ref="295E">E</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col1 ref" href="#291B" title='B' data-ref="291B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#295E" title='E' data-ref="295E">E</a>; <a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#296NextI" title='NextI' data-ref="296NextI">NextI</a>) {</td></tr>
<tr><th id="1073">1073</th><td>    <a class="local col6 ref" href="#296NextI" title='NextI' data-ref="296NextI">NextI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>);</td></tr>
<tr><th id="1074">1074</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="297Opc" title='Opc' data-type='unsigned int' data-ref="297Opc">Opc</dfn> = <a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1075">1075</th><td>    <b>if</b> (Opc == Hexagon::<span class='error' title="no member named &apos;A2_tfrt&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrt</span> || Opc == Hexagon::<span class='error' title="no member named &apos;A2_tfrf&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrf</span>) {</td></tr>
<tr><th id="1076">1076</th><td>      <em>bool</em> <dfn class="local col8 decl" id="298Done" title='Done' data-type='bool' data-ref="298Done">Done</dfn> = predicate(*I, (Opc == Hexagon::<span class='error' title="no member named &apos;A2_tfrt&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrt</span>), UpdRegs);</td></tr>
<tr><th id="1077">1077</th><td>      <b>if</b> (!Done) {</td></tr>
<tr><th id="1078">1078</th><td>        <i>// If we didn't predicate I, we may need to remove it in case it is</i></td></tr>
<tr><th id="1079">1079</th><td><i>        // an "identity" copy, e.g.  %1 = A2_tfrt %2, %1.</i></td></tr>
<tr><th id="1080">1080</th><td>        <b>if</b> (<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE">(</a><a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)) <a class="tu ref" href="#_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefeqES1_" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::operator==' data-use='c' data-ref="_ZNK12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefeqES1_">==</a> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE">(</a><a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))) {</td></tr>
<tr><th id="1081">1081</th><td>          <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="299Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="299Op">Op</dfn> : <a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="1082">1082</th><td>            <b>if</b> (<a class="local col9 ref" href="#299Op" title='Op' data-ref="299Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1083">1083</th><td>              <a class="local col2 ref" href="#292UpdRegs" title='UpdRegs' data-ref="292UpdRegs">UpdRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="local col9 ref" href="#299Op" title='Op' data-ref="299Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1084">1084</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11removeInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonExpandCondsets::removeInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11removeInstrERN4llvm12MachineInstrE">removeInstr</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a></span>);</td></tr>
<tr><th id="1085">1085</th><td>        }</td></tr>
<tr><th id="1086">1086</th><td>      }</td></tr>
<tr><th id="1087">1087</th><td>      Changed |= Done;</td></tr>
<tr><th id="1088">1088</th><td>    }</td></tr>
<tr><th id="1089">1089</th><td>  }</td></tr>
<tr><th id="1090">1090</th><td>  <b>return</b> <a class="local col3 ref" href="#293Changed" title='Changed' data-ref="293Changed">Changed</a>;</td></tr>
<tr><th id="1091">1091</th><td>}</td></tr>
<tr><th id="1092">1092</th><td></td></tr>
<tr><th id="1093">1093</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets8isIntRegENS0_11RegisterRefERj" title='(anonymous namespace)::HexagonExpandCondsets::isIntReg' data-type='bool (anonymous namespace)::HexagonExpandCondsets::isIntReg((anonymous namespace)::HexagonExpandCondsets::RegisterRef RR, unsigned int &amp; BW)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets8isIntRegENS0_11RegisterRefERj">isIntReg</dfn>(<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col0 decl" id="300RR" title='RR' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="300RR">RR</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="301BW" title='BW' data-type='unsigned int &amp;' data-ref="301BW">BW</dfn>) {</td></tr>
<tr><th id="1094">1094</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#300RR" title='RR' data-ref="300RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="1095">1095</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1096">1096</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="302RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="302RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::MRI" title='(anonymous namespace)::HexagonExpandCondsets::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#300RR" title='RR' data-ref="300RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1097">1097</th><td>  <b>if</b> (RC == &amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>) {</td></tr>
<tr><th id="1098">1098</th><td>    <a class="local col1 ref" href="#301BW" title='BW' data-ref="301BW">BW</a> = <var>32</var>;</td></tr>
<tr><th id="1099">1099</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1100">1100</th><td>  }</td></tr>
<tr><th id="1101">1101</th><td>  <b>if</b> (RC == &amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>) {</td></tr>
<tr><th id="1102">1102</th><td>    <a class="local col1 ref" href="#301BW" title='BW' data-ref="301BW">BW</a> = (<a class="local col0 ref" href="#300RR" title='RR' data-ref="300RR">RR</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a> != <var>0</var>) ? <var>32</var> : <var>64</var>;</td></tr>
<tr><th id="1103">1103</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1104">1104</th><td>  }</td></tr>
<tr><th id="1105">1105</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1106">1106</th><td>}</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets13isIntraBlocksERN4llvm12LiveIntervalE" title='(anonymous namespace)::HexagonExpandCondsets::isIntraBlocks' data-type='bool (anonymous namespace)::HexagonExpandCondsets::isIntraBlocks(llvm::LiveInterval &amp; LI)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets13isIntraBlocksERN4llvm12LiveIntervalE">isIntraBlocks</dfn>(<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col3 decl" id="303LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="303LI">LI</dfn>) {</td></tr>
<tr><th id="1109">1109</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col4 decl" id="304I" title='I' data-type='LiveInterval::iterator' data-ref="304I">I</dfn> = <a class="local col3 ref" href="#303LI" title='LI' data-ref="303LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange5beginEv" title='llvm::LiveRange::begin' data-ref="_ZN4llvm9LiveRange5beginEv">begin</a>(), <dfn class="local col5 decl" id="305E" title='E' data-type='LiveInterval::iterator' data-ref="305E">E</dfn> = <a class="local col3 ref" href="#303LI" title='LI' data-ref="303LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>(); <a class="local col4 ref" href="#304I" title='I' data-ref="304I">I</a> != <a class="local col5 ref" href="#305E" title='E' data-ref="305E">E</a>; ++<a class="local col4 ref" href="#304I" title='I' data-ref="304I">I</a>) {</td></tr>
<tr><th id="1110">1110</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a> &amp;<dfn class="local col6 decl" id="306LR" title='LR' data-type='LiveRange::Segment &amp;' data-ref="306LR">LR</dfn> = *<a class="local col4 ref" href="#304I" title='I' data-ref="304I">I</a>;</td></tr>
<tr><th id="1111">1111</th><td>    <i>// Range must start at a register...</i></td></tr>
<tr><th id="1112">1112</th><td>    <b>if</b> (!<a class="local col6 ref" href="#306LR" title='LR' data-ref="306LR">LR</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10isRegisterEv" title='llvm::SlotIndex::isRegister' data-ref="_ZNK4llvm9SlotIndex10isRegisterEv">isRegister</a>())</td></tr>
<tr><th id="1113">1113</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1114">1114</th><td>    <i>// ...and end in a register or in a dead slot.</i></td></tr>
<tr><th id="1115">1115</th><td>    <b>if</b> (!<a class="local col6 ref" href="#306LR" title='LR' data-ref="306LR">LR</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10isRegisterEv" title='llvm::SlotIndex::isRegister' data-ref="_ZNK4llvm9SlotIndex10isRegisterEv">isRegister</a>() &amp;&amp; !<a class="local col6 ref" href="#306LR" title='LR' data-ref="306LR">LR</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex6isDeadEv" title='llvm::SlotIndex::isDead' data-ref="_ZNK4llvm9SlotIndex6isDeadEv">isDead</a>())</td></tr>
<tr><th id="1116">1116</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1117">1117</th><td>  }</td></tr>
<tr><th id="1118">1118</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1119">1119</th><td>}</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets17coalesceRegistersENS0_11RegisterRefES1_" title='(anonymous namespace)::HexagonExpandCondsets::coalesceRegisters' data-type='bool (anonymous namespace)::HexagonExpandCondsets::coalesceRegisters((anonymous namespace)::HexagonExpandCondsets::RegisterRef R1, (anonymous namespace)::HexagonExpandCondsets::RegisterRef R2)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets17coalesceRegistersENS0_11RegisterRefES1_">coalesceRegisters</dfn>(<a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="307R1" title='R1' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="307R1">R1</dfn>, <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col8 decl" id="308R2" title='R2' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="308R2">R2</dfn>) {</td></tr>
<tr><th id="1122">1122</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::CoaLimitActive" title='(anonymous namespace)::HexagonExpandCondsets::CoaLimitActive' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::CoaLimitActive">CoaLimitActive</a>) {</td></tr>
<tr><th id="1123">1123</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::CoaCounter" title='(anonymous namespace)::HexagonExpandCondsets::CoaCounter' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::CoaCounter">CoaCounter</a> &gt;= <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::CoaLimit" title='(anonymous namespace)::HexagonExpandCondsets::CoaLimit' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::CoaLimit">CoaLimit</a>)</td></tr>
<tr><th id="1124">1124</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1125">1125</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::CoaCounter" title='(anonymous namespace)::HexagonExpandCondsets::CoaCounter' data-use='w' data-ref="(anonymousnamespace)::HexagonExpandCondsets::CoaCounter">CoaCounter</a>++;</td></tr>
<tr><th id="1126">1126</th><td>  }</td></tr>
<tr><th id="1127">1127</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="309BW1" title='BW1' data-type='unsigned int' data-ref="309BW1">BW1</dfn>, <dfn class="local col0 decl" id="310BW2" title='BW2' data-type='unsigned int' data-ref="310BW2">BW2</dfn>;</td></tr>
<tr><th id="1128">1128</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets8isIntRegENS0_11RegisterRefERj" title='(anonymous namespace)::HexagonExpandCondsets::isIntReg' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets8isIntRegENS0_11RegisterRefERj">isIntReg</a>(<a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col7 ref" href="#307R1" title='R1' data-ref="307R1">R1</a>, <span class='refarg'><a class="local col9 ref" href="#309BW1" title='BW1' data-ref="309BW1">BW1</a></span>) || !<a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets8isIntRegENS0_11RegisterRefERj" title='(anonymous namespace)::HexagonExpandCondsets::isIntReg' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets8isIntRegENS0_11RegisterRefERj">isIntReg</a>(<a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col8 ref" href="#308R2" title='R2' data-ref="308R2">R2</a>, <span class='refarg'><a class="local col0 ref" href="#310BW2" title='BW2' data-ref="310BW2">BW2</a></span>) || <a class="local col9 ref" href="#309BW1" title='BW1' data-ref="309BW1">BW1</a> != <a class="local col0 ref" href="#310BW2" title='BW2' data-ref="310BW2">BW2</a>)</td></tr>
<tr><th id="1129">1129</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1130">1130</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::MRI" title='(anonymous namespace)::HexagonExpandCondsets::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo8isLiveInEj" title='llvm::MachineRegisterInfo::isLiveIn' data-ref="_ZNK4llvm19MachineRegisterInfo8isLiveInEj">isLiveIn</a>(<a class="local col7 ref" href="#307R1" title='R1' data-ref="307R1">R1</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="1131">1131</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1132">1132</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::MRI" title='(anonymous namespace)::HexagonExpandCondsets::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo8isLiveInEj" title='llvm::MachineRegisterInfo::isLiveIn' data-ref="_ZNK4llvm19MachineRegisterInfo8isLiveInEj">isLiveIn</a>(<a class="local col8 ref" href="#308R2" title='R2' data-ref="308R2">R2</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="1133">1133</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="311L1" title='L1' data-type='llvm::LiveInterval &amp;' data-ref="311L1">L1</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#307R1" title='R1' data-ref="307R1">R1</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1136">1136</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col2 decl" id="312L2" title='L2' data-type='llvm::LiveInterval &amp;' data-ref="312L2">L2</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col8 ref" href="#308R2" title='R2' data-ref="308R2">R2</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1137">1137</th><td>  <b>if</b> (<a class="local col2 ref" href="#312L2" title='L2' data-ref="312L2">L2</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5emptyEv" title='llvm::LiveRange::empty' data-ref="_ZNK4llvm9LiveRange5emptyEv">empty</a>())</td></tr>
<tr><th id="1138">1138</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1139">1139</th><td>  <b>if</b> (<a class="local col1 ref" href="#311L1" title='L1' data-ref="311L1">L1</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>() || <a class="local col2 ref" href="#312L2" title='L2' data-ref="312L2">L2</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>())</td></tr>
<tr><th id="1140">1140</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1141">1141</th><td>  <em>bool</em> <dfn class="local col3 decl" id="313Overlap" title='Overlap' data-type='bool' data-ref="313Overlap">Overlap</dfn> = <a class="local col1 ref" href="#311L1" title='L1' data-ref="311L1">L1</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange8overlapsERKS0_" title='llvm::LiveRange::overlaps' data-ref="_ZNK4llvm9LiveRange8overlapsERKS0_">overlaps</a>(<a class="local col2 ref" href="#312L2" title='L2' data-ref="312L2">L2</a>);</td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;expand-condsets&quot;)) { dbgs() &lt;&lt; &quot;compatible registers: (&quot; &lt;&lt; (Overlap ? &quot;overlap&quot; : &quot;disjoint&quot;) &lt;&lt; &quot;)\n  &quot; &lt;&lt; printReg(R1.Reg, TRI, R1.Sub) &lt;&lt; &quot;  &quot; &lt;&lt; L1 &lt;&lt; &quot;\n  &quot; &lt;&lt; printReg(R2.Reg, TRI, R2.Sub) &lt;&lt; &quot;  &quot; &lt;&lt; L2 &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"compatible registers: ("</q></td></tr>
<tr><th id="1144">1144</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col3 ref" href="#313Overlap" title='Overlap' data-ref="313Overlap">Overlap</a> ? <q>"overlap"</q> : <q>"disjoint"</q>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n  "</q></td></tr>
<tr><th id="1145">1145</th><td>                    <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#307R1" title='R1' data-ref="307R1">R1</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::TRI" title='(anonymous namespace)::HexagonExpandCondsets::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TRI">TRI</a>, <a class="local col7 ref" href="#307R1" title='R1' data-ref="307R1">R1</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col1 ref" href="#311L1" title='L1' data-ref="311L1">L1</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  "</q></td></tr>
<tr><th id="1146">1146</th><td>                    <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#308R2" title='R2' data-ref="308R2">R2</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::TRI" title='(anonymous namespace)::HexagonExpandCondsets::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TRI">TRI</a>, <a class="local col8 ref" href="#308R2" title='R2' data-ref="308R2">R2</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col2 ref" href="#312L2" title='L2' data-ref="312L2">L2</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1147">1147</th><td>  <b>if</b> (<a class="local col7 ref" href="#307R1" title='R1' data-ref="307R1">R1</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a> || <a class="local col8 ref" href="#308R2" title='R2' data-ref="308R2">R2</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Sub' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Sub">Sub</a>)</td></tr>
<tr><th id="1148">1148</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1149">1149</th><td>  <b>if</b> (<a class="local col3 ref" href="#313Overlap" title='Overlap' data-ref="313Overlap">Overlap</a>)</td></tr>
<tr><th id="1150">1150</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>  <i>// Coalescing could have a negative impact on scheduling, so try to limit</i></td></tr>
<tr><th id="1153">1153</th><td><i>  // to some reasonable extent. Only consider coalescing segments, when one</i></td></tr>
<tr><th id="1154">1154</th><td><i>  // of them does not cross basic block boundaries.</i></td></tr>
<tr><th id="1155">1155</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets13isIntraBlocksERN4llvm12LiveIntervalE" title='(anonymous namespace)::HexagonExpandCondsets::isIntraBlocks' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets13isIntraBlocksERN4llvm12LiveIntervalE">isIntraBlocks</a>(<span class='refarg'><a class="local col1 ref" href="#311L1" title='L1' data-ref="311L1">L1</a></span>) &amp;&amp; !<a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets13isIntraBlocksERN4llvm12LiveIntervalE" title='(anonymous namespace)::HexagonExpandCondsets::isIntraBlocks' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets13isIntraBlocksERN4llvm12LiveIntervalE">isIntraBlocks</a>(<span class='refarg'><a class="local col2 ref" href="#312L2" title='L2' data-ref="312L2">L2</a></span>))</td></tr>
<tr><th id="1156">1156</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::MRI" title='(anonymous namespace)::HexagonExpandCondsets::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col8 ref" href="#308R2" title='R2' data-ref="308R2">R2</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>, <a class="local col7 ref" href="#307R1" title='R1' data-ref="307R1">R1</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td>  <i>// Move all live segments from L2 to L1.</i></td></tr>
<tr><th id="1161">1161</th><td>  <b>using</b> <dfn class="local col4 typedef" id="314ValueInfoMap" title='ValueInfoMap' data-type='DenseMap&lt;llvm::VNInfo *, llvm::VNInfo *&gt;' data-ref="314ValueInfoMap">ValueInfoMap</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *, <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *&gt;;</td></tr>
<tr><th id="1162">1162</th><td>  <a class="local col4 typedef" href="#314ValueInfoMap" title='ValueInfoMap' data-type='DenseMap&lt;llvm::VNInfo *, llvm::VNInfo *&gt;' data-ref="314ValueInfoMap">ValueInfoMap</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col5 decl" id="315VM" title='VM' data-type='ValueInfoMap' data-ref="315VM">VM</dfn>;</td></tr>
<tr><th id="1163">1163</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col6 decl" id="316I" title='I' data-type='LiveInterval::iterator' data-ref="316I">I</dfn> = <a class="local col2 ref" href="#312L2" title='L2' data-ref="312L2">L2</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange5beginEv" title='llvm::LiveRange::begin' data-ref="_ZN4llvm9LiveRange5beginEv">begin</a>(), <dfn class="local col7 decl" id="317E" title='E' data-type='LiveInterval::iterator' data-ref="317E">E</dfn> = <a class="local col2 ref" href="#312L2" title='L2' data-ref="312L2">L2</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>(); <a class="local col6 ref" href="#316I" title='I' data-ref="316I">I</a> != <a class="local col7 ref" href="#317E" title='E' data-ref="317E">E</a>; ++<a class="local col6 ref" href="#316I" title='I' data-ref="316I">I</a>) {</td></tr>
<tr><th id="1164">1164</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col8 decl" id="318NewVN" title='NewVN' data-type='llvm::VNInfo *' data-ref="318NewVN">NewVN</dfn>, *<dfn class="local col9 decl" id="319OldVN" title='OldVN' data-type='llvm::VNInfo *' data-ref="319OldVN">OldVN</dfn> = <a class="local col6 ref" href="#316I" title='I' data-ref="316I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::valno" title='llvm::LiveRange::Segment::valno' data-ref="llvm::LiveRange::Segment::valno">valno</a>;</td></tr>
<tr><th id="1165">1165</th><td>    <a class="local col4 typedef" href="#314ValueInfoMap" title='ValueInfoMap' data-type='DenseMap&lt;llvm::VNInfo *, llvm::VNInfo *&gt;' data-ref="314ValueInfoMap">ValueInfoMap</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::VNInfo*,llvm::VNInfo*,llvm::DenseMapInfo{llvm::VNInfo*},llvm::detail::DenseMapPair{llvm::VNInfo*,llvm::VNInfo*11155011" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::VNInfo *, llvm::VNInfo *, llvm::DenseMapInfo&lt;llvm::VNInfo *&gt;, llvm::detail::DenseMapPair&lt;llvm::VNInfo *, llvm::VNInfo *&gt; &gt;, llvm::VNInfo *, llvm::VNInfo *, llvm::DenseMapInfo&lt;llvm::VNInfo *&gt;, llvm::detail::DenseMapPair&lt;llvm::VNInfo *, llvm::VNInfo *&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::VNInfo *, llvm::VNInfo *, llvm::DenseMapInfo&lt;llvm::VNInfo *&gt;, llvm::detail::DenseMapPair&lt;llvm::VNInfo *, llvm::VNInfo *&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::VNInfo*,llvm::VNInfo*,llvm::DenseMapInfo{llvm::VNInfo*},llvm::detail::DenseMapPair{llvm::VNInfo*,llvm::VNInfo*11155011">iterator</a> <dfn class="local col0 decl" id="320F" title='F' data-type='ValueInfoMap::iterator' data-ref="320F">F</dfn> = <a class="local col5 ref" href="#315VM" title='VM' data-ref="315VM">VM</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col9 ref" href="#319OldVN" title='OldVN' data-ref="319OldVN">OldVN</a>);</td></tr>
<tr><th id="1166">1166</th><td>    <b>if</b> (<a class="local col0 ref" href="#320F" title='F' data-ref="320F">F</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col5 ref" href="#315VM" title='VM' data-ref="315VM">VM</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="1167">1167</th><td>      <a class="local col8 ref" href="#318NewVN" title='NewVN' data-ref="318NewVN">NewVN</a> = <a class="local col1 ref" href="#311L1" title='L1' data-ref="311L1">L1</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange12getNextValueENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE" title='llvm::LiveRange::getNextValue' data-ref="_ZN4llvm9LiveRange12getNextValueENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE">getNextValue</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#316I" title='I' data-ref="316I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::valno" title='llvm::LiveRange::Segment::valno' data-ref="llvm::LiveRange::Segment::valno">valno</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv" title='llvm::LiveIntervals::getVNInfoAllocator' data-ref="_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv">getVNInfoAllocator</a>()</span>);</td></tr>
<tr><th id="1168">1168</th><td>      <a class="local col5 ref" href="#315VM" title='VM' data-ref="315VM">VM</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#319OldVN" title='OldVN' data-ref="319OldVN">OldVN</a></span>, <span class='refarg'><a class="local col8 ref" href="#318NewVN" title='NewVN' data-ref="318NewVN">NewVN</a></span>));</td></tr>
<tr><th id="1169">1169</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1170">1170</th><td>      <a class="local col8 ref" href="#318NewVN" title='NewVN' data-ref="318NewVN">NewVN</a> = <a class="local col0 ref" href="#320F" title='F' data-ref="320F">F</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::VNInfo *, llvm::VNInfo *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1171">1171</th><td>    }</td></tr>
<tr><th id="1172">1172</th><td>    <a class="local col1 ref" href="#311L1" title='L1' data-ref="311L1">L1</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange10addSegmentENS0_7SegmentE" title='llvm::LiveRange::addSegment' data-ref="_ZN4llvm9LiveRange10addSegmentENS0_7SegmentE">addSegment</a>(<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a><a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange7SegmentC1ENS_9SlotIndexES2_PNS_6VNInfoE" title='llvm::LiveRange::Segment::Segment' data-ref="_ZN4llvm9LiveRange7SegmentC1ENS_9SlotIndexES2_PNS_6VNInfoE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#316I" title='I' data-ref="316I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#316I" title='I' data-ref="316I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>, <a class="local col8 ref" href="#318NewVN" title='NewVN' data-ref="318NewVN">NewVN</a>));</td></tr>
<tr><th id="1173">1173</th><td>  }</td></tr>
<tr><th id="1174">1174</th><td>  <b>while</b> (<a class="local col2 ref" href="#312L2" title='L2' data-ref="312L2">L2</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange5beginEv" title='llvm::LiveRange::begin' data-ref="_ZN4llvm9LiveRange5beginEv">begin</a>() != <a class="local col2 ref" href="#312L2" title='L2' data-ref="312L2">L2</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>())</td></tr>
<tr><th id="1175">1175</th><td>    <a class="local col2 ref" href="#312L2" title='L2' data-ref="312L2">L2</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13removeSegmentENS0_7SegmentEb" title='llvm::LiveRange::removeSegment' data-ref="_ZN4llvm9LiveRange13removeSegmentENS0_7SegmentEb">removeSegment</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/LiveInterval.h.html#161" title='llvm::LiveRange::Segment::Segment' data-ref="_ZN4llvm9LiveRange7SegmentC1ERKS1_"></a>*<a class="local col2 ref" href="#312L2" title='L2' data-ref="312L2">L2</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange5beginEv" title='llvm::LiveRange::begin' data-ref="_ZN4llvm9LiveRange5beginEv">begin</a>());</td></tr>
<tr><th id="1176">1176</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalEj" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalEj">removeInterval</a>(<a class="local col8 ref" href="#308R2" title='R2' data-ref="308R2">R2</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEj" title='(anonymous namespace)::HexagonExpandCondsets::updateKillFlags' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEj">updateKillFlags</a>(<a class="local col7 ref" href="#307R1" title='R1' data-ref="307R1">R1</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1179">1179</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;expand-condsets&quot;)) { dbgs() &lt;&lt; &quot;coalesced: &quot; &lt;&lt; L1 &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"coalesced: "</q> <a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col1 ref" href="#311L1" title='L1' data-ref="311L1">L1</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1180">1180</th><td>  <a class="local col1 ref" href="#311L1" title='L1' data-ref="311L1">L1</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval6verifyEPKNS_19MachineRegisterInfoE" title='llvm::LiveInterval::verify' data-ref="_ZNK4llvm12LiveInterval6verifyEPKNS_19MachineRegisterInfoE">verify</a>();</td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1183">1183</th><td>}</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets16coalesceSegmentsERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERSt3setIjSt4lessIjESaIjEE">/// Attempt to coalesce one of the source registers to a MUX instruction with</i></td></tr>
<tr><th id="1186">1186</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets16coalesceSegmentsERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERSt3setIjSt4lessIjESaIjEE">/// the destination register. This could lead to having only one predicated</i></td></tr>
<tr><th id="1187">1187</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121HexagonExpandCondsets16coalesceSegmentsERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERSt3setIjSt4lessIjESaIjEE">/// instruction in the end instead of two.</i></td></tr>
<tr><th id="1188">1188</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets16coalesceSegmentsERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonExpandCondsets::coalesceSegments' data-type='bool (anonymous namespace)::HexagonExpandCondsets::coalesceSegments(const SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; Condsets, std::set&lt;unsigned int&gt; &amp; UpdRegs)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets16coalesceSegmentsERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERSt3setIjSt4lessIjESaIjEE">coalesceSegments</dfn>(</td></tr>
<tr><th id="1189">1189</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; &amp;<dfn class="local col1 decl" id="321Condsets" title='Condsets' data-type='const SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="321Condsets">Condsets</dfn>,</td></tr>
<tr><th id="1190">1190</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="322UpdRegs" title='UpdRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="322UpdRegs">UpdRegs</dfn>) {</td></tr>
<tr><th id="1191">1191</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*,<var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="323TwoRegs" title='TwoRegs' data-type='SmallVector&lt;llvm::MachineInstr *, 16&gt;' data-ref="323TwoRegs">TwoRegs</dfn>;</td></tr>
<tr><th id="1192">1192</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="324MI" title='MI' data-type='llvm::MachineInstr *' data-ref="324MI">MI</dfn> : <a class="local col1 ref" href="#321Condsets" title='Condsets' data-ref="321Condsets">Condsets</a>) {</td></tr>
<tr><th id="1193">1193</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="325S1" title='S1' data-type='llvm::MachineOperand &amp;' data-ref="325S1">S1</dfn> = <a class="local col4 ref" href="#324MI" title='MI' data-ref="324MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>), &amp;<dfn class="local col6 decl" id="326S2" title='S2' data-type='llvm::MachineOperand &amp;' data-ref="326S2">S2</dfn> = <a class="local col4 ref" href="#324MI" title='MI' data-ref="324MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="1194">1194</th><td>    <b>if</b> (!<a class="local col5 ref" href="#325S1" title='S1' data-ref="325S1">S1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col6 ref" href="#326S2" title='S2' data-ref="326S2">S2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1195">1195</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1196">1196</th><td>    <a class="local col3 ref" href="#323TwoRegs" title='TwoRegs' data-ref="323TwoRegs">TwoRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#324MI" title='MI' data-ref="324MI">MI</a>);</td></tr>
<tr><th id="1197">1197</th><td>  }</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td>  <em>bool</em> <dfn class="local col7 decl" id="327Changed" title='Changed' data-type='bool' data-ref="327Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1200">1200</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="328CI" title='CI' data-type='llvm::MachineInstr *' data-ref="328CI">CI</dfn> : <a class="local col3 ref" href="#323TwoRegs" title='TwoRegs' data-ref="323TwoRegs">TwoRegs</a>) {</td></tr>
<tr><th id="1201">1201</th><td>    <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="329RD" title='RD' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="329RD">RD</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE"></a><a class="local col8 ref" href="#328CI" title='CI' data-ref="328CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1202">1202</th><td>    <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col0 decl" id="330RP" title='RP' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="330RP">RP</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE"></a><a class="local col8 ref" href="#328CI" title='CI' data-ref="328CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1203">1203</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="331S1" title='S1' data-type='llvm::MachineOperand &amp;' data-ref="331S1">S1</dfn> = <a class="local col8 ref" href="#328CI" title='CI' data-ref="328CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>), &amp;<dfn class="local col2 decl" id="332S2" title='S2' data-type='llvm::MachineOperand &amp;' data-ref="332S2">S2</dfn> = <a class="local col8 ref" href="#328CI" title='CI' data-ref="328CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="1204">1204</th><td>    <em>bool</em> <dfn class="local col3 decl" id="333Done" title='Done' data-type='bool' data-ref="333Done">Done</dfn> = <b>false</b>;</td></tr>
<tr><th id="1205">1205</th><td>    <i>// Consider this case:</i></td></tr>
<tr><th id="1206">1206</th><td><i>    //   %1 = instr1 ...</i></td></tr>
<tr><th id="1207">1207</th><td><i>    //   %2 = instr2 ...</i></td></tr>
<tr><th id="1208">1208</th><td><i>    //   %0 = C2_mux ..., %1, %2</i></td></tr>
<tr><th id="1209">1209</th><td><i>    // If %0 was coalesced with %1, we could end up with the following</i></td></tr>
<tr><th id="1210">1210</th><td><i>    // code:</i></td></tr>
<tr><th id="1211">1211</th><td><i>    //   %0 = instr1 ...</i></td></tr>
<tr><th id="1212">1212</th><td><i>    //   %2 = instr2 ...</i></td></tr>
<tr><th id="1213">1213</th><td><i>    //   %0 = A2_tfrf ..., %2</i></td></tr>
<tr><th id="1214">1214</th><td><i>    // which will later become:</i></td></tr>
<tr><th id="1215">1215</th><td><i>    //   %0 = instr1 ...</i></td></tr>
<tr><th id="1216">1216</th><td><i>    //   %0 = instr2_cNotPt ...</i></td></tr>
<tr><th id="1217">1217</th><td><i>    // i.e. there will be an unconditional definition (instr1) of %0</i></td></tr>
<tr><th id="1218">1218</th><td><i>    // followed by a conditional one. The output dependency was there before</i></td></tr>
<tr><th id="1219">1219</th><td><i>    // and it unavoidable, but if instr1 is predicable, we will no longer be</i></td></tr>
<tr><th id="1220">1220</th><td><i>    // able to predicate it here.</i></td></tr>
<tr><th id="1221">1221</th><td><i>    // To avoid this scenario, don't coalesce the destination register with</i></td></tr>
<tr><th id="1222">1222</th><td><i>    // a source register that is defined by a predicable instruction.</i></td></tr>
<tr><th id="1223">1223</th><td>    <b>if</b> (<a class="local col1 ref" href="#331S1" title='S1' data-ref="331S1">S1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1224">1224</th><td>      <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col4 decl" id="334RS" title='RS' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="334RS">RS</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE"></a><a class="local col1 ref" href="#331S1" title='S1' data-ref="331S1">S1</a>;</td></tr>
<tr><th id="1225">1225</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="335RDef" title='RDef' data-type='llvm::MachineInstr *' data-ref="335RDef">RDef</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets21getReachingDefForPredENS0_11RegisterRefEN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEjb" title='(anonymous namespace)::HexagonExpandCondsets::getReachingDefForPred' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets21getReachingDefForPredENS0_11RegisterRefEN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEjb">getReachingDefForPred</a>(<a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col4 ref" href="#334RS" title='RS' data-ref="334RS">RS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col8 ref" href="#328CI" title='CI' data-ref="328CI">CI</a>, <a class="local col0 ref" href="#330RP" title='RP' data-ref="330RP">RP</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>, <b>true</b>);</td></tr>
<tr><th id="1226">1226</th><td>      <b>if</b> (!<a class="local col5 ref" href="#335RDef" title='RDef' data-ref="335RDef">RDef</a> || !<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicable' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</a>(*<a class="local col5 ref" href="#335RDef" title='RDef' data-ref="335RDef">RDef</a>)) {</td></tr>
<tr><th id="1227">1227</th><td>        <a class="local col3 ref" href="#333Done" title='Done' data-ref="333Done">Done</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets17coalesceRegistersENS0_11RegisterRefES1_" title='(anonymous namespace)::HexagonExpandCondsets::coalesceRegisters' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets17coalesceRegistersENS0_11RegisterRefES1_">coalesceRegisters</a>(<a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col9 ref" href="#329RD" title='RD' data-ref="329RD">RD</a>, <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE">(</a><a class="local col1 ref" href="#331S1" title='S1' data-ref="331S1">S1</a>));</td></tr>
<tr><th id="1228">1228</th><td>        <b>if</b> (<a class="local col3 ref" href="#333Done" title='Done' data-ref="333Done">Done</a>) {</td></tr>
<tr><th id="1229">1229</th><td>          <a class="local col2 ref" href="#322UpdRegs" title='UpdRegs' data-ref="322UpdRegs">UpdRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col9 ref" href="#329RD" title='RD' data-ref="329RD">RD</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1230">1230</th><td>          <a class="local col2 ref" href="#322UpdRegs" title='UpdRegs' data-ref="322UpdRegs">UpdRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="local col1 ref" href="#331S1" title='S1' data-ref="331S1">S1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1231">1231</th><td>        }</td></tr>
<tr><th id="1232">1232</th><td>      }</td></tr>
<tr><th id="1233">1233</th><td>    }</td></tr>
<tr><th id="1234">1234</th><td>    <b>if</b> (!<a class="local col3 ref" href="#333Done" title='Done' data-ref="333Done">Done</a> &amp;&amp; <a class="local col2 ref" href="#332S2" title='S2' data-ref="332S2">S2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1235">1235</th><td>      <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a> <dfn class="local col6 decl" id="336RS" title='RS' data-type='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="336RS">RS</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE"></a><a class="local col2 ref" href="#332S2" title='S2' data-ref="332S2">S2</a>;</td></tr>
<tr><th id="1236">1236</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="337RDef" title='RDef' data-type='llvm::MachineInstr *' data-ref="337RDef">RDef</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets21getReachingDefForPredENS0_11RegisterRefEN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEjb" title='(anonymous namespace)::HexagonExpandCondsets::getReachingDefForPred' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets21getReachingDefForPredENS0_11RegisterRefEN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEjb">getReachingDefForPred</a>(<a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col6 ref" href="#336RS" title='RS' data-ref="336RS">RS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col8 ref" href="#328CI" title='CI' data-ref="328CI">CI</a>, <a class="local col0 ref" href="#330RP" title='RP' data-ref="330RP">RP</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>, <b>false</b>);</td></tr>
<tr><th id="1237">1237</th><td>      <b>if</b> (!<a class="local col7 ref" href="#337RDef" title='RDef' data-ref="337RDef">RDef</a> || !<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::HII" title='(anonymous namespace)::HexagonExpandCondsets::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicable' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</a>(*<a class="local col7 ref" href="#337RDef" title='RDef' data-ref="337RDef">RDef</a>)) {</td></tr>
<tr><th id="1238">1238</th><td>        <a class="local col3 ref" href="#333Done" title='Done' data-ref="333Done">Done</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets17coalesceRegistersENS0_11RegisterRefES1_" title='(anonymous namespace)::HexagonExpandCondsets::coalesceRegisters' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets17coalesceRegistersENS0_11RegisterRefES1_">coalesceRegisters</a>(<a class="tu ref fake" href="#176" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKS1_"></a><a class="local col9 ref" href="#329RD" title='RD' data-ref="329RD">RD</a>, <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef">RegisterRef</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::RegisterRef' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets11RegisterRefC1ERKN4llvm14MachineOperandE">(</a><a class="local col2 ref" href="#332S2" title='S2' data-ref="332S2">S2</a>));</td></tr>
<tr><th id="1239">1239</th><td>        <b>if</b> (<a class="local col3 ref" href="#333Done" title='Done' data-ref="333Done">Done</a>) {</td></tr>
<tr><th id="1240">1240</th><td>          <a class="local col2 ref" href="#322UpdRegs" title='UpdRegs' data-ref="322UpdRegs">UpdRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col9 ref" href="#329RD" title='RD' data-ref="329RD">RD</a>.<a class="tu ref" href="#(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg" title='(anonymous namespace)::HexagonExpandCondsets::RegisterRef::Reg' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1241">1241</th><td>          <a class="local col2 ref" href="#322UpdRegs" title='UpdRegs' data-ref="322UpdRegs">UpdRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="local col2 ref" href="#332S2" title='S2' data-ref="332S2">S2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1242">1242</th><td>        }</td></tr>
<tr><th id="1243">1243</th><td>      }</td></tr>
<tr><th id="1244">1244</th><td>    }</td></tr>
<tr><th id="1245">1245</th><td>    <a class="local col7 ref" href="#327Changed" title='Changed' data-ref="327Changed">Changed</a> |= <a class="local col3 ref" href="#333Done" title='Done' data-ref="333Done">Done</a>;</td></tr>
<tr><th id="1246">1246</th><td>  }</td></tr>
<tr><th id="1247">1247</th><td>  <b>return</b> <a class="local col7 ref" href="#327Changed" title='Changed' data-ref="327Changed">Changed</a>;</td></tr>
<tr><th id="1248">1248</th><td>}</td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_121HexagonExpandCondsets20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonExpandCondsets::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonExpandCondsets::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="338MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="338MF">MF</dfn>) {</td></tr>
<tr><th id="1251">1251</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col8 ref" href="#338MF" title='MF' data-ref="338MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="1252">1252</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td>  HII = <span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::HexagonInstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> HexagonInstrInfo*&gt;(MF.getSubtarget().getInstrInfo());</td></tr>
<tr><th id="1255">1255</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::TRI" title='(anonymous namespace)::HexagonExpandCondsets::TRI' data-use='w' data-ref="(anonymousnamespace)::HexagonExpandCondsets::TRI">TRI</a> = <a class="local col8 ref" href="#338MF" title='MF' data-ref="338MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1256">1256</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::MDT" title='(anonymous namespace)::HexagonExpandCondsets::MDT' data-use='w' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MDT">MDT</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="1257">1257</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='w' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="1258">1258</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::MRI" title='(anonymous namespace)::HexagonExpandCondsets::MRI' data-use='w' data-ref="(anonymousnamespace)::HexagonExpandCondsets::MRI">MRI</a> = &amp;<a class="local col8 ref" href="#338MF" title='MF' data-ref="338MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;expand-condsets&quot;)) { LIS-&gt;print(dbgs() &lt;&lt; &quot;Before expand-condsets\n&quot;, MF.getFunction().getParent()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE" title='llvm::LiveIntervals::print' data-ref="_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Before expand-condsets\n"</q>,</td></tr>
<tr><th id="1261">1261</th><td>                        <a class="local col8 ref" href="#338MF" title='MF' data-ref="338MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()));</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td>  <em>bool</em> <dfn class="local col9 decl" id="339Changed" title='Changed' data-type='bool' data-ref="339Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1264">1264</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col0 decl" id="340CoalUpd" title='CoalUpd' data-type='std::set&lt;unsigned int&gt;' data-ref="340CoalUpd">CoalUpd</dfn>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col1 decl" id="341PredUpd" title='PredUpd' data-type='std::set&lt;unsigned int&gt;' data-ref="341PredUpd">PredUpd</dfn>;</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*,<var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="342Condsets" title='Condsets' data-type='SmallVector&lt;llvm::MachineInstr *, 16&gt;' data-ref="342Condsets">Condsets</dfn>;</td></tr>
<tr><th id="1267">1267</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="343B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="343B">B</dfn> : <a class="local col8 ref" href="#338MF" title='MF' data-ref="338MF">MF</a>)</td></tr>
<tr><th id="1268">1268</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="344I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="344I">I</dfn> : <a class="local col3 ref" href="#343B" title='B' data-ref="343B">B</a>)</td></tr>
<tr><th id="1269">1269</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets9isCondsetERKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonExpandCondsets::isCondset' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets9isCondsetERKN4llvm12MachineInstrE">isCondset</a>(<a class="local col4 ref" href="#344I" title='I' data-ref="344I">I</a>))</td></tr>
<tr><th id="1270">1270</th><td>        <a class="local col2 ref" href="#342Condsets" title='Condsets' data-ref="342Condsets">Condsets</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col4 ref" href="#344I" title='I' data-ref="344I">I</a>);</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td>  <i>// Try to coalesce the target of a mux with one of its sources.</i></td></tr>
<tr><th id="1273">1273</th><td><i>  // This could eliminate a register copy in some circumstances.</i></td></tr>
<tr><th id="1274">1274</th><td>  <a class="local col9 ref" href="#339Changed" title='Changed' data-ref="339Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets16coalesceSegmentsERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonExpandCondsets::coalesceSegments' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets16coalesceSegmentsERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERSt3setIjSt4lessIjESaIjEE">coalesceSegments</a>(<a class="local col2 ref" href="#342Condsets" title='Condsets' data-ref="342Condsets">Condsets</a>, <span class='refarg'><a class="local col0 ref" href="#340CoalUpd" title='CoalUpd' data-ref="340CoalUpd">CoalUpd</a></span>);</td></tr>
<tr><th id="1275">1275</th><td></td></tr>
<tr><th id="1276">1276</th><td>  <i>// Update kill flags on all source operands. This is done here because</i></td></tr>
<tr><th id="1277">1277</th><td><i>  // at this moment (when expand-condsets runs), there are no kill flags</i></td></tr>
<tr><th id="1278">1278</th><td><i>  // in the IR (they have been removed by live range analysis).</i></td></tr>
<tr><th id="1279">1279</th><td><i>  // Updating them right before we split is the easiest, because splitting</i></td></tr>
<tr><th id="1280">1280</th><td><i>  // adds definitions which would interfere with updating kills afterwards.</i></td></tr>
<tr><th id="1281">1281</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col5 decl" id="345KillUpd" title='KillUpd' data-type='std::set&lt;unsigned int&gt;' data-ref="345KillUpd">KillUpd</dfn>;</td></tr>
<tr><th id="1282">1282</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="346MI" title='MI' data-type='llvm::MachineInstr *' data-ref="346MI">MI</dfn> : <a class="local col2 ref" href="#342Condsets" title='Condsets' data-ref="342Condsets">Condsets</a>)</td></tr>
<tr><th id="1283">1283</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="347Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="347Op">Op</dfn> : <a class="local col6 ref" href="#346MI" title='MI' data-ref="346MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="1284">1284</th><td>      <b>if</b> (<a class="local col7 ref" href="#347Op" title='Op' data-ref="347Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#347Op" title='Op' data-ref="347Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="1285">1285</th><td>        <b>if</b> (!<a class="local col0 ref" href="#340CoalUpd" title='CoalUpd' data-ref="340CoalUpd">CoalUpd</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5countERKT_" title='std::set::count' data-ref="_ZNKSt3set5countERKT_">count</a>(<a class="local col7 ref" href="#347Op" title='Op' data-ref="347Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1286">1286</th><td>          <a class="local col5 ref" href="#345KillUpd" title='KillUpd' data-ref="345KillUpd">KillUpd</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="local col7 ref" href="#347Op" title='Op' data-ref="347Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1287">1287</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets14updateLivenessERSt3setIjSt4lessIjESaIjEEbbb" title='(anonymous namespace)::HexagonExpandCondsets::updateLiveness' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets14updateLivenessERSt3setIjSt4lessIjESaIjEEbbb">updateLiveness</a>(<span class='refarg'><a class="local col5 ref" href="#345KillUpd" title='KillUpd' data-ref="345KillUpd">KillUpd</a></span>, <b>false</b>, <b>true</b>, <b>false</b>);</td></tr>
<tr><th id="1288">1288</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;expand-condsets&quot;)) { LIS-&gt;print(dbgs() &lt;&lt; &quot;After coalescing\n&quot;, MF.getFunction().getParent()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1289">1289</th><td>      <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE" title='llvm::LiveIntervals::print' data-ref="_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"After coalescing\n"</q>, <a class="local col8 ref" href="#338MF" title='MF' data-ref="338MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()));</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td>  <i>// First, simply split all muxes into a pair of conditional transfers</i></td></tr>
<tr><th id="1292">1292</th><td><i>  // and update the live intervals to reflect the new arrangement. The</i></td></tr>
<tr><th id="1293">1293</th><td><i>  // goal is to update the kill flags, since predication will rely on</i></td></tr>
<tr><th id="1294">1294</th><td><i>  // them.</i></td></tr>
<tr><th id="1295">1295</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="348MI" title='MI' data-type='llvm::MachineInstr *' data-ref="348MI">MI</dfn> : <a class="local col2 ref" href="#342Condsets" title='Condsets' data-ref="342Condsets">Condsets</a>)</td></tr>
<tr><th id="1296">1296</th><td>    <a class="local col9 ref" href="#339Changed" title='Changed' data-ref="339Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets5splitERN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonExpandCondsets::split' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets5splitERN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE">split</a>(<span class='refarg'>*<a class="local col8 ref" href="#348MI" title='MI' data-ref="348MI">MI</a></span>, <span class='refarg'><a class="local col1 ref" href="#341PredUpd" title='PredUpd' data-ref="341PredUpd">PredUpd</a></span>);</td></tr>
<tr><th id="1297">1297</th><td>  <a class="local col2 ref" href="#342Condsets" title='Condsets' data-ref="342Condsets">Condsets</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>(); <i>// The contents of Condsets are invalid here anyway.</i></td></tr>
<tr><th id="1298">1298</th><td></td></tr>
<tr><th id="1299">1299</th><td>  <i>// Do not update live ranges after splitting. Recalculation of live</i></td></tr>
<tr><th id="1300">1300</th><td><i>  // intervals removes kill flags, which were preserved by splitting on</i></td></tr>
<tr><th id="1301">1301</th><td><i>  // the source operands of condsets. These kill flags are needed by</i></td></tr>
<tr><th id="1302">1302</th><td><i>  // predication, and after splitting they are difficult to recalculate</i></td></tr>
<tr><th id="1303">1303</th><td><i>  // (because of predicated defs), so make sure they are left untouched.</i></td></tr>
<tr><th id="1304">1304</th><td><i>  // Predication does not use live intervals.</i></td></tr>
<tr><th id="1305">1305</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;expand-condsets&quot;)) { LIS-&gt;print(dbgs() &lt;&lt; &quot;After splitting\n&quot;, MF.getFunction().getParent()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1306">1306</th><td>      <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE" title='llvm::LiveIntervals::print' data-ref="_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"After splitting\n"</q>, <a class="local col8 ref" href="#338MF" title='MF' data-ref="338MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()));</td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td>  <i>// Traverse all blocks and collapse predicable instructions feeding</i></td></tr>
<tr><th id="1309">1309</th><td><i>  // conditional transfers into predicated instructions.</i></td></tr>
<tr><th id="1310">1310</th><td><i>  // Walk over all the instructions again, so we may catch pre-existing</i></td></tr>
<tr><th id="1311">1311</th><td><i>  // cases that were not created in the previous step.</i></td></tr>
<tr><th id="1312">1312</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="349B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="349B">B</dfn> : <a class="local col8 ref" href="#338MF" title='MF' data-ref="338MF">MF</a>)</td></tr>
<tr><th id="1313">1313</th><td>    <a class="local col9 ref" href="#339Changed" title='Changed' data-ref="339Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets16predicateInBlockERN4llvm17MachineBasicBlockERSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonExpandCondsets::predicateInBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets16predicateInBlockERN4llvm17MachineBasicBlockERSt3setIjSt4lessIjESaIjEE">predicateInBlock</a>(<span class='refarg'><a class="local col9 ref" href="#349B" title='B' data-ref="349B">B</a></span>, <span class='refarg'><a class="local col1 ref" href="#341PredUpd" title='PredUpd' data-ref="341PredUpd">PredUpd</a></span>);</td></tr>
<tr><th id="1314">1314</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;expand-condsets&quot;)) { LIS-&gt;print(dbgs() &lt;&lt; &quot;After predicating\n&quot;, MF.getFunction().getParent()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE" title='llvm::LiveIntervals::print' data-ref="_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"After predicating\n"</q>,</td></tr>
<tr><th id="1315">1315</th><td>                        <a class="local col8 ref" href="#338MF" title='MF' data-ref="338MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()));</td></tr>
<tr><th id="1316">1316</th><td></td></tr>
<tr><th id="1317">1317</th><td>  <a class="local col1 ref" href="#341PredUpd" title='PredUpd' data-ref="341PredUpd">PredUpd</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertET_S0_" title='std::set::insert' data-ref="_ZNSt3set6insertET_S0_">insert</a>(<a class="local col0 ref" href="#340CoalUpd" title='CoalUpd' data-ref="340CoalUpd">CoalUpd</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>(), <a class="local col0 ref" href="#340CoalUpd" title='CoalUpd' data-ref="340CoalUpd">CoalUpd</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set3endEv" title='std::set::end' data-ref="_ZNKSt3set3endEv">end</a>());</td></tr>
<tr><th id="1318">1318</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsets14updateLivenessERSt3setIjSt4lessIjESaIjEEbbb" title='(anonymous namespace)::HexagonExpandCondsets::updateLiveness' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsets14updateLivenessERSt3setIjSt4lessIjESaIjEEbbb">updateLiveness</a>(<span class='refarg'><a class="local col1 ref" href="#341PredUpd" title='PredUpd' data-ref="341PredUpd">PredUpd</a></span>, <b>true</b>, <b>true</b>, <b>true</b>);</td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;expand-condsets&quot;)) { { if (Changed) LIS-&gt;print(dbgs() &lt;&lt; &quot;After expand-condsets\n&quot;, MF.getFunction().getParent()); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1321">1321</th><td>    <b>if</b> (<a class="local col9 ref" href="#339Changed" title='Changed' data-ref="339Changed">Changed</a>)</td></tr>
<tr><th id="1322">1322</th><td>      <a class="tu member" href="#(anonymousnamespace)::HexagonExpandCondsets::LIS" title='(anonymous namespace)::HexagonExpandCondsets::LIS' data-use='r' data-ref="(anonymousnamespace)::HexagonExpandCondsets::LIS">LIS</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE" title='llvm::LiveIntervals::print' data-ref="_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"After expand-condsets\n"</q>,</td></tr>
<tr><th id="1323">1323</th><td>                 <a class="local col8 ref" href="#338MF" title='MF' data-ref="338MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>());</td></tr>
<tr><th id="1324">1324</th><td>  });</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td>  <b>return</b> <a class="local col9 ref" href="#339Changed" title='Changed' data-ref="339Changed">Changed</a>;</td></tr>
<tr><th id="1327">1327</th><td>}</td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1330">1330</th><td><i>//                         Public Constructor Functions</i></td></tr>
<tr><th id="1331">1331</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1332">1332</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm27createHexagonExpandCondsetsEv" title='llvm::createHexagonExpandCondsets' data-ref="_ZN4llvm27createHexagonExpandCondsetsEv">createHexagonExpandCondsets</dfn>() {</td></tr>
<tr><th id="1333">1333</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonExpandCondsets" title='(anonymous namespace)::HexagonExpandCondsets' data-ref="(anonymousnamespace)::HexagonExpandCondsets">HexagonExpandCondsets</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121HexagonExpandCondsetsC1Ev" title='(anonymous namespace)::HexagonExpandCondsets::HexagonExpandCondsets' data-use='c' data-ref="_ZN12_GLOBAL__N_121HexagonExpandCondsetsC1Ev">(</a>);</td></tr>
<tr><th id="1334">1334</th><td>}</td></tr>
<tr><th id="1335">1335</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
