

================================================================
== Vitis HLS Report for 'au_merge'
================================================================
* Date:           Wed Sep  3 20:05:55 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.342 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |    max    | min |     max    |   Type  |
    +---------+------------+----------+-----------+-----+------------+---------+
    |        1|  1073741841|  4.000 ns|  4.295 sec|    1|  1073741841|       no|
    +---------+------------+----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+------------+----------+-----------+-----+------------+---------+
        |                                                |                                     |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
        |                    Instance                    |                Module               |   min   |     max    |    min   |    max    | min |     max    |   Type  |
        +------------------------------------------------+-------------------------------------+---------+------------+----------+-----------+-----+------------+---------+
        |grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110  |au_merge_Pipeline_VITIS_LOOP_176_13  |        2|  1073741833|  8.000 ns|  4.295 sec|    2|  1073741833|       no|
        |grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124  |au_merge_Pipeline_VITIS_LOOP_157_12  |        2|  1073741840|  8.000 ns|  4.295 sec|    2|  1073741840|       no|
        |grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136  |au_merge_Pipeline_VITIS_LOOP_176_11  |        2|  1073741833|  8.000 ns|  4.295 sec|    2|  1073741833|       no|
        |grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150   |au_merge_Pipeline_VITIS_LOOP_176_1   |        2|  1073741833|  8.000 ns|  4.295 sec|    2|  1073741833|       no|
        |grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164   |au_merge_Pipeline_VITIS_LOOP_157_1   |        2|  1073741840|  8.000 ns|  4.295 sec|    2|  1073741840|       no|
        +------------------------------------------------+-------------------------------------+---------+------------+----------+-----------+-----+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      146|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    20|     5079|     2810|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      463|    -|
|Register             |        -|     -|      140|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    20|     5219|     3419|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+-----+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  | LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+-----+-----+
    |grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164   |au_merge_Pipeline_VITIS_LOOP_157_1   |        0|   4|  1005|  562|    0|
    |grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124  |au_merge_Pipeline_VITIS_LOOP_157_12  |        0|   4|  1005|  562|    0|
    |grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150   |au_merge_Pipeline_VITIS_LOOP_176_1   |        0|   4|  1023|  562|    0|
    |grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136  |au_merge_Pipeline_VITIS_LOOP_176_11  |        0|   4|  1023|  562|    0|
    |grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110  |au_merge_Pipeline_VITIS_LOOP_176_13  |        0|   4|  1023|  562|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+-----+-----+
    |Total                                           |                                     |        0|  20|  5079| 2810|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |and_ln193_fu_188_p2              |       and|   0|  0|  32|          32|          32|
    |and_ln196_fu_206_p2              |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op31_call_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_call_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op35_call_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_call_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_call_state2    |       and|   0|  0|   2|           1|           1|
    |grp_fu_176_p2                    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln193_1_fu_194_p2           |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln193_fu_182_p2             |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln196_fu_200_p2             |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln197_fu_212_p2             |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 146|         199|         109|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |AU0_address0                          |  26|          5|   16|         80|
    |AU0_address1                          |  26|          5|   16|         80|
    |AU0_ce0                               |  26|          5|    1|          5|
    |AU0_ce1                               |  26|          5|    1|          5|
    |AU0_d0                                |  26|          5|   32|        160|
    |AU0_we0                               |  26|          5|    1|          5|
    |AU1_address0                          |  26|          5|   16|         80|
    |AU1_address1                          |  26|          5|   16|         80|
    |AU1_ce0                               |  26|          5|    1|          5|
    |AU1_ce1                               |  26|          5|    1|          5|
    |AU1_d0                                |  26|          5|   32|        160|
    |AU1_we0                               |  26|          5|    1|          5|
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_phi_mux_phi_ln208_1_phi_fu_96_p12  |  20|          4|   32|        128|
    |ap_phi_mux_phi_ln208_phi_fu_79_p12    |  14|          3|   32|         96|
    |ap_return_0                           |   9|          2|   32|         64|
    |ap_return_1                           |   9|          2|   32|         64|
    |phi_ln208_1_reg_93                    |  14|          3|   32|         96|
    |phi_ln208_reg_76                      |   9|          2|   32|         64|
    |streamA38_read                        |  31|          6|    1|          6|
    |streamB39_read                        |  31|          6|    1|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 463|         91|  329|       1197|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |and_ln196_reg_271                                            |   1|   0|    1|          0|
    |ap_CS_fsm                                                    |   2|   0|    2|          0|
    |ap_return_0_preg                                             |  32|   0|   32|          0|
    |ap_return_1_preg                                             |  32|   0|   32|          0|
    |grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124_ap_start_reg  |   1|   0|    1|          0|
    |grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164_ap_start_reg   |   1|   0|    1|          0|
    |grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110_ap_start_reg  |   1|   0|    1|          0|
    |grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln193_1_reg_267                                         |   1|   0|    1|          0|
    |icmp_ln194_reg_283                                           |   1|   0|    1|          0|
    |icmp_ln197_reg_275                                           |   1|   0|    1|          0|
    |icmp_ln199_reg_279                                           |   1|   0|    1|          0|
    |phi_ln208_1_reg_93                                           |  32|   0|   32|          0|
    |phi_ln208_reg_76                                             |  32|   0|   32|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 140|   0|  140|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|      au_merge|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      au_merge|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      au_merge|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      au_merge|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      au_merge|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      au_merge|  return value|
|ap_return_0        |  out|   32|  ap_ctrl_hs|      au_merge|  return value|
|ap_return_1        |  out|   32|  ap_ctrl_hs|      au_merge|  return value|
|streamA38_dout     |   in|   32|     ap_fifo|     streamA38|       pointer|
|streamA38_empty_n  |   in|    1|     ap_fifo|     streamA38|       pointer|
|streamA38_read     |  out|    1|     ap_fifo|     streamA38|       pointer|
|streamB39_dout     |   in|   32|     ap_fifo|     streamB39|       pointer|
|streamB39_empty_n  |   in|    1|     ap_fifo|     streamB39|       pointer|
|streamB39_read     |  out|    1|     ap_fifo|     streamB39|       pointer|
|rowA               |   in|   32|     ap_none|          rowA|        scalar|
|rowB               |   in|   32|     ap_none|          rowB|        scalar|
|AU0_address0       |  out|   16|   ap_memory|           AU0|         array|
|AU0_ce0            |  out|    1|   ap_memory|           AU0|         array|
|AU0_we0            |  out|    1|   ap_memory|           AU0|         array|
|AU0_d0             |  out|   32|   ap_memory|           AU0|         array|
|AU0_address1       |  out|   16|   ap_memory|           AU0|         array|
|AU0_ce1            |  out|    1|   ap_memory|           AU0|         array|
|AU0_q1             |   in|   32|   ap_memory|           AU0|         array|
|AU1_address0       |  out|   16|   ap_memory|           AU1|         array|
|AU1_ce0            |  out|    1|   ap_memory|           AU1|         array|
|AU1_we0            |  out|    1|   ap_memory|           AU1|         array|
|AU1_d0             |  out|   32|   ap_memory|           AU1|         array|
|AU1_address1       |  out|   16|   ap_memory|           AU1|         array|
|AU1_ce1            |  out|    1|   ap_memory|           AU1|         array|
|AU1_q1             |   in|   32|   ap_memory|           AU1|         array|
|p_read             |   in|   32|     ap_none|        p_read|        scalar|
|p_read1            |   in|   32|     ap_none|       p_read1|        scalar|
|K                  |   in|   30|     ap_none|             K|        scalar|
+-------------------+-----+-----+------------+--------------+--------------+

