<p><a class="confluence-userlink user-mention" data-account-id="712020:55552389-cdfa-4cbd-9061-2ffe03f324ec" href="https://arterisip.atlassian.net/wiki/people/712020:55552389-cdfa-4cbd-9061-2ffe03f324ec?ref=confluence" target="_blank" data-linked-resource-id="426672291" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Hao Luan</a> </p><p><a class="confluence-userlink user-mention" data-account-id="624b37de258562006fa692da" href="https://arterisip.atlassian.net/wiki/people/624b37de258562006fa692da?ref=confluence" target="_blank" data-linked-resource-id="789965" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Jason Villanueva</a> </p><p><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a> </p><p><a class="confluence-userlink user-mention" data-account-id="624b36fe258562006fa6923c" href="https://arterisip.atlassian.net/wiki/people/624b36fe258562006fa6923c?ref=confluence" target="_blank" data-linked-resource-id="787347" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Benjamin Madon</a> </p><p><a class="confluence-userlink user-mention" data-account-id="624b380df3824d006a5b441e" href="https://arterisip.atlassian.net/wiki/people/624b380df3824d006a5b441e?ref=confluence" target="_blank" data-linked-resource-id="790795" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Robert Podnar</a> </p><p /><h2 id="id-6-20-2024-IOAIUpuArchMeeting-Comments">Comments</h2><ul><li><p>Remove UD/UDP State as it isn't really needed. UCE state covers the needed function, and we can consider the write data as not committed yet to a store. The Writeback is effectively the store. </p><ul><li><p>Cache Model → OD is NOT like a Data Cache, OTT keeps track a list of ownership for the future Writebacks.</p></li></ul></li><li><p>If we keep ownership and there are multiple writes to the same cacheline we can not send the UPDReq to the DCE. No reason to lose ownership. </p></li><li><p>Table I → Need to be explicit about what STRResp it is talking about for the ordering point. </p></li><li><p>SNPReq table needs the addition of IX/UCE to the Current state. </p></li><li><p>Timing Goal → 2GHz</p></li><li><p>Explicit about Engineering bit which can control what types of CMOs are needed.</p></li><li><p>FIgure 10. Add lose cacheline case.</p></li><li><p>Need to add Error chapter </p><ul><li><p>Will most likely reflect AXI w/ Proxy Cache in most cases.</p></li></ul></li><li><p>Use terminology “Lose Ownership” verses “Lose Cacheline”</p></li><li><p>Figure 2. Remove the DTRReq.TX Channel.</p></li><li><p>See if we can be more explicit about the AXCache possibilities of the AXI interface. </p></li></ul><h2 id="id-6-20-2024-IOAIUpuArchMeeting-TODOs">TODOs</h2><ul class="inline-task-list" data-inline-tasks-content-id="713129985"><li class="checked" data-inline-task-id="1"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a>  Modify Cache model to not go to UD until Writeback occurs. </span></li><li class="checked" data-inline-task-id="18"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a>  Remove UPDReq for multiple lines outstanding. </span></li><li class="checked" data-inline-task-id="19"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a>  Add details about Engineering bits in thier own section. Reference in text.</span></li><li class="checked" data-inline-task-id="20"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a>  Update Figure 10, Figure 2</span></li><li class="checked" data-inline-task-id="21"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a>  Add Error Section.</span></li><li data-inline-task-id="22"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a>  Look into AxCache possibilities for AXI</span></li></ul><p>Before:</p><p class="media-group"><a href="/wiki/spaces/ENGR/pages/713129985/6-20-2024+-+IOAIUp+uArch+Meeting?preview=%2F713129985%2F713195523%2Fioaiu_pcie_uarch_simplified.docx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-doc.png'); width: 177px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">ioaiu_pcie_uarch_simplif…</span></a></p><p /><p>After:</p><p class="media-group"><a href="/wiki/spaces/ENGR/pages/713129985/6-20-2024+-+IOAIUp+uArch+Meeting?preview=%2F713129985%2F713195523%2Fioaiu_pcie_uarch_simplified.docx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-doc.png'); width: 177px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">ioaiu_pcie_uarch_simplif…</span></a></p><p />