0.6
2017.2
Jun 15 2017
18:41:53
/home/dakre/ece506_hw1/sort/sort.sim/sim_1/synth/timing/sort_TB_time_synth.v,1517808242,verilog,,,,DataMemory;RAM32X1S_HD1;RAM32X1S_HD2;RAM32X1S_HD3;RAM32X1S_HD4;RAM32X1S_HD5;RAM32X1S_HD6;RAM32X1S_HD7;RAM32X1S_UNIQ_BASE_;glbl;sort_controller;sort_datapath;sort_gt;sort_lt;sort_lt_0;sort_mux;sort_reg;sort_reg_1;sort_reg_2;sort_reg_3;sort_sub;sort_top,,,,,,,,
/home/dakre/ece506_hw1/src/sort_TB.v,1517808172,verilog,,,,sort_TB,,,,,,,,
