Release 13.4 Map O.87xd (nt)
Xilinx Mapping Report File for Design 'plasma'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vfx70t-ff1136-1 -w -logic_opt off -ol
high -xe n -t 1 -global_opt speed -equivalent_register_removal on -mt 2 -cm
speed -ir off -pr b -lc auto -power off -o plasma_map.ncd plasma.ngd plasma.pcf 
Target Device  : xc5vfx70t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Thu Nov 01 16:18:40 2012

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                 1,613 out of  44,800    3%
    Number used as Flip Flops:               1,613
  Number of Slice LUTs:                      3,075 out of  44,800    6%
    Number used as logic:                    2,562 out of  44,800    5%
      Number using O6 output only:           2,305
      Number using O5 output only:              16
      Number using O5 and O6:                  241
    Number used as Memory:                     512 out of  13,120    3%
      Number used as Single Port RAM:          512
        Number using O6 output only:           512
    Number used as exclusive route-thru:         1
  Number of route-thrus:                         8
    Number using O6 output only:                 7
    Number using O5 output only:                 1

Slice Logic Distribution:
  Number of occupied Slices:                   891 out of  11,200    7%
  Number of LUT Flip Flop pairs used:        3,395
    Number with an unused Flip Flop:         1,782 out of   3,395   52%
    Number with an unused LUT:                 320 out of   3,395    9%
    Number of fully used LUT-FF pairs:       1,293 out of   3,395   38%
    Number of unique control sets:              65
    Number of slice register sites lost
      to control set restrictions:              11 out of  44,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       167 out of     640   26%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       8 out of     148    5%
    Number using BlockRAM only:                  8
    Total primitives used:
      Number of 36k BlockRAM used:               8
    Total Memory used (KB):                    288 out of   5,328    5%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1

Average Fanout of Non-Clock Nets:                5.04

Peak Memory Usage:  422 MB
Total REAL time to MAP completion:  5 mins 10 secs 
Total CPU time to MAP completion (all processors):   5 mins 47 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your license support version '2012.12' for ISE expires in
29 days after which you will not qualify for Xilinx software updates or new
releases.

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
INFO:LIT:243 - Logical network CLK_BUFGP/N2 has no load.
INFO:LIT:395 - The above info message is repeated 1 more times for the following
   (max. 5 shown):
   CLK_BUFGP/N3
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) removed
   2 block(s) optimized away
   2 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "CLK_BUFGP/N2" is sourceless and has been removed.
The signal "CLK_BUFGP/N3" is sourceless and has been removed.
Unused block "CLK_BUFGP/XST_GND" (ZERO) removed.
Unused block "CLK_BUFGP/XST_VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLK                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_ALM_EMPTY                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<0>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<1>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<2>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<3>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<4>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<5>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<6>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<7>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<8>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<9>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<10>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<11>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<12>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<13>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<14>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<15>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<16>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<17>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<18>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<19>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<20>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<21>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<22>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<23>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<24>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<25>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<26>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<27>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<28>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<29>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<30>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_COMPTEUR<31>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_EMPTY                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_FULL                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<0>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<1>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<2>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<3>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<4>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<5>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<6>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<7>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<8>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<9>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<10>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<11>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<12>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<13>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<14>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<15>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<16>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<17>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<18>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<19>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<20>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<21>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<22>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<23>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<24>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<25>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<26>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<27>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<28>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<29>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<30>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_OUT_DATA<31>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_1_READ_EN                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FIFO_1_VALID                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_2_FULL                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_ALM_EMPTY                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<0>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<1>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<2>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<3>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<4>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<5>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<6>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<7>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<8>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<9>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<10>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<11>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<12>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<13>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<14>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<15>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<16>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<17>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<18>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<19>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<20>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<21>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<22>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<23>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<24>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<25>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<26>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<27>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<28>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<29>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<30>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_COMPTEUR<31>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_EMPTY                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_FULL                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| FIFO_D_VALID                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIO0_OUT<0>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<1>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<2>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<3>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<4>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<5>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<6>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<7>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<8>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<9>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<10>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<11>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<12>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<13>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<14>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<15>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<16>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<17>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<18>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<19>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<20>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<21>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<22>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<23>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<29>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<30>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO0_OUT<31>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIOA_IN<0>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<1>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<2>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<3>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<4>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<5>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<6>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<7>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<8>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<9>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<10>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<11>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<12>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<13>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<14>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<15>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<16>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<17>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<18>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<19>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<20>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<21>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<22>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<23>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<24>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<25>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<26>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<27>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<28>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<29>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<30>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIOA_IN<31>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| RESET                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
