# 32-bit RISC-V-single-cycle-core-V

![phpdEw2W1](https://github.com/user-attachments/assets/55cd774c-676e-4f7c-af00-d3840ec959f6)
![image](https://github.com/user-attachments/assets/482566cd-9f13-42f6-8cb7-3b034eb9e0d4)
![image](https://github.com/user-attachments/assets/e0fe30a9-7a39-4074-bb58-087801248c69)


# simulation result in modelsim 






[Uploading onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /RISC_V_TOP_tb/DUT/CLK
add wave -noupdate /RISC_V_TOP_tb/DUT/Reset
add wave -noupdate /RISC_V_TOP_tb/DUT/Reg_Write
add wave -noupdate /RISC_V_TOP_tb/DUT/Mem_Write
add wave -noupdate /RISC_V_TOP_tb/DUT/PC_Src
add wave -noupdate /RISC_V_TOP_tb/DUT/zero
add wave -noupdate /RISC_V_TOP_tb/DUT/branch
add wave -noupdate /RISC_V_TOP_tb/DUT/ALU_Src
add wave -noupdate /RISC_V_TOP_tb/DUT/Jump
add wave -noupdate /RISC_V_TOP_tb/DUT/OPCode_b_5
add wave -noupdate /RISC_V_TOP_tb/DUT/func_7_b_5
add wave -noupdate /RISC_V_TOP_tb/DUT/Imm_Ext
add wave -noupdate /RISC_V_TOP_tb/DUT/instruction
add wave -noupdate /RISC_V_TOP_tb/DUT/PC_Plus4
add wave -noupdate /RISC_V_TOP_tb/DUT/read_data
add wave -noupdate /RISC_V_TOP_tb/DUT/read_datal
add wave -noupdate /RISC_V_TOP_tb/DUT/read_data2
add wave -noupdate /RISC_V_TOP_tb/DUT/Muxed_Src_B
add wave -noupdate /RISC_V_TOP_tb/DUT/ALU_result
add wave -noupdate /RISC_V_TOP_tb/DUT/Result
add wave -noupdate /RISC_V_TOP_tb/DUT/PC_target
add wave -noupdate /RISC_V_TOP_tb/DUT/PC
add wave -noupdate /RISC_V_TOP_tb/DUT/PC_Next
add wave -noupdate /RISC_V_TOP_tb/DUT/ALU_Control
add wave -noupdate /RISC_V_TOP_tb/DUT/ALU_Op
add wave -noupdate /RISC_V_TOP_tb/DUT/Imm_Scr
add wave -noupdate /RISC_V_TOP_tb/DUT/Result_Src
add wave -noupdate /RISC_V_TOP_tb/DUT/read_reg1
add wave -noupdate /RISC_V_TOP_tb/DUT/read_reg2
add wave -noupdate /RISC_V_TOP_tb/DUT/write_reg
add wave -noupdate /RISC_V_TOP_tb/DUT/OP_Code
add wave -noupdate /RISC_V_TOP_tb/DUT/func_7
add wave -noupdate /RISC_V_TOP_tb/DUT/func_3
add wave -noupdate /RISC_V_TOP_tb/DUT/Instr_Imm
add wave -noupdate {/RISC_V_TOP_tb/DUT/Reg_File/registers[2]}
add wave -noupdate {/RISC_V_TOP_tb/DUT/Reg_File/registers[3]}
add wave -noupdate {/RISC_V_TOP_tb/DUT/Reg_File/registers[4]}
add wave -noupdate {/RISC_V_TOP_tb/DUT/Reg_File/registers[5]}
add wave -noupdate {/RISC_V_TOP_tb/DUT/Reg_File/registers[7]}
add wave -noupdate {/RISC_V_TOP_tb/DUT/Data_Mem/DataMemory[47]}
add wave -noupdate {/RISC_V_TOP_tb/DUT/Data_Mem/DataMemory[46]}
add wave -noupdate {/RISC_V_TOP_tb/DUT/Data_Mem/DataMemory[45]}
add wave -noupdate {/RISC_V_TOP_tb/DUT/Data_Mem/DataMemory[44]}
add wave -noupdate {/RISC_V_TOP_tb/DUT/Data_Mem/DataMemory[43]}
add wave -noupdate {/RISC_V_TOP_tb/DUT/Data_Mem/DataMemory[42]}
add wave -noupdate {/RISC_V_TOP_tb/DUT/Data_Mem/DataMemory[41]}
add wave -noupdate {/RISC_V_TOP_tb/DUT/Data_Mem/DataMemory[40]}
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {775 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 289
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {216 ps}
wave.doâ€¦]()



