{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/data_clk_i_0_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/axi_quad_spi_1_ip2intc_irpt:false|",
   "Addressing View_ScaleFactor":"1.46706",
   "Addressing View_TopLeft":"1702,-39",
   "Color Coded_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|",
   "Color Coded_ScaleFactor":"1.9655",
   "Color Coded_TopLeft":"813,955",
   "Default View_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|/data_clk_i_0_1:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/DDR3_CLK_IN_1:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/axi_quad_spi_1_ip2intc_irpt:true|",
   "Default View_ScaleFactor":"0.26525",
   "Default View_TopLeft":"2643,2447",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.103087",
   "Grouping and No Loops_TopLeft":"-3288,-834",
   "Interfaces View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|",
   "Interfaces View_Layout":"",
   "Interfaces View_ScaleFactor":"0.407307",
   "Interfaces View_TopLeft":"-137,-199",
   "No Loops_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|",
   "No Loops_ScaleFactor":"0.181599",
   "No Loops_TopLeft":"-1222,-600",
   "Reduced Jogs_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|/axi_dmac_rf_tx_irq:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/clk_wiz_0_i2s_data_clk:true|/axi_dmac_rf_rx_irq:true|/axi_iic_0_iic2intc_irpt:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_dmac_i2s_tx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/DDR3_CLK_IN_1:true|/axi_quad_spi_0_ip2intc_irpt:true|/clk_wiz_0_qspi_ext_clk:true|/mig_7series_0_ui_clk:true|/axi_ad9361_0_gps_pps_irq:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/clk_wiz_0_delay_ref_clk:true|",
   "Reduced Jogs_ScaleFactor":"1.1256",
   "Reduced Jogs_TopLeft":"1707,845",
   "comment_0":"Build Timestamping IP and connect to 2 AND gates that are currently masked with VCC to apply backpressure to DMA and ADC",
   "comment_1":"For TX, we apply back-pressure by telling the Unpacker that the data from the DMA is not ready.
Since the Unpacker copies the valid signal into the ready signal, there is no need to signal the DMA that the Unpacker is not ready.",
   "comment_2":"For RX, we apply back-pressure by masking the wr_en from the ADC. This way, the ADC keeps spitting out samples that get ignored by the Packer.",
   "commentid":"comment_0|comment_1|comment_2|",
   "fillcolor_comment_0":"",
   "fillcolor_comment_1":"",
   "fillcolor_comment_2":"",
   "font_comment_0":"33",
   "font_comment_1":"33",
   "font_comment_2":"33",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port PCIe_REFCLK -pg 1 -lvl 0 -x -40 -y 2970 -defaultsOSRD
preplace port PCIe -pg 1 -lvl 14 -x 6260 -y 2250 -defaultsOSRD
preplace port AUDIO_I2C -pg 1 -lvl 14 -x 6260 -y 1980 -defaultsOSRD
preplace port FLASH_QSPI -pg 1 -lvl 14 -x 6260 -y 2360 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 14 -x 6260 -y 3150 -defaultsOSRD
preplace port ADCIN_MAIN -pg 1 -lvl 0 -x -40 -y 3040 -defaultsOSRD
preplace port TRX_SPI -pg 1 -lvl 14 -x 6260 -y 2730 -defaultsOSRD
preplace port SYS_I2C -pg 1 -lvl 14 -x 6260 -y 2140 -defaultsOSRD
preplace port SYNTH_SPI -pg 1 -lvl 14 -x 6260 -y 2570 -defaultsOSRD
preplace port port-id_TRX_DATA_CLK -pg 1 -lvl 0 -x -40 -y 1370 -defaultsOSRD
preplace port port-id_TRX_FBCLK -pg 1 -lvl 14 -x 6260 -y 320 -defaultsOSRD
preplace port port-id_TRX_TXFRAME -pg 1 -lvl 14 -x 6260 -y 340 -defaultsOSRD
preplace port port-id_TRX_RXFRAME -pg 1 -lvl 0 -x -40 -y 1390 -defaultsOSRD
preplace port port-id_TRX_EN -pg 1 -lvl 14 -x 6260 -y 380 -defaultsOSRD
preplace port port-id_TRX_TXNRX -pg 1 -lvl 14 -x 6260 -y 400 -defaultsOSRD
preplace port port-id_PCIe_RESETn -pg 1 -lvl 0 -x -40 -y 1740 -defaultsOSRD
preplace port port-id_FPGA_CLK1 -pg 1 -lvl 0 -x -40 -y 2390 -defaultsOSRD
preplace port port-id_TRX_CLK_OUT -pg 1 -lvl 0 -x -40 -y 40 -defaultsOSRD
preplace port port-id_FPGA_CLK0 -pg 1 -lvl 0 -x -40 -y 3740 -defaultsOSRD
preplace port port-id_TRX_5V0_PA1_OCn -pg 1 -lvl 0 -x -40 -y 4680 -defaultsOSRD
preplace port port-id_TRX_5V0_PA2_OCn -pg 1 -lvl 0 -x -40 -y 4700 -defaultsOSRD
preplace port port-id_TRX_5V0_BIAS_T1_OCn -pg 1 -lvl 0 -x -40 -y 4640 -defaultsOSRD
preplace port port-id_TRX_5V0_BIAS_T2_OCn -pg 1 -lvl 0 -x -40 -y 4660 -defaultsOSRD
preplace port port-id_SYNTH_LD -pg 1 -lvl 0 -x -40 -y 4430 -defaultsOSRD
preplace port port-id_CLK_MNGR_IRQn -pg 1 -lvl 0 -x -40 -y 20 -defaultsOSRD
preplace port port-id_VIN_REG_ALERTn -pg 1 -lvl 0 -x -40 -y 60 -defaultsOSRD
preplace port port-id_CODEC_I2S_BCLK -pg 1 -lvl 14 -x 6260 -y 3500 -defaultsOSRD
preplace port port-id_CODEC_I2S_LRCLK -pg 1 -lvl 14 -x 6260 -y 3520 -defaultsOSRD
preplace port port-id_CODEC_I2S_SDIN -pg 1 -lvl 14 -x 6260 -y 3540 -defaultsOSRD
preplace port port-id_CODEC_I2S_SDOUT -pg 1 -lvl 0 -x -40 -y 4580 -defaultsOSRD
preplace port port-id_CODEC_MCLK -pg 1 -lvl 14 -x 6260 -y 3600 -defaultsOSRD
preplace portBus TRX_P1_RXDATA -pg 1 -lvl 0 -x -40 -y 1350 -defaultsOSRD
preplace portBus TRX_P0_TXDATA -pg 1 -lvl 14 -x 6260 -y 360 -defaultsOSRD
preplace portBus TRX_CTRL_OUT -pg 1 -lvl 0 -x -40 -y 560 -defaultsOSRD
preplace portBus TRX_CTRL_IN -pg 1 -lvl 14 -x 6260 -y 3700 -defaultsOSRD
preplace portBus TRX_EN_AGC -pg 1 -lvl 14 -x 6260 -y 3800 -defaultsOSRD
preplace portBus CODEC_RSTn -pg 1 -lvl 14 -x 6260 -y 2000 -defaultsOSRD
preplace portBus PCIe_CLKREQn -pg 1 -lvl 14 -x 6260 -y 4520 -defaultsOSRD
preplace portBus TRX_RESETn -pg 1 -lvl 14 -x 6260 -y 3900 -defaultsOSRD
preplace portBus TRX_SYNC_IN -pg 1 -lvl 14 -x 6260 -y 4000 -defaultsOSRD
preplace portBus SYNTH_RESETn -pg 1 -lvl 14 -x 6260 -y 4420 -defaultsOSRD
preplace portBus SYNTH_MUTE -pg 1 -lvl 14 -x 6260 -y 4220 -defaultsOSRD
preplace portBus SYNTH_SYNC -pg 1 -lvl 14 -x 6260 -y 4320 -defaultsOSRD
preplace portBus SYNTH_CE -pg 1 -lvl 14 -x 6260 -y 4120 -defaultsOSRD
preplace portBus CLK_MNGR_OEn -pg 1 -lvl 14 -x 6260 -y 2900 -defaultsOSRD
preplace portBus PM_I2C_EN -pg 1 -lvl 14 -x 6260 -y 3000 -defaultsOSRD
preplace portBus CM4_WAKE -pg 1 -lvl 14 -x 6260 -y 3360 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 11 -x 4850 -y 3490 -defaultsOSRD
preplace inst logic_and_0 -pg 1 -lvl 3 -x 810 -y 1480 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 13 -x 6020 -y 3190 -defaultsOSRD
preplace inst rst_mig_7series_0_166M -pg 1 -lvl 7 -x 2680 -y 3430 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M -pg 1 -lvl 4 -x 1190 -y 2010 -swap {0 4 2 3 1 7 9 8 5 6} -defaultsOSRD
preplace inst ad9361_dac_unpacker -pg 1 -lvl 10 -x 4440 -y 620 -defaultsOSRD
preplace inst logic_or_1 -pg 1 -lvl 9 -x 3730 -y 1130 -defaultsOSRD
preplace inst logic_or_0 -pg 1 -lvl 2 -x 440 -y 1470 -swap {1 0 2} -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 12 -x 5460 -y 2750 -defaultsOSRD
preplace inst irq_concat_0 -pg 1 -lvl 10 -x 4440 -y 2400 -defaultsOSRD
preplace inst GND_0 -pg 1 -lvl 13 -x 6020 -y 4520 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 12 -x 5460 -y 650 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 10 -x 4440 -y 3490 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 13 -x 6020 -y 2000 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 28 27} -defaultsOSRD
preplace inst axi_pcie_0 -pg 1 -lvl 8 -x 3120 -y 2760 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 10 -x 4440 -y 2060 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 13 -x 6020 -y 2370 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 13 -x 6020 -y 2740 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 6 -x 2150 -y 2970 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst logic_and_2 -pg 1 -lvl 9 -x 3730 -y 1320 -defaultsOSRD
preplace inst picorv32_0 -pg 1 -lvl 6 -x 2150 -y 2820 -defaultsOSRD
preplace inst axi_iic_1 -pg 1 -lvl 13 -x 6020 -y 2160 -defaultsOSRD
preplace inst axi_quad_spi_2 -pg 1 -lvl 13 -x 6020 -y 2580 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 8 -x 3120 -y 3730 -defaultsOSRD
preplace inst gpio_slice_trx_ctrl_out -pg 1 -lvl 13 -x 6020 -y 3700 -defaultsOSRD
preplace inst gpio_slice_trx_sync_in -pg 1 -lvl 13 -x 6020 -y 4000 -defaultsOSRD
preplace inst gpio_slice_trx_en_agc -pg 1 -lvl 13 -x 6020 -y 3800 -defaultsOSRD
preplace inst gpio_concat_0 -pg 1 -lvl 10 -x 4440 -y 280 -defaultsOSRD
preplace inst GND_3 -pg 1 -lvl 9 -x 3730 -y 260 -defaultsOSRD
preplace inst gpio_slice_trx_up_txnrx -pg 1 -lvl 10 -x 4440 -y 1040 -defaultsOSRD
preplace inst gpio_slice_trx_up_enable -pg 1 -lvl 10 -x 4440 -y 940 -defaultsOSRD
preplace inst gpio_concat_0_1 -pg 1 -lvl 9 -x 3730 -y 4670 -defaultsOSRD
preplace inst gpio_concat_1 -pg 1 -lvl 10 -x 4440 -y 3880 -defaultsOSRD
preplace inst GND_4 -pg 1 -lvl 9 -x 3730 -y 3810 -defaultsOSRD
preplace inst gpio_slice_synth_ce -pg 1 -lvl 13 -x 6020 -y 4120 -defaultsOSRD
preplace inst gpio_slice_synth_mute -pg 1 -lvl 13 -x 6020 -y 4220 -defaultsOSRD
preplace inst gpio_slice_synth_sync -pg 1 -lvl 13 -x 6020 -y 4320 -defaultsOSRD
preplace inst gpio_slice_pm_i2c_en -pg 1 -lvl 13 -x 6020 -y 3000 -defaultsOSRD
preplace inst gpio_slice_clk_mngr_oen -pg 1 -lvl 13 -x 6020 -y 2900 -defaultsOSRD
preplace inst GND_5 -pg 1 -lvl 9 -x 3730 -y 60 -defaultsOSRD
preplace inst GND_6 -pg 1 -lvl 9 -x 3730 -y 3710 -defaultsOSRD
preplace inst ad9361_adc_packer -pg 1 -lvl 5 -x 1600 -y 1190 -swap {0 1 2 3 4 16 14 5 7 9 11 15 12 6 8 10 13} -defaultsOSRD
preplace inst axi_dmac_i2s_rx -pg 1 -lvl 6 -x 2150 -y 2330 -defaultsOSRD
preplace inst axi_dmac_rf_rx -pg 1 -lvl 6 -x 2150 -y 1750 -defaultsOSRD
preplace inst axi_dmac_i2s_tx -pg 1 -lvl 6 -x 2150 -y 2630 -defaultsOSRD
preplace inst axi_dmac_rf_tx -pg 1 -lvl 6 -x 2150 -y 1470 -defaultsOSRD
preplace inst gpio_slice_trx_resetn -pg 1 -lvl 13 -x 6020 -y 3900 -defaultsOSRD
preplace inst GND_7 -pg 1 -lvl 9 -x 3730 -y 360 -defaultsOSRD
preplace inst gpio_slice_synth_resetn -pg 1 -lvl 13 -x 6020 -y 4420 -defaultsOSRD
preplace inst GND_8 -pg 1 -lvl 9 -x 3730 -y 3910 -defaultsOSRD
preplace inst rst_clk_wiz_0_250M -pg 1 -lvl 9 -x 3730 -y 4050 -defaultsOSRD
preplace inst gpio_slice_sys_aux_reset -pg 1 -lvl 2 -x 440 -y 2170 -defaultsOSRD
preplace inst gpio_slice_cpu_resetn -pg 1 -lvl 4 -x 1190 -y 2820 -defaultsOSRD
preplace inst gpio_concat_2 -pg 1 -lvl 10 -x 4440 -y 3110 -defaultsOSRD
preplace inst GND_9 -pg 1 -lvl 9 -x 3730 -y 3470 -defaultsOSRD
preplace inst gpio_slice_cm4_wake -pg 1 -lvl 13 -x 6020 -y 3360 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 10 -x 4440 -y 100 -defaultsOSRD
preplace inst GND_11 -pg 1 -lvl 9 -x 3730 -y 2310 -defaultsOSRD
preplace inst GND_13 -pg 1 -lvl 10 -x 4440 -y 820 -defaultsOSRD
preplace inst GND_14 -pg 1 -lvl 9 -x 3730 -y 160 -defaultsOSRD
preplace inst gpio_concat_0_2 -pg 1 -lvl 9 -x 3730 -y 490 -defaultsOSRD
preplace inst GND_15 -pg 1 -lvl 9 -x 3730 -y 3370 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M_pcie_core -pg 1 -lvl 6 -x 2150 -y 2050 -defaultsOSRD
preplace inst GND_17 -pg 1 -lvl 5 -x 1600 -y 2090 -defaultsOSRD
preplace inst GND_18 -pg 1 -lvl 3 -x 810 -y 2030 -defaultsOSRD
preplace inst GND_19 -pg 1 -lvl 6 -x 2150 -y 3450 -defaultsOSRD
preplace inst GND_20 -pg 1 -lvl 8 -x 3120 -y 4050 -defaultsOSRD
preplace inst rst_pulse_gen_0 -pg 1 -lvl 3 -x 810 -y 2160 -defaultsOSRD
preplace inst axi_peripheral_interconnect -pg 1 -lvl 11 -x 4850 -y 2090 -defaultsOSRD
preplace inst axi_pcie_interconnect -pg 1 -lvl 9 -x 3730 -y 3100 -defaultsOSRD
preplace inst axi_cpu_dma_interconnect -pg 1 -lvl 7 -x 2680 -y 2450 -defaultsOSRD
preplace inst gpio_slice_ddr_reset -pg 1 -lvl 8 -x 3120 -y 3950 -defaultsOSRD
preplace inst GND_21 -pg 1 -lvl 9 -x 3730 -y 4410 -defaultsOSRD
preplace inst GND_22 -pg 1 -lvl 9 -x 3730 -y 4510 -defaultsOSRD
preplace inst gpio_slice_ddr_intf_reset -pg 1 -lvl 5 -x 1600 -y 3590 -defaultsOSRD
preplace inst logic_or_2 -pg 1 -lvl 6 -x 2150 -y 3580 -defaultsOSRD
preplace inst rst_axi_ad9361_61M44 -pg 1 -lvl 2 -x 440 -y 1780 -defaultsOSRD
preplace inst VCC_0 -pg 1 -lvl 1 -x 100 -y 1900 -defaultsOSRD
preplace inst GND_23 -pg 1 -lvl 1 -x 100 -y 1800 -defaultsOSRD
preplace inst logic_or_3 -pg 1 -lvl 9 -x 3730 -y 1530 -defaultsOSRD
preplace inst logic_not_0 -pg 1 -lvl 8 -x 3120 -y 1530 -defaultsOSRD
preplace inst logic_or_4 -pg 1 -lvl 3 -x 810 -y 1630 -defaultsOSRD
preplace inst logic_not_1 -pg 1 -lvl 2 -x 440 -y 1620 -defaultsOSRD
preplace inst axi_rf_timestamping_0 -pg 1 -lvl 12 -x 5460 -y 1450 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 12 -x 5460 -y 3230 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 12 -x 5460 -y 1890 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 12 -x 5460 -y 3760 -defaultsOSRD
preplace inst rst_FPGA_CLK1_49M152 -pg 1 -lvl 9 -x 3730 -y 4250 -defaultsOSRD
preplace inst GND_25 -pg 1 -lvl 8 -x 3120 -y 4270 -defaultsOSRD
preplace inst VCC_1 -pg 1 -lvl 8 -x 3120 -y 4370 -defaultsOSRD
preplace inst gpio_slice_i2s_reset -pg 1 -lvl 8 -x 3120 -y 4170 -defaultsOSRD
preplace inst axi_irq_controller_0 -pg 1 -lvl 12 -x 5460 -y 2430 -defaultsOSRD
preplace inst user_led_0 -pg 1 -lvl 10 -x 4440 -y 3610 -defaultsOSRD
preplace inst axi_i2s_0 -pg 1 -lvl 13 -x 6020 -y 3540 -defaultsOSRD
preplace inst axi_dna_0 -pg 1 -lvl 12 -x 5460 -y 2230 -defaultsOSRD
preplace netloc FPGA_CLK0_1 1 0 8 NJ 3740 NJ 3740 NJ 3740 NJ 3740 NJ 3740 NJ 3740 NJ 3740 NJ
preplace netloc FPGA_CLK1_1 1 0 13 NJ 2390 NJ 2390 NJ 2390 NJ 2390 NJ 2390 1780 2520 2350J 2950 NJ 2950 3370 2820 NJ 2820 4670 2830 5060J 2910 5680J
preplace netloc GND_0_dout 1 13 1 NJ 4520
preplace netloc GND_11_dout 1 9 1 4110 2310n
preplace netloc GND_13_dout 1 10 2 NJ 820 5240
preplace netloc GND_14_dout 1 9 1 4170 160n
preplace netloc GND_15_dout 1 9 1 4120 3090n
preplace netloc GND_17_dout 1 5 1 1900 2050n
preplace netloc GND_18_dout 1 3 1 NJ 2030
preplace netloc GND_19_dout 1 6 1 NJ 3450
preplace netloc GND_1_dout 1 10 2 NJ 100 5250
preplace netloc GND_20_dout 1 8 1 3320J 4050n
preplace netloc GND_21_dout 1 9 1 4200J 3270n
preplace netloc GND_22_dout 1 9 1 4170 3130n
preplace netloc GND_23_dout 1 1 1 NJ 1800
preplace netloc GND_25_dout 1 8 1 NJ 4270
preplace netloc GND_3_dout 1 9 1 4070J 260n
preplace netloc GND_4_dout 1 9 1 3910J 3810n
preplace netloc GND_5_dout 1 9 1 4200J 60n
preplace netloc GND_6_dout 1 9 1 3930J 3710n
preplace netloc GND_7_dout 1 9 1 NJ 360
preplace netloc GND_8_dout 1 9 1 NJ 3910
preplace netloc GND_9_dout 1 9 1 3930 3010n
preplace netloc M02_ARESETN_1 1 7 2 2940 3210 NJ
preplace netloc M16_ARESETN_1 1 2 9 NJ 1800 NJ 1800 NJ 1800 1780J 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 4640
preplace netloc RXCLK_1 1 0 12 -10J 1350 NJ 1350 NJ 1350 NJ 1350 1390J 1400 1860J 1340 NJ 1340 NJ 1340 3360J 1410 NJ 1410 4610J 470 NJ
preplace netloc RXDATA_1 1 0 12 -20J 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 1850J 1350 2490J 1420 NJ 1420 NJ 1420 4030J 1400 4630J 510 NJ
preplace netloc RXFRAME_1 1 0 12 NJ 1390 NJ 1390 NJ 1390 NJ 1390 1380J 1380 1830J 1320 2500J 1430 NJ 1430 NJ 1430 4040J 1420 4640J 490 NJ
preplace netloc SYNTH_LD_1 1 0 10 -10J 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 3950J
preplace netloc TRX_5V0_BIAS_T1_OCn_1 1 0 9 NJ 4640 NJ 4640 NJ 4640 NJ 4640 NJ 4640 NJ 4640 NJ 4640 NJ 4640 NJ
preplace netloc TRX_5V0_BIAS_T2_OCn_1 1 0 9 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ
preplace netloc TRX_5V0_PA1_OCn_1 1 0 9 NJ 4680 NJ 4680 NJ 4680 NJ 4680 NJ 4680 NJ 4680 NJ 4680 NJ 4680 NJ
preplace netloc TRX_5V0_PA2_OCn_1 1 0 9 NJ 4700 NJ 4700 NJ 4700 NJ 4700 NJ 4700 NJ 4700 NJ 4700 NJ 4700 NJ
preplace netloc TRX_CTRL_OUT_1 1 0 10 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 3920J
preplace netloc VCC_0_dout 1 1 1 200J 1820n
preplace netloc VCC_1_dout 1 8 1 3400J 4290n
preplace netloc ad9361_adc_packer_fifo_wr_overflow 1 5 7 NJ 1200 NJ 1200 NJ 1200 3370J 1440 NJ 1440 NJ 1440 5250
preplace netloc ad9361_dac_unpacker_fifo_rd_underflow 1 10 2 NJ 590 5050
preplace netloc ad9361_dac_unpacker_s_axis_ready 1 6 4 2460 570 NJ 570 NJ 570 3950J
preplace netloc axi_ad9361_0_adc_data_i0 1 4 9 1430 1010 NJ 1010 NJ 1010 NJ 1010 NJ 1010 4180J 1130 NJ 1130 NJ 1130 5720
preplace netloc axi_ad9361_0_adc_data_i1 1 4 9 1370 420 NJ 420 NJ 420 NJ 420 NJ 420 NJ 420 4610J 220 NJ 220 5710
preplace netloc axi_ad9361_0_adc_data_q0 1 4 9 1410 580 NJ 580 NJ 580 NJ 580 NJ 580 3940J 450 4620J 230 NJ 230 5680
preplace netloc axi_ad9361_0_adc_data_q1 1 4 9 1440 1390 1780J 1210 NJ 1210 NJ 1210 3380J 1200 NJ 1200 NJ 1200 NJ 1200 5690
preplace netloc axi_ad9361_0_adc_enable_i0 1 4 9 1400 1420 1790J 1220 NJ 1220 NJ 1220 3440J 1210 NJ 1210 NJ 1210 5120J 1190 5780
preplace netloc axi_ad9361_0_adc_enable_i1 1 4 9 1410 1440 1810J 1230 NJ 1230 NJ 1230 3450J 1220 NJ 1220 NJ 1220 NJ 1220 5760
preplace netloc axi_ad9361_0_adc_enable_q0 1 4 9 1430 1350 1760J 1240 NJ 1240 NJ 1240 3460J 1230 NJ 1230 NJ 1230 NJ 1230 5770
preplace netloc axi_ad9361_0_adc_enable_q1 1 4 9 1420 1590 NJ 1590 NJ 1590 NJ 1590 3450J 1600 4090J 1590 NJ 1590 5150J 1610 5810
preplace netloc axi_ad9361_0_adc_valid_i0 1 1 12 210 1370 NJ 1370 NJ 1370 NJ 1370 1800J 1300 NJ 1300 NJ 1300 3450J 1400 4010J 1240 NJ 1240 NJ 1240 5850
preplace netloc axi_ad9361_0_adc_valid_i1 1 1 12 220 1550 NJ 1550 NJ 1550 NJ 1550 1880J 1600 NJ 1600 2860J 1630 NJ 1630 4080J 1550 NJ 1550 5180J 1590 5820
preplace netloc axi_ad9361_0_dac_enable_i0 1 9 4 4220 10 NJ 10 NJ 10 5800
preplace netloc axi_ad9361_0_dac_enable_i1 1 9 4 4250 430 NJ 430 5000J 240 5750
preplace netloc axi_ad9361_0_dac_enable_q0 1 9 4 4230 20 NJ 20 NJ 20 5830
preplace netloc axi_ad9361_0_dac_enable_q1 1 9 4 4240 40 NJ 40 NJ 40 5840
preplace netloc axi_ad9361_0_dac_valid_i0 1 8 5 3380 600 3980J 460 NJ 460 5050J 250 5700
preplace netloc axi_ad9361_0_dac_valid_i1 1 8 5 3440 610 3970J 440 NJ 440 5090J 260 5730
preplace netloc axi_ad9361_0_enable 1 12 2 NJ 380 NJ
preplace netloc axi_ad9361_0_gps_pps_irq 1 9 4 4210 30 NJ 30 NJ 30 5720
preplace netloc axi_ad9361_0_l_clk 1 1 12 200 1380 NJ 1380 NJ 1380 1370 1450 1900 1310 NJ 1310 NJ 1310 3380J 1390 4070 1390 4650 1390 5180 1040 5740
preplace netloc axi_ad9361_0_rst 1 1 12 190 1020 NJ 1020 NJ 1020 NJ 1020 NJ 1020 NJ 1020 NJ 1020 NJ 1020 4150J 1140 NJ 1140 NJ 1140 5790
preplace netloc axi_ad9361_0_tx_clk_out 1 12 2 NJ 320 NJ
preplace netloc axi_ad9361_0_tx_data_out 1 12 2 NJ 360 NJ
preplace netloc axi_ad9361_0_tx_frame_out 1 12 2 NJ 340 NJ
preplace netloc axi_ad9361_0_txnrx 1 12 2 NJ 400 NJ
preplace netloc axi_ad9361_adc_r1_mode 1 8 5 3310 980 4200J 1110 NJ 1110 NJ 1110 5680
preplace netloc axi_ad9361_dac_r1_mode 1 8 5 3370 990 4190J 1120 NJ 1120 NJ 1120 5670
preplace netloc axi_dmac_i2s_rx_irq 1 6 4 2410 2190 NJ 2190 NJ 2190 3930J
preplace netloc axi_dmac_i2s_tx_irq 1 6 4 2380 2720 2860J 2410 NJ 2410 NJ
preplace netloc axi_dmac_rf_rx_fifo_wr_xfer_req 1 1 11 220 1560 630J 1700 NJ 1700 NJ 1700 1770 1330 NJ 1330 NJ 1330 3310J 1450 NJ 1450 NJ 1450 NJ
preplace netloc axi_dmac_rf_rx_irq 1 6 4 2470 1870 NJ 1870 NJ 1870 4070J
preplace netloc axi_dmac_rf_tx_irq 1 6 4 2500 1520 2900J 1600 3380J 1640 4090J
preplace netloc axi_dmac_rf_tx_m_axis_data 1 6 4 2470 590 NJ 590 NJ 590 3990J
preplace netloc axi_dmac_rf_tx_m_axis_valid 1 6 6 NJ 1470 NJ 1470 3330 1460 4050J 1430 NJ 1430 NJ
preplace netloc axi_dmac_rf_tx_m_axis_xfer_req 1 6 2 NJ 1530 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 9 4 4250 1540 NJ 1540 5170J 1640 5790
preplace netloc axi_gpio_1_gpio_io_o 1 12 1 5680 3760n
preplace netloc axi_gpio_2_gpio_io_o 1 1 12 220 2820 NJ 2820 970 2880 1410 2900 NJ 2900 NJ 2900 2860 2940 3460J 2830 NJ 2830 4660J 2840 5050J 2900 5710
preplace netloc axi_i2s_0_i2s_bclk 1 13 1 NJ 3500
preplace netloc axi_i2s_0_i2s_lrclk 1 13 1 NJ 3520
preplace netloc axi_i2s_0_i2s_mclk 1 13 1 NJ 3600
preplace netloc axi_i2s_0_i2s_sdata_out 1 13 1 NJ 3540
preplace netloc axi_iic_0_gpo 1 13 1 NJ 2000
preplace netloc axi_iic_0_iic2intc_irpt 1 9 5 4250 1560 NJ 1560 5160J 1630 NJ 1630 6210
preplace netloc axi_iic_1_gpo 1 12 2 5850 3060 6220
preplace netloc axi_iic_1_iic2intc_irpt 1 9 5 4240 2850 NJ 2850 5040J 2880 5750J 2830 6210
preplace netloc axi_irq_controller_0_cpu_irq_out 1 5 8 1970 2740 NJ 2740 2870J 2570 NJ 2570 4020J 2630 NJ 2630 NJ 2630 5690
preplace netloc axi_irq_controller_0_pcie_msi_request 1 7 6 2930 2590 NJ 2590 3990J 2620 NJ 2620 NJ 2620 5680
preplace netloc axi_irq_controller_0_pcie_msi_vector 1 7 6 2940 2600 3400J 2640 NJ 2640 4630J 2590 NJ 2590 5670
preplace netloc axi_pcie_0_INTX_MSI_Grant 1 8 4 3430J 2800 NJ 2800 NJ 2800 5240
preplace netloc axi_pcie_0_MSI_Vector_Width 1 8 4 NJ 2850 4020J 2870 NJ 2870 5020
preplace netloc axi_pcie_0_MSI_enable 1 8 4 3350J 2840 NJ 2840 4650J 2640 5160
preplace netloc axi_pcie_0_axi_aclk_out 1 2 11 640 1970 970 1900 NJ 1900 1890 2210 2370 2960 NJ 2960 3340 2860 4160 1980 4660 1570 5200 2000 5850
preplace netloc axi_pcie_0_axi_ctl_aclk_out 1 8 3 3370J 1970 NJ 1970 N
preplace netloc axi_pcie_0_interrupt_out 1 8 2 3390 2370 NJ
preplace netloc axi_pcie_0_mmcm_lock 1 3 7 980 2150 NJ 2150 1920 2170 NJ 2170 NJ 2170 3410 2790 4000
preplace netloc axi_pcie_0_user_link_up 1 8 2 3330J 3550 4210
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 9 5 4210 2890 NJ 2890 NJ 2890 5760J 2840 6200
preplace netloc axi_quad_spi_1_ip2intc_irpt 1 9 5 4220 3340 4620J 3090 NJ 3090 5830J 3070 6190
preplace netloc axi_quad_spi_2_ip2intc_irpt 1 9 5 4250 2650 NJ 2650 5250J 2600 5710J 2490 6190
preplace netloc axi_rf_timestamping_0_rx_enable 1 2 11 660 1400 980J 1430 NJ 1430 1840J 1250 NJ 1250 NJ 1250 3490J 1240 3980J 1250 NJ 1250 NJ 1250 5670
preplace netloc axi_rf_timestamping_0_tx_enable 1 8 5 3490 1610 NJ 1610 NJ 1610 5140J 1620 5680
preplace netloc clk_wiz_0_clk_out1 1 8 5 3500 3560 4180J 3400 4670J 3270 5230J 3120 5700J
preplace netloc clk_wiz_0_delay_ref_clk 1 8 5 3450J 2810 NJ 2810 NJ 2810 5190 3080 5750J
preplace netloc clk_wiz_0_locked 1 8 2 3490 2890 3980J
preplace netloc gpio_concat_0_2_dout 1 9 1 3930 280n
preplace netloc gpio_concat_0_dout 1 10 2 4630 420 5220J
preplace netloc gpio_concat_1_dout 1 9 1 4060 240n
preplace netloc gpio_concat_2_dout 1 10 2 NJ 3880 5130
preplace netloc gpio_concat_2_dout1 1 10 2 4610 3260 NJ
preplace netloc gpio_slice_clk_mngr_oen_Dout 1 13 1 NJ 2900
preplace netloc gpio_slice_cm4_wake_Dout 1 13 1 NJ 3360
preplace netloc gpio_slice_cpu_resetn_Dout 1 4 2 NJ 2820 NJ
preplace netloc gpio_slice_ddr_intf_reset_Dout 1 5 1 NJ 3590
preplace netloc gpio_slice_ddr_reset_Dout 1 8 1 3330J 3950n
preplace netloc gpio_slice_i2s_reset_Dout 1 8 1 3300J 4170n
preplace netloc gpio_slice_pm_i2c_en_Dout 1 13 1 NJ 3000
preplace netloc gpio_slice_synth_ce_Dout 1 13 1 NJ 4120
preplace netloc gpio_slice_synth_mute_Dout 1 13 1 NJ 4220
preplace netloc gpio_slice_synth_resetn_Dout 1 13 1 NJ 4420
preplace netloc gpio_slice_synth_sync_Dout 1 13 1 NJ 4320
preplace netloc gpio_slice_sys_aux_reset_Dout 1 2 1 NJ 2170
preplace netloc gpio_slice_trx_en_agc_Dout 1 13 1 NJ 3800
preplace netloc gpio_slice_trx_resestn_Dout 1 13 1 NJ 3900
preplace netloc gpio_slice_trx_sync_in_Dout 1 13 1 NJ 4000
preplace netloc gpio_slice_trx_up_enable_Dout 1 10 2 4620J 790 NJ
preplace netloc gpio_slice_trx_up_txnrx_Dout 1 10 2 4650J 810 NJ
preplace netloc i2s_sdata_in_0_1 1 0 14 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 NJ 4580 6190
preplace netloc irq_concat_0_dout 1 10 2 4610 2570 5130J
preplace netloc logic_and_0_Res 1 3 2 970 1270 NJ
preplace netloc logic_and_2_Res 1 9 1 4000 560n
preplace netloc logic_not_0_Res 1 8 1 3360 1520n
preplace netloc logic_not_1_Res 1 2 1 NJ 1620
preplace netloc logic_or_0_Res 1 2 10 650 1560 NJ 1560 NJ 1560 1780J 1610 NJ 1610 NJ 1610 3360J 1620 4070J 1530 NJ 1530 5100
preplace netloc logic_or_1_Res 1 9 3 4170 1470 NJ 1470 NJ
preplace netloc logic_or_2_Res 1 6 1 2380 3430n
preplace netloc logic_or_3_Res 1 9 1 4020 620n
preplace netloc logic_or_4_Res 1 3 2 960 1250 NJ
preplace netloc mig_7series_0_init_calib_complete 1 9 5 4250 3350 4650J 3100 NJ 3100 5850J 3080 6210
preplace netloc mig_7series_0_mmcm_locked 1 6 8 2490 3540 NJ 3540 NJ 3540 4110 3360 NJ 3360 NJ 3360 5670J 3300 6190
preplace netloc mig_7series_0_ui_clk 1 6 8 2490 3310 NJ 3310 3480 3310 3910J 3390 4620J 3420 NJ 3420 NJ 3420 6200
preplace netloc mig_7series_0_ui_clk_sync_rst 1 5 9 1970 4110 NJ 4110 NJ 4110 3300J 4150 NJ 4150 NJ 4150 NJ 4150 5810J 4060 6220
preplace netloc picorv32_0_eoi 1 6 6 2330 2890 2870J 2920 3480J 2880 NJ 2880 NJ 2880 5000J
preplace netloc picorv32_0_trap 1 6 4 2340 2880 2880J 2930 3470J 2870 3970J
preplace netloc rst_FPGA_CLK1_49M152_interconnect_aresetn 1 9 2 4130J 2180 4620
preplace netloc rst_FPGA_CLK1_49M152_peripheral_aresetn 1 9 4 4190 3670 4640J 3570 NJ 3570 NJ
preplace netloc rst_axi_ad9361_61M44_peripheral_aresetn 1 2 10 640J 1410 NJ 1410 NJ 1410 1820J 1260 NJ 1260 NJ 1260 3500J 1250 3960 1190 NJ 1190 5010J
preplace netloc rst_axi_ad9361_61M44_peripheral_reset 1 2 7 660 1710 980J 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 3330
preplace netloc rst_axi_pcie_0_125M_interconnect_aresetn 1 4 7 1400J 1940 NJ 1940 2440 2180 NJ 2180 3440 2180 4080 2190 4680
preplace netloc rst_axi_pcie_0_125M_pcie_core_peripheral_aresetn 1 6 2 2450 2160 2900J
preplace netloc rst_axi_pcie_0_125M_peripheral_aresetn 1 4 9 N 1990 1910 2500 2410J 2730 2910 2580 NJ 2580 3960 2660 4620J 2580 5210 2020 5820
preplace netloc rst_mig_7series_0_166M_peripheral_aresetn 1 7 6 NJ 3470 3320J 3530 4140 3370 4660J 3280 5240J 3130 5670J
preplace netloc rst_mig_7series_0_250M_peripheral_aresetn 1 9 4 4150 3380 4680J 3290 5250J 3140 5690J
preplace netloc rst_pulse_gen_0_rst_out 1 3 1 970 2010n
preplace netloc util_ds_buf_0_IBUF_OUT 1 6 2 2470J 2810 NJ
preplace netloc util_upack2_1_fifo_rd_data_0 1 10 2 NJ 610 5120
preplace netloc util_upack2_1_fifo_rd_data_1 1 10 2 NJ 630 5240
preplace netloc util_upack2_1_fifo_rd_data_2 1 10 2 NJ 650 5070
preplace netloc util_upack2_1_fifo_rd_data_3 1 10 2 NJ 670 5230
preplace netloc util_vector_logic_2_Res 1 0 9 NJ 1740 180 1680 620J 1720 960 1910 NJ 1910 1780 1950 2390 3330 NJ 3330 3310
preplace netloc xadc_wiz_0_ip2intc_irpt 1 9 4 4230 2860 NJ 2860 5030J 2870 5670
preplace netloc xadc_wiz_0_temp_out 1 12 1 5840 2810n
preplace netloc xlslice_0_Dout 1 13 1 NJ 3700
preplace netloc PCIe_REFCLK_1 1 0 6 NJ 2970 NJ 2970 NJ 2970 NJ 2970 NJ 2970 NJ
preplace netloc Vp_Vn_0_1 1 0 12 -20J 2510 NJ 2510 NJ 2510 NJ 2510 NJ 2510 NJ 2510 2360J 2910 NJ 2910 3420J 2740 NJ 2740 NJ 2740 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 10 1 NJ 3490
preplace netloc axi_dmac_i2s_rx_m_dest_axi 1 6 1 N 2310
preplace netloc axi_dmac_i2s_tx_m_axis 1 6 7 2400J 2710 2880J 2610 NJ 2610 NJ 2610 NJ 2610 NJ 2610 5730
preplace netloc axi_dmac_i2s_tx_m_src_axi 1 6 1 2420 2290n
preplace netloc axi_dmac_rf_rx_m_dest_axi 1 6 1 2460 1740n
preplace netloc axi_dmac_rf_tx_m_src_axi 1 6 1 2480 1410n
preplace netloc axi_i2s_0_m_axis 1 5 9 1950 1030 NJ 1030 NJ 1030 NJ 1030 4130J 1180 NJ 1180 NJ 1180 NJ 1180 6230
preplace netloc axi_iic_0_IIC 1 13 1 NJ 1980
preplace netloc axi_iic_1_IIC 1 13 1 NJ 2140
preplace netloc axi_interconnect_0_M00_AXI 1 5 7 1940 880 NJ 880 NJ 880 NJ 880 NJ 880 NJ 880 5070
preplace netloc axi_interconnect_0_M00_AXI1 1 9 1 3920 2040n
preplace netloc axi_interconnect_0_M00_AXI2 1 7 2 2910 2560 3380J
preplace netloc axi_interconnect_0_M01_AXI 1 5 7 1970 1040 NJ 1040 NJ 1040 NJ 1040 4160J 1100 NJ 1100 5040
preplace netloc axi_interconnect_0_M01_AXI1 1 9 4 4100J 1580 NJ 1580 5130J 1650 5840
preplace netloc axi_interconnect_0_M01_AXI2 1 7 1 2890 2460n
preplace netloc axi_interconnect_0_M02_AXI1 1 9 4 3920 3330 4630J 3110 NJ 3110 5760J
preplace netloc axi_interconnect_0_M03_AXI 1 11 2 5100J 1980 N
preplace netloc axi_interconnect_0_M03_AXI1 1 9 1 3940 3130n
preplace netloc axi_interconnect_0_M04_AXI 1 11 2 NJ 1990 5830
preplace netloc axi_interconnect_0_M05_AXI 1 7 5 2920 1060 NJ 1060 4100J 1150 NJ 1150 5030
preplace netloc axi_interconnect_0_M06_AXI 1 5 7 1960 1050 NJ 1050 NJ 1050 NJ 1050 4110J 1160 NJ 1160 5020
preplace netloc axi_interconnect_0_M07_AXI 1 5 7 1930 1000 NJ 1000 NJ 1000 NJ 1000 4140J 1170 NJ 1170 5000
preplace netloc axi_interconnect_0_M09_AXI 1 11 1 5100 2090n
preplace netloc axi_interconnect_0_M10_AXI 1 11 2 NJ 2110 5810
preplace netloc axi_interconnect_0_M11_AXI 1 11 2 5110 2140 NJ
preplace netloc axi_interconnect_0_M12_AXI 1 11 2 N 2150 5800J
preplace netloc axi_interconnect_0_M15_AXI 1 11 1 5090 450n
preplace netloc axi_pcie_0_M_AXI 1 8 1 3360 2670n
preplace netloc axi_pcie_0_pcie_7x_mgt 1 8 6 3310J 1650 4190J 1600 NJ 1600 NJ 1600 NJ 1600 6240J
preplace netloc axi_peripheral_interconnect_M02_AXI 1 11 1 5160 1860n
preplace netloc axi_peripheral_interconnect_M08_AXI 1 11 2 NJ 2070 5780
preplace netloc axi_peripheral_interconnect_M13_AXI 1 11 1 5080 2170n
preplace netloc axi_peripheral_interconnect_M14_AXI 1 11 1 5070 2190n
preplace netloc axi_peripheral_interconnect_M16_AXI 1 11 1 5120 1370n
preplace netloc axi_peripheral_interconnect_M17_AXI 1 11 1 5090 2250n
preplace netloc axi_protocol_convert_0_M_AXI 1 10 1 4620 1670n
preplace netloc axi_quad_spi_0_SPI_0 1 13 1 NJ 2360
preplace netloc axi_quad_spi_1_SPI_0 1 13 1 NJ 2730
preplace netloc axi_quad_spi_2_SPI_0 1 13 1 NJ 2570
preplace netloc mig_7series_0_DDR3 1 13 1 NJ 3150
preplace netloc picorv32_0_M_AXI 1 6 1 2430 2330n
preplace netloc util_cpack2_0_packed_fifo_wr 1 5 1 1870 1180n
preplace netloc axi_peripheral_interconnect_M18_AXI 1 11 1 5160 2210n
preplace cgraphic comment_2 place top 809 -128 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_1 place top 814 -247 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_0 place top 815 -321 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -40 100 440 810 1190 1600 2150 2680 3120 3730 4440 4850 5460 6020 6260
pagesize -pg 1 -db -bbox -sgen -260 0 6480 4760
",
   "linecolor_comment_0":"",
   "linecolor_comment_1":"",
   "linecolor_comment_2":"",
   "textcolor_comment_0":"",
   "textcolor_comment_1":"",
   "textcolor_comment_2":""
}
{
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_axi4_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_board_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"6",
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_bram_cntlr_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"23",
   """""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""":"5"
}
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1",
   "/comment_2":"comment_2"
}