

================================================================
== Vitis HLS Report for 'array_copy_Pipeline_VITIS_LOOP_49_2'
================================================================
* Date:           Sun Feb 18 18:05:50 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_array_copy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  7.776 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.360 us|  0.360 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_2  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|       0|      21|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|      13|      82|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_59_1_1_U10  |mul_32ns_32ns_59_1_1  |        0|   3|  0|  21|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   3|  0|  21|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |indvars_iv_next9_fu_80_p2  |         +|   0|  0|  13|           5|           1|
    |exitcond102_fu_74_p2       |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  25|          11|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvars_iv8_load  |   9|          2|    5|         10|
    |indvars_iv8_fu_36                  |   9|          2|    5|         10|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  36|          8|   12|         24|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  1|   0|    1|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |indvars_iv8_cast_reg_127  |  5|   0|   64|         59|
    |indvars_iv8_fu_36         |  5|   0|    5|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 13|   0|   72|         59|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_49_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_49_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_49_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_49_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_49_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_49_2|  return value|
|vla_u3_29fixp1_address0  |  out|    4|   ap_memory|                       vla_u3_29fixp1|         array|
|vla_u3_29fixp1_ce0       |  out|    1|   ap_memory|                       vla_u3_29fixp1|         array|
|vla_u3_29fixp1_q0        |   in|   32|   ap_memory|                       vla_u3_29fixp1|         array|
|ys_u5_27fixp_address0    |  out|    4|   ap_memory|                         ys_u5_27fixp|         array|
|ys_u5_27fixp_ce0         |  out|    1|   ap_memory|                         ys_u5_27fixp|         array|
|ys_u5_27fixp_we0         |  out|    1|   ap_memory|                         ys_u5_27fixp|         array|
|ys_u5_27fixp_d0          |  out|   28|   ap_memory|                         ys_u5_27fixp|         array|
+-------------------------+-----+-----+------------+-------------------------------------+--------------+

