# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ProcesadorVectorial_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/MySpot/ComputerArchitecture2.Project2 {C:/MySpot/ComputerArchitecture2.Project2/sign_extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:39 on Oct 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/MySpot/ComputerArchitecture2.Project2" C:/MySpot/ComputerArchitecture2.Project2/sign_extend.sv 
# -- Compiling module sign_extend
# ** Warning: C:/MySpot/ComputerArchitecture2.Project2/sign_extend.sv(9): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/MySpot/ComputerArchitecture2.Project2/sign_extend.sv(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sign_extend
# End time: 19:51:39 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+C:/MySpot/ComputerArchitecture2.Project2 {C:/MySpot/ComputerArchitecture2.Project2/sign_extend_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:39 on Oct 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/MySpot/ComputerArchitecture2.Project2" C:/MySpot/ComputerArchitecture2.Project2/sign_extend_tb.sv 
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 19:51:39 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.sign_extend_tb
# vsim work.sign_extend_tb 
# Start time: 19:53:33 on Oct 24,2022
# Loading sv_std.std
# Loading work.sign_extend_tb
# Loading work.sign_extend
vsim work.sign_extend_tb
# End time: 19:53:42 on Oct 24,2022, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
# vsim work.sign_extend_tb 
# Start time: 19:53:42 on Oct 24,2022
# Loading sv_std.std
# Loading work.sign_extend_tb
# Loading work.sign_extend
vsim work.sign_extend_tb
# End time: 19:53:47 on Oct 24,2022, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim work.sign_extend_tb 
# Start time: 19:53:47 on Oct 24,2022
# Loading sv_std.std
# Loading work.sign_extend_tb
# Loading work.sign_extend
add wave -position end  sim:/sign_extend_tb/clk
add wave -position end  sim:/sign_extend_tb/num_in
add wave -position end  sim:/sign_extend_tb/imm_src
add wave -position end  sim:/sign_extend_tb/num_out
run
# End time: 19:54:23 on Oct 24,2022, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
