

================================================================
== Vivado HLS Report for 'fc3'
================================================================
* Date:           Sat Jun 20 14:10:40 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.719|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3231|  3231|  3231|  3231|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- fc_layer3_label10   |  2688|  2688|        32|          -|          -|    84|    no    |
        | + fc_layer3_label42  |    30|    30|         3|          -|          -|    10|    no    |
        |- fc_layer1_label15   |   200|   200|        20|          -|          -|    10|    no    |
        |- fc_layer1_label16   |   340|   340|        34|          -|          -|    10|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|     80|   2404|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      9|   1343|   2446|
|Memory           |        1|      -|     40|      5|
|Multiplexer      |        -|      -|      -|    403|
|Register         |        -|      -|    824|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|     10|   2287|   5258|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|     15|      7|     36|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |                   Instance                   |                  Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |lenet_hls_fadd_32ns_32ns_32_5_full_dsp_1_U47  |lenet_hls_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|
    |lenet_hls_fdiv_32ns_32ns_32_16_1_U48          |lenet_hls_fdiv_32ns_32ns_32_16_1          |        0|      0|  761|  994|
    |lenet_hls_fexp_32ns_32ns_32_9_full_dsp_1_U50  |lenet_hls_fexp_32ns_32ns_32_9_full_dsp_1  |        0|      7|  277|  924|
    |lenet_hls_fpext_32ns_64_1_1_U49               |lenet_hls_fpext_32ns_64_1_1               |        0|      0|  100|  138|
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |Total                                         |                                          |        0|      9| 1343| 2446|
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +----------------------------------------------+------------------------------------------+--------------+
    |                   Instance                   |                  Module                  |  Expression  |
    +----------------------------------------------+------------------------------------------+--------------+
    |lenet_hls_mac_muladd_16s_11s_27ns_27_1_1_U51  |lenet_hls_mac_muladd_16s_11s_27ns_27_1_1  | i0 * i1 + i2 |
    +----------------------------------------------+------------------------------------------+--------------+

    * Memory: 
    +-----------------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |         Memory        |          Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |fc3_layer_bias_V_U     |fc3_fc3_layer_bias_V     |        0|   8|   2|    10|    8|     1|           80|
    |fc3_layer_weights_V_U  |fc3_fc3_layer_weights_V  |        1|   0|   0|   840|   11|     1|         9240|
    |output_V_U             |fc3_output_V             |        0|  32|   3|    10|   16|     1|          160|
    +-----------------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |Total                  |                         |        1|  40|   5|   860|   35|     3|         9480|
    +-----------------------+-------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |i_3_fu_400_p2                    |     +    |      0|   0|   13|           4|           1|
    |i_4_fu_452_p2                    |     +    |      0|   0|   13|           4|           1|
    |i_5_fu_781_p2                    |     +    |      0|   0|   13|           4|           1|
    |j_3_fu_354_p2                    |     +    |      0|   0|   15|           7|           1|
    |lsb_index_1_fu_859_p2            |     +    |      0|   0|   39|           6|          32|
    |lsb_index_fu_538_p2              |     +    |      0|   0|   39|           6|          32|
    |m_5_fu_696_p2                    |     +    |      0|   0|   71|          64|          64|
    |m_8_fu_1017_p2                   |     +    |      0|   0|   71|          64|          64|
    |p_Repl2_3_trunc_fu_735_p2        |     +    |      0|   0|    8|           8|           8|
    |p_Repl2_5_trunc_fu_1056_p2       |     +    |      0|   0|    8|           8|           8|
    |tmp_2_fu_384_p2                  |     +    |      0|   0|   13|          11|          11|
    |tmp_35_fu_611_p2                 |     +    |      0|   0|   23|           6|          16|
    |tmp_43_fu_656_p2                 |     +    |      0|   0|   39|           6|          32|
    |tmp_47_fu_932_p2                 |     +    |      0|   0|   23|           6|          16|
    |tmp_4_fu_410_p2                  |     +    |      0|   0|   13|          11|          11|
    |tmp_59_fu_977_p2                 |     +    |      0|   0|   39|           6|          32|
    |tmp_74_fu_1171_p2                |     +    |      0|   0|   12|           5|          12|
    |tmp_V_13_fu_468_p2               |     +    |      0|   0|   23|          16|          16|
    |F2_fu_1159_p2                    |     -    |      0|   0|   12|          11|          12|
    |man_V_1_fu_1146_p2               |     -    |      0|   0|   61|           1|          54|
    |tmp_28_fu_529_p2                 |     -    |      0|   0|   39|           5|          32|
    |tmp_33_fu_850_p2                 |     -    |      0|   0|   39|           5|          32|
    |tmp_37_fu_564_p2                 |     -    |      0|   0|   15|           4|           5|
    |tmp_48_fu_671_p2                 |     -    |      0|   0|   39|           5|          32|
    |tmp_52_fu_730_p2                 |     -    |      0|   0|    8|           3|           8|
    |tmp_62_fu_992_p2                 |     -    |      0|   0|   39|           5|          32|
    |tmp_66_fu_1051_p2                |     -    |      0|   0|    8|           3|           8|
    |tmp_75_fu_1177_p2                |     -    |      0|   0|   12|           4|          12|
    |tmp_90_fu_885_p2                 |     -    |      0|   0|   15|           4|           5|
    |tmp_V_2_fu_806_p2                |     -    |      0|   0|   23|           1|          16|
    |tmp_V_fu_488_p2                  |     -    |      0|   0|   23|           1|          16|
    |a_1_fu_912_p2                    |    and   |      0|   0|    2|           1|           1|
    |a_fu_591_p2                      |    and   |      0|   0|    2|           1|           1|
    |ap_block_state2                  |    and   |      0|   0|    2|           1|           1|
    |p_Result_10_fu_901_p2            |    and   |      0|   0|   16|          16|          16|
    |p_Result_4_fu_580_p2             |    and   |      0|   0|   16|          16|          16|
    |sel_tmp2_fu_1247_p2              |    and   |      0|   0|    2|           1|           1|
    |sel_tmp4_fu_1300_p2              |    and   |      0|   0|    2|           1|           1|
    |sel_tmp7_fu_1264_p2              |    and   |      0|   0|    2|           1|           1|
    |sel_tmp9_fu_1276_p2              |    and   |      0|   0|    2|           1|           1|
    |sel_tmp_fu_1282_p2               |    and   |      0|   0|    2|           1|           1|
    |tmp_39_fu_624_p2                 |    and   |      0|   0|    2|           1|           1|
    |tmp_55_fu_945_p2                 |    and   |      0|   0|    2|           1|           1|
    |tmp_80_fu_1342_p2                |   ashr   |      0|   0|  162|          54|          54|
    |l_3_fu_838_p3                    |   cttz   |      0|  40|   36|          32|           0|
    |l_fu_517_p3                      |   cttz   |      0|  40|   36|          32|           0|
    |exitcond7_fu_348_p2              |   icmp   |      0|   0|   11|           7|           7|
    |exitcond8_fu_446_p2              |   icmp   |      0|   0|    9|           4|           4|
    |exitcond9_fu_394_p2              |   icmp   |      0|   0|    9|           4|           4|
    |exitcond_fu_775_p2               |   icmp   |      0|   0|    9|           4|           4|
    |icmp1_fu_875_p2                  |   icmp   |      0|   0|   18|          31|           1|
    |icmp2_fu_1217_p2                 |   icmp   |      0|   0|   11|           8|           1|
    |icmp_fu_554_p2                   |   icmp   |      0|   0|   18|          31|           1|
    |tmp_25_fu_483_p2                 |   icmp   |      0|   0|   13|          16|           1|
    |tmp_30_fu_792_p2                 |   icmp   |      0|   0|   13|          16|           1|
    |tmp_31_fu_585_p2                 |   icmp   |      0|   0|   13|          16|           1|
    |tmp_42_fu_644_p2                 |   icmp   |      0|   0|   18|          32|           1|
    |tmp_45_fu_906_p2                 |   icmp   |      0|   0|   13|          16|           1|
    |tmp_58_fu_965_p2                 |   icmp   |      0|   0|   18|          32|           1|
    |tmp_72_fu_1126_p2                |   icmp   |      0|   0|   29|          63|           1|
    |tmp_73_fu_1165_p2                |   icmp   |      0|   0|   13|          12|           4|
    |tmp_76_fu_1191_p2                |   icmp   |      0|   0|   13|          12|           4|
    |tmp_77_fu_1201_p2                |   icmp   |      0|   0|   13|          12|           6|
    |tmp_44_fu_661_p2                 |   lshr   |      0|   0|  101|          32|          32|
    |tmp_46_fu_574_p2                 |   lshr   |      0|   0|   35|           2|          16|
    |tmp_61_fu_982_p2                 |   lshr   |      0|   0|  101|          32|          32|
    |tmp_92_fu_895_p2                 |   lshr   |      0|   0|   35|           2|          16|
    |ap_block_state1                  |    or    |      0|   0|    2|           1|           1|
    |or_cond1_fu_1320_p2              |    or    |      0|   0|    2|           1|           1|
    |or_cond2_fu_1326_p2              |    or    |      0|   0|    2|           1|           1|
    |or_cond_fu_1306_p2               |    or    |      0|   0|    2|           1|           1|
    |sel_tmp21_demorgan_fu_1288_p2    |    or    |      0|   0|    2|           1|           1|
    |sel_tmp6_demorgan_fu_1253_p2     |    or    |      0|   0|    2|           1|           1|
    |tmp_40_fu_630_p2                 |    or    |      0|   0|    2|           1|           1|
    |tmp_60_fu_951_p2                 |    or    |      0|   0|    2|           1|           1|
    |m_4_fu_686_p3                    |  select  |      0|   0|   64|           1|          64|
    |m_7_fu_1007_p3                   |  select  |      0|   0|   64|           1|          64|
    |man_V_2_fu_1152_p3               |  select  |      0|   0|   54|           1|          54|
    |newSel1_fu_1312_p3               |  select  |      0|   0|   16|           1|          16|
    |newSel2_fu_1363_p3               |  select  |      0|   0|   16|           1|          16|
    |newSel_fu_1356_p3                |  select  |      0|   0|   16|           1|          16|
    |sh_amt_fu_1183_p3                |  select  |      0|   0|   12|           1|          12|
    |tmp_100_cast_cast_ca_fu_723_p3   |  select  |      0|   0|    7|           1|           7|
    |tmp_104_cast_cast_ca_fu_1044_p3  |  select  |      0|   0|    7|           1|           7|
    |tmp_82_fu_1234_p3                |  select  |      0|   0|    2|           1|           2|
    |tmp_V_11_fu_1369_p3              |  select  |      0|   0|   16|           1|          16|
    |tmp_V_14_fu_493_p3               |  select  |      0|   0|   16|           1|          16|
    |tmp_V_16_fu_812_p3               |  select  |      0|   0|   16|           1|          16|
    |x_assign_1_fu_1089_p3            |  select  |      0|   0|   32|           1|           1|
    |x_assign_fu_768_p3               |  select  |      0|   0|   32|           1|           1|
    |tmp_50_fu_680_p2                 |    shl   |      0|   0|  182|          64|          64|
    |tmp_64_fu_1001_p2                |    shl   |      0|   0|  182|          64|          64|
    |tmp_83_fu_1351_p2                |    shl   |      0|   0|   35|          16|          16|
    |rev1_fu_926_p2                   |    xor   |      0|   0|    2|           1|           2|
    |rev_fu_605_p2                    |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp1_fu_1242_p2              |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp3_fu_1294_p2              |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp6_fu_1258_p2              |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp8_fu_1270_p2              |    xor   |      0|   0|    2|           1|           2|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |Total                            |          |      0|  80| 2404|        1011|        1329|
    +---------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  257|         60|    1|         60|
    |ap_done                 |    9|          2|    1|          2|
    |grp_fu_337_p1           |   15|          3|   32|         96|
    |i1_reg_302              |    9|          2|    4|          8|
    |i2_reg_313              |    9|          2|    4|          8|
    |i_reg_278               |    9|          2|    4|          8|
    |in_V_V_blk_n            |    9|          2|    1|          2|
    |j_reg_267               |    9|          2|    7|         14|
    |out_V_V_blk_n           |    9|          2|    1|          2|
    |output_V_address0       |   38|          7|    4|         28|
    |output_V_d0             |   21|          4|   16|         64|
    |soft_max_value_reg_290  |    9|          2|   32|         64|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  403|         90|  107|        356|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  59|   0|   59|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |exp_tmp_V_reg_1598              |  11|   0|   11|          0|
    |fc3_layer_weights_V_1_reg_1415  |  11|   0|   11|          0|
    |i1_reg_302                      |   4|   0|    4|          0|
    |i2_reg_313                      |   4|   0|    4|          0|
    |i_3_reg_1405                    |   4|   0|    4|          0|
    |i_4_reg_1428                    |   4|   0|    4|          0|
    |i_5_reg_1518                    |   4|   0|    4|          0|
    |i_reg_278                       |   4|   0|    4|          0|
    |j_3_reg_1387                    |   7|   0|    7|          0|
    |j_reg_267                       |   7|   0|    7|          0|
    |l_3_reg_1546                    |  32|   0|   32|          0|
    |l_reg_1469                      |  32|   0|   32|          0|
    |m_1_reg_1572                    |  63|   0|   63|          0|
    |m_s_reg_1495                    |  63|   0|   63|          0|
    |man_V_2_reg_1614                |  54|   0|   54|          0|
    |newSel1_reg_1640                |  16|   0|   16|          0|
    |or_cond2_reg_1645               |   1|   0|    1|          0|
    |or_cond_reg_1635                |   1|   0|    1|          0|
    |output_V_addr_1_reg_1433        |   4|   0|    4|          0|
    |output_V_addr_2_reg_1420        |   4|   0|    4|          0|
    |p_Result_14_reg_1450            |   1|   0|    1|          0|
    |p_Result_17_reg_1533            |   1|   0|    1|          0|
    |p_Result_20_reg_1593            |   1|   0|    1|          0|
    |reg_342                         |  32|   0|   32|          0|
    |sel_tmp4_reg_1630               |   1|   0|    1|          0|
    |sh_amt_reg_1619                 |  12|   0|   12|          0|
    |soft_max_value_reg_290          |  32|   0|   32|          0|
    |tmp_100_reg_1603                |  52|   0|   52|          0|
    |tmp_101_reg_1625                |  16|   0|   16|          0|
    |tmp_25_reg_1456                 |   1|   0|    1|          0|
    |tmp_28_reg_1479                 |  32|   0|   32|          0|
    |tmp_2_reg_1392                  |  10|   0|   11|          1|
    |tmp_30_reg_1528                 |   1|   0|    1|          0|
    |tmp_33_reg_1556                 |  32|   0|   32|          0|
    |tmp_41_reg_1485                 |   1|   0|   32|         31|
    |tmp_42_reg_1490                 |   1|   0|    1|          0|
    |tmp_56_reg_1562                 |   1|   0|   32|         31|
    |tmp_58_reg_1567                 |   1|   0|    1|          0|
    |tmp_68_reg_1500                 |   1|   0|    1|          0|
    |tmp_72_reg_1608                 |   1|   0|    1|          0|
    |tmp_79_reg_1474                 |   8|   0|    8|          0|
    |tmp_95_reg_1577                 |   1|   0|    1|          0|
    |tmp_96_reg_1551                 |   8|   0|    8|          0|
    |tmp_V_11_reg_1650               |  16|   0|   16|          0|
    |tmp_V_13_reg_1443               |  16|   0|   16|          0|
    |tmp_V_14_reg_1461               |  16|   0|   16|          0|
    |tmp_V_16_reg_1538               |  16|   0|   16|          0|
    |tmp_s_reg_1397                  |  27|   0|   27|          0|
    |v_assign_reg_1587               |  32|   0|   32|          0|
    |x_assign_1_reg_1582             |  32|   0|   32|          0|
    |x_assign_reg_1505               |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 824|   0|  887|         63|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |      fc3     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |      fc3     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |      fc3     | return value |
|ap_done         | out |    1| ap_ctrl_hs |      fc3     | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |      fc3     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |      fc3     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |      fc3     | return value |
|out_V_V_din     | out |   16|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|in_V_V_dout     |  in |   16|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

