module sr_nand_latch_ifelse (
    input wire s,   
    input wire r,   
    output reg q,
    output wire qbar
);

    assign qbar = ~q;

    always @(*) begin
        if (s == 1 && r == 1)
            q = q;          // Hold state
        else if (s == 0 && r == 1)
            q = 1;          // Set
        else if (s == 1 && r == 0)
            q = 0;          // Reset
        else
            q = 1'bx;       // Invalid (s = 0, r = 0)
    end
endmodule
