Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Thu May 12 15:25:33 2016
| Host         : Tambara-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file ps_0_wrapper_control_sets_placed.rpt
| Design       : ps_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   139 |
| Minimum Number of register sites lost to control set restrictions |   496 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             372 |          135 |
| No           | No                    | Yes                    |             122 |           45 |
| No           | Yes                   | No                     |             300 |          110 |
| Yes          | No                    | No                     |             490 |          154 |
| Yes          | No                    | Yes                    |             131 |           25 |
| Yes          | Yes                   | No                     |             529 |          180 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                                                                               Enable Signal                                                                                               |                                                                                           Set/Reset Signal                                                                                          | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  icap_clk                 |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[7]                                                                                                                                                            | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[11]                                                                                                                                                           | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[6]                                                                                                                                                            | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[5]                                                                                                                                                            | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[2]                                                                                                                                                            | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[4]                                                                                                                                                            | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp |                                                                                                                                                                                                           | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                           |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[3]                                                                                                                                                            | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[14]                                                                                                                                                           | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[1]                                                                                                                                                            | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                             |                                                                                                                                                                                                     |                1 |              1 |
|  icap_clk                 | example_controller/inst/orig.controller_instrom/fw1/frame_locate_reg[16][0]                                                                                                                               | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 | example_controller/inst/orig.controller_instrom/fw1/bank_sel_reg0                                                                                                                                         | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[15]                                                                                                                                                           | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[0]                                                                                                                                                            | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[8]                                                                                                                                                            | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                |                1 |              1 |
|  icap_clk                 |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                  |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[13]                                                                                                                                                           | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[10]                                                                                                                                                           | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[9]                                                                                                                                                            | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/E[12]                                                                                                                                                           | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                1 |              1 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/flag_enable                                                                                                                                                     | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                2 |              2 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                |                                                                                                                                                                                                     |                1 |              2 |
|  icap_clk                 |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              2 |
|  icap_clk                 |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[1]                                                                                                                                                   |                                                                                                                                                                                                     |                1 |              2 |
|  icap_clk                 |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  icap_clk                 |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                              |                1 |              3 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                        |                                                                                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                2 |              3 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_0                                                                                                                                                        |                                                                                                                                                                                                     |                1 |              3 |
|  icap_clk                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                  |                                                                                                                                                                                                     |                1 |              3 |
|  icap_clk                 |                                                                                                                                                                                                           | ps_0_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                    |                1 |              4 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0                                                     | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                 |                1 |              4 |
|  icap_clk                 |                                                                                                                                                                                                           | ps_0_i/rst_processing_system7_0_102M/U0/EXT_LPF/lpf_int                                                                                                                                             |                3 |              4 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0                                                     |                                                                                                                                                                                                     |                2 |              4 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                  |                                                                                                                                                                                                     |                1 |              4 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                       |                                                                                                                                                                                                     |                1 |              4 |
|  icap_clk                 |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                       |                2 |              4 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                    |                                                                                                                                                                                                     |                2 |              4 |
|  icap_clk                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                  |                                                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                     |                1 |              4 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                       | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                 |                1 |              4 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[3][0]                                                                                                                                       |                1 |              4 |
|  icap_clk                 | example_hid/example_vio/inst/DECODER_INST/wr_control_reg                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                              |                2 |              4 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                       |                2 |              4 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg                                                                                                                                                          |                                                                                                                                                                                                     |                1 |              4 |
|  icap_clk                 |                                                                                                                                                                                                           | example_hid/example_vio/inst/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                        |                1 |              5 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              6 |
|  icap_clk                 |                                                                                                                                                                                                           | example_hid/example_vio/inst/U_XSDB_SLAVE/reg_do[10]_i_1_n_0                                                                                                                                        |                2 |              6 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[5][0]                                                                                                                                             |                1 |              6 |
|  icap_clk                 | ps_0_i/rst_processing_system7_0_102M/U0/SEQ/seq_cnt_en                                                                                                                                                    | ps_0_i/rst_processing_system7_0_102M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                       |                2 |              6 |
|  icap_clk                 |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                   |                3 |              7 |
|  icap_clk                 | example_controller/inst/orig.controller_instrom/fw1/E[0]                                                                                                                                                  | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                2 |              7 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                           |                2 |              7 |
|  icap_clk                 |                                                                                                                                                                                                           | example_hid/example_vio/inst/PROBE_IN_INST/addr_count[0]                                                                                                                                            |                4 |              8 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/memory_enable                                                                                                                                                   |                                                                                                                                                                                                     |                2 |              8 |
|  icap_clk                 | example_controller/inst/controller_dbuffer/E[1]                                                                                                                                                           | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                2 |              8 |
|  icap_clk                 |                                                                                                                                                                                                           | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                          |                3 |              8 |
|  icap_clk                 | example_controller/inst/controller_dbuffer/E[0]                                                                                                                                                           | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |                3 |              8 |
|  icap_clk                 | example_controller/inst/sel                                                                                                                                                                               | example_cfg/fecc_syndromevalid                                                                                                                                                                      |                2 |              8 |
|  icap_clk                 |                                                                                                                                                                                                           | example_controller/inst/controller_kcpsm3/sel_logical                                                                                                                                               |                3 |              8 |
|  icap_clk                 |                                                                                                                                                                                                           | example_controller/inst/orig.controller_instrom/fw0/sel_shift                                                                                                                                       |                5 |              8 |
|  icap_clk                 | example_hid/example_vio/inst/DECODER_INST/E[0]                                                                                                                                                            |                                                                                                                                                                                                     |                5 |              8 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                          |                2 |              8 |
|  icap_clk                 | example_mon/example_mon_sipo/write                                                                                                                                                                        |                                                                                                                                                                                                     |                2 |              8 |
|  icap_clk                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gc0.count_reg[3][0]                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  icap_clk                 | example_controller/inst/orig.controller_instrom/fw1/monitor_txwrite                                                                                                                                       |                                                                                                                                                                                                     |                3 |              8 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                         | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                               |                2 |              8 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  icap_clk                 |                                                                                                                                                                                                           | example_controller/inst/controller_kcpsm3/sel_arith                                                                                                                                                 |                3 |              9 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/stack_write_enable                                                                                                                                              |                                                                                                                                                                                                     |                3 |             10 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[15][0]                                                                                                                                                    | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           |                                                                                                                                                                                                     |                8 |             11 |
|  icap_clk                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                2 |             12 |
|  icap_clk                 |                                                                                                                                                                                                           | example_mon/example_mon_sipo/eqOp                                                                                                                                                                   |                3 |             12 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                     |                                                                                                                                                                                                     |                3 |             12 |
|  icap_clk                 | example_controller/inst/controller_dbuffer/controller_dbuffer_mem/gen_crc_calc.crc_state_reg[11][0]                                                                                                       | example_controller/inst/controller_dbuffer/SS[0]                                                                                                                                                    |                6 |             12 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                  |                                                                                                                                                                                                     |                4 |             12 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                2 |             12 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                   |                                                                                                                                                                                                     |                6 |             12 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                   |                                                                                                                                                                                                     |                6 |             12 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                     |                                                                                                                                                                                                     |                3 |             12 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                  |                                                                                                                                                                                                     |                4 |             12 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                             |                                                                                                                                                                                                     |                4 |             13 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                  |                                                                                                                                                                                                     |                3 |             14 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                |                                                                                                                                                                                                     |                4 |             14 |
|  icap_clk                 |                                                                                                                                                                                                           | example_controller/inst/controller_cbuffer/gen_scrub_ctr.scrub_ctr[0]_i_1_n_0                                                                                                                       |                4 |             16 |
|  icap_clk                 |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                4 |             16 |
|  icap_clk                 | example_controller/inst/controller_kcpsm3/register_enable                                                                                                                                                 |                                                                                                                                                                                                     |                2 |             16 |
|  icap_clk                 | example_hid/example_vio/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                           | example_hid/example_vio/inst/DECODER_INST/clear                                                                                                                                                     |                6 |             16 |
|  icap_clk                 | example_hid/example_vio/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                       |                                                                                                                                                                                                     |                4 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[0][0] |                                                                                                                                                                                                     |                3 |             16 |
|  icap_clk                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0]                                                                                                                                |                                                                                                                                                                                                     |                5 |             16 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                4 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                       |                4 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                       |                3 |             16 |
|  icap_clk                 |                                                                                                                                                                                                           | example_hid/example_vio/inst/PROBE_IN_INST/read_done                                                                                                                                                |                7 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[15]       |                                                                                                                                                                                                     |                3 |             16 |
|  icap_clk                 |                                                                                                                                                                                                           | ps_0_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                          |                5 |             16 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                5 |             17 |
|  icap_clk                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                5 |             17 |
|  icap_clk                 | example_cfg/fecc_syndromevalid                                                                                                                                                                            | example_controller/inst/long_gap                                                                                                                                                                    |                5 |             17 |
|  icap_clk                 | example_controller/inst/long_gap                                                                                                                                                                          |                                                                                                                                                                                                     |               12 |             17 |
|  icap_clk                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                5 |             17 |
|  icap_clk                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                6 |             18 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                3 |             18 |
|  icap_clk                 |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                4 |             18 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                     |                                                                                                                                                                                                     |                4 |             20 |
|  icap_clk                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                              |                                                                                                                                                                                                     |                3 |             24 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      |                                                                                                                                                                                                     |                3 |             24 |
|  icap_clk                 | example_cfg/fecc_syndromevalid                                                                                                                                                                            |                                                                                                                                                                                                     |               13 |             26 |
|  icap_clk                 |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |               12 |             27 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[27]                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                4 |             28 |
|  icap_clk                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                8 |             28 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                 |                                                                                                                                                                                                     |               10 |             32 |
|  icap_clk                 | example_mon/example_mon_sipo/eqOp                                                                                                                                                                         |                                                                                                                                                                                                     |               13 |             32 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                  |                                                                                                                                                                                                     |                8 |             32 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                |                                                                                                                                                                                                     |               11 |             32 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                 |                                                                                                                                                                                                     |               10 |             32 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                |                                                                                                                                                                                                     |                9 |             34 |
|  icap_clk                 | example_controller/inst/errinj_reg[39]_i_1_n_0                                                                                                                                                            | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |               14 |             40 |
|  icap_clk                 | example_hid/example_vio/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                 | example_hid/example_vio/inst/DECODER_INST/clear                                                                                                                                                     |               11 |             41 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                |                                                                                                                                                                                                     |                8 |             47 |
|  icap_clk                 | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                  |                                                                                                                                                                                                     |                9 |             47 |
|  icap_clk                 | example_hid/example_vio/inst/DECODER_INST/data_int                                                                                                                                                        | example_hid/example_vio/inst/DECODER_INST/clear                                                                                                                                                     |               11 |             48 |
|  icap_clk                 | example_controller/inst/controller_cbuffer/prelatch                                                                                                                                                       | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |               23 |             64 |
|  icap_clk                 | example_controller/inst/controller_cbuffer/scrub_latch                                                                                                                                                    | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |               22 |             65 |
|  icap_clk                 |                                                                                                                                                                                                           | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |               37 |             68 |
|  icap_clk                 |                                                                                                                                                                                                           | ps_0_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |               16 |             69 |
|  icap_clk                 | example_controller/inst/first_ecc_event                                                                                                                                                                   | example_controller/inst/orig.controller_instrom/sync_init                                                                                                                                           |               21 |             69 |
|  icap_clk                 |                                                                                                                                                                                                           |                                                                                                                                                                                                     |              128 |            362 |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


