

================================================================
== Vivado HLS Report for 'Conv'
================================================================
* Date:           Tue Oct 16 16:25:16 2018

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        conv_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|    ?|   25|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+
        |                             |         Latency        |       Iteration      |  Initiation Interval  |    Trip   |          |
        |          Loop Name          | min |        max       |        Latency       |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+
        |- Loop 1                     |    0|                 ?|         2 ~ ?        |          -|          -| 0 ~ 65535 |    no    |
        | + Loop 1.1                  |    0|                 ?| 5 ~ 5306179915668740 |          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.1.1              |    0|  5306179915668735|   21 ~ 80967115521   |          -|          -| 0 ~ 65535 |    no    |
        |   +++ Loop 1.1.1.1          |    0|       80967115500|     5 ~ 317518100    |          -|          -|  0 ~ 255  |    no    |
        |    ++++ Loop 1.1.1.1.1      |    0|         317518095|      1 ~ 1245169     |          -|          -|  0 ~ 255  |    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    0|           1245165|                    19|          -|          -| 0 ~ 65535 |    no    |
        +-----------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 75
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / (!exitcond1)
26 --> 
	25  / (exitcond2)
	27  / (!exitcond2)
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	26  / (exitcond)
	31  / (!exitcond)
31 --> 
	32  / (!exitcond3)
	57  / (exitcond3)
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	31  / (exitcond4)
	35  / (!exitcond4 & brmerge) | (!exitcond4 & !tmp_28)
	36  / (!exitcond4 & !brmerge & tmp_28)
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	35  / (exitcond5)
	39  / (!exitcond5)
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	38  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	30  / true
* FSM state operations: 

 <State 1>: 7.77ns
ST_1: feature_out_read [1/1] 1.00ns
_ifconv:0  %feature_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out)

ST_1: bias_read [1/1] 1.00ns
_ifconv:1  %bias_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias)

ST_1: W_read [1/1] 1.00ns
_ifconv:2  %W_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %W)

ST_1: feature_in_read [1/1] 1.00ns
_ifconv:3  %feature_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in)

ST_1: relu_en_V_read [1/1] 1.00ns
_ifconv:4  %relu_en_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %relu_en_V)

ST_1: mode_V_read [1/1] 1.00ns
_ifconv:5  %mode_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %mode_V)

ST_1: Sy_V_read [1/1] 1.00ns
_ifconv:6  %Sy_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sy_V)

ST_1: Sx_V_read [1/1] 1.00ns
_ifconv:7  %Sx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sx_V)

ST_1: Ky_V_read [1/1] 1.00ns
_ifconv:8  %Ky_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Ky_V)

ST_1: Kx_V_read [1/1] 1.00ns
_ifconv:9  %Kx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Kx_V)

ST_1: CHout_V_read [1/1] 1.00ns
_ifconv:10  %CHout_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHout_V)

ST_1: Win_V_read [1/1] 1.00ns
_ifconv:11  %Win_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Win_V)

ST_1: Hin_V_read [1/1] 1.00ns
_ifconv:12  %Hin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Hin_V)

ST_1: CHin_V_read [1/1] 1.00ns
_ifconv:13  %CHin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHin_V)

ST_1: tmp_1 [1/1] 0.00ns
_ifconv:14  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_out_read, i32 2, i32 31)

ST_1: tmp_5 [1/1] 0.00ns
_ifconv:16  %tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias_read, i32 2, i32 31)

ST_1: tmp_15 [1/1] 0.00ns
_ifconv:18  %tmp_15 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %W_read, i32 2, i32 31)

ST_1: tmp_16 [1/1] 0.00ns
_ifconv:20  %tmp_16 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_in_read, i32 2, i32 31)

ST_1: lhs_V_cast [1/1] 0.00ns
_ifconv:50  %lhs_V_cast = zext i8 %Kx_V_read to i9

ST_1: r_V [1/1] 1.72ns
_ifconv:51  %r_V = add i9 -1, %lhs_V_cast

ST_1: tmp_18 [1/1] 0.00ns (grouped into LUT with out node p_1)
_ifconv:52  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V, i32 8)

ST_1: p_neg4 [1/1] 1.72ns
_ifconv:53  %p_neg4 = sub i9 1, %lhs_V_cast

ST_1: tmp_2 [1/1] 0.00ns
_ifconv:54  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_neg4, i32 1, i32 8)

ST_1: tmp_3 [1/1] 1.72ns
_ifconv:55  %tmp_3 = sub i8 0, %tmp_2

ST_1: tmp_6 [1/1] 0.00ns (grouped into LUT with out node p_1)
_ifconv:56  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_V, i32 1, i32 8)

ST_1: pad_x_V [1/1] 0.00ns (grouped into LUT with out node p_1)
_ifconv:57  %pad_x_V = select i1 %tmp_18, i8 %tmp_3, i8 %tmp_6

ST_1: lhs_V_1_cast [1/1] 0.00ns
_ifconv:58  %lhs_V_1_cast = zext i8 %Ky_V_read to i9

ST_1: r_V_1 [1/1] 1.72ns
_ifconv:59  %r_V_1 = add i9 -1, %lhs_V_1_cast

ST_1: tmp_21 [1/1] 0.00ns (grouped into LUT with out node p_2)
_ifconv:60  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_1, i32 8)

ST_1: p_neg [1/1] 1.72ns
_ifconv:61  %p_neg = sub i9 1, %lhs_V_1_cast

ST_1: tmp_4 [1/1] 0.00ns
_ifconv:62  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_neg, i32 1, i32 8)

ST_1: tmp_8 [1/1] 1.72ns
_ifconv:63  %tmp_8 = sub i8 0, %tmp_4

ST_1: tmp_12 [1/1] 0.00ns (grouped into LUT with out node p_2)
_ifconv:64  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_V_1, i32 1, i32 8)

ST_1: pad_y_V [1/1] 0.00ns (grouped into LUT with out node p_2)
_ifconv:65  %pad_y_V = select i1 %tmp_21, i8 %tmp_8, i8 %tmp_12

ST_1: p_1 [1/1] 1.37ns (out node of the LUT)
_ifconv:66  %p_1 = select i1 %mode_V_read, i8 %pad_x_V, i8 0

ST_1: p_2 [1/1] 1.37ns (out node of the LUT)
_ifconv:67  %p_2 = select i1 %mode_V_read, i8 %pad_y_V, i8 0

ST_1: r_V_2 [1/1] 0.00ns
_ifconv:68  %r_V_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_1, i1 false)

ST_1: r_V_2_cast [1/1] 0.00ns
_ifconv:69  %r_V_2_cast = zext i9 %r_V_2 to i17

ST_1: lhs_V_2_cast [1/1] 0.00ns
_ifconv:70  %lhs_V_2_cast = zext i16 %Win_V_read to i17

ST_1: r_V_3 [1/1] 1.96ns
_ifconv:71  %r_V_3 = add i17 %lhs_V_2_cast, %r_V_2_cast

ST_1: r_V_6 [1/1] 0.00ns
_ifconv:80  %r_V_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_2, i1 false)

ST_1: r_V_6_cast [1/1] 0.00ns
_ifconv:81  %r_V_6_cast = zext i9 %r_V_6 to i17

ST_1: lhs_V_4_cast [1/1] 0.00ns
_ifconv:82  %lhs_V_4_cast = zext i16 %Hin_V_read to i17

ST_1: r_V_7 [1/1] 1.96ns
_ifconv:83  %r_V_7 = add i17 %lhs_V_4_cast, %r_V_6_cast


 <State 2>: 6.88ns
ST_2: r_V_3_cast [1/1] 0.00ns
_ifconv:72  %r_V_3_cast = zext i17 %r_V_3 to i18

ST_2: rhs_V_2_cast [1/1] 0.00ns
_ifconv:73  %rhs_V_2_cast = zext i8 %Kx_V_read to i18

ST_2: r_V_4 [1/1] 2.08ns
_ifconv:74  %r_V_4 = sub i18 %r_V_3_cast, %rhs_V_2_cast

ST_2: r_V_4_cast [1/1] 0.00ns
_ifconv:75  %r_V_4_cast = sext i18 %r_V_4 to i19

ST_2: tmp_tr [1/1] 0.00ns
_ifconv:76  %tmp_tr = zext i8 %Sx_V_read to i19

ST_2: tmp_13 [23/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_2: r_V_7_cast [1/1] 0.00ns
_ifconv:84  %r_V_7_cast = zext i17 %r_V_7 to i18

ST_2: rhs_V_5_cast [1/1] 0.00ns
_ifconv:85  %rhs_V_5_cast = zext i8 %Ky_V_read to i18

ST_2: r_V_8 [1/1] 2.08ns
_ifconv:86  %r_V_8 = sub i18 %r_V_7_cast, %rhs_V_5_cast

ST_2: r_V_8_cast [1/1] 0.00ns
_ifconv:87  %r_V_8_cast = sext i18 %r_V_8 to i19

ST_2: tmp_2_tr [1/1] 0.00ns
_ifconv:88  %tmp_2_tr = zext i8 %Sy_V_read to i19

ST_2: tmp_14 [23/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 3>: 4.80ns
ST_3: tmp_13 [22/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_3: tmp_14 [22/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 4>: 4.80ns
ST_4: tmp_13 [21/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_4: tmp_14 [21/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 5>: 4.80ns
ST_5: tmp_13 [20/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_5: tmp_14 [20/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 6>: 4.80ns
ST_6: tmp_13 [19/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_6: tmp_14 [19/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 7>: 4.80ns
ST_7: tmp_13 [18/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_7: tmp_14 [18/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 8>: 4.80ns
ST_8: tmp_13 [17/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_8: tmp_14 [17/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 9>: 4.80ns
ST_9: tmp_13 [16/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_9: tmp_14 [16/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 10>: 4.80ns
ST_10: tmp_13 [15/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_10: tmp_14 [15/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 11>: 4.80ns
ST_11: tmp_13 [14/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_11: tmp_14 [14/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 12>: 4.80ns
ST_12: tmp_13 [13/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_12: tmp_14 [13/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 13>: 4.80ns
ST_13: tmp_13 [12/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_13: tmp_14 [12/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 14>: 4.80ns
ST_14: tmp_13 [11/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_14: tmp_14 [11/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 15>: 4.80ns
ST_15: tmp_13 [10/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_15: tmp_14 [10/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 16>: 4.80ns
ST_16: tmp_13 [9/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_16: tmp_14 [9/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 17>: 4.80ns
ST_17: tmp_13 [8/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_17: tmp_14 [8/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 18>: 4.80ns
ST_18: tmp_13 [7/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_18: tmp_14 [7/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 19>: 4.80ns
ST_19: tmp_13 [6/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_19: tmp_14 [6/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 20>: 4.80ns
ST_20: tmp_13 [5/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_20: tmp_14 [5/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 21>: 4.80ns
ST_21: tmp_13 [4/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_21: tmp_14 [4/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 22>: 4.80ns
ST_22: tmp_13 [3/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_22: tmp_14 [3/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 23>: 4.80ns
ST_23: tmp_13 [2/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_23: tmp_14 [2/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 24>: 6.76ns
ST_24: tmp_29_cast [1/1] 0.00ns
_ifconv:15  %tmp_29_cast = zext i30 %tmp_1 to i49

ST_24: tmp_30_cast [1/1] 0.00ns
_ifconv:17  %tmp_30_cast = zext i30 %tmp_5 to i31

ST_24: tmp_33_cast [1/1] 0.00ns
_ifconv:19  %tmp_33_cast = zext i30 %tmp_15 to i49

ST_24: tmp_35_cast [1/1] 0.00ns
_ifconv:21  %tmp_35_cast = zext i30 %tmp_16 to i48

ST_24: stg_178 [1/1] 0.00ns
_ifconv:22  call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !12

ST_24: stg_179 [1/1] 0.00ns
_ifconv:23  call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHin_V), !map !19

ST_24: stg_180 [1/1] 0.00ns
_ifconv:24  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Hin_V), !map !25

ST_24: stg_181 [1/1] 0.00ns
_ifconv:25  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Win_V), !map !29

ST_24: stg_182 [1/1] 0.00ns
_ifconv:26  call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHout_V), !map !33

ST_24: stg_183 [1/1] 0.00ns
_ifconv:27  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Kx_V), !map !37

ST_24: stg_184 [1/1] 0.00ns
_ifconv:28  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Ky_V), !map !41

ST_24: stg_185 [1/1] 0.00ns
_ifconv:29  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sx_V), !map !45

ST_24: stg_186 [1/1] 0.00ns
_ifconv:30  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sy_V), !map !49

ST_24: stg_187 [1/1] 0.00ns
_ifconv:31  call void (...)* @_ssdm_op_SpecBitsMap(i1 %mode_V), !map !53

ST_24: stg_188 [1/1] 0.00ns
_ifconv:32  call void (...)* @_ssdm_op_SpecBitsMap(i1 %relu_en_V), !map !57

ST_24: stg_189 [1/1] 0.00ns
_ifconv:33  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Conv_str) nounwind

ST_24: stg_190 [1/1] 0.00ns
_ifconv:34  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out, [10 x i8]* @mode5, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle6, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

ST_24: stg_191 [1/1] 0.00ns
_ifconv:35  call void (...)* @_ssdm_op_SpecInterface(i32 %bias, [10 x i8]* @mode3, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle4, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

ST_24: stg_192 [1/1] 0.00ns
_ifconv:36  call void (...)* @_ssdm_op_SpecInterface(i32 %W, [10 x i8]* @mode1, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

ST_24: stg_193 [1/1] 0.00ns
_ifconv:37  call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

ST_24: stg_194 [1/1] 0.00ns
_ifconv:38  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in, [10 x i8]* @mode, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

ST_24: stg_195 [1/1] 0.00ns
_ifconv:39  call void (...)* @_ssdm_op_SpecInterface(i1 %relu_en_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_24: stg_196 [1/1] 0.00ns
_ifconv:40  call void (...)* @_ssdm_op_SpecInterface(i16 %CHout_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_24: stg_197 [1/1] 0.00ns
_ifconv:41  call void (...)* @_ssdm_op_SpecInterface(i8 %Sx_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_24: stg_198 [1/1] 0.00ns
_ifconv:42  call void (...)* @_ssdm_op_SpecInterface(i16 %Hin_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_24: stg_199 [1/1] 0.00ns
_ifconv:43  call void (...)* @_ssdm_op_SpecInterface(i16 %CHin_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_24: stg_200 [1/1] 0.00ns
_ifconv:44  call void (...)* @_ssdm_op_SpecInterface(i8 %Kx_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_24: stg_201 [1/1] 0.00ns
_ifconv:45  call void (...)* @_ssdm_op_SpecInterface(i1 %mode_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_24: stg_202 [1/1] 0.00ns
_ifconv:46  call void (...)* @_ssdm_op_SpecInterface(i8 %Sy_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_24: stg_203 [1/1] 0.00ns
_ifconv:47  call void (...)* @_ssdm_op_SpecInterface(i8 %Ky_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_24: stg_204 [1/1] 0.00ns
_ifconv:48  call void (...)* @_ssdm_op_SpecInterface(i16 %Win_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_24: stg_205 [1/1] 0.00ns
_ifconv:49  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_24: tmp_13 [1/23] 4.80ns
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_24: tmp_29 [1/1] 0.00ns
_ifconv:78  %tmp_29 = trunc i19 %tmp_13 to i16

ST_24: Wout_V [1/1] 1.96ns
_ifconv:79  %Wout_V = add i16 1, %tmp_29

ST_24: tmp_14 [1/23] 4.80ns
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

ST_24: tmp_30 [1/1] 0.00ns
_ifconv:90  %tmp_30 = trunc i19 %tmp_14 to i16

ST_24: tmp_7 [1/1] 1.96ns
_ifconv:91  %tmp_7 = add i16 1, %tmp_30

ST_24: tmp_9 [1/1] 0.00ns
_ifconv:92  %tmp_9 = zext i8 %Sy_V_read to i16

ST_24: tmp_s [1/1] 0.00ns
_ifconv:93  %tmp_s = zext i8 %p_2 to i16

ST_24: tmp_10 [1/1] 0.00ns
_ifconv:94  %tmp_10 = zext i8 %Sx_V_read to i16

ST_24: tmp_11 [1/1] 0.00ns
_ifconv:95  %tmp_11 = zext i8 %p_1 to i16

ST_24: rhs_V_1 [1/1] 0.00ns
_ifconv:96  %rhs_V_1 = zext i16 %CHin_V_read to i32

ST_24: rhs_V_2 [1/1] 0.00ns
_ifconv:97  %rhs_V_2 = zext i16 %Win_V_read to i48

ST_24: rhs_V_1_cast [1/1] 0.00ns
_ifconv:98  %rhs_V_1_cast = zext i8 %Kx_V_read to i16

ST_24: rhs_V_8_cast [1/1] 0.00ns
_ifconv:99  %rhs_V_8_cast = zext i16 %CHout_V_read to i48

ST_24: rhs_V_10_cast [1/1] 0.00ns
_ifconv:100  %rhs_V_10_cast = zext i16 %CHin_V_read to i24

ST_24: rhs_V_9_cast [1/1] 0.00ns
_ifconv:101  %rhs_V_9_cast = zext i16 %CHout_V_read to i32

ST_24: rhs_V_7_cast [1/1] 0.00ns
_ifconv:102  %rhs_V_7_cast = zext i16 %Wout_V to i32

ST_24: stg_223 [1/1] 1.57ns
_ifconv:103  br label %.loopexit


 <State 25>: 2.44ns
ST_25: i_op_assign_s [1/1] 0.00ns
.loopexit:0  %i_op_assign_s = phi i16 [ 0, %_ifconv ], [ %cout, %.preheader1153 ]

ST_25: exitcond1 [1/1] 2.28ns
.loopexit:1  %exitcond1 = icmp eq i16 %i_op_assign_s, %CHout_V_read

ST_25: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

ST_25: cout [1/1] 1.96ns
.loopexit:3  %cout = add i16 %i_op_assign_s, 1

ST_25: stg_228 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond1, label %4, label %.preheader1153.preheader

ST_25: tmp_15_cast [1/1] 0.00ns
.preheader1153.preheader:0  %tmp_15_cast = zext i16 %i_op_assign_s to i31

ST_25: tmp_17_cast [1/1] 0.00ns
.preheader1153.preheader:1  %tmp_17_cast = zext i16 %i_op_assign_s to i32

ST_25: bias6_sum [1/1] 2.44ns
.preheader1153.preheader:2  %bias6_sum = add i31 %tmp_15_cast, %tmp_30_cast

ST_25: bias6_sum_cast [1/1] 0.00ns
.preheader1153.preheader:3  %bias6_sum_cast = zext i31 %bias6_sum to i64

ST_25: gmem_addr [1/1] 0.00ns
.preheader1153.preheader:4  %gmem_addr = getelementptr inbounds float* %gmem, i64 %bias6_sum_cast

ST_25: stg_234 [1/1] 1.57ns
.preheader1153.preheader:5  br label %.preheader1153

ST_25: stg_235 [1/1] 0.00ns
:0  ret void


 <State 26>: 6.38ns
ST_26: i_op_assign_1 [1/1] 0.00ns
.preheader1153:0  %i_op_assign_1 = phi i16 [ 0, %.preheader1153.preheader ], [ %i, %.preheader1152 ]

ST_26: phi_mul1 [1/1] 0.00ns
.preheader1153:1  %phi_mul1 = phi i16 [ 0, %.preheader1153.preheader ], [ %next_mul1, %.preheader1152 ]

ST_26: next_mul1 [1/1] 1.96ns
.preheader1153:2  %next_mul1 = add i16 %phi_mul1, %tmp_9

ST_26: i_op_assign_10_cast8 [1/1] 0.00ns
.preheader1153:3  %i_op_assign_10_cast8 = zext i16 %i_op_assign_1 to i32

ST_26: exitcond2 [1/1] 2.28ns
.preheader1153:4  %exitcond2 = icmp eq i16 %i_op_assign_1, %tmp_7

ST_26: empty_18 [1/1] 0.00ns
.preheader1153:5  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

ST_26: i [1/1] 1.96ns
.preheader1153:6  %i = add i16 %i_op_assign_1, 1

ST_26: stg_243 [1/1] 0.00ns
.preheader1153:7  br i1 %exitcond2, label %.loopexit, label %.preheader1152.preheader

ST_26: tmp_17 [1/1] 1.96ns
.preheader1152.preheader:0  %tmp_17 = sub i16 %phi_mul1, %tmp_s

ST_26: r_V_10 [1/1] 6.38ns
.preheader1152.preheader:1  %r_V_10 = mul i32 %i_op_assign_10_cast8, %rhs_V_7_cast


 <State 27>: 6.08ns
ST_27: r_V_10_cast [1/1] 0.00ns
.preheader1152.preheader:2  %r_V_10_cast = zext i32 %r_V_10 to i48

ST_27: r_V_5 [3/3] 6.08ns
.preheader1152.preheader:3  %r_V_5 = mul i48 %r_V_10_cast, %rhs_V_8_cast


 <State 28>: 6.08ns
ST_28: r_V_5 [2/3] 6.08ns
.preheader1152.preheader:3  %r_V_5 = mul i48 %r_V_10_cast, %rhs_V_8_cast


 <State 29>: 6.08ns
ST_29: r_V_5 [1/3] 6.08ns
.preheader1152.preheader:3  %r_V_5 = mul i48 %r_V_10_cast, %rhs_V_8_cast

ST_29: stg_250 [1/1] 1.57ns
.preheader1152.preheader:4  br label %.preheader1152


 <State 30>: 2.44ns
ST_30: i_op_assign_2 [1/1] 0.00ns
.preheader1152:0  %i_op_assign_2 = phi i16 [ %j, %3 ], [ 0, %.preheader1152.preheader ]

ST_30: r_V_11 [1/1] 0.00ns
.preheader1152:1  %r_V_11 = phi i32 [ %next_mul3, %3 ], [ 0, %.preheader1152.preheader ]

ST_30: phi_mul3 [1/1] 0.00ns
.preheader1152:2  %phi_mul3 = phi i16 [ %next_mul2, %3 ], [ 0, %.preheader1152.preheader ]

ST_30: next_mul2 [1/1] 1.96ns
.preheader1152:3  %next_mul2 = add i16 %phi_mul3, %tmp_10

ST_30: next_mul3 [1/1] 2.44ns
.preheader1152:4  %next_mul3 = add i32 %r_V_11, %rhs_V_9_cast

ST_30: exitcond [1/1] 2.28ns
.preheader1152:5  %exitcond = icmp eq i16 %i_op_assign_2, %Wout_V

ST_30: empty_19 [1/1] 0.00ns
.preheader1152:6  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

ST_30: j [1/1] 1.96ns
.preheader1152:7  %j = add i16 %i_op_assign_2, 1

ST_30: stg_259 [1/1] 0.00ns
.preheader1152:8  br i1 %exitcond, label %.preheader1153, label %.preheader1151.preheader

ST_30: tmp_19 [1/1] 1.96ns
.preheader1151.preheader:0  %tmp_19 = sub i16 %phi_mul3, %tmp_11

ST_30: stg_261 [1/1] 1.57ns
.preheader1151.preheader:1  br label %.preheader1151


 <State 31>: 8.75ns
ST_31: sum [1/1] 0.00ns
.preheader1151:0  %sum = phi float [ 0.000000e+00, %.preheader1151.preheader ], [ %sum_1, %.preheader1150 ]

ST_31: i_op_assign_3 [1/1] 0.00ns
.preheader1151:1  %i_op_assign_3 = phi i8 [ 0, %.preheader1151.preheader ], [ %ii, %.preheader1150 ]

ST_31: r_V_18 [1/1] 0.00ns
.preheader1151:2  %r_V_18 = phi i16 [ 0, %.preheader1151.preheader ], [ %next_mul4, %.preheader1150 ]

ST_31: next_mul4 [1/1] 1.96ns
.preheader1151:3  %next_mul4 = add i16 %r_V_18, %rhs_V_1_cast

ST_31: exitcond3 [1/1] 2.00ns
.preheader1151:4  %exitcond3 = icmp eq i8 %i_op_assign_3, %Ky_V_read

ST_31: empty_20 [1/1] 0.00ns
.preheader1151:5  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)

ST_31: ii [1/1] 1.72ns
.preheader1151:6  %ii = add i8 %i_op_assign_3, 1

ST_31: stg_269 [1/1] 0.00ns
.preheader1151:7  br i1 %exitcond3, label %3, label %.preheader1150.preheader

ST_31: tmp_25 [1/1] 0.00ns
.preheader1150.preheader:0  %tmp_25 = zext i8 %i_op_assign_3 to i16

ST_31: h_V [1/1] 1.96ns
.preheader1150.preheader:1  %h_V = add i16 %tmp_17, %tmp_25

ST_31: lhs_V [1/1] 0.00ns
.preheader1150.preheader:2  %lhs_V = sext i16 %h_V to i32

ST_31: lhs_V_15_cast [1/1] 0.00ns
.preheader1150.preheader:3  %lhs_V_15_cast = sext i16 %h_V to i17

ST_31: r_V_16 [1/1] 6.38ns
.preheader1150.preheader:4  %r_V_16 = mul nsw i32 %rhs_V_1, %lhs_V

ST_31: slt [1/1] 2.28ns
.preheader1150.preheader:9  %slt = icmp slt i17 %lhs_V_15_cast, %lhs_V_4_cast

ST_31: gmem_load_req [7/7] 8.75ns
:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)

ST_31: tmp3 [1/1] 2.44ns
:13  %tmp3 = add i32 %tmp_17_cast, %r_V_11

ST_31: tmp3_cast [1/1] 0.00ns
:14  %tmp3_cast = zext i32 %tmp3 to i48

ST_31: tmp_24 [1/1] 2.92ns
:15  %tmp_24 = add i48 %r_V_5, %tmp3_cast

ST_31: tmp_26_cast_cast [1/1] 0.00ns
:16  %tmp_26_cast_cast = zext i48 %tmp_24 to i49

ST_31: feature_out8_sum [1/1] 2.92ns
:17  %feature_out8_sum = add i49 %tmp_29_cast, %tmp_26_cast_cast

ST_31: feature_out8_sum_cast [1/1] 0.00ns
:18  %feature_out8_sum_cast = zext i49 %feature_out8_sum to i64

ST_31: gmem_addr_1 [1/1] 0.00ns
:19  %gmem_addr_1 = getelementptr inbounds float* %gmem, i64 %feature_out8_sum_cast


 <State 32>: 6.08ns
ST_32: lhs_V_2 [1/1] 0.00ns
.preheader1150.preheader:5  %lhs_V_2 = sext i32 %r_V_16 to i48

ST_32: r_V_12 [3/3] 6.08ns
.preheader1150.preheader:6  %r_V_12 = mul nsw i48 %lhs_V_2, %rhs_V_2


 <State 33>: 6.08ns
ST_33: r_V_12 [2/3] 6.08ns
.preheader1150.preheader:6  %r_V_12 = mul nsw i48 %lhs_V_2, %rhs_V_2


 <State 34>: 6.38ns
ST_34: r_V_12 [1/3] 6.08ns
.preheader1150.preheader:6  %r_V_12 = mul nsw i48 %lhs_V_2, %rhs_V_2

ST_34: lhs_V_10_cast [1/1] 0.00ns
.preheader1150.preheader:7  %lhs_V_10_cast = zext i16 %r_V_18 to i32

ST_34: r_V_13 [1/1] 6.38ns
.preheader1150.preheader:8  %r_V_13 = mul i32 %lhs_V_10_cast, %rhs_V_1

ST_34: rev [1/1] 1.37ns
.preheader1150.preheader:10  %rev = xor i1 %slt, true

ST_34: stg_291 [1/1] 1.57ns
.preheader1150.preheader:11  br label %.preheader1150


 <State 35>: 8.52ns
ST_35: sum_1 [1/1] 0.00ns
.preheader1150:0  %sum_1 = phi float [ %sum, %.preheader1150.preheader ], [ %sum_1, %0 ], [ %sum_1, %1 ], [ %sum_2, %.preheader ]

ST_35: i_op_assign_5 [1/1] 0.00ns
.preheader1150:1  %i_op_assign_5 = phi i8 [ 0, %.preheader1150.preheader ], [ %jj, %.preheader ], [ %jj, %1 ], [ %jj, %0 ]

ST_35: r_V_19 [1/1] 0.00ns
.preheader1150:2  %r_V_19 = phi i24 [ 0, %.preheader1150.preheader ], [ %next_mul5, %.preheader ], [ %next_mul5, %1 ], [ %next_mul5, %0 ]

ST_35: next_mul5 [1/1] 2.20ns
.preheader1150:3  %next_mul5 = add i24 %r_V_19, %rhs_V_10_cast

ST_35: exitcond4 [1/1] 2.00ns
.preheader1150:4  %exitcond4 = icmp eq i8 %i_op_assign_5, %Kx_V_read

ST_35: empty_21 [1/1] 0.00ns
.preheader1150:5  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)

ST_35: jj [1/1] 1.72ns
.preheader1150:6  %jj = add i8 %i_op_assign_5, 1

ST_35: stg_299 [1/1] 0.00ns
.preheader1150:7  br i1 %exitcond4, label %.preheader1151, label %0

ST_35: tmp_26 [1/1] 0.00ns
:0  %tmp_26 = zext i8 %i_op_assign_5 to i16

ST_35: w_V [1/1] 1.96ns
:1  %w_V = add i16 %tmp_26, %tmp_19

ST_35: tmp_27 [1/1] 0.00ns (grouped into LUT with out node brmerge)
:2  %tmp_27 = or i16 %w_V, %h_V

ST_35: tmp_32 [1/1] 0.00ns (grouped into LUT with out node brmerge)
:3  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_27, i32 15)

ST_35: brmerge [1/1] 1.37ns (out node of the LUT)
:4  %brmerge = or i1 %tmp_32, %rev

ST_35: stg_305 [1/1] 0.00ns
:5  br i1 %brmerge, label %.preheader1150, label %1

ST_35: lhs_V_1 [1/1] 0.00ns
:0  %lhs_V_1 = sext i16 %w_V to i32

ST_35: lhs_V_11_cast [1/1] 0.00ns
:1  %lhs_V_11_cast = sext i16 %w_V to i17

ST_35: tmp_28 [1/1] 2.28ns
:2  %tmp_28 = icmp slt i17 %lhs_V_11_cast, %lhs_V_2_cast

ST_35: stg_309 [1/1] 0.00ns
:3  br i1 %tmp_28, label %.preheader.preheader, label %.preheader1150

ST_35: r_V_14 [1/1] 3.36ns
.preheader.preheader:0  %r_V_14 = mul nsw i32 %rhs_V_1, %lhs_V_1

ST_35: rhs_V_12_cast [1/1] 0.00ns
.preheader.preheader:1  %rhs_V_12_cast = sext i32 %r_V_14 to i48

ST_35: r_V_15 [1/1] 3.02ns
.preheader.preheader:2  %r_V_15 = add i48 %r_V_12, %rhs_V_12_cast

ST_35: lhs_V_14_cast [1/1] 0.00ns
.preheader.preheader:3  %lhs_V_14_cast = zext i24 %r_V_19 to i32

ST_35: tmp [1/1] 2.44ns
.preheader.preheader:4  %tmp = add i32 %r_V_13, %lhs_V_14_cast

ST_35: tmp_cast [1/1] 0.00ns
.preheader.preheader:5  %tmp_cast = zext i32 %tmp to i48

ST_35: tmp1 [3/3] 6.08ns
.preheader.preheader:6  %tmp1 = mul i48 %tmp_cast, %rhs_V_8_cast


 <State 36>: 6.08ns
ST_36: tmp1 [2/3] 6.08ns
.preheader.preheader:6  %tmp1 = mul i48 %tmp_cast, %rhs_V_8_cast


 <State 37>: 6.08ns
ST_37: tmp1 [1/3] 6.08ns
.preheader.preheader:6  %tmp1 = mul i48 %tmp_cast, %rhs_V_8_cast

ST_37: stg_319 [1/1] 1.57ns
.preheader.preheader:7  br label %.preheader


 <State 38>: 8.28ns
ST_38: sum_2 [1/1] 0.00ns
.preheader:0  %sum_2 = phi float [ %sum_4, %2 ], [ %sum_1, %.preheader.preheader ]

ST_38: i_op_assign [1/1] 0.00ns
.preheader:1  %i_op_assign = phi i16 [ %cin, %2 ], [ 0, %.preheader.preheader ]

ST_38: r_V_20 [1/1] 0.00ns
.preheader:2  %r_V_20 = phi i32 [ %next_mul, %2 ], [ 0, %.preheader.preheader ]

ST_38: exitcond5 [1/1] 2.28ns
.preheader:3  %exitcond5 = icmp eq i16 %i_op_assign, %CHin_V_read

ST_38: empty_22 [1/1] 0.00ns
.preheader:4  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

ST_38: cin [1/1] 1.96ns
.preheader:5  %cin = add i16 %i_op_assign, 1

ST_38: stg_326 [1/1] 0.00ns
.preheader:6  br i1 %exitcond5, label %.preheader1150, label %2

ST_38: rhs_V_14_cast [1/1] 0.00ns
:0  %rhs_V_14_cast = zext i16 %i_op_assign to i48

ST_38: r_V_17 [1/1] 2.21ns
:1  %r_V_17 = add i48 %rhs_V_14_cast, %r_V_15

ST_38: feature_in2_sum9 [1/1] 2.21ns
:2  %feature_in2_sum9 = add i48 %r_V_17, %tmp_35_cast

ST_38: feature_in2_sum9_cast [1/1] 0.00ns
:3  %feature_in2_sum9_cast = sext i48 %feature_in2_sum9 to i64

ST_38: gmem_addr_2 [1/1] 0.00ns
:4  %gmem_addr_2 = getelementptr inbounds float* %gmem, i64 %feature_in2_sum9_cast

ST_38: next_mul [1/1] 2.44ns
:7  %next_mul = add i32 %rhs_V_9_cast, %r_V_20

ST_38: tmp2 [1/1] 2.44ns
:8  %tmp2 = add i32 %tmp_17_cast, %r_V_20

ST_38: tmp2_cast [1/1] 0.00ns
:9  %tmp2_cast = zext i32 %tmp2 to i48

ST_38: tmp_33 [1/1] 2.92ns
:10  %tmp_33 = add i48 %tmp1, %tmp2_cast

ST_38: tmp_36_cast_cast [1/1] 0.00ns
:11  %tmp_36_cast_cast = zext i48 %tmp_33 to i49

ST_38: W4_sum [1/1] 2.92ns
:12  %W4_sum = add i49 %tmp_36_cast_cast, %tmp_33_cast

ST_38: W4_sum_cast [1/1] 0.00ns
:13  %W4_sum_cast = zext i49 %W4_sum to i64

ST_38: gmem_addr_3 [1/1] 0.00ns
:14  %gmem_addr_3 = getelementptr inbounds float* %gmem, i64 %W4_sum_cast


 <State 39>: 8.75ns
ST_39: gmem_load_1_req [7/7] 8.75ns
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)


 <State 40>: 8.75ns
ST_40: gmem_load_1_req [6/7] 8.75ns
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_40: gmem_load_2_req [7/7] 8.75ns
:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)


 <State 41>: 8.75ns
ST_41: gmem_load_1_req [5/7] 8.75ns
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_41: gmem_load_2_req [6/7] 8.75ns
:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)


 <State 42>: 8.75ns
ST_42: gmem_load_1_req [4/7] 8.75ns
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_42: gmem_load_2_req [5/7] 8.75ns
:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)


 <State 43>: 8.75ns
ST_43: gmem_load_1_req [3/7] 8.75ns
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_43: gmem_load_2_req [4/7] 8.75ns
:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)


 <State 44>: 8.75ns
ST_44: gmem_load_1_req [2/7] 8.75ns
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_44: gmem_load_2_req [3/7] 8.75ns
:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)


 <State 45>: 8.75ns
ST_45: gmem_load_1_req [1/7] 8.75ns
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_45: gmem_load_2_req [2/7] 8.75ns
:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)


 <State 46>: 8.75ns
ST_46: gmem_addr_2_read [1/1] 8.75ns
:6  %gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)

ST_46: gmem_load_2_req [1/7] 8.75ns
:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)


 <State 47>: 8.75ns
ST_47: gmem_addr_3_read [1/1] 8.75ns
:16  %gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)


 <State 48>: 5.70ns
ST_48: tp [4/4] 5.70ns
:17  %tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read


 <State 49>: 5.70ns
ST_49: tp [3/4] 5.70ns
:17  %tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read


 <State 50>: 5.70ns
ST_50: tp [2/4] 5.70ns
:17  %tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read


 <State 51>: 5.70ns
ST_51: tp [1/4] 5.70ns
:17  %tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read


 <State 52>: 7.26ns
ST_52: sum_4 [5/5] 7.26ns
:18  %sum_4 = fadd float %sum_2, %tp


 <State 53>: 7.26ns
ST_53: sum_4 [4/5] 7.26ns
:18  %sum_4 = fadd float %sum_2, %tp


 <State 54>: 7.26ns
ST_54: sum_4 [3/5] 7.26ns
:18  %sum_4 = fadd float %sum_2, %tp


 <State 55>: 7.26ns
ST_55: sum_4 [2/5] 7.26ns
:18  %sum_4 = fadd float %sum_2, %tp


 <State 56>: 7.26ns
ST_56: sum_4 [1/5] 7.26ns
:18  %sum_4 = fadd float %sum_2, %tp

ST_56: stg_365 [1/1] 0.00ns
:19  br label %.preheader


 <State 57>: 8.75ns
ST_57: gmem_load_req [6/7] 8.75ns
:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 58>: 8.75ns
ST_58: gmem_load_req [5/7] 8.75ns
:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 59>: 8.75ns
ST_59: gmem_load_req [4/7] 8.75ns
:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 60>: 8.75ns
ST_60: gmem_load_req [3/7] 8.75ns
:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 61>: 8.75ns
ST_61: gmem_load_req [2/7] 8.75ns
:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 62>: 8.75ns
ST_62: gmem_load_req [1/7] 8.75ns
:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 63>: 8.75ns
ST_63: gmem_addr_read [1/1] 8.75ns
:1  %gmem_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr)


 <State 64>: 7.26ns
ST_64: sum_3 [5/5] 7.26ns
:2  %sum_3 = fadd float %sum, %gmem_addr_read


 <State 65>: 7.26ns
ST_65: sum_3 [4/5] 7.26ns
:2  %sum_3 = fadd float %sum, %gmem_addr_read


 <State 66>: 7.26ns
ST_66: sum_3 [3/5] 7.26ns
:2  %sum_3 = fadd float %sum, %gmem_addr_read


 <State 67>: 7.26ns
ST_67: sum_3 [2/5] 7.26ns
:2  %sum_3 = fadd float %sum, %gmem_addr_read


 <State 68>: 7.26ns
ST_68: sum_3 [1/5] 7.26ns
:2  %sum_3 = fadd float %sum, %gmem_addr_read


 <State 69>: 8.75ns
ST_69: sum_4_to_int [1/1] 0.00ns
:3  %sum_4_to_int = bitcast float %sum_3 to i32

ST_69: tmp_20 [1/1] 0.00ns
:4  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_4_to_int, i32 23, i32 30)

ST_69: tmp_31 [1/1] 0.00ns
:5  %tmp_31 = trunc i32 %sum_4_to_int to i23

ST_69: notlhs [1/1] 2.00ns
:6  %notlhs = icmp ne i8 %tmp_20, -1

ST_69: notrhs [1/1] 2.39ns
:7  %notrhs = icmp eq i23 %tmp_31, 0

ST_69: tmp_22 [1/1] 0.00ns (grouped into LUT with out node p_s)
:8  %tmp_22 = or i1 %notrhs, %notlhs

ST_69: tmp_23 [1/1] 6.79ns
:9  %tmp_23 = fcmp olt float %sum_3, 0.000000e+00

ST_69: rhs_V [1/1] 0.00ns (grouped into LUT with out node p_s)
:10  %rhs_V = and i1 %tmp_22, %tmp_23

ST_69: r_V_9 [1/1] 0.00ns (grouped into LUT with out node p_s)
:11  %r_V_9 = and i1 %rhs_V, %relu_en_V_read

ST_69: p_s [1/1] 1.37ns (out node of the LUT)
:12  %p_s = select i1 %r_V_9, float 0.000000e+00, float %sum_3

ST_69: gmem_addr_1_req [1/1] 8.75ns
:20  %gmem_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 70>: 8.75ns
ST_70: stg_389 [1/1] 8.75ns
:21  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr_1, float %p_s, i4 -1)


 <State 71>: 8.75ns
ST_71: gmem_addr_1_resp [5/5] 8.75ns
:22  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)


 <State 72>: 8.75ns
ST_72: gmem_addr_1_resp [4/5] 8.75ns
:22  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)


 <State 73>: 8.75ns
ST_73: gmem_addr_1_resp [3/5] 8.75ns
:22  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)


 <State 74>: 8.75ns
ST_74: gmem_addr_1_resp [2/5] 8.75ns
:22  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)


 <State 75>: 8.75ns
ST_75: gmem_addr_1_resp [1/5] 8.75ns
:22  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)

ST_75: stg_395 [1/1] 0.00ns
:23  br label %.preheader1152



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
