

================================================================
== Vivado HLS Report for 'Conv11'
================================================================
* Date:           Tue Dec  4 09:54:56 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.057|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   89|   89|   89|   89|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   88|   88|        11|          -|          -|     8|    no    |
        | + Loop 1.1  |    8|    8|         2|          1|          1|     8|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     325|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|      64|       4|
|Multiplexer      |        -|      -|       -|      60|
|Register         |        -|      -|     111|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     175|     389|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |LineBuffer_val_1_V_U  |Conv11_LineBufferJfO  |        0|  64|   4|     8|   32|     1|          256|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                 |                      |        0|  64|   4|     8|   32|     1|          256|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_14_fu_173_p2           |     +    |      0|  0|  13|           4|           1|
    |j_12_fu_232_p2           |     +    |      0|  0|  13|           4|           1|
    |p_Val2_72_0_1_fu_314_p2  |     +    |      0|  0|  54|          47|          47|
    |p_Val2_72_1_1_fu_390_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_72_1_fu_354_p2    |     +    |      0|  0|  55|          48|          48|
    |tmp_148_fu_202_p2        |     +    |      0|  0|  13|           4|           2|
    |tmp_153_fu_268_p2        |     +    |      0|  0|  13|           4|           2|
    |tmp_192_fu_183_p2        |     +    |      0|  0|  15|           8|           8|
    |tmp_195_fu_247_p2        |     +    |      0|  0|  18|          11|          11|
    |tmp_199_fu_410_p2        |     +    |      0|  0|  15|           7|           7|
    |tmp_194_fu_220_p2        |     -    |      0|  0|  15|           7|           7|
    |or_cond_fu_263_p2        |    and   |      0|  0|   2|           1|           1|
    |exitcond4_fu_167_p2      |   icmp   |      0|  0|  11|           4|           5|
    |exitcond5_fu_226_p2      |   icmp   |      0|  0|  11|           4|           5|
    |tmp_152_fu_257_p2        |   icmp   |      0|  0|   9|           4|           1|
    |tmp_s_fu_196_p2          |   icmp   |      0|  0|   9|           4|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 325|         212|         198|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_reg_133                |   9|          2|    4|          8|
    |j_reg_144                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  60|         12|   10|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |BlockBuffer_val_0_V_fu_72     |  32|   0|   32|          0|
    |BlockBuffer_val_1_V_fu_76     |  32|   0|   32|          0|
    |LineBuffer_val_1_V_s_reg_485  |   3|   0|    3|          0|
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |exitcond5_reg_471             |   1|   0|    1|          0|
    |i_14_reg_451                  |   4|   0|    4|          0|
    |i_reg_133                     |   4|   0|    4|          0|
    |j_reg_144                     |   4|   0|    4|          0|
    |or_cond_reg_491               |   1|   0|    1|          0|
    |tmp_153_reg_495               |   4|   0|    4|          0|
    |tmp_194_reg_466               |   7|   0|    7|          0|
    |tmp_208_cast_reg_442          |   4|   0|    8|          4|
    |tmp_211_cast_reg_456          |   8|   0|   11|          3|
    |tmp_s_reg_461                 |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 111|   0|  118|          7|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |      Conv11      | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |      Conv11      | return value |
|ap_start            |  in |    1| ap_ctrl_hs |      Conv11      | return value |
|ap_done             | out |    1| ap_ctrl_hs |      Conv11      | return value |
|ap_idle             | out |    1| ap_ctrl_hs |      Conv11      | return value |
|ap_ready            | out |    1| ap_ctrl_hs |      Conv11      | return value |
|src_val_V_address0  | out |   10|  ap_memory |     src_val_V    |     array    |
|src_val_V_ce0       | out |    1|  ap_memory |     src_val_V    |     array    |
|src_val_V_q0        |  in |   32|  ap_memory |     src_val_V    |     array    |
|src_val_V_offset    |  in |    4|   ap_none  | src_val_V_offset |    scalar    |
|dst_val_V_address0  | out |    6|  ap_memory |     dst_val_V    |     array    |
|dst_val_V_ce0       | out |    1|  ap_memory |     dst_val_V    |     array    |
|dst_val_V_we0       | out |    1|  ap_memory |     dst_val_V    |     array    |
|dst_val_V_d0        | out |   32|  ap_memory |     dst_val_V    |     array    |
+--------------------+-----+-----+------------+------------------+--------------+

