{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669886328417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669886328418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 12:18:48 2022 " "Processing started: Thu Dec 01 12:18:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669886328418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669886328418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669886328418 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669886328820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SUB " "Found entity 1: _32bit_SUB" {  } { { "_32bit_SUB.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_XOR " "Found entity 1: _32bit_XOR" {  } { { "_32bit_XOR.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_XOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_add.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_ADD " "Found entity 1: _32bit_ADD" {  } { { "_32bit_ADD.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_REG " "Found entity 1: _32bit_REG" {  } { { "_32bit_REG.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_OR " "Found entity 1: _32bit_OR" {  } { { "_32bit_OR.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_OR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_slt.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SLT " "Found entity 1: _32bit_SLT" {  } { { "_32bit_SLT.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SLT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_2x1MUX " "Found entity 1: _32bit_2x1MUX" {  } { { "_32bit_2x1MUX.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV " "Found entity 1: _32bit_DIV" {  } { { "_32bit_DIV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_datpath.v 1 1 " "Found 1 design units, including 1 entities, in source file div_datpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_datpath " "Found entity 1: DIV_datpath" {  } { { "DIV_datpath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_control.v 1 1 " "Found 1 design units, including 1 entities, in source file div_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_control " "Found entity 1: DIV_control" {  } { { "DIV_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV_testbench " "Found entity 1: _32bit_DIV_testbench" {  } { { "_32bit_DIV_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_test.v 1 1 " "Found 1 design units, including 1 entities, in source file div_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_test " "Found entity 1: DIV_test" {  } { { "DIV_test.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_7seg " "Found entity 1: decimal_to_7seg" {  } { { "decimal_to_7seg.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_test " "Found entity 1: decToSeg_test" {  } { { "decToSeg_test.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_testbench " "Found entity 1: decToSeg_testbench" {  } { { "decToSeg_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1.v 1 1 " "Found 1 design units, including 1 entities, in source file path1.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1 " "Found entity 1: path1" {  } { { "path1.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file path1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1_testbench " "Found entity 1: path1_testbench" {  } { { "path1_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_control.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_control " "Found entity 1: delay_control" {  } { { "delay_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_datapath " "Found entity 1: delay_datapath" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_testbench " "Found entity 1: delay_testbench" {  } { { "delay_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path2.v 1 1 " "Found 1 design units, including 1 entities, in source file path2.v" { { "Info" "ISGN_ENTITY_NAME" "1 path2 " "Found entity 1: path2" {  } { { "path2.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Vcc VCC singlepath_plode.v(4) " "Verilog HDL Declaration information at singlepath_plode.v(4): object \"Vcc\" differs only in case from object \"VCC\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1669886328937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gnd GND singlepath_plode.v(4) " "Verilog HDL Declaration information at singlepath_plode.v(4): object \"gnd\" differs only in case from object \"GND\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1669886328938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode " "Found entity 1: singlepath_plode" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_testbench " "Found entity 1: singlepath_plode_testbench" {  } { { "singlepath_plode_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669886328942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669886328942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669886328979 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.v(23) " "Output port \"SD_CLK\" at DE0_CV.v(23) has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1669886328980 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:d0 " "Elaborating entity \"delay\" for hierarchy \"delay:d0\"" {  } { { "DE0_CV.v" "d0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886328982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_control delay:d0\|delay_control:dc " "Elaborating entity \"delay_control\" for hierarchy \"delay:d0\|delay_control:dc\"" {  } { { "delay.v" "dc" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886328983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_datapath delay:d0\|delay_datapath:dd " "Elaborating entity \"delay_datapath\" for hierarchy \"delay:d0\|delay_datapath:dd\"" {  } { { "delay.v" "dd" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886328984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlepath_plode delay:d0\|delay_datapath:dd\|singlepath_plode:p0 " "Elaborating entity \"singlepath_plode\" for hierarchy \"delay:d0\|delay_datapath:dd\|singlepath_plode:p0\"" {  } { { "delay_datapath.v" "p0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886329005 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s26 singlepath_plode.v(10) " "Output port \"s26\" at singlepath_plode.v(10) has no driver" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1669886329006 "|DE0_CV|delay:d0|delay_datapath:dd|singlepath_plode:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_REG delay:d0\|delay_datapath:dd\|_32bit_REG:r " "Elaborating entity \"_32bit_REG\" for hierarchy \"delay:d0\|delay_datapath:dd\|_32bit_REG:r\"" {  } { { "delay_datapath.v" "r" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886329083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_ADD delay:d0\|delay_datapath:dd\|_32bit_ADD:a " "Elaborating entity \"_32bit_ADD\" for hierarchy \"delay:d0\|delay_datapath:dd\|_32bit_ADD:a\"" {  } { { "delay_datapath.v" "a" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886329085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder delay:d0\|delay_datapath:dd\|_32bit_ADD:a\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"delay:d0\|delay_datapath:dd\|_32bit_ADD:a\|full_adder:FA0\"" {  } { { "_32bit_ADD.v" "FA0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886329086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder delay:d0\|delay_datapath:dd\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"delay:d0\|delay_datapath:dd\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886329088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_7seg decimal_to_7seg:dectoseg " "Elaborating entity \"decimal_to_7seg\" for hierarchy \"decimal_to_7seg:dectoseg\"" {  } { { "DE0_CV.v" "dectoseg" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886329160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_DIV decimal_to_7seg:dectoseg\|_32bit_DIV:h0 " "Elaborating entity \"_32bit_DIV\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\"" {  } { { "decimal_to_7seg.v" "h0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886329162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_control decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0 " "Elaborating entity \"DIV_control\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0\"" {  } { { "_32bit_DIV.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886329163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_datpath decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1 " "Elaborating entity \"DIV_datpath\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\"" {  } { { "_32bit_DIV.v" "g1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886329165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_2x1MUX decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1 " "Elaborating entity \"_32bit_2x1MUX\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1\"" {  } { { "DIV_datpath.v" "g1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886329168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SUB decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2 " "Elaborating entity \"_32bit_SUB\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\"" {  } { { "DIV_datpath.v" "g2" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886329169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_XOR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0 " "Elaborating entity \"_32bit_XOR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0\"" {  } { { "_32bit_SUB.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886329172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SLT decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3 " "Elaborating entity \"_32bit_SLT\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3\"" {  } { { "DIV_datpath.v" "g3" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886329261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_OR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32 " "Elaborating entity \"_32bit_OR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32\"" {  } { { "DIV_datpath.v" "g32" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886329359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:g0 " "Elaborating entity \"display\" for hierarchy \"display:g0\"" {  } { { "DE0_CV.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669886330774 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "107 " "107 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1669886332687 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "Bidir \"CLOCK4_50\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1669886332715 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1669886332715 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "Bidir \"SD_DATA\[0\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1669886332715 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "Bidir \"SD_DATA\[1\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1669886332715 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "Bidir \"SD_DATA\[2\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1669886332715 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "Bidir \"SD_DATA\[3\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1669886332715 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1669886332715 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669886333415 "|DE0_CV|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1669886333415 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1669886333728 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p100\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p99\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p98\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p97\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p96\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p95\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p94\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p93\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p92\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p91\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p90\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p89\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p88\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p87\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p86\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p85\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p84\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p83\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p82\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p81\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p80\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p79\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p78\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p77\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p76\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p75\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p74\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p73\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p72\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p71\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p70\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p69\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p68\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p67\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p66\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p65\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p64\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p63\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p62\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p61\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p60\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p59\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p58\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p57\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p56\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p55\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p54\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p53\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p52\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p51\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p50\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p49\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p48\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p47\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p46\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p45\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p44\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p43\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p42\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p41\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p40\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p39\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p38\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p37\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p36\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p35\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p34\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p33\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p32\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p31\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p30\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p29\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p28\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p27\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p26\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p25\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p24\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p23\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p22\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p21\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p20\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p19\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p18\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p17\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p16\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p15\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p14\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p13\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p12\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p11\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p10\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p9\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p8\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p7\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p6\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p5\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p4\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p3\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p2\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p1\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|GND~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|VCC~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N8056 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N8040 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N8022 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N7968 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N7898 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N7834 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N7770 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N7587 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N1872 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""} { "Info" "ISCL_SCL_CELL_NAME" "delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N411~buf0 " "Logic cell \"delay:d0\|delay_datapath:dd\|singlepath_plode:p0\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886334375 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1669886334375 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1669886335111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669886335658 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886335658 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886336067 "|DE0_CV|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669886336067 "|DE0_CV|CLOCK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1669886336067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4557 " "Implemented 4557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669886336078 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669886336078 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1669886336078 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4505 " "Implemented 4505 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669886336078 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669886336078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669886336191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 12:18:56 2022 " "Processing ended: Thu Dec 01 12:18:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669886336191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669886336191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669886336191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669886336191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669886337827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669886337828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 12:18:57 2022 " "Processing started: Thu Dec 01 12:18:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669886337828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669886337828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669886337828 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669886337905 ""}
{ "Info" "0" "" "Project  = DE0_CV" {  } {  } 0 0 "Project  = DE0_CV" 0 0 "Fitter" 0 0 1669886337905 ""}
{ "Info" "0" "" "Revision = DE0_CV" {  } {  } 0 0 "Revision = DE0_CV" 0 0 "Fitter" 0 0 1669886337905 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1669886338083 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_CV 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"DE0_CV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669886338102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669886338135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669886338135 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669886338436 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669886338456 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669886338809 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1669886342632 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 403 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 403 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1669886342727 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1669886342727 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669886342839 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV.SDC " "Reading SDC File: 'DE0_CV.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1669886343470 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1669886343480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669886343584 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1669886343585 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1669886343585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1669886343585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1669886343585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1669886343585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1669886343585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000     CLOCK_50 " "   4.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1669886343585 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1669886343585 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669886343621 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669886343623 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669886343626 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669886343629 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669886343629 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669886343631 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669886343632 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1669886343636 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669886343636 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669886343908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669886348329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669886349850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669886349858 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669886352483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669886352483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669886353445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y23 X43_Y33 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33" {  } { { "loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} 33 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1669886358051 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669886358051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669886359659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1669886359660 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1669886359660 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669886359660 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1669886363527 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669886363722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669886366074 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669886368823 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLOCK4_50 a permanently disabled " "Pin CLOCK4_50 has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK4_50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK4_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2098 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1669886369374 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2100 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1669886369374 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2091 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1669886369374 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2092 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1669886369374 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2093 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1669886369374 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2094 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1669886369374 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1669886369374 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.fit.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669886369643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5369 " "Peak virtual memory: 5369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669886370458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 12:19:30 2022 " "Processing ended: Thu Dec 01 12:19:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669886370458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669886370458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669886370458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669886370458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669886371871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669886371871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 12:19:31 2022 " "Processing started: Thu Dec 01 12:19:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669886371871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669886371871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669886371871 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669886376817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669886377977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 12:19:37 2022 " "Processing ended: Thu Dec 01 12:19:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669886377977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669886377977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669886377977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669886377977 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669886378606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669886379514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669886379515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 12:19:39 2022 " "Processing started: Thu Dec 01 12:19:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669886379515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669886379515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_CV -c DE0_CV " "Command: quartus_sta DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669886379515 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1669886379601 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669886380516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1669886380552 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1669886380552 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV.SDC " "Reading SDC File: 'DE0_CV.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1669886381601 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1669886381612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1669886381626 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1669886381626 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1669886381652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.444 " "Worst-case setup slack is 0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886381686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886381686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 CLOCK_50  " "    0.444               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886381686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669886381686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886381694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886381694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 CLOCK_50  " "    0.242               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886381694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669886381694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1669886381700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1669886381702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.137 " "Worst-case minimum pulse width slack is 1.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886381706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886381706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 CLOCK_50  " "    1.137               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886381706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669886381706 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1669886381742 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1669886381783 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1669886384577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1669886384725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.381 " "Worst-case setup slack is 0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886384743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886384743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 CLOCK_50  " "    0.381               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886384743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669886384743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.223 " "Worst-case hold slack is 0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886384752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886384752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 CLOCK_50  " "    0.223               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886384752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669886384752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1669886384758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1669886384760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.248 " "Worst-case minimum pulse width slack is 1.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886384764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886384764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.248               0.000 CLOCK_50  " "    1.248               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886384764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669886384764 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1669886384794 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1669886384921 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1669886387633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1669886387864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.047 " "Worst-case setup slack is 2.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886387871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886387871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.047               0.000 CLOCK_50  " "    2.047               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886387871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669886387871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886387881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886387881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 CLOCK_50  " "    0.128               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886387881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669886387881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1669886387885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1669886387888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.092 " "Worst-case minimum pulse width slack is 1.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886387891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886387891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092               0.000 CLOCK_50  " "    1.092               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886387891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669886387891 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1669886387908 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1669886388031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1669886390754 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1669886390901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.177 " "Worst-case setup slack is 2.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886390908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886390908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.177               0.000 CLOCK_50  " "    2.177               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886390908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669886390908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.115 " "Worst-case hold slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886390916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886390916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 CLOCK_50  " "    0.115               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886390916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669886390916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1669886390921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1669886390925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.056 " "Worst-case minimum pulse width slack is 1.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886390929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886390929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.056               0.000 CLOCK_50  " "    1.056               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669886390929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669886390929 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1669886392351 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1669886392351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4949 " "Peak virtual memory: 4949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669886392476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 12:19:52 2022 " "Processing ended: Thu Dec 01 12:19:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669886392476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669886392476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669886392476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669886392476 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669886393973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669886393973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 12:19:53 2022 " "Processing started: Thu Dec 01 12:19:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669886393973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669886393973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669886393973 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1669886395179 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_CV.vo C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/simulation/modelsim/ simulation " "Generated file DE0_CV.vo in folder \"C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669886395832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669886396030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 12:19:56 2022 " "Processing ended: Thu Dec 01 12:19:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669886396030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669886396030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669886396030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669886396030 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669886396695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669886740618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669886740619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 12:25:40 2022 " "Processing started: Thu Dec 01 12:25:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669886740619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1669886740619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE0_CV -c DE0_CV --netlist_type=atom_fit " "Command: quartus_npp DE0_CV -c DE0_CV --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1669886740619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669886741808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 12:25:41 2022 " "Processing ended: Thu Dec 01 12:25:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669886741808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669886741808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669886741808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1669886741808 ""}
