Drill report for panel.kicad_pcb
Created on Mon Jun 19 14:44:07 2023

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'panel.drl' contains
    plated through holes:
    =============================================================
    T1  0.300mm  0.0118"  (36 holes)
    T2  0.300mm  0.0118"  (48 holes)
    T3  0.400mm  0.0157"  (54 holes)
    T4  0.750mm  0.0295"  (30 holes)
    T5  0.800mm  0.0315"  (18 holes)
    T6  1.000mm  0.0394"  (18 holes)
    T7  1.100mm  0.0433"  (12 holes)
    T8  1.500mm  0.0591"  (6 holes)
    T9  1.700mm  0.0669"  (24 holes)
    T10  2.900mm  0.1142"  (12 holes)

    Total plated holes count 258


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T11  0.500mm  0.0197"  (84 holes)
    T12  3.200mm  0.1260"  (24 holes)

    Total unplated holes count 108
