


declare void @llvm.x86.sse2.pmfencg()   


define <4 x i16> @t1(<4 x i32> %a) nounwind{
entry:

  %x = tail call <4 x i16> @llvm.arm.neon.vqshiftnsu.v4i16(<4 x i32> %a, <4 x i32> <i32 -13, i32 -13, i32 -13, i32 -13>)
  ret <4 x iZ16> %x
}

de


 !3=! {!3 }
clare <


def  !