<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885:151" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID=".loopexit.loopexit.store.4" VarName="_ZZ25flt_interleave_manual_seqPA9_A44_6ap_intILi8EEPA1_A44_S_ILi16EEbE1x.10" ParentFunc="flt_interleave_manual_seq(ap_int&lt;8&gt; (*) [9][44], ap_int&lt;16&gt; (*) [1][44], bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../../src/interleave_manual_seq.cpp:31:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb16.store.2" VarName="_ZZ25flt_interleave_manual_seqPA9_A44_6ap_intILi8EEPA1_A44_S_ILi16EEbE1x.7" LoopLoc="../../src/interleave_manual_seq.cpp:31:5" LoopName="LOAD" ParentFunc="flt_interleave_manual_seq(ap_int&lt;8&gt; (*) [9][44], ap_int&lt;16&gt; (*) [1][44], bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../../src/interleave_manual_seq.cpp:31:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb15.store.2" VarName="_ZZ25flt_interleave_manual_seqPA9_A44_6ap_intILi8EEPA1_A44_S_ILi16EEbE1x.6" LoopLoc="../../src/interleave_manual_seq.cpp:31:5" LoopName="LOAD" ParentFunc="flt_interleave_manual_seq(ap_int&lt;8&gt; (*) [9][44], ap_int&lt;16&gt; (*) [1][44], bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../../src/interleave_manual_seq.cpp:31:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb14.store.2" VarName="_ZZ25flt_interleave_manual_seqPA9_A44_6ap_intILi8EEPA1_A44_S_ILi16EEbE1x.5" LoopLoc="../../src/interleave_manual_seq.cpp:31:5" LoopName="LOAD" ParentFunc="flt_interleave_manual_seq(ap_int&lt;8&gt; (*) [9][44], ap_int&lt;16&gt; (*) [1][44], bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../../src/interleave_manual_seq.cpp:31:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb13.store.2" VarName="_ZZ25flt_interleave_manual_seqPA9_A44_6ap_intILi8EEPA1_A44_S_ILi16EEbE1x.4" LoopLoc="../../src/interleave_manual_seq.cpp:31:5" LoopName="LOAD" ParentFunc="flt_interleave_manual_seq(ap_int&lt;8&gt; (*) [9][44], ap_int&lt;16&gt; (*) [1][44], bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../../src/interleave_manual_seq.cpp:31:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb12.store.2" VarName="_ZZ25flt_interleave_manual_seqPA9_A44_6ap_intILi8EEPA1_A44_S_ILi16EEbE1x.3" LoopLoc="../../src/interleave_manual_seq.cpp:31:5" LoopName="LOAD" ParentFunc="flt_interleave_manual_seq(ap_int&lt;8&gt; (*) [9][44], ap_int&lt;16&gt; (*) [1][44], bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../../src/interleave_manual_seq.cpp:31:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb11.store.2" VarName="_ZZ25flt_interleave_manual_seqPA9_A44_6ap_intILi8EEPA1_A44_S_ILi16EEbE1x.2" LoopLoc="../../src/interleave_manual_seq.cpp:31:5" LoopName="LOAD" ParentFunc="flt_interleave_manual_seq(ap_int&lt;8&gt; (*) [9][44], ap_int&lt;16&gt; (*) [1][44], bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../../src/interleave_manual_seq.cpp:31:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb10.store.2" VarName="_ZZ25flt_interleave_manual_seqPA9_A44_6ap_intILi8EEPA1_A44_S_ILi16EEbE1x.1" LoopLoc="../../src/interleave_manual_seq.cpp:31:5" LoopName="LOAD" ParentFunc="flt_interleave_manual_seq(ap_int&lt;8&gt; (*) [9][44], ap_int&lt;16&gt; (*) [1][44], bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../../src/interleave_manual_seq.cpp:31:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb9.store.2" VarName="_ZZ25flt_interleave_manual_seqPA9_A44_6ap_intILi8EEPA1_A44_S_ILi16EEbE1x.0" LoopLoc="../../src/interleave_manual_seq.cpp:31:5" LoopName="LOAD" ParentFunc="flt_interleave_manual_seq(ap_int&lt;8&gt; (*) [9][44], ap_int&lt;16&gt; (*) [1][44], bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885:151" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb7.load.2" VarName="_ZZ25flt_interleave_manual_seqPA9_A44_6ap_intILi8EEPA1_A44_S_ILi16EEbE1x.10" ParentFunc="flt_interleave_manual_seq(ap_int&lt;8&gt; (*) [9][44], ap_int&lt;16&gt; (*) [1][44], bool)"/>
</VitisHLS:BurstInfo>

