{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 12:34:15 2016 " "Info: Processing started: Tue Apr 05 12:34:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Csa_16bit -c Csa_16bit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Csa_16bit -c Csa_16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_asyncrst_sign16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ff_asyncrst_sign16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_asyncrst_sign16bit-behavior " "Info: Found design unit 1: ff_asyncrst_sign16bit-behavior" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ff_asyncrst_sign16bit " "Info: Found entity 1: ff_asyncrst_sign16bit" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_asyncrst_sign1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ff_asyncrst_sign1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_asyncrst_sign1bit-behavior " "Info: Found design unit 1: ff_asyncrst_sign1bit-behavior" {  } { { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign1bit.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ff_asyncrst_sign1bit " "Info: Found entity 1: ff_asyncrst_sign1bit" {  } { { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign1bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file full_adder_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_16bit-behavior " "Info: Found design unit 1: full_adder_16bit-behavior" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_16bit " "Info: Found entity 1: full_adder_16bit" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file full_adder_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_4bit-behavior " "Info: Found design unit 1: full_adder_4bit-behavior" {  } { { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_4bit.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit " "Info: Found entity 1: full_adder_4bit" {  } { { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_4bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file csa_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Csa_16bit-behavior " "Info: Found design unit 1: Csa_16bit-behavior" {  } { { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Csa_16bit " "Info: Found entity 1: Csa_16bit" {  } { { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Csa_16bit " "Info: Elaborating entity \"Csa_16bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_asyncrst_sign16bit ff_asyncrst_sign16bit:reg01 " "Info: Elaborating entity \"ff_asyncrst_sign16bit\" for hierarchy \"ff_asyncrst_sign16bit:reg01\"" {  } { { "Csa_16bit.vhd" "reg01" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_16bit full_adder_16bit:adder " "Info: Elaborating entity \"full_adder_16bit\" for hierarchy \"full_adder_16bit:adder\"" {  } { { "Csa_16bit.vhd" "adder" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_add40 full_adder_16bit.vhd(20) " "Warning (10036): Verilog HDL or VHDL warning at full_adder_16bit.vhd(20): object \"c_add40\" assigned a value but never read" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_add41 full_adder_16bit.vhd(20) " "Warning (10036): Verilog HDL or VHDL warning at full_adder_16bit.vhd(20): object \"c_add41\" assigned a value but never read" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "def4\[0\] full_adder_16bit.vhd(85) " "Info (10041): Inferred latch for \"def4\[0\]\" at full_adder_16bit.vhd(85)" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "def4\[1\] full_adder_16bit.vhd(85) " "Info (10041): Inferred latch for \"def4\[1\]\" at full_adder_16bit.vhd(85)" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "def4\[2\] full_adder_16bit.vhd(85) " "Info (10041): Inferred latch for \"def4\[2\]\" at full_adder_16bit.vhd(85)" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "def4\[3\] full_adder_16bit.vhd(85) " "Info (10041): Inferred latch for \"def4\[3\]\" at full_adder_16bit.vhd(85)" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_add3 full_adder_16bit.vhd(68) " "Info (10041): Inferred latch for \"c_add3\" at full_adder_16bit.vhd(68)" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "def3\[0\] full_adder_16bit.vhd(65) " "Info (10041): Inferred latch for \"def3\[0\]\" at full_adder_16bit.vhd(65)" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "def3\[1\] full_adder_16bit.vhd(65) " "Info (10041): Inferred latch for \"def3\[1\]\" at full_adder_16bit.vhd(65)" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "def3\[2\] full_adder_16bit.vhd(65) " "Info (10041): Inferred latch for \"def3\[2\]\" at full_adder_16bit.vhd(65)" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "def3\[3\] full_adder_16bit.vhd(65) " "Info (10041): Inferred latch for \"def3\[3\]\" at full_adder_16bit.vhd(65)" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_add2 full_adder_16bit.vhd(48) " "Info (10041): Inferred latch for \"c_add2\" at full_adder_16bit.vhd(48)" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "def2\[0\] full_adder_16bit.vhd(45) " "Info (10041): Inferred latch for \"def2\[0\]\" at full_adder_16bit.vhd(45)" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "def2\[1\] full_adder_16bit.vhd(45) " "Info (10041): Inferred latch for \"def2\[1\]\" at full_adder_16bit.vhd(45)" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "def2\[2\] full_adder_16bit.vhd(45) " "Info (10041): Inferred latch for \"def2\[2\]\" at full_adder_16bit.vhd(45)" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "def2\[3\] full_adder_16bit.vhd(45) " "Info (10041): Inferred latch for \"def2\[3\]\" at full_adder_16bit.vhd(45)" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_4bit full_adder_16bit:adder\|full_adder_4bit:add1 " "Info: Elaborating entity \"full_adder_4bit\" for hierarchy \"full_adder_16bit:adder\|full_adder_4bit:add1\"" {  } { { "full_adder_16bit.vhd" "add1" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_i full_adder_4bit.vhd(20) " "Warning (10492): VHDL Process Statement warning at full_adder_4bit.vhd(20): signal \"carry_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_4bit.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_asyncrst_sign1bit ff_asyncrst_sign1bit:reg04 " "Info: Elaborating entity \"ff_asyncrst_sign1bit\" for hierarchy \"ff_asyncrst_sign1bit:reg04\"" {  } { { "Csa_16bit.vhd" "reg04" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Info: Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info: Implemented 34 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Info: Implemented 81 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 12:34:16 2016 " "Info: Processing ended: Tue Apr 05 12:34:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
