;redcode
;assert 1
	SPL 0, #332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 240, 61
	CMP -702, -10
	JMP 102, 11
	MOV 12, @10
	MOV 12, @10
	MOV 312, @-10
	MOV 12, @10
	MOV 12, @10
	JMP 12, #10
	ADD <10, <1
	DJN 100, 90
	SUB @121, 103
	SUB @127, 106
	SUB -100, 0
	DJN -1, @-20
	SUB @121, 103
	SLT 20, @72
	SUB @-127, 103
	CMP #12, @6
	CMP #12, @6
	SUB #912, @-6
	ADD #270, <1
	SPL 0, #332
	MOV #72, @6
	SPL 0, #332
	CMP -207, <-120
	ADD <-10, 9
	SUB #42, @200
	MOV -1, <-20
	SPL 0, #332
	SPL 0, #332
	CMP -207, <-120
	JMP @42, #205
	CMP -207, <-120
	SUB -4, <-20
	MOV @121, 106
	SUB @121, 106
	SUB 12, @10
	SPL 0, #332
	SLT @0, @2
	MOV -1, <-20
	ADD <-10, 9
	SUB @-127, 100
	MOV -1, <-20
	ADD <-10, 9
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 240, 61
	CMP -702, -10
