@W: MT529 :"c:\users\diego eg\desktop\p\bien\osc00\div00.vhdl":22:5:22:6|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including O01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
