INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Documents/Projects/UART_protocol/UART.srcs/sources_1/new/rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Documents/Projects/UART_protocol/UART.srcs/sources_1/new/tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Documents/Projects/UART_protocol/UART.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
