{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "13", "@year": "2019", "@timestamp": "2019-10-13T22:19:16.000016-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "2003", "@month": "09"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "Portuguese Foundation of Science and Technology", "xocs:funding-agency-acronym": "FCT", "xocs:funding-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia", "xocs:funding-id": "FCT-PRAXIS XXI/BD/21353/99", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100001871", "xocs:funding-agency-country": "http://sws.geonames.org/2264397/"}, "xocs:funding-addon-generated-timestamp": "2021-05-12T05:30:00.156205Z", "xocs:funding-text": "This work was supported by the Portuguese Foundation of Science and Technology under Grant No. FCT-PRAXIS XXI/BD/21353/99.", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "Department of Electronics"}, {"$": "University of Aveiro"}, {"$": "IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106542866"}, {"@afid": "60024825"}], "@dptid": "106542866"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Antonio B.", "preferred-name": {"ce:given-name": "Antonio B.", "ce:initials": "A.B.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}, "@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "@auid": "55188033900", "ce:indexed-name": "Ferrari A.B."}]}, "citation-title": "The design and implementation of a reconfigurable processor for problems of combinatorial computation", "abstracts": "The paper analyses different techniques that might be employed in order to solve various problems of combinatorial optimization and argues that the best results can be achieved by the use of software running on a general-purpose computer together with an FPGA-based reconfigurable co-processor. It suggests an architecture for a combinatorial co-processor that is based on hardware templates and consists of reconfigurable functional and control units. Finally the paper demonstrates how the co-processor can be applied to two practical applications formulated over discrete matrices, the Boolean satisfiability and covering problems. \u00a9 2003 Elsevier B.V. All rights reserved.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "Department of Electronics"}, {"$": "University of Aveiro"}, {"$": "IEETA"}]}, "person": {"ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Combinatorial problems", "@xml:lang": "eng"}, {"$": "Hardware template", "@xml:lang": "eng"}, {"$": "Reconfigurable combinatorial processor", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"codencode": "JSARF", "sourcetitle-abbrev": "J Syst Archit", "@country": "nld", "issn": "13837621", "volisspag": {"voliss": {"@volume": "49", "@issue": "4-6"}, "pagerange": {"@first": "211", "@last": "226"}}, "@type": "j", "publicationyear": {"@first": "2003"}, "sourcetitle": "Journal of Systems Architecture", "@srcid": "12398", "publicationdate": {"month": "09", "year": "2003", "date-text": {"@xfab-added": "true", "$": "September 2003"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"$": "721"}, {"$": "721.2"}, {"$": "722"}]}, {"@type": "ASJC", "classification": [{"$": "1712"}, {"$": "1708"}]}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2008 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "22", "@year": "2003", "@month": "10"}}, "itemidlist": {"itemid": [{"$": "37247477", "@idtype": "PUI"}, {"$": "2003437693847", "@idtype": "CPX"}, {"$": "0141963420", "@idtype": "SCP"}, {"$": "0141963420", "@idtype": "SGR"}], "ce:pii": "S1383762103000675", "ce:doi": "10.1016/S1383-7621(03)00067-5"}}, "tail": {"bibliography": {"@refcount": "42", "reference": [{"ref-fulltext": "Abramovici M., de Sousa J.T. A SAT solver using reconfigurable hardware and virtual logic. Journal of Automated Reasoning. 24(1-2):2000;5-36.", "@id": "83546933", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "A SAT solver using reconfigurable hardware and virtual logic"}, "refd-itemidlist": {"itemid": {"$": "0034140752", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "24", "@issue": "1-2"}, "pagerange": {"@first": "5", "@last": "36"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}, {"@seq": "2", "ce:initials": "J.T.", "@_fa": "true", "ce:surname": "De Sousa", "ce:indexed-name": "De Sousa J.T."}]}, "ref-sourcetitle": "Journal of Automated Reasoning"}}, {"ref-fulltext": "D. Abramson, A. Postula, M. Randall, FPGA based custom computing machines for irregular problems, in: Proc. of the Fourth Int. Symposium on High-Performance Computer Architecture - HPCA98, Las Vegas, NV, 1-4 February 1998.", "@id": "83546934", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "FPGA based custom computing machines for irregular problems"}, "refd-itemidlist": {"itemid": {"$": "0031605489", "@idtype": "SGR"}}, "ref-text": "Las Vegas, NV, 1-4 February", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Abramson", "ce:indexed-name": "Abramson D."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Postula", "ce:indexed-name": "Postula A."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Randall", "ce:indexed-name": "Randall M."}]}, "ref-sourcetitle": "Proc. of the Fourth Int. Symposium on High-Performance Computer Architecture - HPCA98"}}, {"ref-fulltext": "Alpha Data (Online). Available from \u3008http://www.alpha-data.com\u3009.", "@id": "83546935", "ref-info": {"ref-website": {"websitename": "Alpha Data", "ce:e-address": {"$": "http://www.alpha-data.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "0141942850", "@idtype": "SGR"}}, "ref-text": "Online"}}, {"ref-fulltext": "Athanas P.M., Silverman H.F. Processor reconfiguration through instruction-set metamorphosis. IEEE Computer. 26(3):1993;11-18.", "@id": "83546936", "ref-info": {"ref-publicationyear": {"@first": "1993"}, "ref-title": {"ref-titletext": "Processor reconfiguration through instruction-set metamorphosis"}, "refd-itemidlist": {"itemid": {"$": "0027561268", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "26", "@issue": "3"}, "pagerange": {"@first": "11", "@last": "18"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.M.", "@_fa": "true", "ce:surname": "Athanas", "ce:indexed-name": "Athanas P.M."}, {"@seq": "2", "ce:initials": "H.F.", "@_fa": "true", "ce:surname": "Silverman", "ce:indexed-name": "Silverman H.F."}]}, "ref-sourcetitle": "IEEE Computer"}}, {"ref-fulltext": "Baranov S. Logic Synthesis for Control Automata. 1994;Kluwer Academic Publishers.", "@id": "83546937", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0003753989", "@idtype": "SGR"}}, "ref-text": "Kluwer Academic Publishers", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Baranov", "ce:indexed-name": "Baranov S."}]}, "ref-sourcetitle": "Logic Synthesis for Control Automata"}}, {"ref-fulltext": "Bell D.A., Arnold J.M., Kleinfelder W.J. Splash 2 - FPGAs in a Custom Computing Machine. 1996;IEEE Computer Society Press.", "@id": "83546938", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "refd-itemidlist": {"itemid": {"$": "0003707211", "@idtype": "SGR"}}, "ref-text": "IEEE Computer Society Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.A.", "@_fa": "true", "ce:surname": "Bell", "ce:indexed-name": "Bell D.A."}, {"@seq": "2", "ce:initials": "J.M.", "@_fa": "true", "ce:surname": "Arnold", "ce:indexed-name": "Arnold J.M."}, {"@seq": "3", "ce:initials": "W.J.", "@_fa": "true", "ce:surname": "Kleinfelder", "ce:indexed-name": "Kleinfelder W.J."}]}, "ref-sourcetitle": "Splash 2 - FPGAs in a Custom Computing Machine"}}, {"ref-fulltext": "Cormen T.H., Leiserson C.E., Rivest R.L. Introduction to Algorithms. 1997;McGraw-Hill.", "@id": "83546939", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "McGraw-Hill", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "A. Dandalis, A. Mei, V.K. Prasanna, Domain specific mapping for solving graph problems on reconfigurable devices, in: Reconfigurable Architectures Workshop - RAW '99, April 1999.", "@id": "83546940", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Domain specific mapping for solving graph problems on reconfigurable devices"}, "refd-itemidlist": {"itemid": {"$": "0013541576", "@idtype": "SGR"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dandalis", "ce:indexed-name": "Dandalis A."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Mei", "ce:indexed-name": "Mei A."}, {"@seq": "3", "ce:initials": "V.K.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V.K."}]}, "ref-sourcetitle": "Reconfigurable Architectures Workshop - RAW '99"}}, {"ref-fulltext": "Dick C., Harris F. Virtual signal processors. Microprocessors and Microsystems. 22:1998;135-148.", "@id": "83546941", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Virtual signal processors"}, "refd-itemidlist": {"itemid": {"$": "0032138458", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "22"}, "pagerange": {"@first": "135", "@last": "148"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Dick", "ce:indexed-name": "Dick C."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Harris", "ce:indexed-name": "Harris F."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "Garey M.R., Johnson D.S. Computers and Intractability: A Guide to the Theory of NP-Completeness. 1979;W.H. Freeman and Company, San Francisco.", "@id": "83546942", "ref-info": {"ref-publicationyear": {"@first": "1979"}, "refd-itemidlist": {"itemid": {"$": "0003603813", "@idtype": "SGR"}}, "ref-text": "San Francisco: W.H. Freeman and Company", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.R.", "@_fa": "true", "ce:surname": "Garey", "ce:indexed-name": "Garey M.R."}, {"@seq": "2", "ce:initials": "D.S.", "@_fa": "true", "ce:surname": "Johnson", "ce:indexed-name": "Johnson D.S."}]}, "ref-sourcetitle": "Computers and Intractability: A Guide to the Theory of NP-Completeness"}}, {"ref-fulltext": "Graham P., Nelson B. A hardware genetic algorithm for the traveling salesman problem on Splash 2. Proc. 5th International Workshop on Field Programmable Logic and Applications. 1995;352-361 Oxford, England.", "@id": "83546943", "ref-info": {"ref-publicationyear": {"@first": "1995"}, "ref-title": {"ref-titletext": "A hardware genetic algorithm for the traveling salesman problem on Splash 2"}, "refd-itemidlist": {"itemid": {"$": "84947921171", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "352", "@last": "361"}}, "ref-text": "England: Oxford", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Graham", "ce:indexed-name": "Graham P."}, {"@seq": "2", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Nelson", "ce:indexed-name": "Nelson B."}]}, "ref-sourcetitle": "Proc. 5th International Workshop on Field Programmable Logic and Applications"}}, {"ref-fulltext": "Gu J., Purdom P.W., Franco J., Wah B.W. Algorithms for the satisfiability (SAT) problem: a survey. DIMACS Series in Discrete Mathematics and Theoretical Computer Science. 35:1997;19-151.", "@id": "83546944", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "Algorithms for the satisfiability (SAT) problem: A survey"}, "refd-itemidlist": {"itemid": {"$": "0001788107", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "35"}, "pagerange": {"@first": "19", "@last": "151"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gu", "ce:indexed-name": "Gu J."}, {"@seq": "2", "ce:initials": "P.W.", "@_fa": "true", "ce:surname": "Purdom", "ce:indexed-name": "Purdom P.W."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Franco", "ce:indexed-name": "Franco J."}, {"@seq": "4", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Wah", "ce:indexed-name": "Wah B.W."}]}, "ref-sourcetitle": "DIMACS Series in Discrete Mathematics and Theoretical Computer Science"}}, {"ref-fulltext": "Haenni J.O., Beuchat J.L., Sanchez E. RENCO: a reconfigurable network computer. Proc. IEEE Symposium on FPGAs for Custom Computing Machines (FCCM). 1998;288-289 Napa, California.", "@id": "83546945", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "RENCO: A reconfigurable network computer"}, "refd-itemidlist": {"itemid": {"$": "35248857807", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "288", "@last": "289"}}, "ref-text": "California: Napa", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.O.", "@_fa": "true", "ce:surname": "Haenni", "ce:indexed-name": "Haenni J.O."}, {"@seq": "2", "ce:initials": "J.L.", "@_fa": "true", "ce:surname": "Beuchat", "ce:indexed-name": "Beuchat J.L."}, {"@seq": "3", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Sanchez", "ce:indexed-name": "Sanchez E."}]}, "ref-sourcetitle": "Proc. IEEE Symposium on FPGAs for Custom Computing Machines (FCCM)"}}, {"ref-fulltext": "Hauck S. The Roles of FPGAs in Reprogrammable Systems. Proceedings of the IEEE. 86(4):1998;615-638.", "@id": "83546946", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "The Roles of FPGAs in Reprogrammable Systems"}, "refd-itemidlist": {"itemid": {"$": "0000950606", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "86", "@issue": "4"}, "pagerange": {"@first": "615", "@last": "638"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Hauck", "ce:indexed-name": "Hauck S."}]}, "ref-sourcetitle": "Proceedings of the IEEE"}}, {"ref-fulltext": "Haynes S.D., Stone J., Luk W. Video image processing with the Sonic architecture. IEEE Computer. 2000;50-57.", "@id": "83546947", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Video image processing with the Sonic architecture"}, "refd-itemidlist": {"itemid": {"$": "0034174010", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "50", "@last": "57"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.D.", "@_fa": "true", "ce:surname": "Haynes", "ce:indexed-name": "Haynes S.D."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Stone", "ce:indexed-name": "Stone J."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Luk", "ce:indexed-name": "Luk W."}]}, "ref-sourcetitle": "IEEE Computer"}}, {"ref-fulltext": "C. Iseli, E. Sanchez, Spyder: a reconfigurable VLIW processor using FPGAs, in: Proc. of the IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp. 17-24.", "@id": "83546948", "ref-info": {"ref-publicationyear": {"@first": "1993"}, "ref-title": {"ref-titletext": "Spyder: A reconfigurable VLIW processor using FPGAs"}, "refd-itemidlist": {"itemid": {"$": "85027013675", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "17", "@last": "24"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Iseli", "ce:indexed-name": "Iseli C."}, {"@seq": "2", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Sanchez", "ce:indexed-name": "Sanchez E."}]}, "ref-sourcetitle": "Proc. of the IEEE Workshop on FPGAs for Custom Computing Machines"}}, {"ref-fulltext": "Kolinummi P., Hamalainen P., Hamalainen T., Saarinen J. PARNEU: general-purpose partial tree computer. Microprocessors and Microsystems. 24:2000;23-42.", "@id": "83546949", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "PARNEU: General-purpose partial tree computer"}, "refd-itemidlist": {"itemid": {"$": "18244419281", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "24"}, "pagerange": {"@first": "23", "@last": "42"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Kolinummi", "ce:indexed-name": "Kolinummi P."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Hamalainen", "ce:indexed-name": "Hamalainen P."}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Hamalainen", "ce:indexed-name": "Hamalainen T."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Saarinen", "ce:indexed-name": "Saarinen J."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "Kreher D.L., Stinson D.R. Combinatorial Algorithms: Generation, Enumeration, and Search. 1999;CRC Press.", "@id": "83546950", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "refd-itemidlist": {"itemid": {"$": "0003460091", "@idtype": "SGR"}}, "ref-text": "CRC Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.L.", "@_fa": "true", "ce:surname": "Kreher", "ce:indexed-name": "Kreher D.L."}, {"@seq": "2", "ce:initials": "D.R.", "@_fa": "true", "ce:surname": "Stinson", "ce:indexed-name": "Stinson D.R."}]}, "ref-sourcetitle": "Combinatorial Algorithms: Generation, Enumeration, and Search"}}, {"ref-fulltext": "Michalewicz Z., Fogel D.B. How to Solve It: Modern Heuristics. 2000;Springer-Verlag.", "@id": "83546951", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "refd-itemidlist": {"itemid": {"$": "0003615802", "@idtype": "SGR"}}, "ref-text": "Springer-Verlag", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Michalewicz", "ce:indexed-name": "Michalewicz Z."}, {"@seq": "2", "ce:initials": "D.B.", "@_fa": "true", "ce:surname": "Fogel", "ce:indexed-name": "Fogel D.B."}]}, "ref-sourcetitle": "How to Solve It: Modern Heuristics"}}, {"ref-fulltext": "Micheli G. Synthesis and Optimization of Digital Circuits. 1994;McGraw-Hill, Inc.", "@id": "83546952", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0004077620", "@idtype": "SGR"}}, "ref-text": "McGraw-Hill, Inc.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Micheli", "ce:indexed-name": "Micheli G."}]}, "ref-sourcetitle": "Synthesis and Optimization of Digital Circuits"}}, {"ref-fulltext": "M.W. Moskewicz, C.F. Madigan, Y. Zhao, L. Zhang, S. Malik, Chaff: engineering an efficient SAT solver, in: Proc. of the 38th Design Automation Conference, June 2001, pp. 530-535.", "@id": "83546953", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Chaff: Engineering an efficient SAT solver"}, "refd-itemidlist": {"itemid": {"$": "0034852165", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "530", "@last": "535"}}, "ref-text": "June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.W.", "@_fa": "true", "ce:surname": "Moskewicz", "ce:indexed-name": "Moskewicz M.W."}, {"@seq": "2", "ce:initials": "C.F.", "@_fa": "true", "ce:surname": "Madigan", "ce:indexed-name": "Madigan C.F."}, {"@seq": "3", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Zhao", "ce:indexed-name": "Zhao Y."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}, {"@seq": "5", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Malik", "ce:indexed-name": "Malik S."}]}, "ref-sourcetitle": "Proc. of the 38th Design Automation Conference"}}, {"ref-fulltext": "Perkowski M., Foote D., Chen Q., Al-Rabadi A., Jozwiak L. Learning hardware using multiple-valued logic - part 2: cube calculus and architecture. IEEE Micro. vol. 22, no. 3:May/June 2002;52-61 IEEE Computer Society Press, Los Alamitos, CA, USA.", "@id": "83546954", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Learning hardware using multiple-valued logic - Part 2: Cube calculus and architecture"}, "refd-itemidlist": {"itemid": {"$": "0036577032", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "22", "@issue": "3"}, "pagerange": {"@first": "52", "@last": "61"}}, "ref-text": "May/June, Los Alamitos, CA, USA: IEEE Computer Society Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Perkowski", "ce:indexed-name": "Perkowski M."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Foote", "ce:indexed-name": "Foote D."}, {"@seq": "3", "ce:initials": "Q.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen Q."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Al-Rabadi", "ce:indexed-name": "Al-Rabadi A."}, {"@seq": "5", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Jozwiak", "ce:indexed-name": "Jozwiak L."}]}, "ref-sourcetitle": "IEEE Micro"}}, {"ref-fulltext": "Platzner M., Micheli G. Acceleration of satisfiability algorithms by reconfigurable hardware. Proc. 8th Int. Workshop on Field Programmable Logic and Applications FPL'98. 1998;69-78 Springer-Verlag, Tallin, Estonia.", "@id": "83546955", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Acceleration of satisfiability algorithms by reconfigurable hardware"}, "refd-itemidlist": {"itemid": {"$": "65849432527", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "69", "@last": "78"}}, "ref-text": "Tallin, Estonia: Springer-Verlag", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Micheli", "ce:indexed-name": "Micheli G."}]}, "ref-sourcetitle": "Proc. 8th Int. Workshop on Field Programmable Logic and Applications FPL'98"}}, {"ref-fulltext": "C. Plessl, M. Platzner, Instance-specific accelerators for minimum covering, in: Proc. 1st Int. Conf. on Engineering of Reconfigurable Systems and Algorithms, Las Vegas, USA, June 2001, pp. 85-91.", "@id": "83546956", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Instance-specific accelerators for minimum covering"}, "refd-itemidlist": {"itemid": {"$": "0141908457", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "85", "@last": "91"}}, "ref-text": "Las Vegas, USA, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Plessl", "ce:indexed-name": "Plessl C."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}]}, "ref-sourcetitle": "Proc. 1st Int. Conf. on Engineering of Reconfigurable Systems and Algorithms"}}, {"ref-fulltext": "RC Bibliography (Online). Available from \u3008 http://www.ife.ee.ethz.ch/~enzler/rc/bib.html\u3009.", "@id": "83546957", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.ife.ee.ethz.ch/~enzler/rc/bib.html", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "0141873670", "@idtype": "SGR"}}, "ref-text": "RC Bibliography (Online)"}}, {"ref-fulltext": "Sanchez E., Sipper M., Haenni J.O., Beuchat J.L., Stauffer A., Perez-Uribe A. Static and dynamic configurable systems. IEEE Transactions on Computers. 48(6):1999;556-564.", "@id": "83546958", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Static and dynamic configurable systems"}, "refd-itemidlist": {"itemid": {"$": "0032686679", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "6"}, "pagerange": {"@first": "556", "@last": "564"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Sanchez", "ce:indexed-name": "Sanchez E."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sipper", "ce:indexed-name": "Sipper M."}, {"@seq": "3", "ce:initials": "J.O.", "@_fa": "true", "ce:surname": "Haenni", "ce:indexed-name": "Haenni J.O."}, {"@seq": "4", "ce:initials": "J.L.", "@_fa": "true", "ce:surname": "Beuchat", "ce:indexed-name": "Beuchat J.L."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Stauffer", "ce:indexed-name": "Stauffer A."}, {"@seq": "6", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Perez-Uribe", "ce:indexed-name": "Perez-Uribe A."}]}, "ref-sourcetitle": "IEEE Transactions on Computers"}}, {"ref-fulltext": "M. Shand, J. Vuillemin, Fast implementation of RSA cryptography, in: Proc. 11th IEEE Symp. Computer Arithmetic, Canada, 1993, pp. 252-259.", "@id": "83546959", "ref-info": {"ref-publicationyear": {"@first": "1993"}, "ref-title": {"ref-titletext": "Fast implementation of RSA cryptography"}, "refd-itemidlist": {"itemid": {"$": "0027188810", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "252", "@last": "259"}}, "ref-text": "Computer Arithmetic, Canada", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Shand", "ce:indexed-name": "Shand M."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Vuillemin", "ce:indexed-name": "Vuillemin J."}]}, "ref-sourcetitle": "Proc. 11th IEEE Symp."}}, {"ref-fulltext": "Silva J.M., Sakallah K.A. GRASP: a search algorithm for propositional satisfiability. IEEE Transations on Computers. 48(5):1999;506-521.", "@id": "83546960", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "GRASP: A search algorithm for propositional satisfiability"}, "refd-itemidlist": {"itemid": {"$": "0032680865", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "5"}, "pagerange": {"@first": "506", "@last": "521"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.M.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J.M."}, {"@seq": "2", "ce:initials": "K.A.", "@_fa": "true", "ce:surname": "Sakallah", "ce:indexed-name": "Sakallah K.A."}]}, "ref-sourcetitle": "IEEE Transations on Computers"}}, {"ref-fulltext": "I. Skliarova, A.B. Ferrari, Exploiting FPGA-based architectures and design tools for problems of reconfigurable computations, in: Proc. XIII Symposium on Integrated Circuits and System Design SBCCI'2000, Brazil, September 2000, pp. 347-352.", "@id": "83546961", "ref-info": {"ref-title": {"ref-titletext": "Exploiting FPGA-based architectures and design tools for problems of reconfigurable computations"}, "refd-itemidlist": {"itemid": {"$": "84951727190", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "347", "@last": "352"}}, "ref-text": "Brazil, September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. XIII Symposium on Integrated Circuits and System Design SBCCI'2000"}}, {"ref-fulltext": "I. Skliarova, A.B. Ferrari, Development tools for problems of combinatorial optimization, in: Proc. 4th Portuguese Conference on Automatic Control - CONTROLO'2000, Portugal, October 2000, pp. 552-557.", "@id": "83546962", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Development tools for problems of combinatorial optimization"}, "refd-itemidlist": {"itemid": {"$": "0141977501", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "552", "@last": "557"}}, "ref-text": "Portugal, October", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. 4th Portuguese Conference on Automatic Control - CONTROLO'2000"}}, {"ref-fulltext": "Skliarova I., Ferrari A.B. Modelos matem\u00e1ticos e problemas de optimiza\u00e7\u00e3o combinat\u00f3ria. Electr\u00f3nica e Telecomunica\u00e7\u00f5es. 3(3):2001;202-208. (in Portuguese).", "@id": "83546963", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Modelos matem\u00e1ticos e problemas de optimiza\u00e7\u00e3o combinat\u00f3ria"}, "refd-itemidlist": {"itemid": {"$": "84969497875", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3", "@issue": "3"}, "pagerange": {"@first": "202", "@last": "208"}}, "ref-text": "in Portuguese", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Electr\u00f3nica E Telecomunica\u00e7\u00f5es"}}, {"ref-fulltext": "I. Skliarova, A.B. Ferrari, Synthesis of reprogrammable control unit for combinatorial processor, in: Proc. of the 4th Int. Workshop on IEEE Design and Diagnostics of Electronic Circuits and Systems - DDECS 2001, Gyor, Hungary, April 2001, pp. 179-186.", "@id": "83546964", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Synthesis of reprogrammable control unit for combinatorial processor"}, "refd-itemidlist": {"itemid": {"$": "0141942846", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "179", "@last": "186"}}, "ref-text": "Gyor, Hungary, April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. of the 4th Int. Workshop on IEEE Design and Diagnostics of Electronic Circuits and Systems - DDECS 2001"}}, {"ref-fulltext": "I. Skliarova, A.B. Ferrari, A SAT solver using software and reconfigurable hardware, in: Proc. of the Design, Automation and Test in Europe Conference DATE'2002, Paris, France, March 2002, p. 1094.", "@id": "83546965", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "A SAT solver using software and reconfigurable hardware"}, "refd-itemidlist": {"itemid": {"$": "0141977506", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1094"}}, "ref-text": "Paris, France, March", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. of the Design, Automation and Test in Europe Conference DATE'2002"}}, {"ref-fulltext": "I. Skliarova, A.B. Ferrari, A hardware/software approach to accelerate Boolean satisfiability, in: Proc. of IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems IEEE DDECS'2002, Brno, Czech Republic, April 2002, pp. 270-277.", "@id": "83546966", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "A hardware/software approach to accelerate Boolean satisfiability"}, "refd-itemidlist": {"itemid": {"$": "0141942847", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "270", "@last": "277"}}, "ref-text": "Brno, Czech Republic, April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. of IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems IEEE DDECS'2002"}}, {"ref-fulltext": "V. Sklyarov, Synthesis and implementation of RAM-based finite state machines in FPGAs, in: Proc. of FPL'2000, Villach, Austria, August 2000, pp. 718-728.", "@id": "83546967", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Synthesis and implementation of RAM-based finite state machines in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84867199814", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "718", "@last": "728"}}, "ref-text": "Villach, Austria, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. of FPL'2000"}}, {"ref-fulltext": "J. de Sousa, J.P. Marques-Silva, M. Abramovici, A configware/software approach to SAT solving, in: Proc. of 9th IEEE Int. Symp. on Field-Programmable Custom Computing Machines, 2001.", "@id": "83546968", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "A configware/software approach to SAT solving"}, "refd-itemidlist": {"itemid": {"$": "84963985275", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "De Sousa", "ce:indexed-name": "De Sousa J."}, {"@seq": "2", "ce:initials": "J.P.", "@_fa": "true", "ce:surname": "Marques-Silva", "ce:indexed-name": "Marques-Silva J.P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}]}, "ref-sourcetitle": "Proc. of 9th IEEE Int. Symp. on Field-Programmable Custom Computing Machines"}}, {"ref-fulltext": "Vuillemin J.E., Bertin P., Roncin D., Shand M., Touati H.H., Boucard P. Programmable active memories: reconfigurable systems come of age. IEEE Transactions on VLSI Systems. 4(1):1996;56-69.", "@id": "83546969", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "ref-title": {"ref-titletext": "Programmable active memories: Reconfigurable systems come of age"}, "refd-itemidlist": {"itemid": {"$": "0030104367", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "4", "@issue": "1"}, "pagerange": {"@first": "56", "@last": "69"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.E.", "@_fa": "true", "ce:surname": "Vuillemin", "ce:indexed-name": "Vuillemin J.E."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Bertin", "ce:indexed-name": "Bertin P."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Roncin", "ce:indexed-name": "Roncin D."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Shand", "ce:indexed-name": "Shand M."}, {"@seq": "5", "ce:initials": "H.H.", "@_fa": "true", "ce:surname": "Touati", "ce:indexed-name": "Touati H.H."}, {"@seq": "6", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Boucard", "ce:indexed-name": "Boucard P."}]}, "ref-sourcetitle": "IEEE Transactions on VLSI Systems"}}, {"ref-fulltext": "XESS Corp. (Online). Available from \u3008 http://www.xess.com/\u3009.", "@id": "83546970", "ref-info": {"ref-website": {"websitename": "XESS Corp.", "ce:e-address": {"$": "http://www.xess.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "0141908458", "@idtype": "SGR"}}, "ref-text": "Online"}}, {"ref-fulltext": "Xilinx, The Programmable Logic Data Book, Xilinx, San Jose, 2000.", "@id": "83546971", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "refd-itemidlist": {"itemid": {"$": "0003651029", "@idtype": "SGR"}}, "ref-text": "San Jose", "ref-sourcetitle": "The Programmable Logic Data Book"}}, {"ref-fulltext": "Zakrevski A.D. Logical Synthesis of Cascade Networks. 1981;Moscow, Science. (in Russian).", "@id": "83546972", "ref-info": {"ref-publicationyear": {"@first": "1981"}, "refd-itemidlist": {"itemid": {"$": "0004151344", "@idtype": "SGR"}}, "ref-text": "Science: Moscow. (in Russian)", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Zakrevski", "ce:indexed-name": "Zakrevski A.D."}]}, "ref-sourcetitle": "Logical Synthesis of Cascade Networks"}}, {"ref-fulltext": "P. Zhong, M. Martonosi, P. Ashar, S. Malik, Accelerating Boolean satisfiability with configurable hardware, in: Proc. IEEE Symposium on FPGAs for Custom Computing Machines - FCCM, April 1998, pp. 186-195.", "@id": "83546973", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Accelerating Boolean satisfiability with configurable hardware"}, "refd-itemidlist": {"itemid": {"$": "84956858537", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "186", "@last": "195"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Martonosi", "ce:indexed-name": "Martonosi M."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ashar", "ce:indexed-name": "Ashar P."}, {"@seq": "4", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Malik", "ce:indexed-name": "Malik S."}]}, "ref-sourcetitle": "Proc. IEEE Symposium on FPGAs for Custom Computing Machines - FCCM"}}, {"ref-fulltext": "P. Zhong, Using Configurable Computing to Accelerate Boolean Satisfiability, Ph.D. dissertation, Department of Electrical Engineering, Princeton University, June 1999.", "@id": "83546974", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "refd-itemidlist": {"itemid": {"$": "0141977504", "@idtype": "SGR"}}, "ref-text": "Ph.D. dissertation, Department of Electrical Engineering, Princeton University, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}]}, "ref-sourcetitle": "Using Configurable Computing to Accelerate Boolean Satisfiability"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "eid": "2-s2.0-0141963420", "dc:description": "The paper analyses different techniques that might be employed in order to solve various problems of combinatorial optimization and argues that the best results can be achieved by the use of software running on a general-purpose computer together with an FPGA-based reconfigurable co-processor. It suggests an architecture for a combinatorial co-processor that is based on hardware templates and consists of reconfigurable functional and control units. Finally the paper demonstrates how the co-processor can be applied to two practical applications formulated over discrete matrices, the Boolean satisfiability and covering problems. \u00a9 2003 Elsevier B.V. All rights reserved.", "prism:coverDate": "2003-09-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0141963420", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/0141963420"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=0141963420&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=0141963420&origin=inward"}], "source-id": "12398", "pii": "S1383762103000675", "citedby-count": "12", "prism:volume": "49", "subtype": "ar", "dc:title": "The design and implementation of a reconfigurable processor for problems of combinatorial computation", "openaccess": "0", "prism:issn": "13837621", "prism:issueIdentifier": "4-6", "subtypeDescription": "Article", "prism:publicationName": "Journal of Systems Architecture", "prism:pageRange": "211-226", "prism:endingPage": "226", "openaccessFlag": "false", "prism:doi": "10.1016/S1383-7621(03)00067-5", "prism:startingPage": "211", "dc:identifier": "SCOPUS_ID:0141963420"}, "idxterms": {"mainterm": {"$": "Reconfigurable processors", "@weight": "a", "@candidate": "n"}}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Combinatorial problems"}, {"@_fa": "true", "$": "Hardware template"}, {"@_fa": "true", "$": "Reconfigurable combinatorial processor"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Software", "@code": "1712", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Antonio B.", "preferred-name": {"ce:given-name": "Antonio B.", "ce:initials": "A.B.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}, "@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Ferrari", "@auid": "55188033900", "author-url": "https://api.elsevier.com/content/author/author_id/55188033900", "ce:indexed-name": "Ferrari A.B."}]}}