// Seed: 1990386790
`timescale 1ps / 1ps
`define pp_0 0
module module_0;
  if (1) assign id_0 = id_0 >>> 1;
  else begin
    logic id_1 = 1;
    logic id_2, id_3;
  end
endmodule
