# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do mcu_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/Chia-Yu\ Wang/Desktop/Computer-System-Design/design {C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/ROM.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ROM
# 
# Top level modules:
# 	ROM
# vlog -sv -work work +incdir+C:/Users/Chia-Yu\ Wang/Desktop/Computer-System-Design/design {C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/CPU.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# 
do compile.do
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ROM
# 
# Top level modules:
# 	ROM
do sim.do
# vsim -voptargs=+acc work.testbench 
# Loading sv_std.std
# Loading work.testbench
# Loading work.CPU
# Loading work.ROM
# ** Warning: (vsim-3015) ../tb/testbench.sv(12): [PCDPC] - Port size (14 or 14) does not match connection size (15) for port 'IR'. The port definition is at: ../../design/CPU.sv(5).
# 
#         Region: /testbench/CPU1
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Chia-Yu Wang  Hostname: LAPTOP-4F0TTCA6  ProcessID: 13328
# 
#           Attempting to use alternate WLF file "./wlftdg6ax9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftdg6ax9
# 
# Break in Module testbench at ../tb/testbench.sv line 19
# Simulation Breakpoint: Break in Module testbench at ../tb/testbench.sv line 19
# MACRO ./sim.do PAUSED at line 7
