- ğŸ‘‹ Hi, Iâ€™m Manikanta
- ğŸ‘€ Iâ€™m interested in VLSI Design Verification
- ğŸŒ± Iâ€™m currently learning Verilog and System Verilog
  
