<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - real2uint8.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../real2uint8.v" target="rtwreport_document_frame" id="linkToText_plain">real2uint8.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">// File Name: hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\real2uint8.v</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">// Created: 2025-04-29 18:38:06</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">// Module: real2uint8</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">// Source Path: HDL_pfc_gold_fi_og/simscape_system/real2uint8</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">// Hierarchy Level: 1</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">// Model version: 1.184</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">// </span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="19">   19   </a>
</span><span><a class="LN" id="20">   20   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">module</span> real2uint8
</span><span><a class="LN" id="23">   23   </a>          (clk,
</span><span><a class="LN" id="24">   24   </a>           reset,
</span><span><a class="LN" id="25">   25   </a>           enb_1_37_1,
</span><span><a class="LN" id="26">   26   </a>           enb,
</span><span><a class="LN" id="27">   27   </a>           I_load,
</span><span><a class="LN" id="28">   28   </a>           Vout,
</span><span><a class="LN" id="29">   29   </a>           Ib,
</span><span><a class="LN" id="30">   30   </a>           Ic,
</span><span><a class="LN" id="31">   31   </a>           Ia,
</span><span><a class="LN" id="32">   32   </a>           Vb,
</span><span><a class="LN" id="33">   33   </a>           Vc,
</span><span><a class="LN" id="34">   34   </a>           Va,
</span><span><a class="LN" id="35">   35   </a>           O_Ia,
</span><span><a class="LN" id="36">   36   </a>           O_Ib,
</span><span><a class="LN" id="37">   37   </a>           O_Ic,
</span><span><a class="LN" id="38">   38   </a>           O_Vc,
</span><span><a class="LN" id="39">   39   </a>           O_Vb,
</span><span><a class="LN" id="40">   40   </a>           O_Va,
</span><span><a class="LN" id="41">   41   </a>           O_Vout,
</span><span><a class="LN" id="42">   42   </a>           O_I_load);
</span><span><a class="LN" id="43">   43   </a>
</span><span><a class="LN" id="44">   44   </a>
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" id="46">   46   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">input</span>   enb_1_37_1;
</span><span><a class="LN" id="48">   48   </a>  <span class="KW">input</span>   enb;
</span><span><a class="LN" id="49">   49   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] I_load;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="50">   50   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] Vout;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] Ib;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="52">   52   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] Ic;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="53">   53   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] Ia;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] Vb;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] Vc;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] Va;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">output</span>  [15:0] O_Ia;  <span class="CT">// uint16</span>
</span><span><a class="LN" id="58">   58   </a>  <span class="KW">output</span>  [15:0] O_Ib;  <span class="CT">// uint16</span>
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">output</span>  [15:0] O_Ic;  <span class="CT">// uint16</span>
</span><span><a class="LN" id="60">   60   </a>  <span class="KW">output</span>  [15:0] O_Vc;  <span class="CT">// uint16</span>
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">output</span>  [15:0] O_Vb;  <span class="CT">// uint16</span>
</span><span><a class="LN" id="62">   62   </a>  <span class="KW">output</span>  [15:0] O_Va;  <span class="CT">// uint16</span>
</span><span><a class="LN" id="63">   63   </a>  <span class="KW">output</span>  [15:0] O_Vout;  <span class="CT">// uint16</span>
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">output</span>  [15:0] O_I_load;  <span class="CT">// uint16</span>
</span><span><a class="LN" id="65">   65   </a>
</span><span><a class="LN" id="66">   66   </a>
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Constant_out1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Mux1_out1 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Mux1_out1_1 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay3_bypass_reg [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay3_bypass_reg_next [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay3_out1 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Delay3_out1_1 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay3_out1_2 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Add2_u;  <span class="CT">// sfix19_En6</span>
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Add2_add_cast [0:2];  <span class="CT">// sfix19_En6 [3]</span>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Add2_add_temp [0:2];  <span class="CT">// sfix19_En6 [3]</span>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Add2_out1 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Add2_out1_1 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay2_bypass_reg [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay2_bypass_reg_next [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay2_out1 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="83">   83   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Delay2_out1_1 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay2_out1_2 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] kconst;  <span class="CT">// sfix18_En11</span>
</span><span><a class="LN" id="86">   86   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] kconst_1;  <span class="CT">// sfix18_En11</span>
</span><span><a class="LN" id="87">   87   </a>  (* use_dsp  = <font color="#1122ff">&quot;no&quot;</font> *)   <span class="KW">wire</span> <span class="KW">signed</span> [35:0] Gain2_out1 [0:2];  <span class="CT">// sfix36_En17 [3]</span>
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [35:0] Gain2_out1_1 [0:2];  <span class="CT">// sfix36_En17 [3]</span>
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Gain2_out1_2 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Gain2_out1_3 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay_bypass_reg [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay_bypass_reg_next [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay_out1 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Delay_out1_1 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay_out1_2 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">wire</span> [15:0] Data_Type_Conversion5_out1 [0:2];  <span class="CT">// uint16 [3]</span>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">reg</span> [15:0] Data_Type_Conversion5_out1_1 [0:2];  <span class="CT">// uint16 [3]</span>
</span><span><a class="LN" id="98">   98   </a>  <span class="KW">reg</span> [15:0] Delay1_bypass_reg [0:2];  <span class="CT">// ufix16 [3]</span>
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">reg</span> [15:0] Delay1_bypass_reg_next [0:2];  <span class="CT">// ufix16 [3]</span>
</span><span><a class="LN" id="100">  100   </a>  <span class="KW">reg</span> [15:0] Delay1_out1 [0:2];  <span class="CT">// uint16 [3]</span>
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Mux_out1 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Mux_out1_1 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay8_bypass_reg [0:2];  <span class="CT">// sfix18 [3]</span>
</span><span><a class="LN" id="104">  104   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay8_bypass_reg_next [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay8_out1 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Delay8_out1_1 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay8_out1_2 [0:2];  <span class="CT">// sfix18_En6 [3]</span>
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Constant1_out1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Add3_v;  <span class="CT">// sfix19_En6</span>
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Add3_add_cast [0:2];  <span class="CT">// sfix19_En6 [3]</span>
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Add3_out1 [0:2];  <span class="CT">// sfix19_En6 [3]</span>
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Add3_out1_1 [0:2];  <span class="CT">// sfix19_En6 [3]</span>
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Delay11_bypass_reg [0:2];  <span class="CT">// sfix19 [3]</span>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Delay11_bypass_reg_next [0:2];  <span class="CT">// sfix19_En6 [3]</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Delay11_out1 [0:2];  <span class="CT">// sfix19_En6 [3]</span>
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Delay11_out1_1 [0:2];  <span class="CT">// sfix19_En6 [3]</span>
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Delay11_out1_2 [0:2];  <span class="CT">// sfix19_En6 [3]</span>
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] kconst_2;  <span class="CT">// sfix19_En15</span>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] kconst_3;  <span class="CT">// sfix19_En15</span>
</span><span><a class="LN" id="120">  120   </a>  (* use_dsp  = <font color="#1122ff">&quot;no&quot;</font> *)   <span class="KW">wire</span> <span class="KW">signed</span> [37:0] Gain5_out1 [0:2];  <span class="CT">// sfix38_En21 [3]</span>
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [37:0] Gain5_out1_1 [0:2];  <span class="CT">// sfix38_En21 [3]</span>
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Gain5_out1_2 [0:2];  <span class="CT">// sfix19_En6 [3]</span>
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Gain5_out1_3 [0:2];  <span class="CT">// sfix19_En6 [3]</span>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Delay22_bypass_reg [0:2];  <span class="CT">// sfix19 [3]</span>
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Delay22_bypass_reg_next [0:2];  <span class="CT">// sfix19_En6 [3]</span>
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Delay22_out1 [0:2];  <span class="CT">// sfix19_En6 [3]</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Delay22_out1_1 [0:2];  <span class="CT">// sfix19_En6 [3]</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Delay22_out1_2 [0:2];  <span class="CT">// sfix19_En6 [3]</span>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">wire</span> [15:0] Data_Type_Conversion3_out1 [0:2];  <span class="CT">// uint16 [3]</span>
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">reg</span> [15:0] Data_Type_Conversion3_out1_1 [0:2];  <span class="CT">// uint16 [3]</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">reg</span> [15:0] Delay24_bypass_reg [0:2];  <span class="CT">// ufix16 [3]</span>
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">reg</span> [15:0] Delay24_bypass_reg_next [0:2];  <span class="CT">// ufix16 [3]</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">reg</span> [15:0] Delay24_out1 [0:2];  <span class="CT">// uint16 [3]</span>
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] kconst_4;  <span class="CT">// sfix18_En14</span>
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] kconst_5;  <span class="CT">// sfix18_En14</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Vout_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay9_bypass_reg;  <span class="CT">// sfix18</span>
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Delay9_out1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Delay9_out1_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay9_out1_2;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="141">  141   </a>  (* use_dsp  = <font color="#1122ff">&quot;no&quot;</font> *)   <span class="KW">wire</span> <span class="KW">signed</span> [35:0] Gain4_out1;  <span class="CT">// sfix36_En20</span>
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [35:0] Gain4_out1_1;  <span class="CT">// sfix36_En20</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Gain4_out1_2;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Gain4_out1_3;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay12_bypass_reg;  <span class="CT">// sfix18</span>
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Delay12_out1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Delay12_out1_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay12_out1_2;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">wire</span> [15:0] Data_Type_Conversion9_out1;  <span class="CT">// uint16</span>
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">reg</span> [15:0] Data_Type_Conversion9_out1_1;  <span class="CT">// uint16</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="KW">reg</span> [15:0] Delay25_bypass_reg;  <span class="CT">// ufix16</span>
</span><span><a class="LN" id="152">  152   </a>  <span class="KW">wire</span> [15:0] Delay25_out1;  <span class="CT">// uint16</span>
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] kconst_6;  <span class="CT">// sfix18_En9</span>
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] kconst_7;  <span class="CT">// sfix18_En9</span>
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] I_load_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay6_bypass_reg;  <span class="CT">// sfix18</span>
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Delay6_out1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Delay6_out1_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="159">  159   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay6_out1_2;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="160">  160   </a>  (* use_dsp  = <font color="#1122ff">&quot;no&quot;</font> *)   <span class="KW">wire</span> <span class="KW">signed</span> [35:0] Gain3_out1;  <span class="CT">// sfix36_En15</span>
</span><span><a class="LN" id="161">  161   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [35:0] Gain3_out1_1;  <span class="CT">// sfix36_En15</span>
</span><span><a class="LN" id="162">  162   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Gain3_out1_2;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="163">  163   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Gain3_out1_3;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="164">  164   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay16_bypass_reg;  <span class="CT">// sfix18</span>
</span><span><a class="LN" id="165">  165   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Delay16_out1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="166">  166   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Delay16_out1_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="167">  167   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay16_out1_2;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="168">  168   </a>  <span class="KW">wire</span> [15:0] Data_Type_Conversion20_out1;  <span class="CT">// uint16</span>
</span><span><a class="LN" id="169">  169   </a>  <span class="KW">reg</span> [15:0] Data_Type_Conversion20_out1_1;  <span class="CT">// uint16</span>
</span><span><a class="LN" id="170">  170   </a>  <span class="KW">reg</span> [15:0] Delay29_bypass_reg;  <span class="CT">// ufix16</span>
</span><span><a class="LN" id="171">  171   </a>  <span class="KW">wire</span> [15:0] Delay29_out1;  <span class="CT">// uint16</span>
</span><span><a class="LN" id="172">  172   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_0_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="173">  173   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_0_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="174">  174   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay3_bypass_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="175">  175   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay3_bypass_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="176">  176   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay3_bypass_t_2;  <span class="CT">// int32</span>
</span><span><a class="LN" id="177">  177   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay3_bypass_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="178">  178   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay3_bypass_t_1_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="179">  179   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_1_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="180">  180   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_1_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="181">  181   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_2_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_2_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="183">  183   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay2_bypass_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="184">  184   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay2_bypass_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="185">  185   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay2_bypass_t_2;  <span class="CT">// int32</span>
</span><span><a class="LN" id="186">  186   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay2_bypass_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="187">  187   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay2_bypass_t_1_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="188">  188   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister2_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="189">  189   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister2_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="190">  190   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] PipelineRegister1_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="191">  191   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] PipelineRegister1_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="192">  192   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_3_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="193">  193   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_3_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="194">  194   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay_bypass_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="195">  195   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay_bypass_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="196">  196   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay_bypass_t_2;  <span class="CT">// int32</span>
</span><span><a class="LN" id="197">  197   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay_bypass_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="198">  198   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay_bypass_t_1_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="199">  199   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_4_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="200">  200   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_4_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="201">  201   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_5_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="202">  202   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_5_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="203">  203   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay1_bypass_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="204">  204   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay1_bypass_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="205">  205   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay1_bypass_t_2;  <span class="CT">// int32</span>
</span><span><a class="LN" id="206">  206   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay1_bypass_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="207">  207   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay1_bypass_t_1_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="208">  208   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_6_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="209">  209   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_6_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="210">  210   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay8_bypass_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="211">  211   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay8_bypass_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="212">  212   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay8_bypass_t_2;  <span class="CT">// int32</span>
</span><span><a class="LN" id="213">  213   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay8_bypass_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="214">  214   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay8_bypass_t_1_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="215">  215   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_7_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="216">  216   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_7_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="217">  217   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_8_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="218">  218   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_8_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="219">  219   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay11_bypass_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="220">  220   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay11_bypass_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="221">  221   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay11_bypass_t_2;  <span class="CT">// int32</span>
</span><span><a class="LN" id="222">  222   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay11_bypass_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="223">  223   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay11_bypass_t_1_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="224">  224   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="225">  225   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="226">  226   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] PipelineRegister_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="227">  227   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] PipelineRegister_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="228">  228   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_9_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="229">  229   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_9_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="230">  230   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay22_bypass_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="231">  231   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay22_bypass_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="232">  232   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay22_bypass_t_2;  <span class="CT">// int32</span>
</span><span><a class="LN" id="233">  233   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay22_bypass_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="234">  234   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay22_bypass_t_1_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="235">  235   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_10_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="236">  236   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_10_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="237">  237   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_11_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="238">  238   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_11_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="239">  239   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay24_bypass_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="240">  240   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay24_bypass_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="241">  241   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay24_bypass_t_2;  <span class="CT">// int32</span>
</span><span><a class="LN" id="242">  242   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay24_bypass_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="243">  243   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Delay24_bypass_t_1_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="244">  244   </a>
</span><span><a class="LN" id="245">  245   </a>
</span><span><a  class="LN" id="246" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:609')" name="code2model">  246   </a>  <span class="KW">assign</span> Constant_out1 = 18'sb000000101000000000;
</span><span><a  class="LN" id="247" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:807')" name="code2model">  247   </a>  <span class="KW">assign</span> Mux1_out1[0] = Ib;
</span><span><a  class="LN" id="248" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:807')" name="code2model">  248   </a>  <span class="KW">assign</span> Mux1_out1[1] = Ia;
</span><span><a  class="LN" id="249" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:807')" name="code2model">  249   </a>  <span class="KW">assign</span> Mux1_out1[2] = Ic;
</span><span><a class="LN" id="250">  250   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="251">  251   </a>    <span class="KW">begin</span> : rd_0_process
</span><span><a class="LN" id="252">  252   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="253">  253   </a>        <span class="KW">for</span>(rd_0_t_1 = 32'sd0; rd_0_t_1 &lt;= 32'sd2; rd_0_t_1 = rd_0_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="254">  254   </a>          Mux1_out1_1[rd_0_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="255">  255   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="256">  256   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="257">  257   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="258">  258   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="259">  259   </a>          <span class="KW">for</span>(rd_0_t_0_0 = 32'sd0; rd_0_t_0_0 &lt;= 32'sd2; rd_0_t_0_0 = rd_0_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="260">  260   </a>            Mux1_out1_1[rd_0_t_0_0] &lt;= Mux1_out1[rd_0_t_0_0];
</span><span><a class="LN" id="261">  261   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="262">  262   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="263">  263   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="264">  264   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="265">  265   </a>
</span><span><a class="LN" id="266">  266   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="267">  267   </a>    <span class="KW">begin</span> : Delay3_bypass_process
</span><span><a class="LN" id="268">  268   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="269">  269   </a>        <span class="KW">for</span>(Delay3_bypass_t_1_0 = 32'sd0; Delay3_bypass_t_1_0 &lt;= 32'sd2; Delay3_bypass_t_1_0 = Delay3_bypass_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="270">  270   </a>          Delay3_bypass_reg[Delay3_bypass_t_1_0] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="271">  271   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="272">  272   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="273">  273   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="274">  274   </a>        <span class="KW">if</span> (enb_1_37_1) <span class="KW">begin</span>
</span><span><a class="LN" id="275">  275   </a>          <span class="KW">for</span>(Delay3_bypass_t_0_1 = 32'sd0; Delay3_bypass_t_0_1 &lt;= 32'sd2; Delay3_bypass_t_0_1 = Delay3_bypass_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="276">  276   </a>            Delay3_bypass_reg[Delay3_bypass_t_0_1] &lt;= Delay3_bypass_reg_next[Delay3_bypass_t_0_1];
</span><span><a class="LN" id="277">  277   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="278">  278   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="279">  279   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="280">  280   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="281">  281   </a>
</span><span><a class="LN" id="282">  282   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="283">  283   </a>    <span class="KW">if</span> (enb_1_37_1 == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="284">  284   </a>      <span class="KW">for</span>(Delay3_bypass_t_1 = 32'sd0; Delay3_bypass_t_1 &lt;= 32'sd2; Delay3_bypass_t_1 = Delay3_bypass_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="285">  285   </a>        Delay3_out1[Delay3_bypass_t_1] = Mux1_out1_1[Delay3_bypass_t_1];
</span><span><a class="LN" id="286">  286   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="287">  287   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="288">  288   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="289">  289   </a>      <span class="KW">for</span>(Delay3_bypass_t_0_0 = 32'sd0; Delay3_bypass_t_0_0 &lt;= 32'sd2; Delay3_bypass_t_0_0 = Delay3_bypass_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="290">  290   </a>        Delay3_out1[Delay3_bypass_t_0_0] = Delay3_bypass_reg[Delay3_bypass_t_0_0];
</span><span><a class="LN" id="291">  291   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="292">  292   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="293">  293   </a>
</span><span><a class="LN" id="294">  294   </a>    <span class="KW">for</span>(Delay3_bypass_t_2 = 32'sd0; Delay3_bypass_t_2 &lt;= 32'sd2; Delay3_bypass_t_2 = Delay3_bypass_t_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="295">  295   </a>      Delay3_bypass_reg_next[Delay3_bypass_t_2] = Mux1_out1_1[Delay3_bypass_t_2];
</span><span><a class="LN" id="296">  296   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="297">  297   </a>
</span><span><a class="LN" id="298">  298   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="299">  299   </a>
</span><span><a class="LN" id="300">  300   </a>  <span class="KW">assign</span> Delay3_out1_1[0] = Delay3_out1[0];
</span><span><a class="LN" id="301">  301   </a>  <span class="KW">assign</span> Delay3_out1_1[1] = Delay3_out1[1];
</span><span><a class="LN" id="302">  302   </a>  <span class="KW">assign</span> Delay3_out1_1[2] = Delay3_out1[2];
</span><span><a class="LN" id="303">  303   </a>
</span><span><a class="LN" id="304">  304   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="305">  305   </a>    <span class="KW">begin</span> : rd_1_process
</span><span><a class="LN" id="306">  306   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="307">  307   </a>        <span class="KW">for</span>(rd_1_t_1 = 32'sd0; rd_1_t_1 &lt;= 32'sd2; rd_1_t_1 = rd_1_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="308">  308   </a>          Delay3_out1_2[rd_1_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="309">  309   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="310">  310   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="311">  311   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="312">  312   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="313">  313   </a>          <span class="KW">for</span>(rd_1_t_0_0 = 32'sd0; rd_1_t_0_0 &lt;= 32'sd2; rd_1_t_0_0 = rd_1_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="314">  314   </a>            Delay3_out1_2[rd_1_t_0_0] &lt;= Delay3_out1_1[rd_1_t_0_0];
</span><span><a class="LN" id="315">  315   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="316">  316   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="317">  317   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="318">  318   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="319">  319   </a>
</span><span><a  class="LN" id="320" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:612')" name="code2model">  320   </a>  <span class="KW">assign</span> Add2_u = <b>{</b>Constant_out1[17], Constant_out1<b>}</b>;
</span><span><a class="LN" id="321">  321   </a>
</span><span><a  class="LN" id="322" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:612')" name="code2model">  322   </a>  <span class="KW">genvar</span> t_0_04;
</span><span><a  class="LN" id="323" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:612')" name="code2model">  323   </a>  <span class="KW">generate</span>
</span><span><a  class="LN" id="324" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:612')" name="code2model">  324   </a>    <span class="KW">for</span>(t_0_04 = 32'sd0; t_0_04 &lt;= 32'sd2; t_0_04 = t_0_04 + 32'sd1) <span class="KW">begin</span>:Add2_out1_gen
</span><span><a  class="LN" id="325" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:612')" name="code2model">  325   </a>      <span class="KW">assign</span> Add2_add_cast[t_0_04] = <b>{</b>Delay3_out1_2[t_0_04][17], Delay3_out1_2[t_0_04]<b>}</b>;
</span><span><a  class="LN" id="326" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:612')" name="code2model">  326   </a>      <span class="KW">assign</span> Add2_add_temp[t_0_04] = Add2_u + Add2_add_cast[t_0_04];
</span><span><a  class="LN" id="327" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:612')" name="code2model">  327   </a>      <span class="KW">assign</span> Add2_out1[t_0_04] = Add2_add_temp[t_0_04][17:0];
</span><span><a  class="LN" id="328" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:612')" name="code2model">  328   </a>    <span class="KW">end</span>
</span><span><a  class="LN" id="329" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:612')" name="code2model">  329   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="330">  330   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="331">  331   </a>    <span class="KW">begin</span> : rd_2_process
</span><span><a class="LN" id="332">  332   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="333">  333   </a>        <span class="KW">for</span>(rd_2_t_1 = 32'sd0; rd_2_t_1 &lt;= 32'sd2; rd_2_t_1 = rd_2_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="334">  334   </a>          Add2_out1_1[rd_2_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="335">  335   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="336">  336   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="337">  337   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="338">  338   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="339">  339   </a>          <span class="KW">for</span>(rd_2_t_0_0 = 32'sd0; rd_2_t_0_0 &lt;= 32'sd2; rd_2_t_0_0 = rd_2_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="340">  340   </a>            Add2_out1_1[rd_2_t_0_0] &lt;= Add2_out1[rd_2_t_0_0];
</span><span><a class="LN" id="341">  341   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="342">  342   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="343">  343   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="344">  344   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="345">  345   </a>
</span><span><a class="LN" id="346">  346   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="347">  347   </a>    <span class="KW">begin</span> : Delay2_bypass_process
</span><span><a class="LN" id="348">  348   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="349">  349   </a>        <span class="KW">for</span>(Delay2_bypass_t_1_0 = 32'sd0; Delay2_bypass_t_1_0 &lt;= 32'sd2; Delay2_bypass_t_1_0 = Delay2_bypass_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="350">  350   </a>          Delay2_bypass_reg[Delay2_bypass_t_1_0] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="351">  351   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="352">  352   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="353">  353   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="354">  354   </a>        <span class="KW">if</span> (enb_1_37_1) <span class="KW">begin</span>
</span><span><a class="LN" id="355">  355   </a>          <span class="KW">for</span>(Delay2_bypass_t_0_1 = 32'sd0; Delay2_bypass_t_0_1 &lt;= 32'sd2; Delay2_bypass_t_0_1 = Delay2_bypass_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="356">  356   </a>            Delay2_bypass_reg[Delay2_bypass_t_0_1] &lt;= Delay2_bypass_reg_next[Delay2_bypass_t_0_1];
</span><span><a class="LN" id="357">  357   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="358">  358   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="359">  359   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="360">  360   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="361">  361   </a>
</span><span><a class="LN" id="362">  362   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="363">  363   </a>    <span class="KW">if</span> (enb_1_37_1 == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="364">  364   </a>      <span class="KW">for</span>(Delay2_bypass_t_1 = 32'sd0; Delay2_bypass_t_1 &lt;= 32'sd2; Delay2_bypass_t_1 = Delay2_bypass_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="365">  365   </a>        Delay2_out1[Delay2_bypass_t_1] = Add2_out1_1[Delay2_bypass_t_1];
</span><span><a class="LN" id="366">  366   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="367">  367   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="368">  368   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="369">  369   </a>      <span class="KW">for</span>(Delay2_bypass_t_0_0 = 32'sd0; Delay2_bypass_t_0_0 &lt;= 32'sd2; Delay2_bypass_t_0_0 = Delay2_bypass_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="370">  370   </a>        Delay2_out1[Delay2_bypass_t_0_0] = Delay2_bypass_reg[Delay2_bypass_t_0_0];
</span><span><a class="LN" id="371">  371   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="372">  372   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="373">  373   </a>
</span><span><a class="LN" id="374">  374   </a>    <span class="KW">for</span>(Delay2_bypass_t_2 = 32'sd0; Delay2_bypass_t_2 &lt;= 32'sd2; Delay2_bypass_t_2 = Delay2_bypass_t_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="375">  375   </a>      Delay2_bypass_reg_next[Delay2_bypass_t_2] = Add2_out1_1[Delay2_bypass_t_2];
</span><span><a class="LN" id="376">  376   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="377">  377   </a>
</span><span><a class="LN" id="378">  378   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="379">  379   </a>
</span><span><a class="LN" id="380">  380   </a>  <span class="KW">assign</span> Delay2_out1_1[0] = Delay2_out1[0];
</span><span><a class="LN" id="381">  381   </a>  <span class="KW">assign</span> Delay2_out1_1[1] = Delay2_out1[1];
</span><span><a class="LN" id="382">  382   </a>  <span class="KW">assign</span> Delay2_out1_1[2] = Delay2_out1[2];
</span><span><a class="LN" id="383">  383   </a>
</span><span><a class="LN" id="384">  384   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="385">  385   </a>    <span class="KW">begin</span> : HwModeRegister2_process
</span><span><a class="LN" id="386">  386   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="387">  387   </a>        <span class="KW">for</span>(HwModeRegister2_t_1 = 32'sd0; HwModeRegister2_t_1 &lt;= 32'sd2; HwModeRegister2_t_1 = HwModeRegister2_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="388">  388   </a>          Delay2_out1_2[HwModeRegister2_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="389">  389   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="390">  390   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="391">  391   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="392">  392   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="393">  393   </a>          <span class="KW">for</span>(HwModeRegister2_t_0_0 = 32'sd0; HwModeRegister2_t_0_0 &lt;= 32'sd2; HwModeRegister2_t_0_0 = HwModeRegister2_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="394">  394   </a>            Delay2_out1_2[HwModeRegister2_t_0_0] &lt;= Delay2_out1_1[HwModeRegister2_t_0_0];
</span><span><a class="LN" id="395">  395   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="396">  396   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="397">  397   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="398">  398   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="399">  399   </a>
</span><span><a class="LN" id="400">  400   </a>  <span class="KW">assign</span> kconst = 18'sb011001100101100110;
</span><span><a class="LN" id="401">  401   </a>
</span><span><a class="LN" id="402">  402   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="403">  403   </a>    <span class="KW">begin</span> : HwModeRegister3_process
</span><span><a class="LN" id="404">  404   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="405">  405   </a>        kconst_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="406">  406   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="407">  407   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="408">  408   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="409">  409   </a>          kconst_1 &lt;= kconst;
</span><span><a class="LN" id="410">  410   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="411">  411   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="412">  412   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="413">  413   </a>
</span><span><a class="LN" id="414">  414   </a>
</span><span><a  class="LN" id="415" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:615')" name="code2model">  415   </a>  <span class="KW">genvar</span> t_0_011;
</span><span><a  class="LN" id="416" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:615')" name="code2model">  416   </a>  <span class="KW">generate</span>
</span><span><a  class="LN" id="417" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:615')" name="code2model">  417   </a>    <span class="KW">for</span>(t_0_011 = 32'sd0; t_0_011 &lt;= 32'sd2; t_0_011 = t_0_011 + 32'sd1) <span class="KW">begin</span>:Gain2_out1_gen
</span><span><a  class="LN" id="418" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:615')" name="code2model">  418   </a>      <span class="KW">assign</span> Gain2_out1[t_0_011] = Delay2_out1_2[t_0_011] * kconst_1;
</span><span><a  class="LN" id="419" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:615')" name="code2model">  419   </a>    <span class="KW">end</span>
</span><span><a  class="LN" id="420" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:615')" name="code2model">  420   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="421">  421   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="422">  422   </a>    <span class="KW">begin</span> : PipelineRegister1_process
</span><span><a class="LN" id="423">  423   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="424">  424   </a>        <span class="KW">for</span>(PipelineRegister1_t_1 = 32'sd0; PipelineRegister1_t_1 &lt;= 32'sd2; PipelineRegister1_t_1 = PipelineRegister1_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="425">  425   </a>          Gain2_out1_1[PipelineRegister1_t_1] &lt;= 36'sh000000000;
</span><span><a class="LN" id="426">  426   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="427">  427   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="428">  428   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="429">  429   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="430">  430   </a>          <span class="KW">for</span>(PipelineRegister1_t_0_0 = 32'sd0; PipelineRegister1_t_0_0 &lt;= 32'sd2; PipelineRegister1_t_0_0 = PipelineRegister1_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="431">  431   </a>            Gain2_out1_1[PipelineRegister1_t_0_0] &lt;= Gain2_out1[PipelineRegister1_t_0_0];
</span><span><a class="LN" id="432">  432   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="433">  433   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="434">  434   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="435">  435   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="436">  436   </a>
</span><span><a class="LN" id="437">  437   </a>
</span><span><a class="LN" id="438">  438   </a>  <span class="KW">genvar</span> ii4;
</span><span><a class="LN" id="439">  439   </a>  <span class="KW">generate</span>
</span><span><a class="LN" id="440">  440   </a>    <span class="KW">for</span>(ii4 = 32'sd0; ii4 &lt;= 32'sd2; ii4 = ii4 + 32'sd1) <span class="KW">begin</span>:Gain2_out1_2_gen
</span><span><a class="LN" id="441">  441   </a>      <span class="KW">assign</span> Gain2_out1_2[ii4] = Gain2_out1_1[ii4][28:11];
</span><span><a class="LN" id="442">  442   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="443">  443   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="444">  444   </a>
</span><span><a class="LN" id="445">  445   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="446">  446   </a>    <span class="KW">begin</span> : rd_3_process
</span><span><a class="LN" id="447">  447   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="448">  448   </a>        <span class="KW">for</span>(rd_3_t_1 = 32'sd0; rd_3_t_1 &lt;= 32'sd2; rd_3_t_1 = rd_3_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="449">  449   </a>          Gain2_out1_3[rd_3_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="450">  450   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="451">  451   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="452">  452   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="453">  453   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="454">  454   </a>          <span class="KW">for</span>(rd_3_t_0_0 = 32'sd0; rd_3_t_0_0 &lt;= 32'sd2; rd_3_t_0_0 = rd_3_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="455">  455   </a>            Gain2_out1_3[rd_3_t_0_0] &lt;= Gain2_out1_2[rd_3_t_0_0];
</span><span><a class="LN" id="456">  456   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="457">  457   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="458">  458   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="459">  459   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="460">  460   </a>
</span><span><a class="LN" id="461">  461   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="462">  462   </a>    <span class="KW">begin</span> : Delay_bypass_process
</span><span><a class="LN" id="463">  463   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="464">  464   </a>        <span class="KW">for</span>(Delay_bypass_t_1_0 = 32'sd0; Delay_bypass_t_1_0 &lt;= 32'sd2; Delay_bypass_t_1_0 = Delay_bypass_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="465">  465   </a>          Delay_bypass_reg[Delay_bypass_t_1_0] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="466">  466   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="467">  467   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="468">  468   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="469">  469   </a>        <span class="KW">if</span> (enb_1_37_1) <span class="KW">begin</span>
</span><span><a class="LN" id="470">  470   </a>          <span class="KW">for</span>(Delay_bypass_t_0_1 = 32'sd0; Delay_bypass_t_0_1 &lt;= 32'sd2; Delay_bypass_t_0_1 = Delay_bypass_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="471">  471   </a>            Delay_bypass_reg[Delay_bypass_t_0_1] &lt;= Delay_bypass_reg_next[Delay_bypass_t_0_1];
</span><span><a class="LN" id="472">  472   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="473">  473   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="474">  474   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="475">  475   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="476">  476   </a>
</span><span><a class="LN" id="477">  477   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="478">  478   </a>    <span class="KW">if</span> (enb_1_37_1 == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="479">  479   </a>      <span class="KW">for</span>(Delay_bypass_t_1 = 32'sd0; Delay_bypass_t_1 &lt;= 32'sd2; Delay_bypass_t_1 = Delay_bypass_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="480">  480   </a>        Delay_out1[Delay_bypass_t_1] = Gain2_out1_3[Delay_bypass_t_1];
</span><span><a class="LN" id="481">  481   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="482">  482   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="483">  483   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="484">  484   </a>      <span class="KW">for</span>(Delay_bypass_t_0_0 = 32'sd0; Delay_bypass_t_0_0 &lt;= 32'sd2; Delay_bypass_t_0_0 = Delay_bypass_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="485">  485   </a>        Delay_out1[Delay_bypass_t_0_0] = Delay_bypass_reg[Delay_bypass_t_0_0];
</span><span><a class="LN" id="486">  486   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="487">  487   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="488">  488   </a>
</span><span><a class="LN" id="489">  489   </a>    <span class="KW">for</span>(Delay_bypass_t_2 = 32'sd0; Delay_bypass_t_2 &lt;= 32'sd2; Delay_bypass_t_2 = Delay_bypass_t_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="490">  490   </a>      Delay_bypass_reg_next[Delay_bypass_t_2] = Gain2_out1_3[Delay_bypass_t_2];
</span><span><a class="LN" id="491">  491   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="492">  492   </a>
</span><span><a class="LN" id="493">  493   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="494">  494   </a>
</span><span><a class="LN" id="495">  495   </a>  <span class="KW">assign</span> Delay_out1_1[0] = Delay_out1[0];
</span><span><a class="LN" id="496">  496   </a>  <span class="KW">assign</span> Delay_out1_1[1] = Delay_out1[1];
</span><span><a class="LN" id="497">  497   </a>  <span class="KW">assign</span> Delay_out1_1[2] = Delay_out1[2];
</span><span><a class="LN" id="498">  498   </a>
</span><span><a class="LN" id="499">  499   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="500">  500   </a>    <span class="KW">begin</span> : rd_4_process
</span><span><a class="LN" id="501">  501   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="502">  502   </a>        <span class="KW">for</span>(rd_4_t_1 = 32'sd0; rd_4_t_1 &lt;= 32'sd2; rd_4_t_1 = rd_4_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="503">  503   </a>          Delay_out1_2[rd_4_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="504">  504   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="505">  505   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="506">  506   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="507">  507   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="508">  508   </a>          <span class="KW">for</span>(rd_4_t_0_0 = 32'sd0; rd_4_t_0_0 &lt;= 32'sd2; rd_4_t_0_0 = rd_4_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="509">  509   </a>            Delay_out1_2[rd_4_t_0_0] &lt;= Delay_out1_1[rd_4_t_0_0];
</span><span><a class="LN" id="510">  510   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="511">  511   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="512">  512   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="513">  513   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="514">  514   </a>
</span><span><a class="LN" id="515">  515   </a>
</span><span><a  class="LN" id="516" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:601')" name="code2model">  516   </a>  <span class="KW">genvar</span> ii11;
</span><span><a  class="LN" id="517" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:601')" name="code2model">  517   </a>  <span class="KW">generate</span>
</span><span><a  class="LN" id="518" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:601')" name="code2model">  518   </a>    <span class="KW">for</span>(ii11 = 32'sd0; ii11 &lt;= 32'sd2; ii11 = ii11 + 32'sd1) <span class="KW">begin</span>:Data_Type_Conversion5_out1_gen
</span><span><a  class="LN" id="519" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:601')" name="code2model">  519   </a>      <span class="KW">assign</span> Data_Type_Conversion5_out1[ii11] = (<b>{</b><b>{</b>4<b>{</b>Delay_out1_2[ii11][17]<b>}</b><b>}</b>, Delay_out1_2[ii11][17:6]<b>}</b>) + $<span class="KW">signed</span>(<b>{</b>1'b0, Delay_out1_2[ii11][5]<b>}</b>);
</span><span><a  class="LN" id="520" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:601')" name="code2model">  520   </a>    <span class="KW">end</span>
</span><span><a  class="LN" id="521" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:601')" name="code2model">  521   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="522">  522   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="523">  523   </a>    <span class="KW">begin</span> : rd_5_process
</span><span><a class="LN" id="524">  524   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="525">  525   </a>        <span class="KW">for</span>(rd_5_t_1 = 32'sd0; rd_5_t_1 &lt;= 32'sd2; rd_5_t_1 = rd_5_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="526">  526   </a>          Data_Type_Conversion5_out1_1[rd_5_t_1] &lt;= 16'b0000000000000000;
</span><span><a class="LN" id="527">  527   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="528">  528   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="529">  529   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="530">  530   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="531">  531   </a>          <span class="KW">for</span>(rd_5_t_0_0 = 32'sd0; rd_5_t_0_0 &lt;= 32'sd2; rd_5_t_0_0 = rd_5_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="532">  532   </a>            Data_Type_Conversion5_out1_1[rd_5_t_0_0] &lt;= Data_Type_Conversion5_out1[rd_5_t_0_0];
</span><span><a class="LN" id="533">  533   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="534">  534   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="535">  535   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="536">  536   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="537">  537   </a>
</span><span><a class="LN" id="538">  538   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="539">  539   </a>    <span class="KW">begin</span> : Delay1_bypass_process
</span><span><a class="LN" id="540">  540   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="541">  541   </a>        <span class="KW">for</span>(Delay1_bypass_t_1_0 = 32'sd0; Delay1_bypass_t_1_0 &lt;= 32'sd2; Delay1_bypass_t_1_0 = Delay1_bypass_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="542">  542   </a>          Delay1_bypass_reg[Delay1_bypass_t_1_0] &lt;= 16'b0000000000000000;
</span><span><a class="LN" id="543">  543   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="544">  544   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="545">  545   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="546">  546   </a>        <span class="KW">if</span> (enb_1_37_1) <span class="KW">begin</span>
</span><span><a class="LN" id="547">  547   </a>          <span class="KW">for</span>(Delay1_bypass_t_0_1 = 32'sd0; Delay1_bypass_t_0_1 &lt;= 32'sd2; Delay1_bypass_t_0_1 = Delay1_bypass_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="548">  548   </a>            Delay1_bypass_reg[Delay1_bypass_t_0_1] &lt;= Delay1_bypass_reg_next[Delay1_bypass_t_0_1];
</span><span><a class="LN" id="549">  549   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="550">  550   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="551">  551   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="552">  552   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="553">  553   </a>
</span><span><a class="LN" id="554">  554   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="555">  555   </a>    <span class="KW">if</span> (enb_1_37_1 == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="556">  556   </a>      <span class="KW">for</span>(Delay1_bypass_t_1 = 32'sd0; Delay1_bypass_t_1 &lt;= 32'sd2; Delay1_bypass_t_1 = Delay1_bypass_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="557">  557   </a>        Delay1_out1[Delay1_bypass_t_1] = Data_Type_Conversion5_out1_1[Delay1_bypass_t_1];
</span><span><a class="LN" id="558">  558   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="559">  559   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="560">  560   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="561">  561   </a>      <span class="KW">for</span>(Delay1_bypass_t_0_0 = 32'sd0; Delay1_bypass_t_0_0 &lt;= 32'sd2; Delay1_bypass_t_0_0 = Delay1_bypass_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="562">  562   </a>        Delay1_out1[Delay1_bypass_t_0_0] = Delay1_bypass_reg[Delay1_bypass_t_0_0];
</span><span><a class="LN" id="563">  563   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="564">  564   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="565">  565   </a>
</span><span><a class="LN" id="566">  566   </a>    <span class="KW">for</span>(Delay1_bypass_t_2 = 32'sd0; Delay1_bypass_t_2 &lt;= 32'sd2; Delay1_bypass_t_2 = Delay1_bypass_t_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="567">  567   </a>      Delay1_bypass_reg_next[Delay1_bypass_t_2] = Data_Type_Conversion5_out1_1[Delay1_bypass_t_2];
</span><span><a class="LN" id="568">  568   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="569">  569   </a>
</span><span><a class="LN" id="570">  570   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="571">  571   </a>
</span><span><a class="LN" id="572">  572   </a>  <span class="KW">assign</span> O_Ia = Delay1_out1[1];
</span><span><a class="LN" id="573">  573   </a>
</span><span><a  class="LN" id="574" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:808')" name="code2model">  574   </a>  <span class="KW">assign</span> O_Ib = Delay1_out1[0];
</span><span><a class="LN" id="575">  575   </a>  <span class="KW">assign</span> O_Ic = Delay1_out1[2];
</span><span><a class="LN" id="576">  576   </a>
</span><span><a  class="LN" id="577" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:805')" name="code2model">  577   </a>  <span class="KW">assign</span> Mux_out1[0] = Vb;
</span><span><a  class="LN" id="578" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:805')" name="code2model">  578   </a>  <span class="KW">assign</span> Mux_out1[1] = Vc;
</span><span><a  class="LN" id="579" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:805')" name="code2model">  579   </a>  <span class="KW">assign</span> Mux_out1[2] = Va;
</span><span><a class="LN" id="580">  580   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="581">  581   </a>    <span class="KW">begin</span> : rd_6_process
</span><span><a class="LN" id="582">  582   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="583">  583   </a>        <span class="KW">for</span>(rd_6_t_1 = 32'sd0; rd_6_t_1 &lt;= 32'sd2; rd_6_t_1 = rd_6_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="584">  584   </a>          Mux_out1_1[rd_6_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="585">  585   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="586">  586   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="587">  587   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="588">  588   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="589">  589   </a>          <span class="KW">for</span>(rd_6_t_0_0 = 32'sd0; rd_6_t_0_0 &lt;= 32'sd2; rd_6_t_0_0 = rd_6_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="590">  590   </a>            Mux_out1_1[rd_6_t_0_0] &lt;= Mux_out1[rd_6_t_0_0];
</span><span><a class="LN" id="591">  591   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="592">  592   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="593">  593   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="594">  594   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="595">  595   </a>
</span><span><a class="LN" id="596">  596   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="597">  597   </a>    <span class="KW">begin</span> : Delay8_bypass_process
</span><span><a class="LN" id="598">  598   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="599">  599   </a>        <span class="KW">for</span>(Delay8_bypass_t_1_0 = 32'sd0; Delay8_bypass_t_1_0 &lt;= 32'sd2; Delay8_bypass_t_1_0 = Delay8_bypass_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="600">  600   </a>          Delay8_bypass_reg[Delay8_bypass_t_1_0] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="601">  601   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="602">  602   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="603">  603   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="604">  604   </a>        <span class="KW">if</span> (enb_1_37_1) <span class="KW">begin</span>
</span><span><a class="LN" id="605">  605   </a>          <span class="KW">for</span>(Delay8_bypass_t_0_1 = 32'sd0; Delay8_bypass_t_0_1 &lt;= 32'sd2; Delay8_bypass_t_0_1 = Delay8_bypass_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="606">  606   </a>            Delay8_bypass_reg[Delay8_bypass_t_0_1] &lt;= Delay8_bypass_reg_next[Delay8_bypass_t_0_1];
</span><span><a class="LN" id="607">  607   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="608">  608   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="609">  609   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="610">  610   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="611">  611   </a>
</span><span><a class="LN" id="612">  612   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="613">  613   </a>    <span class="KW">if</span> (enb_1_37_1 == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="614">  614   </a>      <span class="KW">for</span>(Delay8_bypass_t_1 = 32'sd0; Delay8_bypass_t_1 &lt;= 32'sd2; Delay8_bypass_t_1 = Delay8_bypass_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="615">  615   </a>        Delay8_out1[Delay8_bypass_t_1] = Mux_out1_1[Delay8_bypass_t_1];
</span><span><a class="LN" id="616">  616   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="617">  617   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="618">  618   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="619">  619   </a>      <span class="KW">for</span>(Delay8_bypass_t_0_0 = 32'sd0; Delay8_bypass_t_0_0 &lt;= 32'sd2; Delay8_bypass_t_0_0 = Delay8_bypass_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="620">  620   </a>        Delay8_out1[Delay8_bypass_t_0_0] = Delay8_bypass_reg[Delay8_bypass_t_0_0];
</span><span><a class="LN" id="621">  621   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="622">  622   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="623">  623   </a>
</span><span><a class="LN" id="624">  624   </a>    <span class="KW">for</span>(Delay8_bypass_t_2 = 32'sd0; Delay8_bypass_t_2 &lt;= 32'sd2; Delay8_bypass_t_2 = Delay8_bypass_t_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="625">  625   </a>      Delay8_bypass_reg_next[Delay8_bypass_t_2] = Mux_out1_1[Delay8_bypass_t_2];
</span><span><a class="LN" id="626">  626   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="627">  627   </a>
</span><span><a class="LN" id="628">  628   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="629">  629   </a>
</span><span><a class="LN" id="630">  630   </a>  <span class="KW">assign</span> Delay8_out1_1[0] = Delay8_out1[0];
</span><span><a class="LN" id="631">  631   </a>  <span class="KW">assign</span> Delay8_out1_1[1] = Delay8_out1[1];
</span><span><a class="LN" id="632">  632   </a>  <span class="KW">assign</span> Delay8_out1_1[2] = Delay8_out1[2];
</span><span><a class="LN" id="633">  633   </a>
</span><span><a class="LN" id="634">  634   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="635">  635   </a>    <span class="KW">begin</span> : rd_7_process
</span><span><a class="LN" id="636">  636   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="637">  637   </a>        <span class="KW">for</span>(rd_7_t_1 = 32'sd0; rd_7_t_1 &lt;= 32'sd2; rd_7_t_1 = rd_7_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="638">  638   </a>          Delay8_out1_2[rd_7_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="639">  639   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="640">  640   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="641">  641   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="642">  642   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="643">  643   </a>          <span class="KW">for</span>(rd_7_t_0_0 = 32'sd0; rd_7_t_0_0 &lt;= 32'sd2; rd_7_t_0_0 = rd_7_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="644">  644   </a>            Delay8_out1_2[rd_7_t_0_0] &lt;= Delay8_out1_1[rd_7_t_0_0];
</span><span><a class="LN" id="645">  645   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="646">  646   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="647">  647   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="648">  648   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="649">  649   </a>
</span><span><a  class="LN" id="650" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:619')" name="code2model">  650   </a>  <span class="KW">assign</span> Constant1_out1 = 18'sb000110100100000000;
</span><span><a  class="LN" id="651" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:680')" name="code2model">  651   </a>  <span class="KW">assign</span> Add3_v = <b>{</b>Constant1_out1[17], Constant1_out1<b>}</b>;
</span><span><a class="LN" id="652">  652   </a>
</span><span><a  class="LN" id="653" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:680')" name="code2model">  653   </a>  <span class="KW">genvar</span> t_0_021;
</span><span><a  class="LN" id="654" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:680')" name="code2model">  654   </a>  <span class="KW">generate</span>
</span><span><a  class="LN" id="655" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:680')" name="code2model">  655   </a>    <span class="KW">for</span>(t_0_021 = 32'sd0; t_0_021 &lt;= 32'sd2; t_0_021 = t_0_021 + 32'sd1) <span class="KW">begin</span>:Add3_out1_gen
</span><span><a  class="LN" id="656" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:680')" name="code2model">  656   </a>      <span class="KW">assign</span> Add3_add_cast[t_0_021] = <b>{</b>Delay8_out1_2[t_0_021][17], Delay8_out1_2[t_0_021]<b>}</b>;
</span><span><a  class="LN" id="657" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:680')" name="code2model">  657   </a>      <span class="KW">assign</span> Add3_out1[t_0_021] = Add3_add_cast[t_0_021] + Add3_v;
</span><span><a  class="LN" id="658" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:680')" name="code2model">  658   </a>    <span class="KW">end</span>
</span><span><a  class="LN" id="659" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:680')" name="code2model">  659   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="660">  660   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="661">  661   </a>    <span class="KW">begin</span> : rd_8_process
</span><span><a class="LN" id="662">  662   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="663">  663   </a>        <span class="KW">for</span>(rd_8_t_1 = 32'sd0; rd_8_t_1 &lt;= 32'sd2; rd_8_t_1 = rd_8_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="664">  664   </a>          Add3_out1_1[rd_8_t_1] &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" id="665">  665   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="666">  666   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="667">  667   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="668">  668   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="669">  669   </a>          <span class="KW">for</span>(rd_8_t_0_0 = 32'sd0; rd_8_t_0_0 &lt;= 32'sd2; rd_8_t_0_0 = rd_8_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="670">  670   </a>            Add3_out1_1[rd_8_t_0_0] &lt;= Add3_out1[rd_8_t_0_0];
</span><span><a class="LN" id="671">  671   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="672">  672   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="673">  673   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="674">  674   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="675">  675   </a>
</span><span><a class="LN" id="676">  676   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="677">  677   </a>    <span class="KW">begin</span> : Delay11_bypass_process
</span><span><a class="LN" id="678">  678   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="679">  679   </a>        <span class="KW">for</span>(Delay11_bypass_t_1_0 = 32'sd0; Delay11_bypass_t_1_0 &lt;= 32'sd2; Delay11_bypass_t_1_0 = Delay11_bypass_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="680">  680   </a>          Delay11_bypass_reg[Delay11_bypass_t_1_0] &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" id="681">  681   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="682">  682   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="683">  683   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="684">  684   </a>        <span class="KW">if</span> (enb_1_37_1) <span class="KW">begin</span>
</span><span><a class="LN" id="685">  685   </a>          <span class="KW">for</span>(Delay11_bypass_t_0_1 = 32'sd0; Delay11_bypass_t_0_1 &lt;= 32'sd2; Delay11_bypass_t_0_1 = Delay11_bypass_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="686">  686   </a>            Delay11_bypass_reg[Delay11_bypass_t_0_1] &lt;= Delay11_bypass_reg_next[Delay11_bypass_t_0_1];
</span><span><a class="LN" id="687">  687   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="688">  688   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="689">  689   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="690">  690   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="691">  691   </a>
</span><span><a class="LN" id="692">  692   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="693">  693   </a>    <span class="KW">if</span> (enb_1_37_1 == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="694">  694   </a>      <span class="KW">for</span>(Delay11_bypass_t_1 = 32'sd0; Delay11_bypass_t_1 &lt;= 32'sd2; Delay11_bypass_t_1 = Delay11_bypass_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="695">  695   </a>        Delay11_out1[Delay11_bypass_t_1] = Add3_out1_1[Delay11_bypass_t_1];
</span><span><a class="LN" id="696">  696   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="697">  697   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="698">  698   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="699">  699   </a>      <span class="KW">for</span>(Delay11_bypass_t_0_0 = 32'sd0; Delay11_bypass_t_0_0 &lt;= 32'sd2; Delay11_bypass_t_0_0 = Delay11_bypass_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="700">  700   </a>        Delay11_out1[Delay11_bypass_t_0_0] = Delay11_bypass_reg[Delay11_bypass_t_0_0];
</span><span><a class="LN" id="701">  701   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="702">  702   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="703">  703   </a>
</span><span><a class="LN" id="704">  704   </a>    <span class="KW">for</span>(Delay11_bypass_t_2 = 32'sd0; Delay11_bypass_t_2 &lt;= 32'sd2; Delay11_bypass_t_2 = Delay11_bypass_t_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="705">  705   </a>      Delay11_bypass_reg_next[Delay11_bypass_t_2] = Add3_out1_1[Delay11_bypass_t_2];
</span><span><a class="LN" id="706">  706   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="707">  707   </a>
</span><span><a class="LN" id="708">  708   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="709">  709   </a>
</span><span><a class="LN" id="710">  710   </a>  <span class="KW">assign</span> Delay11_out1_1[0] = Delay11_out1[0];
</span><span><a class="LN" id="711">  711   </a>  <span class="KW">assign</span> Delay11_out1_1[1] = Delay11_out1[1];
</span><span><a class="LN" id="712">  712   </a>  <span class="KW">assign</span> Delay11_out1_1[2] = Delay11_out1[2];
</span><span><a class="LN" id="713">  713   </a>
</span><span><a class="LN" id="714">  714   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="715">  715   </a>    <span class="KW">begin</span> : HwModeRegister_process
</span><span><a class="LN" id="716">  716   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="717">  717   </a>        <span class="KW">for</span>(HwModeRegister_t_1 = 32'sd0; HwModeRegister_t_1 &lt;= 32'sd2; HwModeRegister_t_1 = HwModeRegister_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="718">  718   </a>          Delay11_out1_2[HwModeRegister_t_1] &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" id="719">  719   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="720">  720   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="721">  721   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="722">  722   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="723">  723   </a>          <span class="KW">for</span>(HwModeRegister_t_0_0 = 32'sd0; HwModeRegister_t_0_0 &lt;= 32'sd2; HwModeRegister_t_0_0 = HwModeRegister_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="724">  724   </a>            Delay11_out1_2[HwModeRegister_t_0_0] &lt;= Delay11_out1_1[HwModeRegister_t_0_0];
</span><span><a class="LN" id="725">  725   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="726">  726   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="727">  727   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="728">  728   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="729">  729   </a>
</span><span><a class="LN" id="730">  730   </a>  <span class="KW">assign</span> kconst_2 = 19'sb0100110111111011001;
</span><span><a class="LN" id="731">  731   </a>
</span><span><a class="LN" id="732">  732   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="733">  733   </a>    <span class="KW">begin</span> : HwModeRegister1_process
</span><span><a class="LN" id="734">  734   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="735">  735   </a>        kconst_3 &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" id="736">  736   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="737">  737   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="738">  738   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="739">  739   </a>          kconst_3 &lt;= kconst_2;
</span><span><a class="LN" id="740">  740   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="741">  741   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="742">  742   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="743">  743   </a>
</span><span><a class="LN" id="744">  744   </a>
</span><span><a  class="LN" id="745" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:684')" name="code2model">  745   </a>  <span class="KW">genvar</span> t_0_031;
</span><span><a  class="LN" id="746" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:684')" name="code2model">  746   </a>  <span class="KW">generate</span>
</span><span><a  class="LN" id="747" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:684')" name="code2model">  747   </a>    <span class="KW">for</span>(t_0_031 = 32'sd0; t_0_031 &lt;= 32'sd2; t_0_031 = t_0_031 + 32'sd1) <span class="KW">begin</span>:Gain5_out1_gen
</span><span><a  class="LN" id="748" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:684')" name="code2model">  748   </a>      <span class="KW">assign</span> Gain5_out1[t_0_031] = Delay11_out1_2[t_0_031] * kconst_3;
</span><span><a  class="LN" id="749" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:684')" name="code2model">  749   </a>    <span class="KW">end</span>
</span><span><a  class="LN" id="750" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:684')" name="code2model">  750   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="751">  751   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="752">  752   </a>    <span class="KW">begin</span> : PipelineRegister_process
</span><span><a class="LN" id="753">  753   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="754">  754   </a>        <span class="KW">for</span>(PipelineRegister_t_1 = 32'sd0; PipelineRegister_t_1 &lt;= 32'sd2; PipelineRegister_t_1 = PipelineRegister_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="755">  755   </a>          Gain5_out1_1[PipelineRegister_t_1] &lt;= 38'sh0000000000;
</span><span><a class="LN" id="756">  756   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="757">  757   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="758">  758   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="759">  759   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="760">  760   </a>          <span class="KW">for</span>(PipelineRegister_t_0_0 = 32'sd0; PipelineRegister_t_0_0 &lt;= 32'sd2; PipelineRegister_t_0_0 = PipelineRegister_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="761">  761   </a>            Gain5_out1_1[PipelineRegister_t_0_0] &lt;= Gain5_out1[PipelineRegister_t_0_0];
</span><span><a class="LN" id="762">  762   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="763">  763   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="764">  764   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="765">  765   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="766">  766   </a>
</span><span><a class="LN" id="767">  767   </a>
</span><span><a class="LN" id="768">  768   </a>  <span class="KW">genvar</span> ii21;
</span><span><a class="LN" id="769">  769   </a>  <span class="KW">generate</span>
</span><span><a class="LN" id="770">  770   </a>    <span class="KW">for</span>(ii21 = 32'sd0; ii21 &lt;= 32'sd2; ii21 = ii21 + 32'sd1) <span class="KW">begin</span>:Gain5_out1_2_gen
</span><span><a class="LN" id="771">  771   </a>      <span class="KW">assign</span> Gain5_out1_2[ii21] = Gain5_out1_1[ii21][33:15];
</span><span><a class="LN" id="772">  772   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="773">  773   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="774">  774   </a>
</span><span><a class="LN" id="775">  775   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="776">  776   </a>    <span class="KW">begin</span> : rd_9_process
</span><span><a class="LN" id="777">  777   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="778">  778   </a>        <span class="KW">for</span>(rd_9_t_1 = 32'sd0; rd_9_t_1 &lt;= 32'sd2; rd_9_t_1 = rd_9_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="779">  779   </a>          Gain5_out1_3[rd_9_t_1] &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" id="780">  780   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="781">  781   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="782">  782   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="783">  783   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="784">  784   </a>          <span class="KW">for</span>(rd_9_t_0_0 = 32'sd0; rd_9_t_0_0 &lt;= 32'sd2; rd_9_t_0_0 = rd_9_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="785">  785   </a>            Gain5_out1_3[rd_9_t_0_0] &lt;= Gain5_out1_2[rd_9_t_0_0];
</span><span><a class="LN" id="786">  786   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="787">  787   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="788">  788   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="789">  789   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="790">  790   </a>
</span><span><a class="LN" id="791">  791   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="792">  792   </a>    <span class="KW">begin</span> : Delay22_bypass_process
</span><span><a class="LN" id="793">  793   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="794">  794   </a>        <span class="KW">for</span>(Delay22_bypass_t_1_0 = 32'sd0; Delay22_bypass_t_1_0 &lt;= 32'sd2; Delay22_bypass_t_1_0 = Delay22_bypass_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="795">  795   </a>          Delay22_bypass_reg[Delay22_bypass_t_1_0] &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" id="796">  796   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="797">  797   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="798">  798   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="799">  799   </a>        <span class="KW">if</span> (enb_1_37_1) <span class="KW">begin</span>
</span><span><a class="LN" id="800">  800   </a>          <span class="KW">for</span>(Delay22_bypass_t_0_1 = 32'sd0; Delay22_bypass_t_0_1 &lt;= 32'sd2; Delay22_bypass_t_0_1 = Delay22_bypass_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="801">  801   </a>            Delay22_bypass_reg[Delay22_bypass_t_0_1] &lt;= Delay22_bypass_reg_next[Delay22_bypass_t_0_1];
</span><span><a class="LN" id="802">  802   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="803">  803   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="804">  804   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="805">  805   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="806">  806   </a>
</span><span><a class="LN" id="807">  807   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="808">  808   </a>    <span class="KW">if</span> (enb_1_37_1 == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="809">  809   </a>      <span class="KW">for</span>(Delay22_bypass_t_1 = 32'sd0; Delay22_bypass_t_1 &lt;= 32'sd2; Delay22_bypass_t_1 = Delay22_bypass_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="810">  810   </a>        Delay22_out1[Delay22_bypass_t_1] = Gain5_out1_3[Delay22_bypass_t_1];
</span><span><a class="LN" id="811">  811   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="812">  812   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="813">  813   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="814">  814   </a>      <span class="KW">for</span>(Delay22_bypass_t_0_0 = 32'sd0; Delay22_bypass_t_0_0 &lt;= 32'sd2; Delay22_bypass_t_0_0 = Delay22_bypass_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="815">  815   </a>        Delay22_out1[Delay22_bypass_t_0_0] = Delay22_bypass_reg[Delay22_bypass_t_0_0];
</span><span><a class="LN" id="816">  816   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="817">  817   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="818">  818   </a>
</span><span><a class="LN" id="819">  819   </a>    <span class="KW">for</span>(Delay22_bypass_t_2 = 32'sd0; Delay22_bypass_t_2 &lt;= 32'sd2; Delay22_bypass_t_2 = Delay22_bypass_t_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="820">  820   </a>      Delay22_bypass_reg_next[Delay22_bypass_t_2] = Gain5_out1_3[Delay22_bypass_t_2];
</span><span><a class="LN" id="821">  821   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="822">  822   </a>
</span><span><a class="LN" id="823">  823   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="824">  824   </a>
</span><span><a class="LN" id="825">  825   </a>  <span class="KW">assign</span> Delay22_out1_1[0] = Delay22_out1[0];
</span><span><a class="LN" id="826">  826   </a>  <span class="KW">assign</span> Delay22_out1_1[1] = Delay22_out1[1];
</span><span><a class="LN" id="827">  827   </a>  <span class="KW">assign</span> Delay22_out1_1[2] = Delay22_out1[2];
</span><span><a class="LN" id="828">  828   </a>
</span><span><a class="LN" id="829">  829   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="830">  830   </a>    <span class="KW">begin</span> : rd_10_process
</span><span><a class="LN" id="831">  831   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="832">  832   </a>        <span class="KW">for</span>(rd_10_t_1 = 32'sd0; rd_10_t_1 &lt;= 32'sd2; rd_10_t_1 = rd_10_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="833">  833   </a>          Delay22_out1_2[rd_10_t_1] &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" id="834">  834   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="835">  835   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="836">  836   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="837">  837   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="838">  838   </a>          <span class="KW">for</span>(rd_10_t_0_0 = 32'sd0; rd_10_t_0_0 &lt;= 32'sd2; rd_10_t_0_0 = rd_10_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="839">  839   </a>            Delay22_out1_2[rd_10_t_0_0] &lt;= Delay22_out1_1[rd_10_t_0_0];
</span><span><a class="LN" id="840">  840   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="841">  841   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="842">  842   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="843">  843   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="844">  844   </a>
</span><span><a class="LN" id="845">  845   </a>
</span><span><a  class="LN" id="846" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:599')" name="code2model">  846   </a>  <span class="KW">genvar</span> ii31;
</span><span><a  class="LN" id="847" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:599')" name="code2model">  847   </a>  <span class="KW">generate</span>
</span><span><a  class="LN" id="848" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:599')" name="code2model">  848   </a>    <span class="KW">for</span>(ii31 = 32'sd0; ii31 &lt;= 32'sd2; ii31 = ii31 + 32'sd1) <span class="KW">begin</span>:Data_Type_Conversion3_out1_gen
</span><span><a  class="LN" id="849" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:599')" name="code2model">  849   </a>      <span class="KW">assign</span> Data_Type_Conversion3_out1[ii31] = (<b>{</b><b>{</b>3<b>{</b>Delay22_out1_2[ii31][18]<b>}</b><b>}</b>, Delay22_out1_2[ii31][18:6]<b>}</b>) + $<span class="KW">signed</span>(<b>{</b>1'b0, Delay22_out1_2[ii31][5]<b>}</b>);
</span><span><a  class="LN" id="850" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:599')" name="code2model">  850   </a>    <span class="KW">end</span>
</span><span><a  class="LN" id="851" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:599')" name="code2model">  851   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="852">  852   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="853">  853   </a>    <span class="KW">begin</span> : rd_11_process
</span><span><a class="LN" id="854">  854   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="855">  855   </a>        <span class="KW">for</span>(rd_11_t_1 = 32'sd0; rd_11_t_1 &lt;= 32'sd2; rd_11_t_1 = rd_11_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="856">  856   </a>          Data_Type_Conversion3_out1_1[rd_11_t_1] &lt;= 16'b0000000000000000;
</span><span><a class="LN" id="857">  857   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="858">  858   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="859">  859   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="860">  860   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="861">  861   </a>          <span class="KW">for</span>(rd_11_t_0_0 = 32'sd0; rd_11_t_0_0 &lt;= 32'sd2; rd_11_t_0_0 = rd_11_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="862">  862   </a>            Data_Type_Conversion3_out1_1[rd_11_t_0_0] &lt;= Data_Type_Conversion3_out1[rd_11_t_0_0];
</span><span><a class="LN" id="863">  863   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="864">  864   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="865">  865   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="866">  866   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="867">  867   </a>
</span><span><a class="LN" id="868">  868   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="869">  869   </a>    <span class="KW">begin</span> : Delay24_bypass_process
</span><span><a class="LN" id="870">  870   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="871">  871   </a>        <span class="KW">for</span>(Delay24_bypass_t_1_0 = 32'sd0; Delay24_bypass_t_1_0 &lt;= 32'sd2; Delay24_bypass_t_1_0 = Delay24_bypass_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="872">  872   </a>          Delay24_bypass_reg[Delay24_bypass_t_1_0] &lt;= 16'b0000000000000000;
</span><span><a class="LN" id="873">  873   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="874">  874   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="875">  875   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="876">  876   </a>        <span class="KW">if</span> (enb_1_37_1) <span class="KW">begin</span>
</span><span><a class="LN" id="877">  877   </a>          <span class="KW">for</span>(Delay24_bypass_t_0_1 = 32'sd0; Delay24_bypass_t_0_1 &lt;= 32'sd2; Delay24_bypass_t_0_1 = Delay24_bypass_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="878">  878   </a>            Delay24_bypass_reg[Delay24_bypass_t_0_1] &lt;= Delay24_bypass_reg_next[Delay24_bypass_t_0_1];
</span><span><a class="LN" id="879">  879   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="880">  880   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="881">  881   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="882">  882   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="883">  883   </a>
</span><span><a class="LN" id="884">  884   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="885">  885   </a>    <span class="KW">if</span> (enb_1_37_1 == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="886">  886   </a>      <span class="KW">for</span>(Delay24_bypass_t_1 = 32'sd0; Delay24_bypass_t_1 &lt;= 32'sd2; Delay24_bypass_t_1 = Delay24_bypass_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="887">  887   </a>        Delay24_out1[Delay24_bypass_t_1] = Data_Type_Conversion3_out1_1[Delay24_bypass_t_1];
</span><span><a class="LN" id="888">  888   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="889">  889   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="890">  890   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="891">  891   </a>      <span class="KW">for</span>(Delay24_bypass_t_0_0 = 32'sd0; Delay24_bypass_t_0_0 &lt;= 32'sd2; Delay24_bypass_t_0_0 = Delay24_bypass_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="892">  892   </a>        Delay24_out1[Delay24_bypass_t_0_0] = Delay24_bypass_reg[Delay24_bypass_t_0_0];
</span><span><a class="LN" id="893">  893   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="894">  894   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="895">  895   </a>
</span><span><a class="LN" id="896">  896   </a>    <span class="KW">for</span>(Delay24_bypass_t_2 = 32'sd0; Delay24_bypass_t_2 &lt;= 32'sd2; Delay24_bypass_t_2 = Delay24_bypass_t_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="897">  897   </a>      Delay24_bypass_reg_next[Delay24_bypass_t_2] = Data_Type_Conversion3_out1_1[Delay24_bypass_t_2];
</span><span><a class="LN" id="898">  898   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="899">  899   </a>
</span><span><a class="LN" id="900">  900   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="901">  901   </a>
</span><span><a class="LN" id="902">  902   </a>  <span class="KW">assign</span> O_Vc = Delay24_out1[1];
</span><span><a class="LN" id="903">  903   </a>
</span><span><a  class="LN" id="904" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:806')" name="code2model">  904   </a>  <span class="KW">assign</span> O_Vb = Delay24_out1[0];
</span><span><a class="LN" id="905">  905   </a>  <span class="KW">assign</span> O_Va = Delay24_out1[2];
</span><span><a class="LN" id="906">  906   </a>
</span><span><a class="LN" id="907">  907   </a>  <span class="KW">assign</span> kconst_4 = 18'sb010001001111001110;
</span><span><a class="LN" id="908">  908   </a>
</span><span><a class="LN" id="909">  909   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="910">  910   </a>    <span class="KW">begin</span> : HwModeRegister6_process
</span><span><a class="LN" id="911">  911   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="912">  912   </a>        kconst_5 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="913">  913   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="914">  914   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="915">  915   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="916">  916   </a>          kconst_5 &lt;= kconst_4;
</span><span><a class="LN" id="917">  917   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="918">  918   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="919">  919   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="920">  920   </a>
</span><span><a class="LN" id="921">  921   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="922">  922   </a>    <span class="KW">begin</span> : rd_12_process
</span><span><a class="LN" id="923">  923   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="924">  924   </a>        Vout_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="925">  925   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="926">  926   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="927">  927   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="928">  928   </a>          Vout_1 &lt;= Vout;
</span><span><a class="LN" id="929">  929   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="930">  930   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="931">  931   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="932">  932   </a>
</span><span><a class="LN" id="933">  933   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="934">  934   </a>    <span class="KW">begin</span> : Delay9_bypass_process
</span><span><a class="LN" id="935">  935   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="936">  936   </a>        Delay9_bypass_reg &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="937">  937   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="938">  938   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="939">  939   </a>        <span class="KW">if</span> (enb_1_37_1) <span class="KW">begin</span>
</span><span><a class="LN" id="940">  940   </a>          Delay9_bypass_reg &lt;= Vout_1;
</span><span><a class="LN" id="941">  941   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="942">  942   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="943">  943   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="944">  944   </a>
</span><span><a class="LN" id="945">  945   </a>  <span class="KW">assign</span> Delay9_out1 = (enb_1_37_1 == 1'b1 ? Vout_1 :
</span><span><a class="LN" id="946">  946   </a>              Delay9_bypass_reg);
</span><span><a class="LN" id="947">  947   </a>
</span><span><a class="LN" id="948">  948   </a>  <span class="KW">assign</span> Delay9_out1_1 = Delay9_out1;
</span><span><a class="LN" id="949">  949   </a>
</span><span><a class="LN" id="950">  950   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="951">  951   </a>    <span class="KW">begin</span> : HwModeRegister7_process
</span><span><a class="LN" id="952">  952   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="953">  953   </a>        Delay9_out1_2 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="954">  954   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="955">  955   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="956">  956   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="957">  957   </a>          Delay9_out1_2 &lt;= Delay9_out1_1;
</span><span><a class="LN" id="958">  958   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="959">  959   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="960">  960   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="961">  961   </a>
</span><span><a  class="LN" id="962" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:617')" name="code2model">  962   </a>  <span class="KW">assign</span> Gain4_out1 = kconst_5 * Delay9_out1_2;
</span><span><a class="LN" id="963">  963   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="964">  964   </a>    <span class="KW">begin</span> : PipelineRegister3_process
</span><span><a class="LN" id="965">  965   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="966">  966   </a>        Gain4_out1_1 &lt;= 36'sh000000000;
</span><span><a class="LN" id="967">  967   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="968">  968   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="969">  969   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="970">  970   </a>          Gain4_out1_1 &lt;= Gain4_out1;
</span><span><a class="LN" id="971">  971   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="972">  972   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="973">  973   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="974">  974   </a>
</span><span><a class="LN" id="975">  975   </a>  <span class="KW">assign</span> Gain4_out1_2 = Gain4_out1_1[31:14];
</span><span><a class="LN" id="976">  976   </a>
</span><span><a class="LN" id="977">  977   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="978">  978   </a>    <span class="KW">begin</span> : rd_13_process
</span><span><a class="LN" id="979">  979   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="980">  980   </a>        Gain4_out1_3 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="981">  981   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="982">  982   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="983">  983   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="984">  984   </a>          Gain4_out1_3 &lt;= Gain4_out1_2;
</span><span><a class="LN" id="985">  985   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="986">  986   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="987">  987   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="988">  988   </a>
</span><span><a class="LN" id="989">  989   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="990">  990   </a>    <span class="KW">begin</span> : Delay12_bypass_process
</span><span><a class="LN" id="991">  991   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="992">  992   </a>        Delay12_bypass_reg &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="993">  993   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="994">  994   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="995">  995   </a>        <span class="KW">if</span> (enb_1_37_1) <span class="KW">begin</span>
</span><span><a class="LN" id="996">  996   </a>          Delay12_bypass_reg &lt;= Gain4_out1_3;
</span><span><a class="LN" id="997">  997   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="998">  998   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="999">  999   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1000"> 1000   </a>
</span><span><a class="LN" id="1001"> 1001   </a>  <span class="KW">assign</span> Delay12_out1 = (enb_1_37_1 == 1'b1 ? Gain4_out1_3 :
</span><span><a class="LN" id="1002"> 1002   </a>              Delay12_bypass_reg);
</span><span><a class="LN" id="1003"> 1003   </a>
</span><span><a class="LN" id="1004"> 1004   </a>  <span class="KW">assign</span> Delay12_out1_1 = Delay12_out1;
</span><span><a class="LN" id="1005"> 1005   </a>
</span><span><a class="LN" id="1006"> 1006   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1007"> 1007   </a>    <span class="KW">begin</span> : rd_14_process
</span><span><a class="LN" id="1008"> 1008   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1009"> 1009   </a>        Delay12_out1_2 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1010"> 1010   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1011"> 1011   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1012"> 1012   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1013"> 1013   </a>          Delay12_out1_2 &lt;= Delay12_out1_1;
</span><span><a class="LN" id="1014"> 1014   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1015"> 1015   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1016"> 1016   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1017"> 1017   </a>
</span><span><a  class="LN" id="1018" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:604')" name="code2model"> 1018   </a>  <span class="KW">assign</span> Data_Type_Conversion9_out1 = (<b>{</b><b>{</b>4<b>{</b>Delay12_out1_2[17]<b>}</b><b>}</b>, Delay12_out1_2[17:6]<b>}</b>) + $<span class="KW">signed</span>(<b>{</b>1'b0, Delay12_out1_2[5]<b>}</b>);
</span><span><a class="LN" id="1019"> 1019   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1020"> 1020   </a>    <span class="KW">begin</span> : rd_15_process
</span><span><a class="LN" id="1021"> 1021   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1022"> 1022   </a>        Data_Type_Conversion9_out1_1 &lt;= 16'b0000000000000000;
</span><span><a class="LN" id="1023"> 1023   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1024"> 1024   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1025"> 1025   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1026"> 1026   </a>          Data_Type_Conversion9_out1_1 &lt;= Data_Type_Conversion9_out1;
</span><span><a class="LN" id="1027"> 1027   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1028"> 1028   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1029"> 1029   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1030"> 1030   </a>
</span><span><a class="LN" id="1031"> 1031   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1032"> 1032   </a>    <span class="KW">begin</span> : Delay25_bypass_process
</span><span><a class="LN" id="1033"> 1033   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1034"> 1034   </a>        Delay25_bypass_reg &lt;= 16'b0000000000000000;
</span><span><a class="LN" id="1035"> 1035   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1036"> 1036   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1037"> 1037   </a>        <span class="KW">if</span> (enb_1_37_1) <span class="KW">begin</span>
</span><span><a class="LN" id="1038"> 1038   </a>          Delay25_bypass_reg &lt;= Data_Type_Conversion9_out1_1;
</span><span><a class="LN" id="1039"> 1039   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1040"> 1040   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1041"> 1041   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1042"> 1042   </a>
</span><span><a class="LN" id="1043"> 1043   </a>  <span class="KW">assign</span> Delay25_out1 = (enb_1_37_1 == 1'b1 ? Data_Type_Conversion9_out1_1 :
</span><span><a class="LN" id="1044"> 1044   </a>              Delay25_bypass_reg);
</span><span><a class="LN" id="1045"> 1045   </a>
</span><span><a class="LN" id="1046"> 1046   </a>  <span class="KW">assign</span> O_Vout = Delay25_out1;
</span><span><a class="LN" id="1047"> 1047   </a>
</span><span><a class="LN" id="1048"> 1048   </a>  <span class="KW">assign</span> kconst_6 = 18'sb011001100101100110;
</span><span><a class="LN" id="1049"> 1049   </a>
</span><span><a class="LN" id="1050"> 1050   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1051"> 1051   </a>    <span class="KW">begin</span> : HwModeRegister4_process
</span><span><a class="LN" id="1052"> 1052   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1053"> 1053   </a>        kconst_7 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1054"> 1054   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1055"> 1055   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1056"> 1056   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1057"> 1057   </a>          kconst_7 &lt;= kconst_6;
</span><span><a class="LN" id="1058"> 1058   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1059"> 1059   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1060"> 1060   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1061"> 1061   </a>
</span><span><a class="LN" id="1062"> 1062   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1063"> 1063   </a>    <span class="KW">begin</span> : rd_16_process
</span><span><a class="LN" id="1064"> 1064   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1065"> 1065   </a>        I_load_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1066"> 1066   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1067"> 1067   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1068"> 1068   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1069"> 1069   </a>          I_load_1 &lt;= I_load;
</span><span><a class="LN" id="1070"> 1070   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1071"> 1071   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1072"> 1072   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1073"> 1073   </a>
</span><span><a class="LN" id="1074"> 1074   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1075"> 1075   </a>    <span class="KW">begin</span> : Delay6_bypass_process
</span><span><a class="LN" id="1076"> 1076   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1077"> 1077   </a>        Delay6_bypass_reg &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1078"> 1078   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1079"> 1079   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1080"> 1080   </a>        <span class="KW">if</span> (enb_1_37_1) <span class="KW">begin</span>
</span><span><a class="LN" id="1081"> 1081   </a>          Delay6_bypass_reg &lt;= I_load_1;
</span><span><a class="LN" id="1082"> 1082   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1083"> 1083   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1084"> 1084   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1085"> 1085   </a>
</span><span><a class="LN" id="1086"> 1086   </a>  <span class="KW">assign</span> Delay6_out1 = (enb_1_37_1 == 1'b1 ? I_load_1 :
</span><span><a class="LN" id="1087"> 1087   </a>              Delay6_bypass_reg);
</span><span><a class="LN" id="1088"> 1088   </a>
</span><span><a class="LN" id="1089"> 1089   </a>  <span class="KW">assign</span> Delay6_out1_1 = Delay6_out1;
</span><span><a class="LN" id="1090"> 1090   </a>
</span><span><a class="LN" id="1091"> 1091   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1092"> 1092   </a>    <span class="KW">begin</span> : HwModeRegister5_process
</span><span><a class="LN" id="1093"> 1093   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1094"> 1094   </a>        Delay6_out1_2 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1095"> 1095   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1096"> 1096   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1097"> 1097   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1098"> 1098   </a>          Delay6_out1_2 &lt;= Delay6_out1_1;
</span><span><a class="LN" id="1099"> 1099   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1100"> 1100   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1101"> 1101   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1102"> 1102   </a>
</span><span><a  class="LN" id="1103" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:616')" name="code2model"> 1103   </a>  <span class="KW">assign</span> Gain3_out1 = kconst_7 * Delay6_out1_2;
</span><span><a class="LN" id="1104"> 1104   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1105"> 1105   </a>    <span class="KW">begin</span> : PipelineRegister2_process
</span><span><a class="LN" id="1106"> 1106   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1107"> 1107   </a>        Gain3_out1_1 &lt;= 36'sh000000000;
</span><span><a class="LN" id="1108"> 1108   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1109"> 1109   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1110"> 1110   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1111"> 1111   </a>          Gain3_out1_1 &lt;= Gain3_out1;
</span><span><a class="LN" id="1112"> 1112   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1113"> 1113   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1114"> 1114   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1115"> 1115   </a>
</span><span><a class="LN" id="1116"> 1116   </a>  <span class="KW">assign</span> Gain3_out1_2 = Gain3_out1_1[26:9];
</span><span><a class="LN" id="1117"> 1117   </a>
</span><span><a class="LN" id="1118"> 1118   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1119"> 1119   </a>    <span class="KW">begin</span> : rd_17_process
</span><span><a class="LN" id="1120"> 1120   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1121"> 1121   </a>        Gain3_out1_3 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1122"> 1122   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1123"> 1123   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1124"> 1124   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1125"> 1125   </a>          Gain3_out1_3 &lt;= Gain3_out1_2;
</span><span><a class="LN" id="1126"> 1126   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1127"> 1127   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1128"> 1128   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1129"> 1129   </a>
</span><span><a class="LN" id="1130"> 1130   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1131"> 1131   </a>    <span class="KW">begin</span> : Delay16_bypass_process
</span><span><a class="LN" id="1132"> 1132   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1133"> 1133   </a>        Delay16_bypass_reg &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1134"> 1134   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1135"> 1135   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1136"> 1136   </a>        <span class="KW">if</span> (enb_1_37_1) <span class="KW">begin</span>
</span><span><a class="LN" id="1137"> 1137   </a>          Delay16_bypass_reg &lt;= Gain3_out1_3;
</span><span><a class="LN" id="1138"> 1138   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1139"> 1139   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1140"> 1140   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1141"> 1141   </a>
</span><span><a class="LN" id="1142"> 1142   </a>  <span class="KW">assign</span> Delay16_out1 = (enb_1_37_1 == 1'b1 ? Gain3_out1_3 :
</span><span><a class="LN" id="1143"> 1143   </a>              Delay16_bypass_reg);
</span><span><a class="LN" id="1144"> 1144   </a>
</span><span><a class="LN" id="1145"> 1145   </a>  <span class="KW">assign</span> Delay16_out1_1 = Delay16_out1;
</span><span><a class="LN" id="1146"> 1146   </a>
</span><span><a class="LN" id="1147"> 1147   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1148"> 1148   </a>    <span class="KW">begin</span> : rd_18_process
</span><span><a class="LN" id="1149"> 1149   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1150"> 1150   </a>        Delay16_out1_2 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1151"> 1151   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1152"> 1152   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1153"> 1153   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1154"> 1154   </a>          Delay16_out1_2 &lt;= Delay16_out1_1;
</span><span><a class="LN" id="1155"> 1155   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1156"> 1156   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1157"> 1157   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1158"> 1158   </a>
</span><span><a  class="LN" id="1159" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:605')" name="code2model"> 1159   </a>  <span class="KW">assign</span> Data_Type_Conversion20_out1 = (<b>{</b><b>{</b>4<b>{</b>Delay16_out1_2[17]<b>}</b><b>}</b>, Delay16_out1_2[17:6]<b>}</b>) + $<span class="KW">signed</span>(<b>{</b>1'b0, Delay16_out1_2[5]<b>}</b>);
</span><span><a class="LN" id="1160"> 1160   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1161"> 1161   </a>    <span class="KW">begin</span> : rd_19_process
</span><span><a class="LN" id="1162"> 1162   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1163"> 1163   </a>        Data_Type_Conversion20_out1_1 &lt;= 16'b0000000000000000;
</span><span><a class="LN" id="1164"> 1164   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1165"> 1165   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1166"> 1166   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1167"> 1167   </a>          Data_Type_Conversion20_out1_1 &lt;= Data_Type_Conversion20_out1;
</span><span><a class="LN" id="1168"> 1168   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1169"> 1169   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1170"> 1170   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1171"> 1171   </a>
</span><span><a class="LN" id="1172"> 1172   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1173"> 1173   </a>    <span class="KW">begin</span> : Delay29_bypass_process
</span><span><a class="LN" id="1174"> 1174   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1175"> 1175   </a>        Delay29_bypass_reg &lt;= 16'b0000000000000000;
</span><span><a class="LN" id="1176"> 1176   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1177"> 1177   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1178"> 1178   </a>        <span class="KW">if</span> (enb_1_37_1) <span class="KW">begin</span>
</span><span><a class="LN" id="1179"> 1179   </a>          Delay29_bypass_reg &lt;= Data_Type_Conversion20_out1_1;
</span><span><a class="LN" id="1180"> 1180   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1181"> 1181   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1182"> 1182   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1183"> 1183   </a>
</span><span><a class="LN" id="1184"> 1184   </a>  <span class="KW">assign</span> Delay29_out1 = (enb_1_37_1 == 1'b1 ? Data_Type_Conversion20_out1_1 :
</span><span><a class="LN" id="1185"> 1185   </a>              Delay29_bypass_reg);
</span><span><a class="LN" id="1186"> 1186   </a>
</span><span><a class="LN" id="1187"> 1187   </a>  <span class="KW">assign</span> O_I_load = Delay29_out1;
</span><span><a class="LN" id="1188"> 1188   </a>
</span><span><a class="LN" id="1189"> 1189   </a><span class="KW">endmodule</span>  <span class="CT">// real2uint8</span>
</span><span><a class="LN" id="1190"> 1190   </a>
</span><span><a class="LN" id="1191"> 1191   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
