// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// -------------------------------------------------------------------------------

`timescale 1 ps / 1 ps

(* BLOCK_STUB = "true" *)
module wyj_test_3_3 (
  CLK,
  GND,
  Q0,
  Q1,
  Q2,
  Q3,
  Q4,
  Q5,
  Q6,
  Q7
);

  (* X_INTERFACE_IGNORE = "true" *)
  input CLK;
  (* X_INTERFACE_IGNORE = "true" *)
  input GND;
  (* X_INTERFACE_IGNORE = "true" *)
  output Q0;
  (* X_INTERFACE_IGNORE = "true" *)
  output Q1;
  (* X_INTERFACE_IGNORE = "true" *)
  output Q2;
  (* X_INTERFACE_IGNORE = "true" *)
  output Q3;
  (* X_INTERFACE_IGNORE = "true" *)
  output Q4;
  (* X_INTERFACE_IGNORE = "true" *)
  output Q5;
  (* X_INTERFACE_IGNORE = "true" *)
  output Q6;
  (* X_INTERFACE_IGNORE = "true" *)
  output Q7;

  // stub module has no contents

endmodule
