HelpInfo,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CG1337||@W:Net debug_1_io_ctrl_pb_haltreq is not declared.||BaseDesign.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/221||miv_rv32ima_l1_ahb_rocket_system_ecc.v(849);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/849
Implementation;Synthesis||CG775||@N: Component CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||BaseDesign.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/238||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/239||coreahblite.v(568);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/568
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/240||coreahblite.v(568);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/568
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/241||coreahblite.v(568);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/568
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/242||coreahblite.v(568);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/568
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/243||coreahblite_matrix4x16.v(2813);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2813
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/244||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/245||coreahblite_matrix4x16.v(2879);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2879
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/246||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/247||coreahblite_matrix4x16.v(2945);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2945
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/248||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/249||coreahblite_matrix4x16.v(3011);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3011
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/250||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||CG775||@N: Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB||BaseDesign.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/251||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||BaseDesign.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/252||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG775||@N: Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB||BaseDesign.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/253||corejtagdebug.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/22
Implementation;Synthesis||CG775||@N: Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB||BaseDesign.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/254||coretimer.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/255||coreahblite.v(568);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/568
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/256||coreahblite.v(568);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/568
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/257||coreahblite.v(568);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/568
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/258||coreahblite.v(568);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/568
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/259||coreahblite_matrix4x16.v(2813);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2813
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/260||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/306||coreahblite_masterstage.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/633
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/307||coreahblite_matrix4x16.v(2879);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2879
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/308||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/347||coreahblite_masterstage.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/633
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/348||coreahblite_matrix4x16.v(2945);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2945
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/349||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/388||coreahblite_masterstage.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/633
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/389||coreahblite_matrix4x16.v(3011);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3011
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||BaseDesign.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/667||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/813||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/814||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/815||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/816||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/817||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/818||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/819||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/820||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/821||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/822||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/967||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/968||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/969||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/970||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/971||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/972||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/973||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/974||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/975||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/976||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/977||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/978||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/979||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/980||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/981||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/982||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/983||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/984||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/985||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/986||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/987||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/988||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/989||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/990||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/991||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/992||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/993||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/994||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/995||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/996||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/997||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/998||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.||BaseDesign.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1065||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.||BaseDesign.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1066||corejtagdebug.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/154
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.||BaseDesign.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1067||corejtagdebug.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/161
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.||BaseDesign.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1068||corejtagdebug.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/168
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1085||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1086||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1087||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1088||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1089||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||BaseDesign.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1112||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||BaseDesign.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1113||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CL190||@W:Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1116||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1117||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL177||@W:Sharing sequential element CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1130||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||CG133||@W:Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1141||CoreUART.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1143||CoreUART.v(1268);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1268
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1144||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1145||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1146||CoreUART.v(1106);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1106
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1147||CoreUART.v(984);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/984
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1148||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1149||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1150||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1151||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1152||CoreUART.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/405
Implementation;Synthesis||CG133||@W:Object CUARTI1OI is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1169||CoreUARTapb.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/283
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1178||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/718
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1179||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/718
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1180||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/714
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1181||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/714
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1182||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(710);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/710
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1183||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(710);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/710
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1184||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(706);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/706
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1185||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(706);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/706
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1186||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(702);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/702
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1187||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(702);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/702
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1188||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(698);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/698
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1189||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(698);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/698
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1190||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(693);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/693
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1191||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/161
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1192||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/163
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1193||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/165
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1194||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/167
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1195||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/169
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1196||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/171
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1197||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/692
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1200||miv_rv32ima_l1_ahb_queue.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1201||miv_rv32ima_l1_ahb_queue.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1202||miv_rv32ima_l1_ahb_queue.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1203||miv_rv32ima_l1_ahb_queue.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1204||miv_rv32ima_l1_ahb_queue.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1205||miv_rv32ima_l1_ahb_queue.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1206||miv_rv32ima_l1_ahb_queue.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1207||miv_rv32ima_l1_ahb_queue.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1208||miv_rv32ima_l1_ahb_queue.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1209||miv_rv32ima_l1_ahb_queue.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1210||miv_rv32ima_l1_ahb_queue.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1211||miv_rv32ima_l1_ahb_queue.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1212||miv_rv32ima_l1_ahb_queue.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1213||miv_rv32ima_l1_ahb_queue.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1214||miv_rv32ima_l1_ahb_queue.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1215||miv_rv32ima_l1_ahb_queue.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1216||miv_rv32ima_l1_ahb_queue.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1217||miv_rv32ima_l1_ahb_queue.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1218||miv_rv32ima_l1_ahb_queue.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/237
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1219||miv_rv32ima_l1_ahb_queue.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/237
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1220||miv_rv32ima_l1_ahb_queue.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1221||miv_rv32ima_l1_ahb_queue.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1222||miv_rv32ima_l1_ahb_queue.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1223||miv_rv32ima_l1_ahb_queue.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1224||miv_rv32ima_l1_ahb_queue.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1225||miv_rv32ima_l1_ahb_queue.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1226||miv_rv32ima_l1_ahb_queue.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1227||miv_rv32ima_l1_ahb_queue.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1228||miv_rv32ima_l1_ahb_queue.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1229||miv_rv32ima_l1_ahb_queue.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1230||miv_rv32ima_l1_ahb_queue.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1231||miv_rv32ima_l1_ahb_queue.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1233||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||BaseDesign.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1234||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=31||BaseDesign.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1235||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1236||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||BaseDesign.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1237||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||BaseDesign.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1238||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1239||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1241||miv_rv32ima_l1_ahb_queue_1.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1242||miv_rv32ima_l1_ahb_queue_1.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1243||miv_rv32ima_l1_ahb_queue_1.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1244||miv_rv32ima_l1_ahb_queue_1.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1245||miv_rv32ima_l1_ahb_queue_1.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1246||miv_rv32ima_l1_ahb_queue_1.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1247||miv_rv32ima_l1_ahb_queue_1.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1248||miv_rv32ima_l1_ahb_queue_1.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1249||miv_rv32ima_l1_ahb_queue_1.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1250||miv_rv32ima_l1_ahb_queue_1.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1251||miv_rv32ima_l1_ahb_queue_1.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1252||miv_rv32ima_l1_ahb_queue_1.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1253||miv_rv32ima_l1_ahb_queue_1.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1254||miv_rv32ima_l1_ahb_queue_1.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1255||miv_rv32ima_l1_ahb_queue_1.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1256||miv_rv32ima_l1_ahb_queue_1.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1257||miv_rv32ima_l1_ahb_queue_1.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1258||miv_rv32ima_l1_ahb_queue_1.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1259||miv_rv32ima_l1_ahb_queue_1.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/237
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1260||miv_rv32ima_l1_ahb_queue_1.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/237
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1261||miv_rv32ima_l1_ahb_queue_1.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1262||miv_rv32ima_l1_ahb_queue_1.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1263||miv_rv32ima_l1_ahb_queue_1.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1264||miv_rv32ima_l1_ahb_queue_1.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1265||miv_rv32ima_l1_ahb_queue_1.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1266||miv_rv32ima_l1_ahb_queue_1.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1267||miv_rv32ima_l1_ahb_queue_1.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1268||miv_rv32ima_l1_ahb_queue_1.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1269||miv_rv32ima_l1_ahb_queue_1.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1270||miv_rv32ima_l1_ahb_queue_1.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1271||miv_rv32ima_l1_ahb_queue_1.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1272||miv_rv32ima_l1_ahb_queue_1.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||BaseDesign.srr(1274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1274||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1275||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||BaseDesign.srr(1276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1276||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1277||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||BaseDesign.srr(1278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1278||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||BaseDesign.srr(1279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1279||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1280||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1282||miv_rv32ima_l1_ahb_queue_4.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/193
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1283||miv_rv32ima_l1_ahb_queue_4.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/193
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1284||miv_rv32ima_l1_ahb_queue_4.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/189
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1285||miv_rv32ima_l1_ahb_queue_4.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/189
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1286||miv_rv32ima_l1_ahb_queue_4.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/185
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1287||miv_rv32ima_l1_ahb_queue_4.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/185
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1288||miv_rv32ima_l1_ahb_queue_4.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/179
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1289||miv_rv32ima_l1_ahb_queue_4.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/179
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1290||miv_rv32ima_l1_ahb_queue_4.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/174
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1291||miv_rv32ima_l1_ahb_queue_4.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/174
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1292||miv_rv32ima_l1_ahb_queue_4.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/169
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1293||miv_rv32ima_l1_ahb_queue_4.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/169
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1294||miv_rv32ima_l1_ahb_queue_4.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/165
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1295||miv_rv32ima_l1_ahb_queue_4.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/79
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1296||miv_rv32ima_l1_ahb_queue_4.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1297||miv_rv32ima_l1_ahb_queue_4.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1298||miv_rv32ima_l1_ahb_queue_4.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1299||miv_rv32ima_l1_ahb_queue_4.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1300||miv_rv32ima_l1_ahb_queue_4.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1301||miv_rv32ima_l1_ahb_queue_4.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/164
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1303||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1304||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1305||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1307||miv_rv32ima_l1_ahb_queue_5.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/259
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1308||miv_rv32ima_l1_ahb_queue_5.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/259
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1309||miv_rv32ima_l1_ahb_queue_5.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/255
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1310||miv_rv32ima_l1_ahb_queue_5.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/255
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1311||miv_rv32ima_l1_ahb_queue_5.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/251
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1312||miv_rv32ima_l1_ahb_queue_5.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/251
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1313||miv_rv32ima_l1_ahb_queue_5.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/245
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1314||miv_rv32ima_l1_ahb_queue_5.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/245
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1315||miv_rv32ima_l1_ahb_queue_5.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/240
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1316||miv_rv32ima_l1_ahb_queue_5.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/240
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1317||miv_rv32ima_l1_ahb_queue_5.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/235
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1318||miv_rv32ima_l1_ahb_queue_5.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/235
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1319||miv_rv32ima_l1_ahb_queue_5.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/230
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1320||miv_rv32ima_l1_ahb_queue_5.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/230
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1321||miv_rv32ima_l1_ahb_queue_5.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/225
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1322||miv_rv32ima_l1_ahb_queue_5.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/225
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1323||miv_rv32ima_l1_ahb_queue_5.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/220
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1324||miv_rv32ima_l1_ahb_queue_5.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/220
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1325||miv_rv32ima_l1_ahb_queue_5.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/216
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1326||miv_rv32ima_l1_ahb_queue_5.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1327||miv_rv32ima_l1_ahb_queue_5.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1328||miv_rv32ima_l1_ahb_queue_5.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/101
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1329||miv_rv32ima_l1_ahb_queue_5.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1330||miv_rv32ima_l1_ahb_queue_5.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/117
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1331||miv_rv32ima_l1_ahb_queue_5.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/125
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1332||miv_rv32ima_l1_ahb_queue_5.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/133
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1333||miv_rv32ima_l1_ahb_queue_5.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1334||miv_rv32ima_l1_ahb_queue_5.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/137
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1335||miv_rv32ima_l1_ahb_queue_5.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/215
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||BaseDesign.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1337||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1338||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1339||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1340||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||BaseDesign.srr(1341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1341||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1342||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1350||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/299
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1351||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/299
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1352||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/295
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1353||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/295
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1354||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/291
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1355||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/291
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1356||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/287
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1357||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/287
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1358||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/283
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1359||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/283
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1360||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/278
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1361||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1362||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1363||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1364||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1365||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/113
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1366||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1369||miv_rv32ima_l1_ahb_queue_6.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1370||miv_rv32ima_l1_ahb_queue_6.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1371||miv_rv32ima_l1_ahb_queue_6.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1372||miv_rv32ima_l1_ahb_queue_6.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1373||miv_rv32ima_l1_ahb_queue_6.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1374||miv_rv32ima_l1_ahb_queue_6.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1375||miv_rv32ima_l1_ahb_queue_6.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1376||miv_rv32ima_l1_ahb_queue_6.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/267
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1379||miv_rv32ima_l1_ahb_queue_6.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1380||miv_rv32ima_l1_ahb_queue_6.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1381||miv_rv32ima_l1_ahb_queue_6.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1382||miv_rv32ima_l1_ahb_queue_6.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1383||miv_rv32ima_l1_ahb_queue_6.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1384||miv_rv32ima_l1_ahb_queue_6.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1385||miv_rv32ima_l1_ahb_queue_6.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1386||miv_rv32ima_l1_ahb_queue_6.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1387||miv_rv32ima_l1_ahb_queue_6.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1388||miv_rv32ima_l1_ahb_queue_6.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1389||miv_rv32ima_l1_ahb_queue_6.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1390||miv_rv32ima_l1_ahb_queue_6.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||BaseDesign.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1392||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1393||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||BaseDesign.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1394||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||BaseDesign.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1395||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1396||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||BaseDesign.srr(1397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1397||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1398||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1400||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(747);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/747
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1401||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1402||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/113
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1403||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/115
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1404||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/157
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1405||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/159
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1406||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/161
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1407||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/163
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1408||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(746);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/746
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1411||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(303);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/303
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1412||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1413||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1414||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1415||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1416||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1417||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1424||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/513
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1425||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/131
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1426||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/133
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1427||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1428||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/137
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1429||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/139
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1430||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(512);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/512
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1435||miv_rv32ima_l1_ahb_repeater.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/146
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1436||miv_rv32ima_l1_ahb_repeater.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1437||miv_rv32ima_l1_ahb_repeater.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1438||miv_rv32ima_l1_ahb_repeater.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/89
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1439||miv_rv32ima_l1_ahb_repeater.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/91
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1440||miv_rv32ima_l1_ahb_repeater.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1441||miv_rv32ima_l1_ahb_repeater.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1442||miv_rv32ima_l1_ahb_repeater.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/145
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1445||miv_rv32ima_l1_ahb_repeater_2.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/146
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1446||miv_rv32ima_l1_ahb_repeater_2.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1447||miv_rv32ima_l1_ahb_repeater_2.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1448||miv_rv32ima_l1_ahb_repeater_2.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/89
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1449||miv_rv32ima_l1_ahb_repeater_2.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/91
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1450||miv_rv32ima_l1_ahb_repeater_2.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1451||miv_rv32ima_l1_ahb_repeater_2.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1452||miv_rv32ima_l1_ahb_repeater_2.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/145
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1455||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1012);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1012
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1456||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/156
Implementation;Synthesis||CL189||@N: Register bit _T_688 is always 0.||BaseDesign.srr(1460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1460||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_912 is always 0.||BaseDesign.srr(1461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1461||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_1136 is always 0.||BaseDesign.srr(1462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1462||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1464||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1126
Implementation;Synthesis||CL271||@W:Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1466||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL189||@N: Register bit _T_232_0_lut[0] is always 0.||BaseDesign.srr(1467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1467||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1468||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1482||miv_rv32ima_l1_ahb_level_gateway.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/87
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1485||miv_rv32ima_l1_ahb_queue_10.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/175
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1488||miv_rv32ima_l1_ahb_tlplic_plic.v(4030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4030
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1490||miv_rv32ima_l1_ahb_tlplic_plic.v(2014);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2014
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1492||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/545
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1497||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/401
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1522||miv_rv32ima_l1_ahb_async_queue_source.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1525||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1535||miv_rv32ima_l1_ahb_async_queue_sink.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1539||miv_rv32ima_l1_ahb_async_queue_source_1.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/221
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1544||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7047);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7047
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved2 is always 0.||BaseDesign.srr(1546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1546||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.||BaseDesign.srr(1547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1547||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.||BaseDesign.srr(1548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1548||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.||BaseDesign.srr(1549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1549||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.||BaseDesign.srr(1550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1550||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[0] is always 1.||BaseDesign.srr(1551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1551||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[1] is always 0.||BaseDesign.srr(1552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1552||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[2] is always 0.||BaseDesign.srr(1553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1553||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[3] is always 0.||BaseDesign.srr(1554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1554||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[4] is always 0.||BaseDesign.srr(1555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1555||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[0] is always 0.||BaseDesign.srr(1556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1556||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[1] is always 1.||BaseDesign.srr(1557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1557||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[2] is always 1.||BaseDesign.srr(1558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1558||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[3] is always 1.||BaseDesign.srr(1559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1559||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[4] is always 0.||BaseDesign.srr(1560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1560||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[0] is always 0.||BaseDesign.srr(1561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1561||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[1] is always 0.||BaseDesign.srr(1562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1562||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[2] is always 0.||BaseDesign.srr(1563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1563||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[0] is always 0.||BaseDesign.srr(1564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1564||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[1] is always 0.||BaseDesign.srr(1565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1565||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[2] is always 0.||BaseDesign.srr(1566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1566||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[3] is always 0.||BaseDesign.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1567||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[4] is always 0.||BaseDesign.srr(1568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1568||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[5] is always 0.||BaseDesign.srr(1569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1569||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[6] is always 0.||BaseDesign.srr(1570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1570||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[7] is always 0.||BaseDesign.srr(1571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1571||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[8] is always 0.||BaseDesign.srr(1572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1572||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[9] is always 0.||BaseDesign.srr(1573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1573||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[10] is always 0.||BaseDesign.srr(1574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1574||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[0] is always 0.||BaseDesign.srr(1575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1575||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[1] is always 0.||BaseDesign.srr(1576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1576||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[2] is always 0.||BaseDesign.srr(1577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1577||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.||BaseDesign.srr(1578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1578||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.||BaseDesign.srr(1579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1579||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.||BaseDesign.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1580||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.||BaseDesign.srr(1581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1581||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.||BaseDesign.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1582||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.||BaseDesign.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1583||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.||BaseDesign.srr(1584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1584||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.||BaseDesign.srr(1585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1585||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.||BaseDesign.srr(1586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1586||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.||BaseDesign.srr(1587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1587||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.||BaseDesign.srr(1588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1588||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.||BaseDesign.srr(1589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1589||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.||BaseDesign.srr(1590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1590||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[0] is always 1.||BaseDesign.srr(1591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1591||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[1] is always 1.||BaseDesign.srr(1592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1592||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[2] is always 0.||BaseDesign.srr(1593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1593||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[3] is always 0.||BaseDesign.srr(1594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1594||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[6] is always 0.||BaseDesign.srr(1595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1595||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[15] is always 0.||BaseDesign.srr(1596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1596||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[16] is always 0.||BaseDesign.srr(1597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1597||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[17] is always 0.||BaseDesign.srr(1598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1598||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[18] is always 0.||BaseDesign.srr(1599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1599||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[19] is always 0.||BaseDesign.srr(1600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1600||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[25] is always 0.||BaseDesign.srr(1601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1601||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[26] is always 0.||BaseDesign.srr(1602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1602||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[30] is always 0.||BaseDesign.srr(1603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1603||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[31] is always 0.||BaseDesign.srr(1604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1604||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[0] is always 1.||BaseDesign.srr(1605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1605||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[1] is always 1.||BaseDesign.srr(1606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1606||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[2] is always 0.||BaseDesign.srr(1607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1607||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[3] is always 0.||BaseDesign.srr(1608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1608||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[4] is always 1.||BaseDesign.srr(1609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1609||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[7] is always 0.||BaseDesign.srr(1610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1610||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[8] is always 0.||BaseDesign.srr(1611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1611||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[9] is always 0.||BaseDesign.srr(1612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1612||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[10] is always 0.||BaseDesign.srr(1613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1613||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[11] is always 0.||BaseDesign.srr(1614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1614||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[12] is always 0.||BaseDesign.srr(1615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1615||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[13] is always 0.||BaseDesign.srr(1616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1616||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[14] is always 0.||BaseDesign.srr(1617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1617||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[15] is always 0.||BaseDesign.srr(1618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1618||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[16] is always 0.||BaseDesign.srr(1619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1619||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[17] is always 0.||BaseDesign.srr(1620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1620||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[18] is always 0.||BaseDesign.srr(1621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1621||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[19] is always 0.||BaseDesign.srr(1622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1622||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[21] is always 0.||BaseDesign.srr(1623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1623||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[22] is always 0.||BaseDesign.srr(1624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1624||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[23] is always 0.||BaseDesign.srr(1625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1625||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[24] is always 0.||BaseDesign.srr(1626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1626||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[25] is always 0.||BaseDesign.srr(1627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1627||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[26] is always 0.||BaseDesign.srr(1628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1628||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[27] is always 0.||BaseDesign.srr(1629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1629||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[28] is always 0.||BaseDesign.srr(1630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1630||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[29] is always 0.||BaseDesign.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1631||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[30] is always 0.||BaseDesign.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1632||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[31] is always 0.||BaseDesign.srr(1633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1633||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1634||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1635||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1636||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1637||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1638||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1639||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1640||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1641||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1642||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1643||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1645||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1649||miv_rv32ima_l1_ahb_async_queue_sink_1.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1651||miv_rv32ima_l1_ahb_async_queue_source_2.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1656||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1659||miv_rv32ima_l1_ahb_async_queue_sink_2.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/184
Implementation;Synthesis||CG360||@W:Removing wire dmOuter_io_ctrl_haltreq, as there is no assignment to it.||BaseDesign.srr(1662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1662||miv_rv32ima_l1_ahb_tldebug_module_debug.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v'/linenumber/138
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1664||miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(440);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v'/linenumber/440
Implementation;Synthesis||CL271||@W:Pruning unused bits 8 to 0 of RADDR_reg[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1692||miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v'/linenumber/69
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1706||miv_rv32ima_l1_ahb_tlb.v(549);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/549
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1712||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2652);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2652
Implementation;Synthesis||CG360||@W:Removing wire dcache_tag_init_mask_out, as there is no assignment to it.||BaseDesign.srr(1713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1713||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1431);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1431
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1715||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1716||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1717||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CL189||@N: Register bit s2_waw_hazard is always 0.||BaseDesign.srr(1718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1718||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CL189||@N: Register bit _T_948 is always 0.||BaseDesign.srr(1719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1719||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CL189||@N: Register bit s2_meta_correctable_errors is always 0.||BaseDesign.srr(1720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1720||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CL189||@N: Register bit s2_meta_uncorrectable_errors is always 0.||BaseDesign.srr(1721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1721||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1745||miv_rv32ima_l1_ahb_icache_icache_ecc.v(433);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/433
Implementation;Synthesis||CL271||@W:Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1747||miv_rv32ima_l1_ahb_icache_icache_ecc.v(487);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/487
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1748||miv_rv32ima_l1_ahb_tlb_1.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1750||miv_rv32ima_l1_ahb_shift_queue.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/397
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1755||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(364);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/364
Implementation;Synthesis||CL189||@N: Register bit s2_tlb_resp_miss is always 0.||BaseDesign.srr(1757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1757||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(418);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/418
Implementation;Synthesis||CL189||@N: Register bit s1_pc[0] is always 0.||BaseDesign.srr(1758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1758||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(418);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/418
Implementation;Synthesis||CL189||@N: Register bit s1_pc[1] is always 0.||BaseDesign.srr(1759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1759||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(418);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/418
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1760||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(418);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/418
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1761||miv_rv32ima_l1_ahb_queue_11.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/233
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1763||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||BaseDesign.srr(1764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1764||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||BaseDesign.srr(1765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1765||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||BaseDesign.srr(1766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1766||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1767||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||BaseDesign.srr(1768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1768||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1769||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1770||miv_rv32ima_l1_ahb_queue_13.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/159
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1772||miv_rv32ima_l1_ahb_queue_14.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/199
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1774||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||BaseDesign.srr(1775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1775||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||BaseDesign.srr(1776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1776||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1777||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1778||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1779||miv_rv32ima_l1_ahb_queue_15.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/111
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1782||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1792||miv_rv32ima_l1_ahb_csrfile_ecc.v(1412);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1412
Implementation;Synthesis||CL189||@N: Register bit reg_mstatus_spp is always 0.||BaseDesign.srr(1794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1794||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1797||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1798||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1799||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL279||@W:Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1800||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1801||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1802||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1803||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1804||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1805||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1808||miv_rv32ima_l1_ahb_mul_div.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/367
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1815||miv_rv32ima_l1_ahb_rocket_ecc.v(2506);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2506
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1817||miv_rv32ima_l1_ahb_rocket_ecc.v(1494);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/1494
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1818||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1819||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1820||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1821||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.||BaseDesign.srr(1822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1822||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||BaseDesign.srr(1823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1823||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||BaseDesign.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1824||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1825||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1829||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1832||miv_rv32ima_l1_ahb_queue_16.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/253
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||BaseDesign.srr(1834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1834||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1835||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||BaseDesign.srr(1836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1836||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1837||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||BaseDesign.srr(1838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1838||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||BaseDesign.srr(1839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1839||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1840||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1841||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/460
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1843||miv_rv32ima_l1_ahb_tlto_ahb.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/459
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1845||miv_rv32ima_l1_ahb_queue_18.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_18.v'/linenumber/141
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1847||miv_rv32ima_l1_ahb_queue_19.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/131
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1849||miv_rv32ima_l1_ahb_tlerror_error.v(375);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/375
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1851||miv_rv32ima_l1_ahb_capture_update_chain.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/493
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1853||miv_rv32ima_l1_ahb_capture_update_chain_1.v(611);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v'/linenumber/611
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1855||miv_rv32ima_l1_ahb_capture_chain.v(357);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/357
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1857||miv_rv32ima_l1_ahb_negative_edge_latch.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v'/linenumber/74
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1861||miv_rv32ima_l1_ahb_capture_update_chain_2.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v'/linenumber/146
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1863||miv_rv32ima_l1_ahb_negative_edge_latch_2.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v'/linenumber/77
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1866||miv_rv32ima_l1_ahb_jtag_bypass_chain.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v'/linenumber/102
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1868||miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v'/linenumber/467
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1873||miv_rv32ima_l1_ahb_rocket_system_ecc.v(1869);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/1869
Implementation;Synthesis||CG360||@W:Removing wire DRV_TDO, as there is no assignment to it.||BaseDesign.srr(1881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1881||miv_rv32ima_l1_ahb_ecc.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_ecc.v'/linenumber/103
Implementation;Synthesis||CL318||@W:*Output DRV_TDO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||BaseDesign.srr(1883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1883||miv_rv32ima_l1_ahb_ecc.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_ecc.v'/linenumber/103
Implementation;Synthesis||CG1283||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(1885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1885||PF_CCC_0_PF_CCC_0_0_PF_CCC.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_0\PF_CCC_0_0\PF_CCC_0_PF_CCC_0_0_PF_CCC.v'/linenumber/37
Implementation;Synthesis||CG1283||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(1889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1889||PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG1283||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(1890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1890||PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG1283||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(1891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1891||PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG1283||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(1892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1892||PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG1283||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(1893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1893||PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1896||PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1897||PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1901||PF_OSC_0_PF_OSC_0_0_PF_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_OSC_0\PF_OSC_0_0\PF_OSC_0_PF_OSC_0_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 18 of HADDR_d[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1929||CoreAHBLSRAM_AHBLSramIf.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/179
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_0, as there is no assignment to it.||BaseDesign.srr(1942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1942||CoreAHBLSRAM_SramCtrlIf.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/124
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_1, as there is no assignment to it.||BaseDesign.srr(1943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1943||CoreAHBLSRAM_SramCtrlIf.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/125
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_2, as there is no assignment to it.||BaseDesign.srr(1944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1944||CoreAHBLSRAM_SramCtrlIf.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/126
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_3, as there is no assignment to it.||BaseDesign.srr(1945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1945||CoreAHBLSRAM_SramCtrlIf.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire l_BUSY_all_0, as there is no assignment to it.||BaseDesign.srr(1946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1946||CoreAHBLSRAM_SramCtrlIf.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/128
Implementation;Synthesis||CG360||@W:Removing wire l_BUSY_all_1, as there is no assignment to it.||BaseDesign.srr(1947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1947||CoreAHBLSRAM_SramCtrlIf.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/129
Implementation;Synthesis||CG360||@W:Removing wire l_BUSY_all_2, as there is no assignment to it.||BaseDesign.srr(1948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1948||CoreAHBLSRAM_SramCtrlIf.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/130
Implementation;Synthesis||CG360||@W:Removing wire l_BUSY_all_3, as there is no assignment to it.||BaseDesign.srr(1949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1949||CoreAHBLSRAM_SramCtrlIf.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/131
Implementation;Synthesis||CL169||@W:Pruning unused register sram_ren_d3. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1951||CoreAHBLSRAM_SramCtrlIf.v(316);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/316
Implementation;Synthesis||CL169||@W:Pruning unused register sram_ren_d2. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1952||CoreAHBLSRAM_SramCtrlIf.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/306
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sramcurr_state.||BaseDesign.srr(1981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1981||CoreAHBLSRAM_SramCtrlIf.v(155);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/155
Implementation;Synthesis||CL159||@N: Input ahbsram_wdata_usram is unused.||BaseDesign.srr(1987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1987||CoreAHBLSRAM_SramCtrlIf.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/85
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbcurr_state.||BaseDesign.srr(1989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1989||CoreAHBLSRAM_AHBLSramIf.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/193
Implementation;Synthesis||CL246||@W:Input port bits 31 to 18 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(1995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1995||CoreAHBLSRAM_AHBLSramIf.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input BUSY is unused.||BaseDesign.srr(1996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1996||CoreAHBLSRAM_AHBLSramIf.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2011||miv_rv32ima_l1_ahb_jtag_bypass_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_chainIn_update is unused.||BaseDesign.srr(2012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2012||miv_rv32ima_l1_ahb_jtag_bypass_chain.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2016||miv_rv32ima_l1_ahb_capture_update_chain_2.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v'/linenumber/66
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2021||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2022||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2023||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 4 words and data bit width of 1.||BaseDesign.srr(2024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2024||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2025||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2026||miv_rv32ima_l1_ahb_capture_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_chainIn_update is unused.||BaseDesign.srr(2027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2027||miv_rv32ima_l1_ahb_capture_chain.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2029||miv_rv32ima_l1_ahb_capture_update_chain_1.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v'/linenumber/66
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 16 words and data bit width of 1.||BaseDesign.srr(2031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2031||miv_rv32ima_l1_ahb_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2032||miv_rv32ima_l1_ahb_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2033||miv_rv32ima_l1_ahb_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2034||miv_rv32ima_l1_ahb_capture_update_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2037||miv_rv32ima_l1_ahb_queue_19.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2038||miv_rv32ima_l1_ahb_queue_19.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_deq_ready is unused.||BaseDesign.srr(2039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2039||miv_rv32ima_l1_ahb_queue_19.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/67
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2042||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2043||miv_rv32ima_l1_ahb_tlto_ahb.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/69
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2045||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2046||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/70
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 31.||BaseDesign.srr(2050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2050||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||BaseDesign.srr(2056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2056||miv_rv32ima_l1_ahb_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/405
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2069||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2071||miv_rv32ima_l1_ahb_ibuf.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_ibuf.v'/linenumber/65
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2078||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2081||miv_rv32ima_l1_ahb_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2084||miv_rv32ima_l1_ahb_queue_13.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2085||miv_rv32ima_l1_ahb_queue_13.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_deq_ready is unused.||BaseDesign.srr(2086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2086||miv_rv32ima_l1_ahb_queue_13.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/67
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2089||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(418);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/418
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2090||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/75
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2091||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/77
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.||BaseDesign.srr(2093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2093||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.||BaseDesign.srr(2094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2094||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2096||miv_rv32ima_l1_ahb_tlb_1.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/65
Implementation;Synthesis||CL138||@W:Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.||BaseDesign.srr(2098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2098||miv_rv32ima_l1_ahb_icache_icache_ecc.v(487);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/487
Implementation;Synthesis||CL246||@W:Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2099||miv_rv32ima_l1_ahb_icache_icache_ecc.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/71
Implementation;Synthesis||CL246||@W:Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2100||miv_rv32ima_l1_ahb_icache_icache_ecc.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2101||miv_rv32ima_l1_ahb_icache_icache_ecc.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2102||miv_rv32ima_l1_ahb_icache_icache_ecc.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/78
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register release_state.||BaseDesign.srr(2109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2109||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2121||miv_rv32ima_l1_ahb_tlb.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input io_req_valid is unused.||BaseDesign.srr(2122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2122||miv_rv32ima_l1_ahb_tlb.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/66
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2125||miv_rv32ima_l1_ahb_dcache_data_array_ecc.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_data_array_ecc.v'/linenumber/67
Implementation;Synthesis||CL159||@N: Input CLK is unused.||BaseDesign.srr(2137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2137||miv_rv32ima_l1_ahb_ram_init.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_ram_init.v'/linenumber/64
Implementation;Synthesis||CL159||@N: Input RESET is unused.||BaseDesign.srr(2138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2138||miv_rv32ima_l1_ahb_ram_init.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_ram_init.v'/linenumber/65
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2142||miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v'/linenumber/462
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_error' because it is only assigned 0 or its original value.||BaseDesign.srr(2150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2150||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||BaseDesign.srr(2151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2151||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_sink' because it is only assigned 0 or its original value.||BaseDesign.srr(2152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2152||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ctrlStateReg.||BaseDesign.srr(2156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2156||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2162||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2163||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2164||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2165||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/86
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||BaseDesign.srr(2175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2175||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_source' because it is only assigned 0 or its original value.||BaseDesign.srr(2176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2176||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL246||@W:Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2185||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2186||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL247||@W:Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused||BaseDesign.srr(2187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2187||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2189||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2190||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2195||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2196||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2197||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL159||@N: Input auto_out_1_d_bits_opcode is unused.||BaseDesign.srr(2198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2198||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/85
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_opcode is unused.||BaseDesign.srr(2199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2199||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_param is unused.||BaseDesign.srr(2200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2200||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_size is unused.||BaseDesign.srr(2201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2201||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_sink is unused.||BaseDesign.srr(2202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2202||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/99
Implementation;Synthesis||CL246||@W:Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2205||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2206||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2208||miv_rv32ima_l1_ahb_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2209||miv_rv32ima_l1_ahb_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2215||miv_rv32ima_l1_ahb_tlxbar_memory_bus.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2216||miv_rv32ima_l1_ahb_tlxbar_memory_bus.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v'/linenumber/66
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2226||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of _T_2155[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2241||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||CL159||@N: Input auto_out_3_d_bits_sink is unused.||BaseDesign.srr(2242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2242||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input auto_out_1_d_bits_sink is unused.||BaseDesign.srr(2243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2243||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_sink is unused.||BaseDesign.srr(2244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2244||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/146
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2249||CoreUARTapb.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/126
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTll0.||BaseDesign.srr(2253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2253||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTlI0l.||BaseDesign.srr(2261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2261||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL159||@N: Input CUARTI1I is unused.||BaseDesign.srr(2270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2270||Tx_async.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input CUARTlO1 is unused.||BaseDesign.srr(2271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2271||Tx_async.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input CUARTOI1 is unused.||BaseDesign.srr(2272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2272||Tx_async.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/87
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||BaseDesign.srr(2274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2274||Clock_gen.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/75
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||BaseDesign.srr(2280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2280||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input TGT_TDO_1 is unused.||BaseDesign.srr(2288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2288||corejtagdebug.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input TGT_TDO_2 is unused.||BaseDesign.srr(2289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2289||corejtagdebug.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/49
Implementation;Synthesis||CL159||@N: Input TGT_TDO_3 is unused.||BaseDesign.srr(2290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2290||corejtagdebug.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input TGT_TDO_4 is unused.||BaseDesign.srr(2291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2291||corejtagdebug.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input TGT_TDO_5 is unused.||BaseDesign.srr(2292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2292||corejtagdebug.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input TGT_TDO_6 is unused.||BaseDesign.srr(2293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2293||corejtagdebug.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/77
Implementation;Synthesis||CL159||@N: Input TGT_TDO_7 is unused.||BaseDesign.srr(2294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2294||corejtagdebug.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input TGT_TDO_8 is unused.||BaseDesign.srr(2295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2295||corejtagdebug.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input TGT_TDO_9 is unused.||BaseDesign.srr(2296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2296||corejtagdebug.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input TGT_TDO_10 is unused.||BaseDesign.srr(2297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2297||corejtagdebug.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input TGT_TDO_11 is unused.||BaseDesign.srr(2298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2298||corejtagdebug.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input TGT_TDO_12 is unused.||BaseDesign.srr(2299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2299||corejtagdebug.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input TGT_TDO_13 is unused.||BaseDesign.srr(2300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2300||corejtagdebug.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input TGT_TDO_14 is unused.||BaseDesign.srr(2301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2301||corejtagdebug.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input TGT_TDO_15 is unused.||BaseDesign.srr(2302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2302||corejtagdebug.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_0 is unused.||BaseDesign.srr(2303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2303||corejtagdebug.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_0 is unused.||BaseDesign.srr(2304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2304||corejtagdebug.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_0 is unused.||BaseDesign.srr(2305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2305||corejtagdebug.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_0 is unused.||BaseDesign.srr(2306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2306||corejtagdebug.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_1 is unused.||BaseDesign.srr(2307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2307||corejtagdebug.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_1 is unused.||BaseDesign.srr(2308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2308||corejtagdebug.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_1 is unused.||BaseDesign.srr(2309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2309||corejtagdebug.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_1 is unused.||BaseDesign.srr(2310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2310||corejtagdebug.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_2 is unused.||BaseDesign.srr(2311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2311||corejtagdebug.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_2 is unused.||BaseDesign.srr(2312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2312||corejtagdebug.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/157
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_2 is unused.||BaseDesign.srr(2313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2313||corejtagdebug.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/158
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_2 is unused.||BaseDesign.srr(2314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2314||corejtagdebug.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/159
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_3 is unused.||BaseDesign.srr(2315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2315||corejtagdebug.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/163
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_3 is unused.||BaseDesign.srr(2316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2316||corejtagdebug.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/164
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_3 is unused.||BaseDesign.srr(2317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2317||corejtagdebug.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/165
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_3 is unused.||BaseDesign.srr(2318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2318||corejtagdebug.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/166
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2321||coregpio.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis||CL159||@N: Input GPIO_IN is unused.||BaseDesign.srr(2322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2322||coregpio.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/186
Implementation;Synthesis||CL135||@N: Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2325||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL135||@N: Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2326||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL246||@W:Input port bits 31 to 2 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2327||coregpio.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis||CL246||@W:Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2330||coreapb3.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/75
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||BaseDesign.srr(2331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2331||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||BaseDesign.srr(2332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2332||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||BaseDesign.srr(2333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2333||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS0 is unused.||BaseDesign.srr(2334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2334||coreapb3.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||BaseDesign.srr(2335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2335||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||BaseDesign.srr(2336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2336||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||BaseDesign.srr(2337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2337||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||BaseDesign.srr(2338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2338||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||BaseDesign.srr(2339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2339||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||BaseDesign.srr(2340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2340||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||BaseDesign.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2341||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||BaseDesign.srr(2342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2342||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||BaseDesign.srr(2343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2343||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||BaseDesign.srr(2344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2344||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS0 is unused.||BaseDesign.srr(2345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2345||coreapb3.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||BaseDesign.srr(2346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2346||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||BaseDesign.srr(2347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2347||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||BaseDesign.srr(2348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2348||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||BaseDesign.srr(2349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2349||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||BaseDesign.srr(2350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2350||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||BaseDesign.srr(2351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2351||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||BaseDesign.srr(2352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2352||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||BaseDesign.srr(2353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2353||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||BaseDesign.srr(2354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2354||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||BaseDesign.srr(2355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2355||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS0 is unused.||BaseDesign.srr(2356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2356||coreapb3.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||BaseDesign.srr(2357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2357||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||BaseDesign.srr(2358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2358||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||BaseDesign.srr(2359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2359||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||BaseDesign.srr(2360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2360||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||BaseDesign.srr(2361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2361||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||BaseDesign.srr(2362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2362||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||BaseDesign.srr(2363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2363||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS[1:0] is unused||BaseDesign.srr(2369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2369||coreahbtoapb3.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register penableSchedulerState.||BaseDesign.srr(2373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2373||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbToApbSMState.||BaseDesign.srr(2380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2380||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||BaseDesign.srr(2390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2390||coreahblite.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/184
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||BaseDesign.srr(2392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2392||coreahblite.v(197);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/197
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||BaseDesign.srr(2394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2394||coreahblite.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/210
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||BaseDesign.srr(2396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2396||coreahblite.v(223);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/223
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||BaseDesign.srr(2398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2398||coreahblite.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/236
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||BaseDesign.srr(2400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2400||coreahblite.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/249
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||BaseDesign.srr(2402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2402||coreahblite.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/262
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||BaseDesign.srr(2404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2404||coreahblite.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/275
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||BaseDesign.srr(2406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2406||coreahblite.v(288);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/288
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||BaseDesign.srr(2408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2408||coreahblite.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/301
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||BaseDesign.srr(2410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2410||coreahblite.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/314
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||BaseDesign.srr(2412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2412||coreahblite.v(327);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/327
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||BaseDesign.srr(2414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2414||coreahblite.v(340);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/340
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||BaseDesign.srr(2416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2416||coreahblite.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/353
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||BaseDesign.srr(2418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2418||coreahblite.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/366
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||BaseDesign.srr(2420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2420||coreahblite.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/379
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||BaseDesign.srr(2422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2422||coreahblite.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/392
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||BaseDesign.srr(2427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2427||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||CL246||@W:Input port bits 16 to 9 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2449||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2450||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL246||@W:Input port bits 16 to 9 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2451||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2452||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL246||@W:Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2455||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL246||@W:Input port bits 6 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2456||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL246||@W:Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2457||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL246||@W:Input port bits 6 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2458||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||BaseDesign.srr(2563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2563||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||BaseDesign.srr(2581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2581||null;null
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_16 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2582||coreahblite_matrix4x16.v(3888);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3888
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_15 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2583||coreahblite_matrix4x16.v(3837);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3837
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_14 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2584||coreahblite_matrix4x16.v(3786);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3786
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_13 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2585||coreahblite_matrix4x16.v(3735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3735
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_12 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2586||coreahblite_matrix4x16.v(3684);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3684
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_11 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2587||coreahblite_matrix4x16.v(3633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3633
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_9 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2588||coreahblite_matrix4x16.v(3531);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3531
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_6 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2589||coreahblite_matrix4x16.v(3378);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3378
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_5 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2590||coreahblite_matrix4x16.v(3327);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3327
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_4 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2591||coreahblite_matrix4x16.v(3276);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3276
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_3 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2592||coreahblite_matrix4x16.v(3225);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3225
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_2 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2593||coreahblite_matrix4x16.v(3174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3174
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2594||coreahblite_matrix4x16.v(3582);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3582
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_1 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2595||coreahblite_matrix4x16.v(3123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3123
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance CoreRESET_PF_0_inst_0.CoreRESET_PF_0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||BaseDesign.srr(2596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2596||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus._T_2155[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2597||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2598||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2599||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2600||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2601||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2602||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2603||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2604||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2605||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2606||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2607||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2608||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2609||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2610||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2611||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2612||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2613||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2614||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2615||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2616||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2617||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2618||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2619||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2620||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2621||miv_rv32ima_l1_ahb_queue_10.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/210
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2622||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2623||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2624||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2625||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2626||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2627||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2628||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2629||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2630||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2631||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2632||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2633||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2634||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2635||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2636||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2637||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2638||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2639||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2640||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2641||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2642||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2643||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2644||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2645||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2646||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2647||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2648||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2649||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2650||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2651||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2652||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2653||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2654||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||BN132||@W:Removing user instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2655||miv_rv32ima_l1_ahb_async_queue_source.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2656||miv_rv32ima_l1_ahb_async_queue_sink.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.widx_gray because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2657||miv_rv32ima_l1_ahb_async_queue_source_1.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/151
Implementation;Synthesis||BN132||@W:Removing sequential instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2658||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2659||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2660||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2661||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2662||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2663||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2664||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2665||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2666||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2667||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2668||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2669||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2670||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2671||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2672||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2673||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2674||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2675||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2676||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2677||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2678||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2679||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2680||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2681||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2682||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2683||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2684||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2685||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2686||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2687||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2688||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2689||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2690||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2691||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2692||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2693||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2694||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2695||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_19[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2696||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_18[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2697||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_17[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2698||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_16[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2699||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_15[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2700||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||BN132||@W:Removing user instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2703||miv_rv32ima_l1_ahb_async_queue_sink_1.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2704||miv_rv32ima_l1_ahb_async_queue_source_2.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2705||miv_rv32ima_l1_ahb_async_queue_sink_2.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/161
Implementation;Synthesis||BN132||@W:Removing sequential instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.last_write_address[6:0] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.last_read_address[6:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2706||miv_rv32ima_l1_ahb_tag_array_ext_ecc.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tag_array_ext_ecc.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing sequential instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.last_write_address[10:0] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.last_read_address[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2707||miv_rv32ima_l1_ahb_data_arrays_0_ext_ecc_g5.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext_ecc_g5.v'/linenumber/124
Implementation;Synthesis||BN132||@W:Removing sequential instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.last_write_address[6:0] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.last_read_address[6:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2708||miv_rv32ima_l1_ahb_tag_array_0_ext_ecc.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext_ecc.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing sequential instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.last_write_address[10:0] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.last_read_address[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2709||miv_rv32ima_l1_ahb_data_arrays_0_0_ext_ecc.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext_ecc.v'/linenumber/100
Implementation;Synthesis||MO111||@N: Tristate driver DRV_TDO (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DRV_TDO (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||BaseDesign.srr(2712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2712||miv_rv32ima_l1_ahb_ecc.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_ecc.v'/linenumber/103
Implementation;Synthesis||MO111||@N: Tristate driver BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog)) on net BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog)) has its enable tied to GND.||BaseDesign.srr(2713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2713||coreahblsram_sramctrlif.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/131
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(2714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2714||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(2715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2715||corejtagdebug.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/154
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(2716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2716||corejtagdebug.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/161
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(2717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2717||corejtagdebug.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z3_0(verilog) because it does not drive other instances.||BaseDesign.srr(2718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2718||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_2_0(verilog) because it does not drive other instances.||BaseDesign.srr(2719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2719||coreahblite_masterstage.v(647);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/647
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z3_1(verilog) because it does not drive other instances.||BaseDesign.srr(2720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2720||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_2_1(verilog) because it does not drive other instances.||BaseDesign.srr(2721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2721||coreahblite_masterstage.v(647);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/647
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.||BaseDesign.srr(2722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2722||coreahblite_matrix4x16.v(2945);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2945
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.||BaseDesign.srr(2723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2723||coreahblite_matrix4x16.v(3011);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3011
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_1 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.||BaseDesign.srr(2724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2724||miv_rv32ima_l1_ahb_tlplic_plic.v(2022);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2022
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_2 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.||BaseDesign.srr(2725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2725||miv_rv32ima_l1_ahb_tlplic_plic.v(2030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2030
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_3 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.||BaseDesign.srr(2726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2726||miv_rv32ima_l1_ahb_tlplic_plic.v(2038);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2038
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_4 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.||BaseDesign.srr(2727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2727||miv_rv32ima_l1_ahb_tlplic_plic.v(2046);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2046
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_5 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog) because it does not drive other instances.||BaseDesign.srr(2728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2728||miv_rv32ima_l1_ahb_tlplic_plic.v(2054);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2054
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_6 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.||BaseDesign.srr(2729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2729||miv_rv32ima_l1_ahb_tlplic_plic.v(2062);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2062
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_7 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.||BaseDesign.srr(2730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2730||miv_rv32ima_l1_ahb_tlplic_plic.v(2070);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2070
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_8 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.||BaseDesign.srr(2731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2731||miv_rv32ima_l1_ahb_tlplic_plic.v(2078);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2078
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_9 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.||BaseDesign.srr(2732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2732||miv_rv32ima_l1_ahb_tlplic_plic.v(2086);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2086
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_10 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.||BaseDesign.srr(2733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2733||miv_rv32ima_l1_ahb_tlplic_plic.v(2094);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2094
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_11 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.||BaseDesign.srr(2734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2734||miv_rv32ima_l1_ahb_tlplic_plic.v(2102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2102
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_12 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.||BaseDesign.srr(2735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2735||miv_rv32ima_l1_ahb_tlplic_plic.v(2110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2110
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_13 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.||BaseDesign.srr(2736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2736||miv_rv32ima_l1_ahb_tlplic_plic.v(2118);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2118
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_14 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.||BaseDesign.srr(2737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2737||miv_rv32ima_l1_ahb_tlplic_plic.v(2126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2126
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_15 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.||BaseDesign.srr(2738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2738||miv_rv32ima_l1_ahb_tlplic_plic.v(2134);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2134
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_16 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.||BaseDesign.srr(2739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2739||miv_rv32ima_l1_ahb_tlplic_plic.v(2142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2142
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_17 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.||BaseDesign.srr(2740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2740||miv_rv32ima_l1_ahb_tlplic_plic.v(2150);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2150
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_18 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.||BaseDesign.srr(2741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2741||miv_rv32ima_l1_ahb_tlplic_plic.v(2158);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2158
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_19 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.||BaseDesign.srr(2742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2742||miv_rv32ima_l1_ahb_tlplic_plic.v(2166);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2166
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_20 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.||BaseDesign.srr(2743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2743||miv_rv32ima_l1_ahb_tlplic_plic.v(2174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2174
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_21 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.||BaseDesign.srr(2744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2744||miv_rv32ima_l1_ahb_tlplic_plic.v(2182);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2182
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_22 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.||BaseDesign.srr(2745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2745||miv_rv32ima_l1_ahb_tlplic_plic.v(2190);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2190
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_23 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.||BaseDesign.srr(2746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2746||miv_rv32ima_l1_ahb_tlplic_plic.v(2198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2198
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_24 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.||BaseDesign.srr(2747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2747||miv_rv32ima_l1_ahb_tlplic_plic.v(2206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2206
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_25 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.||BaseDesign.srr(2748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2748||miv_rv32ima_l1_ahb_tlplic_plic.v(2214);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2214
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_26 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.||BaseDesign.srr(2749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2749||miv_rv32ima_l1_ahb_tlplic_plic.v(2222);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2222
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_27 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.||BaseDesign.srr(2750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2750||miv_rv32ima_l1_ahb_tlplic_plic.v(2230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2230
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_28 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.||BaseDesign.srr(2751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2751||miv_rv32ima_l1_ahb_tlplic_plic.v(2238);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2238
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_29 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_2(verilog) because it does not drive other instances.||BaseDesign.srr(2752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2752||miv_rv32ima_l1_ahb_tlplic_plic.v(2246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2246
Implementation;Synthesis||BN115||@N: Removing instance RAM_INIT (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_RAM_INIT_0s_0(verilog) because it does not drive other instances.||BaseDesign.srr(2753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2753||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1435);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1435
Implementation;Synthesis||BN115||@N: Removing instance RAM_INIT (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_RAM_INIT_0s_1(verilog) because it does not drive other instances.||BaseDesign.srr(2754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2754||miv_rv32ima_l1_ahb_icache_icache_ecc.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/245
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AHB_QUEUE_4 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog) because it does not drive other instances.||BaseDesign.srr(2755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2755||miv_rv32ima_l1_ahb_tlbuffer_system_bus.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v'/linenumber/298
Implementation;Synthesis||BN115||@N: Removing instance Queue_2 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_QUEUE_13(verilog) because it does not drive other instances.||BaseDesign.srr(2756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2756||miv_rv32ima_l1_ahb_tlbuffer_system_bus.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v'/linenumber/270
Implementation;Synthesis||BN115||@N: Removing instance c (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_QUEUE_19(verilog) because it does not drive other instances.||BaseDesign.srr(2757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2757||miv_rv32ima_l1_ahb_tlerror_error.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/235
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI0I (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||BaseDesign.srr(2758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2758||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTIO0 (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(2759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2759||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_param[2:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(2760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2760||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_mask[3:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(2761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2761||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_param[2:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_QUEUE_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(2762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2762||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2763||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2764||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2765||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2766||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2767||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2768||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2769||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2770||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2771||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2772||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2773||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2774||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2775||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2776||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2777||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2778||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2779||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2780||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2781||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2782||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2783||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2784||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2785||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2786||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2787||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2788||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2789||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2790||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2791||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog) because it does not drive other instances.||BaseDesign.srr(2792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2792||coreahblite_matrix4x16.v(3072);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3072
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_REPEATER_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(2793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2793||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_REPEATER_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(2794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2794||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_REPEATER_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(2795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2795||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance value_1 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(2796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2796||miv_rv32ima_l1_ahb_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance dcache_sb_correct (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(2797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2797||miv_rv32ima_l1_ahb_rocket_system_ecc.v(1201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/1201
Implementation;Synthesis||BN362||@N: Removing sequential instance dcache_db_detect (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(2798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2798||miv_rv32ima_l1_ahb_rocket_system_ecc.v(1201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/1201
Implementation;Synthesis||BN362||@N: Removing sequential instance icache_sb_correct (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(2799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2799||miv_rv32ima_l1_ahb_rocket_system_ecc.v(1201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/1201
Implementation;Synthesis||BN362||@N: Removing sequential instance icache_db_detect (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(2800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2800||miv_rv32ima_l1_ahb_rocket_system_ecc.v(1201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/1201
Implementation;Synthesis||BN115||@N: Removing instance tdoeReg (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER(verilog)) of type view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.||BaseDesign.srr(2801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2801||miv_rv32ima_l1_ahb_jtag_tap_controller.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(2802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2802||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance reg\$(in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(2803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2803||miv_rv32ima_l1_ahb_negative_edge_latch.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v'/linenumber/84
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_0(verilog) because it does not drive other instances.||BaseDesign.srr(2804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2804||coreahblite_slavestage.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/92
Implementation;Synthesis||BN362||@N: Removing sequential instance regHSIZE[2:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(2805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2805||coreahblite_masterstage.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/166
Implementation;Synthesis||BN362||@N: Removing sequential instance regHBURST[2:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2806||coreahblite_masterstage.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/166
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||BaseDesign.srr(2807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2807||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_sink (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2808||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance grantInProgress (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2809||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_167_hsize[1:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2810||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||MT530||@W:Found inferred clock COREJTAGDEBUG_Z9|iUDRCK_inferred_clock which controls 363 sequential elements including MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0]. This clock has no specified timing constraint which may adversely impact design performance. ||BaseDesign.srr(2851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2851||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||BaseDesign.srr(2853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2853||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||BaseDesign.srr(2921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2921||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||BaseDesign.srr(2994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2994||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||BaseDesign.srr(3010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3010||null;null
Implementation;Synthesis||MO111||@N: Tristate driver DRV_TDO (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DRV_TDO (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||BaseDesign.srr(3015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3015||miv_rv32ima_l1_ahb_ecc.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_ecc.v'/linenumber/103
Implementation;Synthesis||MO111||@N: Tristate driver DRV_TDO_t (in view: work.MiV_RV32IMA_L1_AHB_0(verilog)) on net DRV_TDO (in view: work.MiV_RV32IMA_L1_AHB_0(verilog)) has its enable tied to GND.||BaseDesign.srr(3016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3016||null;null
Implementation;Synthesis||MO111||@N: Tristate driver BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog)) on net BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog)) has its enable tied to GND.||BaseDesign.srr(3017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3017||coreahblsram_sramctrlif.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/131
Implementation;Synthesis||MO111||@N: Tristate driver BUSY_t (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_262144s_0s_0s_1s_18_32s_32s(verilog)) on net BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_262144s_0s_0s_1s_18_32s_32s(verilog)) has its enable tied to GND.||BaseDesign.srr(3018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3018||null;null
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3019||corejtagdebug.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/168
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3020||corejtagdebug.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/161
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3021||corejtagdebug.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/154
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3022||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_650[20:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(3023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3023||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.||BaseDesign.srr(3024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3024||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_167_hburst[2:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3025||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_29.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3026||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_27.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3027||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_26.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3028||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing sequential instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RADDR_reg[10:9] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3029||miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v'/linenumber/69
Implementation;Synthesis||BN132||@W:Removing sequential instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3030||miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v'/linenumber/69
Implementation;Synthesis||BN132||@W:Removing sequential instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RADDR_reg[10:9] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3031||miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v'/linenumber/69
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_282[25:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3036||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_278[5:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3037||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN362||@N: Removing sequential instance ahbsram_wdata_usram_d[31:0] (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(3038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3038||coreahblsram_ahblsramif.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/355
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.debugInterrupts.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3039||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3040||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_31.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3041||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_30.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3042||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_28.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3043||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3044||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_24.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3045||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_23.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3046||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_22.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3047||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_21.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3048||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_20.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3049||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_19.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3050||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3051||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3052||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_16.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3053||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_15.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3054||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_14.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3055||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_13.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3056||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_12.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3057||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_11.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3058||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_10.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3059||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_9.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3060||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_8.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3061||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_7.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3062||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_6.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3063||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_5.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3064||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_4.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3065||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_3.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3066||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_2.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3067||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_1.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3068||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3069||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3070||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3071||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3072||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3073||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3074||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3075||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3076||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3077||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3078||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3079||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3080||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3081||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3082||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3083||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3084||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3085||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3086||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3087||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3088||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3089||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3090||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3091||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3092||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3093||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3094||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3095||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3096||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3097||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3098||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3099||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3100||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3101||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3102||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3103||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3104||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3105||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3106||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3107||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3108||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3109||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3110||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3111||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3112||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3113||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3114||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_1.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3115||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3116||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3117||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3118||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3119||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3120||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3121||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3122||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3123||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3124||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3125||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3126||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3127||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3128||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3129||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3130||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3131||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3132||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3133||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3134||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3135||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3136||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3137||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3138||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3144||coreahblite_masterstage.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/237
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3145||coreahblite_masterstage.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/166
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.SDATASELInt[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3146||coreahblite_masterstage.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/237
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.regHSIZE[2] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3147||coreahblite_masterstage.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/166
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3148||coreahblite_masterstage.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/237
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3149||coreahblite_masterstage.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/237
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3150||coreahblite_masterstage.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/237
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3151||coreahblite_masterstage.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/237
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3152||coreahblite_masterstage.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/237
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3153||coreahblite_masterstage.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/237
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3154||coreahblite_masterstage.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/237
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3155||coreahblite_masterstage.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/237
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3156||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3157||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3158||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3177||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3178||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3179||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3198||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3199||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[0] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3200||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3201||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3202||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3203||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3204||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3205||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3206||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3207||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3208||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3209||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3210||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3211||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3212||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3213||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3214||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3215||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3216||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3217||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3218||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3219||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3220||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3221||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3222||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3223||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3224||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3225||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3226||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3227||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3228||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3229||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3230||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3231||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3232||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3233||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3234||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3235||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3236||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3237||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3238||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3239||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3240||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing sequential instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3248||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] ||BaseDesign.srr(3254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3254||clock_gen.v(1011);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/1011
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||BaseDesign.srr(3269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3269||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||BN132||@W:Removing instance CoreUARTapb_0_inst_0.CoreUARTapb_0_0.CUARTlOlI.CUARTO01.CUARTIOll[2] because it is equivalent to instance CoreUARTapb_0_inst_0.CoreUARTapb_0_0.CUARTlOlI.CUARTO01.CUARTIOll[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3270||rx_async.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/754
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_292[9:0] ||BaseDesign.srr(3271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3271||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_320[9:0] ||BaseDesign.srr(3272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3272||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[15:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 16 bits.||BaseDesign.srr(3273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3273||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[8:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 9 bits.||BaseDesign.srr(3274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3274||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode[9:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 10 bits.||BaseDesign.srr(3275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3275||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source[8:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 9 bits.||BaseDesign.srr(3276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3276||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[6:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 7 bits.||BaseDesign.srr(3277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3277||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param[10:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 11 bits.||BaseDesign.srr(3278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3278||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_error (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3279||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3280||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3281||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3282||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 31 bits.||BaseDesign.srr(3283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3283||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3284||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3285||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3286||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 31 bits.||BaseDesign.srr(3287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3287||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3288||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3289||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3290||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3291||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3292||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3293||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO161||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3294||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3295||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3296||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3297||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[5:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.||BaseDesign.srr(3298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3298||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.||BaseDesign.srr(3299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3299||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[12:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.||BaseDesign.srr(3300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3300||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[8:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.||BaseDesign.srr(3301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3301||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3302||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3303||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3304||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.||BaseDesign.srr(3305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3305||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3306||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3307||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3308||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[1] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3309||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[16] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3310||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[17] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3311||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[18] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3312||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[19] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3313||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[20] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3314||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[21] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3315||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[22] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3316||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[23] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3317||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[24] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3318||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[25] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3319||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[26] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3320||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[27] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3321||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[28] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3322||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[29] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3323||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[30] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3324||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3325||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[1] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3326||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[26] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3327||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[27] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3328||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[28] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3329||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[29] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3330||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[30] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3331||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3332||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3333||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3334||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3335||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3336||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3337||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3338||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3339||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3340||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3341||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3342||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3343||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3344||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3345||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3346||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3347||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] ||BaseDesign.srr(3348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3348||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[39] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3349||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[40] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3350||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[41] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3351||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3352||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[38] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3353||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3354||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3355||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3356||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3357||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3358||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3359||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3360||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3361||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3362||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3363||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_2.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3364||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_3.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3365||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_4.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3366||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_5.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3367||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_6.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3368||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_7.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3369||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_8.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3370||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_9.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3371||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_10.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3372||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_11.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3373||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_12.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3374||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_13.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3375||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_14.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3376||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_15.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3377||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 16 bits.||BaseDesign.srr(3383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3383||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[10:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 11 bits.||BaseDesign.srr(3384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3384||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.Queue_3.ram_size[3:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 4 bits.||BaseDesign.srr(3385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3385||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3386||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3387||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3388||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3389||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3390||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3391||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3392||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3393||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog) instance flushCounter[6:0] ||BaseDesign.srr(3403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3403||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog) instance lrscCount[4:0] ||BaseDesign.srr(3404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3404||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance pstore2_addr[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3405||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance pstore2_addr[1] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3406||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance pstore1_addr[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3407||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||MO160||@W:Register bit s1_req_cmd[4] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3410||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||MO160||@W:Register bit s1_req_tag[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3411||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||MO160||@W:Register bit pstore1_cmd[4] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3412||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||MF179||@N: Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))||BaseDesign.srr(3413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3413||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1755);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1755
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))||BaseDesign.srr(3414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3414||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1929);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1929
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))||BaseDesign.srr(3415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3415||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1764);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1764
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))||BaseDesign.srr(3416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3416||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1820);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1820
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s(verilog))||BaseDesign.srr(3417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3417||miv_rv32ima_l1_ahb_icache_icache_ecc.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/329
Implementation;Synthesis||MO160||@W:Register bit elts_4_pc[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3418||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_4_pc[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3419||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_3_pc[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3420||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_3_pc[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3421||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_2_pc[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3422||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_2_pc[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3423||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_1_pc[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3424||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_1_pc[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3425||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_0_pc[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3426||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_0_pc[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3427||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||FX107||@W:RAM _T_1151_1[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(3428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3428||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||FX107||@W:RAM _T_1151[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(3429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3429||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[30] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3430||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[29] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3431||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[28] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3432||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[27] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3433||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[26] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3434||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[25] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3435||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[24] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3436||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[23] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3437||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[22] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3438||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[21] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3439||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[20] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3440||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[19] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3441||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[18] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3442||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[17] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3443||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[16] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3444||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[15] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3445||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[14] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3446||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[13] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3447||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[12] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3448||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[11] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3449||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[10] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3450||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[9] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3451||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[8] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3452||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[7] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3453||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[6] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3454||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[5] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3455||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MO160||@W:Register bit ex_cause[4] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3456||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(3457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3457||miv_rv32ima_l1_ahb_breakpoint_unit.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/211
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(3458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3458||miv_rv32ima_l1_ahb_breakpoint_unit.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/247
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(3459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3459||miv_rv32ima_l1_ahb_breakpoint_unit.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/258
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(3460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3460||miv_rv32ima_l1_ahb_breakpoint_unit.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/201
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] ||BaseDesign.srr(3470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3470||miv_rv32ima_l1_ahb_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/405
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.||BaseDesign.srr(3471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3471||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3472||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3473||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3474||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 6 bits.||BaseDesign.srr(3475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3475||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3476||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3477||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3478||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_136[9:0] ||BaseDesign.srr(3479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3479||miv_rv32ima_l1_ahb_tlerror_error.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/401
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_191[9:0] ||BaseDesign.srr(3480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3480||miv_rv32ima_l1_ahb_tlerror_error.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/401
Implementation;Synthesis||MO231||@N: Found counter in view:work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11(verilog) instance count[4:0] ||BaseDesign.srr(3486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3486||coreahblsram_ahblsramif.v(282);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/282
Implementation;Synthesis||MO160||@W:Register bit burst_count_reg[1] (in view view:work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3487||coreahblsram_ahblsramif.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/273
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance Count[31:0] ||BaseDesign.srr(3493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3493||coretimer.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/262
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance PreScale[9:0] ||BaseDesign.srr(3494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3494||coretimer.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/211
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.ex_reg_pc[1] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3498||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.mem_reg_pc[1] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3499||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[2] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3500||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[5] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3501||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[5] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3502||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3503||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[2] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3504||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3505||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3506||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3507||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_PenableScheduler.PENABLE because it is equivalent to instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3509||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.flag_check because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.flag_check. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3513||miv_rv32ima_l1_ahb_tag_array_0_ext_ecc.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext_ecc.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[3] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3514||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3515||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[3] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3516||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3517||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[1] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3518||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[1] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3519||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||FF150||@N: Multiplier MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1\.core.div._T_122[48:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||BaseDesign.srr(3520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3520||miv_rv32ima_l1_ahb_mul_div.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/289
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3521||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3522||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3523||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3533||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[15] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3540||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[14] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3541||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[13] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3542||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[12] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3543||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[11] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3544||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[9] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3545||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[8] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3546||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[7] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3547||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[6] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3548||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[5] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3549||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3550||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[30] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3551||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[29] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3552||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[28] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3553||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[27] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3554||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[26] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3555||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[25] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3556||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[24] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3557||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[23] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3558||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[22] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3559||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[21] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3560||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[20] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3561||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[19] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3562||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[18] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3563||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[17] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3564||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[16] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3565||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AHB_0\MiV_RV32IMA_L1_AHB_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||FP130||@N: Promoting Net CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.iUDRCK on CLKINT  I_2804 ||BaseDesign.srr(3593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3593||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||BaseDesign.srr(3643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3643||null;null
Implementation;Synthesis||BW150||@W:Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||BaseDesign.srr(3644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3644||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK with period 6.25ns ||BaseDesign.srr(3653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3653||null;null
Implementation;Synthesis||MT615||@N: Found clock TCK with period 166.67ns ||BaseDesign.srr(3654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3654||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0 with period 20.00ns ||BaseDesign.srr(3655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3655||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREJTAGDEBUG_Z9|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.iUDRCK_0.||BaseDesign.srr(3656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3656||null;null
Implementation;Place and Route;RootName:
Implementation;Place and Route||(null)||Please refer to the log file for details about 15 Info(s)||BaseDesign_layout_log.log;liberoaction://open_report/file/BaseDesign_layout_log.log||(null);(null)
