python.exe  -m "efx_dbg.DbgWizard" --device  "Ti60F225" --family  "Titanium" --in_profile_name  "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/debug_profile.wizard.json" --out_dbg_vdb  "debug_top.post.vdb" --out_profile_name  "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/debug_profile.wizard.json" --out_dir  "work_dbg"
efx_map  --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --fanout-limit "0" --seq_opt "1" --retiming "1" --dsp-mac-packing "1" --dsp-input-regs-packing "1" --dsp-output-regs-packing "1" --bram_output_regs_packing "1" --blast_const_operand_adders "1" --operator-sharing "0" --optimize-adder-tree "0" --pack-luts-to-comb4 "0" --min-sr-fanout "0" --seq-opt-sync-only "0" --blackbox-error "1" --allow-const-ram-index "0" --hdl-compile-unit "1" --create-onehot-fsms "0" --min-ce-fanout "0" --mult-decomp-retime "0" --optimize-zero-init-rom "1" --insert-carry-skip "0" --I "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project" --I "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/ip/efx_ddr3_axi_1" --I "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/ip/dsi_tx" --I "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/ip/radio_calculator" --family "Titanium" --device "Ti60F225" --keep-gclk-in-module "1" --root "edb_top" --v "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/work_dbg/debug_top.v" --write-postmap-module "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/work_dbg/debug_top.post.vdb" --generate_sig_profile "false" --work-dir "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/work_dbg" --output-dir "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/outflow"
efx_map  --family "Titanium" --device "Ti60F225" --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --fanout-limit "0" --seq_opt "1" --retiming "1" --dsp-mac-packing "1" --dsp-input-regs-packing "1" --dsp-output-regs-packing "1" --bram_output_regs_packing "1" --blast_const_operand_adders "1" --operator-sharing "0" --optimize-adder-tree "0" --pack-luts-to-comb4 "0" --min-sr-fanout "0" --seq-opt-sync-only "0" --blackbox-error "1" --allow-const-ram-index "0" --hdl-compile-unit "1" --create-onehot-fsms "0" --min-ce-fanout "0" --mult-decomp-retime "0" --optimize-zero-init-rom "1" --insert-carry-skip "0" --I "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project" --I "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/ip/efx_ddr3_axi_1" --I "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/ip/dsi_tx" --I "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/ip/radio_calculator" --root "example_top" --vdb "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/outflow/DDR3_MC.elab.vdb" --vdb "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/work_dbg/debug_top.post.vdb" --write-efx-verilog "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/work_dbg/DDR3_MC.dbg.map.v" --binary-db "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/work_dbg/DDR3_MC.dbg.vdb" --merge_vdbs=1 --conn "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/debug_profile.wizard.json" --generate_sig_profile "false" --work-dir "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/work_dbg" --output-dir "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/outflow"
python.exe  "C:/Efinity/2023.1/scripts/efx_pt_jtag_util.py" --device "Ti60F225" --project "DDR3_MC" --design_file "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/DDR3_MC.peri.xml" --action "add" --jtag_user "JTAG_USER2" --output "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_inf_rgb/efinity_project/DDR3_MC.dbg.peri.xml"
python 
