$date
	Wed Aug  7 09:44:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex1_tb $end
$var wire 1 ! f $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$var reg 1 % x4 $end
$scope module hoy $end
$var wire 1 ! f $end
$var wire 1 & g $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$var wire 1 % x4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
z!
$end
#20
1%
#40
0%
1$
#60
1&
0$
1#
#80
0#
1"
#100
0&
1%
1$
0"
#120
1&
0%
1#
#140
0&
0$
1"
#160
1&
1$
0#
#180
1%
0$
1#
0"
#200
1$
#220
0&
0%
1"
#240
1&
1%
0#
#260
0&
0$
1#
#280
1$
#300
