// Verilog code for an AND gate module
module and_gate(
  input a,
  input b,
  output out
);
  
  assign out = a & b; // Logic AND operation
  
endmodule