Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu May 14 15:56:16 2020
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ROLLO_II_Encrypt_timing_summary_routed.rpt -pb ROLLO_II_Encrypt_timing_summary_routed.pb -rpx ROLLO_II_Encrypt_timing_summary_routed.rpx -warn_on_violation
| Design       : ROLLO_II_Encrypt
| Device       : 7a200t-sbv484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.045        0.000                      0                28847        0.023        0.000                      0                28847        1.797        0.000                       0                 14067  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.778}        5.555           180.018         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.045        0.000                      0                28847        0.023        0.000                      0                28847        1.797        0.000                       0                 14067  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.797ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            gf2mz/ctrl/C_do_reg[313]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.076ns (20.087%)  route 4.281ns (79.913%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 10.073 - 5.555 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.683     4.911    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X109Y142       FDRE                                         r  gf2mz/ctrl/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y142       FDRE (Prop_fdre_C_Q)         0.456     5.367 r  gf2mz/ctrl/cnt_reg[0]_rep/Q
                         net (fo=167, routed)         0.699     6.066    gf2mz/ctrl/cnt_reg[3]_0
    SLICE_X109Y144       LUT2 (Prop_lut2_I1_O)        0.124     6.190 f  gf2mz/ctrl/cnt[2]_i_2__0/O
                         net (fo=175, routed)         0.564     6.753    gf2mz/ctrl/cnt[2]_i_2__0_n_0
    SLICE_X107Y146       LUT3 (Prop_lut3_I2_O)        0.124     6.877 f  gf2mz/ctrl/cnt[0]_i_4/O
                         net (fo=156, routed)         0.543     7.420    gf2mz/ctrl_n_770
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124     7.544 r  gf2mz/cnt[0]_i_3/O
                         net (fo=103, routed)         0.751     8.295    gf2mz/ctrl/cnt_reg[4]_0
    SLICE_X106Y150       LUT2 (Prop_lut2_I0_O)        0.124     8.419 f  gf2mz/ctrl/C_do[414]_i_2/O
                         net (fo=167, routed)         1.725    10.144    gf2mz/ctrl/C_do[414]_i_2_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I1_O)        0.124    10.268 r  gf2mz/ctrl/C_do[313]_i_1/O
                         net (fo=1, routed)           0.000    10.268    gf2mz/ctrl/C_do[313]_i_1_n_0
    SLICE_X93Y154        FDRE                                         r  gf2mz/ctrl/C_do_reg[313]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.537    10.073    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X93Y154        FDRE                                         r  gf2mz/ctrl/C_do_reg[313]/C
                         clock pessimism              0.246    10.319    
                         clock uncertainty           -0.035    10.284    
    SLICE_X93Y154        FDRE (Setup_fdre_C_D)        0.029    10.313    gf2mz/ctrl/C_do_reg[313]
  -------------------------------------------------------------------
                         required time                         10.313    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 gf2mz/mul31/b_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            gf2mz/mul42/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.292ns (24.256%)  route 4.034ns (75.743%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 10.048 - 5.555 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.683     4.911    gf2mz/mul31/clk_IBUF_BUFG
    SLICE_X106Y143       FDRE                                         r  gf2mz/mul31/b_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y143       FDRE (Prop_fdre_C_Q)         0.456     5.367 r  gf2mz/mul31/b_reg[76]/Q
                         net (fo=91, routed)          2.118     7.485    gf2mz/mul31/b[74]
    SLICE_X90Y162        LUT4 (Prop_lut4_I3_O)        0.150     7.635 r  gf2mz/mul31/c[9]_i_6__17/O
                         net (fo=9, routed)           0.970     8.605    gf2mz/mul31/shift_10/px_k3[7]
    SLICE_X87Y165        LUT4 (Prop_lut4_I2_O)        0.354     8.959 r  gf2mz/mul31/c[7]_i_3__21/O
                         net (fo=1, routed)           0.946     9.905    gf2mz/mul31/c[7]_i_3__21_n_0
    SLICE_X85Y163        LUT6 (Prop_lut6_I1_O)        0.332    10.237 r  gf2mz/mul31/c[7]_i_1__21/O
                         net (fo=1, routed)           0.000    10.237    gf2mz/mul42/D[7]
    SLICE_X85Y163        FDRE                                         r  gf2mz/mul42/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.512    10.048    gf2mz/mul42/clk_IBUF_BUFG
    SLICE_X85Y163        FDRE                                         r  gf2mz/mul42/c_reg[7]/C
                         clock pessimism              0.246    10.294    
                         clock uncertainty           -0.035    10.259    
    SLICE_X85Y163        FDRE (Setup_fdre_C_D)        0.031    10.290    gf2mz/mul42/c_reg[7]
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 gf2mz/mul41/start_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            gf2mz/mul41/a_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.716ns (13.725%)  route 4.501ns (86.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 10.042 - 5.555 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.683     4.911    gf2mz/mul41/clk_IBUF_BUFG
    SLICE_X107Y146       FDRE                                         r  gf2mz/mul41/start_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y146       FDRE (Prop_fdre_C_Q)         0.419     5.330 r  gf2mz/mul41/start_en_reg/Q
                         net (fo=167, routed)         4.501     9.831    gf2mz/ctrl/start_en_1
    SLICE_X82Y122        LUT4 (Prop_lut4_I2_O)        0.297    10.128 r  gf2mz/ctrl/a[80]_i_1__1/O
                         net (fo=1, routed)           0.000    10.128    gf2mz/mul41/mul_start_reg_rep__0_2
    SLICE_X82Y122        FDRE                                         r  gf2mz/mul41/a_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.505    10.042    gf2mz/mul41/clk_IBUF_BUFG
    SLICE_X82Y122        FDRE                                         r  gf2mz/mul41/a_reg[80]/C
                         clock pessimism              0.254    10.296    
                         clock uncertainty           -0.035    10.261    
    SLICE_X82Y122        FDRE (Setup_fdre_C_D)        0.031    10.292    gf2mz/mul41/a_reg[80]
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            gf2mz/ctrl/C_do_reg[310]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.076ns (20.558%)  route 4.158ns (79.442%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 10.073 - 5.555 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.683     4.911    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X109Y142       FDRE                                         r  gf2mz/ctrl/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y142       FDRE (Prop_fdre_C_Q)         0.456     5.367 r  gf2mz/ctrl/cnt_reg[0]_rep/Q
                         net (fo=167, routed)         0.699     6.066    gf2mz/ctrl/cnt_reg[3]_0
    SLICE_X109Y144       LUT2 (Prop_lut2_I1_O)        0.124     6.190 f  gf2mz/ctrl/cnt[2]_i_2__0/O
                         net (fo=175, routed)         0.564     6.753    gf2mz/ctrl/cnt[2]_i_2__0_n_0
    SLICE_X107Y146       LUT3 (Prop_lut3_I2_O)        0.124     6.877 f  gf2mz/ctrl/cnt[0]_i_4/O
                         net (fo=156, routed)         0.543     7.420    gf2mz/ctrl_n_770
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124     7.544 r  gf2mz/cnt[0]_i_3/O
                         net (fo=103, routed)         0.751     8.295    gf2mz/ctrl/cnt_reg[4]_0
    SLICE_X106Y150       LUT2 (Prop_lut2_I0_O)        0.124     8.419 f  gf2mz/ctrl/C_do[414]_i_2/O
                         net (fo=167, routed)         1.602    10.021    gf2mz/ctrl/C_do[414]_i_2_n_0
    SLICE_X93Y153        LUT6 (Prop_lut6_I1_O)        0.124    10.145 r  gf2mz/ctrl/C_do[310]_i_1/O
                         net (fo=1, routed)           0.000    10.145    gf2mz/ctrl/C_do[310]_i_1_n_0
    SLICE_X93Y153        FDRE                                         r  gf2mz/ctrl/C_do_reg[310]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.537    10.073    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X93Y153        FDRE                                         r  gf2mz/ctrl/C_do_reg[310]/C
                         clock pessimism              0.246    10.319    
                         clock uncertainty           -0.035    10.284    
    SLICE_X93Y153        FDRE (Setup_fdre_C_D)        0.029    10.313    gf2mz/ctrl/C_do_reg[310]
  -------------------------------------------------------------------
                         required time                         10.313    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            gf2mz/ctrl/C_do_reg[320]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 1.076ns (20.583%)  route 4.152ns (79.417%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 10.075 - 5.555 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.683     4.911    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X109Y142       FDRE                                         r  gf2mz/ctrl/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y142       FDRE (Prop_fdre_C_Q)         0.456     5.367 r  gf2mz/ctrl/cnt_reg[0]_rep/Q
                         net (fo=167, routed)         0.699     6.066    gf2mz/ctrl/cnt_reg[3]_0
    SLICE_X109Y144       LUT2 (Prop_lut2_I1_O)        0.124     6.190 f  gf2mz/ctrl/cnt[2]_i_2__0/O
                         net (fo=175, routed)         0.564     6.753    gf2mz/ctrl/cnt[2]_i_2__0_n_0
    SLICE_X107Y146       LUT3 (Prop_lut3_I2_O)        0.124     6.877 f  gf2mz/ctrl/cnt[0]_i_4/O
                         net (fo=156, routed)         0.543     7.420    gf2mz/ctrl_n_770
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124     7.544 r  gf2mz/cnt[0]_i_3/O
                         net (fo=103, routed)         0.751     8.295    gf2mz/ctrl/cnt_reg[4]_0
    SLICE_X106Y150       LUT2 (Prop_lut2_I0_O)        0.124     8.419 f  gf2mz/ctrl/C_do[414]_i_2/O
                         net (fo=167, routed)         1.596    10.015    gf2mz/ctrl/C_do[414]_i_2_n_0
    SLICE_X99Y159        LUT6 (Prop_lut6_I1_O)        0.124    10.139 r  gf2mz/ctrl/C_do[320]_i_1/O
                         net (fo=1, routed)           0.000    10.139    gf2mz/ctrl/C_do[320]_i_1_n_0
    SLICE_X99Y159        FDRE                                         r  gf2mz/ctrl/C_do_reg[320]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.539    10.075    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X99Y159        FDRE                                         r  gf2mz/ctrl/C_do_reg[320]/C
                         clock pessimism              0.246    10.321    
                         clock uncertainty           -0.035    10.286    
    SLICE_X99Y159        FDRE (Setup_fdre_C_D)        0.029    10.315    gf2mz/ctrl/C_do_reg[320]
  -------------------------------------------------------------------
                         required time                         10.315    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 h/mem_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            gf2mz/mul01/b_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 2.454ns (46.821%)  route 2.787ns (53.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 10.161 - 5.555 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.693     4.920    h/clkb
    RAMB36_X5Y26         RAMB36E1                                     r  h/mem_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.374 r  h/mem_reg_7/DOBDO[3]
                         net (fo=4, routed)           2.787    10.162    gf2mz/mul01/dob[6]
    SLICE_X150Y157       FDRE                                         r  gf2mz/mul01/b_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.625    10.161    gf2mz/mul01/clk_IBUF_BUFG
    SLICE_X150Y157       FDRE                                         r  gf2mz/mul01/b_reg[76]/C
                         clock pessimism              0.246    10.407    
                         clock uncertainty           -0.035    10.372    
    SLICE_X150Y157       FDRE (Setup_fdre_C_D)       -0.031    10.341    gf2mz/mul01/b_reg[76]
  -------------------------------------------------------------------
                         required time                         10.341    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            gf2mz/ctrl/C_do_reg[292]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.076ns (20.607%)  route 4.145ns (79.393%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 10.076 - 5.555 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.683     4.911    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X109Y142       FDRE                                         r  gf2mz/ctrl/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y142       FDRE (Prop_fdre_C_Q)         0.456     5.367 r  gf2mz/ctrl/cnt_reg[0]_rep/Q
                         net (fo=167, routed)         0.699     6.066    gf2mz/ctrl/cnt_reg[3]_0
    SLICE_X109Y144       LUT2 (Prop_lut2_I1_O)        0.124     6.190 f  gf2mz/ctrl/cnt[2]_i_2__0/O
                         net (fo=175, routed)         0.564     6.753    gf2mz/ctrl/cnt[2]_i_2__0_n_0
    SLICE_X107Y146       LUT3 (Prop_lut3_I2_O)        0.124     6.877 f  gf2mz/ctrl/cnt[0]_i_4/O
                         net (fo=156, routed)         0.543     7.420    gf2mz/ctrl_n_770
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124     7.544 r  gf2mz/cnt[0]_i_3/O
                         net (fo=103, routed)         0.751     8.295    gf2mz/ctrl/cnt_reg[4]_0
    SLICE_X106Y150       LUT2 (Prop_lut2_I0_O)        0.124     8.419 f  gf2mz/ctrl/C_do[414]_i_2/O
                         net (fo=167, routed)         1.589    10.008    gf2mz/ctrl/C_do[414]_i_2_n_0
    SLICE_X97Y157        LUT6 (Prop_lut6_I1_O)        0.124    10.132 r  gf2mz/ctrl/C_do[292]_i_1/O
                         net (fo=1, routed)           0.000    10.132    gf2mz/ctrl/C_do[292]_i_1_n_0
    SLICE_X97Y157        FDRE                                         r  gf2mz/ctrl/C_do_reg[292]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.540    10.076    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X97Y157        FDRE                                         r  gf2mz/ctrl/C_do_reg[292]/C
                         clock pessimism              0.246    10.322    
                         clock uncertainty           -0.035    10.287    
    SLICE_X97Y157        FDRE (Setup_fdre_C_D)        0.029    10.316    gf2mz/ctrl/C_do_reg[292]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            gf2mz/ctrl/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 1.076ns (20.452%)  route 4.185ns (79.548%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 10.100 - 5.555 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.683     4.911    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X109Y142       FDRE                                         r  gf2mz/ctrl/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y142       FDRE (Prop_fdre_C_Q)         0.456     5.367 f  gf2mz/ctrl/cnt_reg[0]_rep/Q
                         net (fo=167, routed)         0.699     6.066    gf2mz/ctrl/cnt_reg[3]_0
    SLICE_X109Y144       LUT2 (Prop_lut2_I1_O)        0.124     6.190 r  gf2mz/ctrl/cnt[2]_i_2__0/O
                         net (fo=175, routed)         0.564     6.753    gf2mz/ctrl/cnt[2]_i_2__0_n_0
    SLICE_X107Y146       LUT3 (Prop_lut3_I2_O)        0.124     6.877 r  gf2mz/ctrl/cnt[0]_i_4/O
                         net (fo=156, routed)         0.543     7.420    gf2mz/ctrl_n_770
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124     7.544 f  gf2mz/cnt[0]_i_3/O
                         net (fo=103, routed)         1.112     8.656    gf2mz/ctrl/cnt_reg[4]_0
    SLICE_X100Y141       LUT4 (Prop_lut4_I3_O)        0.124     8.780 r  gf2mz/ctrl/cnt[3]_i_2/O
                         net (fo=11, routed)          0.766     9.546    gf2mz/ctrl/cnt[3]_i_2_n_0
    SLICE_X108Y141       LUT2 (Prop_lut2_I0_O)        0.124     9.670 r  gf2mz/ctrl/cnt[1]_i_1__22/O
                         net (fo=1, routed)           0.502    10.172    gf2mz/ctrl/cnt[1]
    SLICE_X109Y141       FDRE                                         r  gf2mz/ctrl/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.563    10.100    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X109Y141       FDRE                                         r  gf2mz/ctrl/cnt_reg[1]/C
                         clock pessimism              0.341    10.441    
                         clock uncertainty           -0.035    10.406    
    SLICE_X109Y141       FDRE (Setup_fdre_C_D)       -0.047    10.359    gf2mz/ctrl/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            gf2mz/ctrl/C_do_reg[306]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.076ns (20.488%)  route 4.176ns (79.512%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 10.074 - 5.555 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.683     4.911    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X109Y142       FDRE                                         r  gf2mz/ctrl/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y142       FDRE (Prop_fdre_C_Q)         0.456     5.367 r  gf2mz/ctrl/cnt_reg[0]_rep/Q
                         net (fo=167, routed)         0.699     6.066    gf2mz/ctrl/cnt_reg[3]_0
    SLICE_X109Y144       LUT2 (Prop_lut2_I1_O)        0.124     6.190 f  gf2mz/ctrl/cnt[2]_i_2__0/O
                         net (fo=175, routed)         0.564     6.753    gf2mz/ctrl/cnt[2]_i_2__0_n_0
    SLICE_X107Y146       LUT3 (Prop_lut3_I2_O)        0.124     6.877 f  gf2mz/ctrl/cnt[0]_i_4/O
                         net (fo=156, routed)         0.543     7.420    gf2mz/ctrl_n_770
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124     7.544 r  gf2mz/cnt[0]_i_3/O
                         net (fo=103, routed)         0.751     8.295    gf2mz/ctrl/cnt_reg[4]_0
    SLICE_X106Y150       LUT2 (Prop_lut2_I0_O)        0.124     8.419 f  gf2mz/ctrl/C_do[414]_i_2/O
                         net (fo=167, routed)         1.620    10.039    gf2mz/ctrl/C_do[414]_i_2_n_0
    SLICE_X92Y152        LUT6 (Prop_lut6_I1_O)        0.124    10.163 r  gf2mz/ctrl/C_do[306]_i_1/O
                         net (fo=1, routed)           0.000    10.163    gf2mz/ctrl/C_do[306]_i_1_n_0
    SLICE_X92Y152        FDRE                                         r  gf2mz/ctrl/C_do_reg[306]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.538    10.074    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X92Y152        FDRE                                         r  gf2mz/ctrl/C_do_reg[306]/C
                         clock pessimism              0.246    10.320    
                         clock uncertainty           -0.035    10.285    
    SLICE_X92Y152        FDRE (Setup_fdre_C_D)        0.077    10.362    gf2mz/ctrl/C_do_reg[306]
  -------------------------------------------------------------------
                         required time                         10.362    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            gf2mz/ctrl/mul_start_reg_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 0.952ns (18.178%)  route 4.285ns (81.822%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 10.101 - 5.555 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.683     4.911    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X109Y142       FDRE                                         r  gf2mz/ctrl/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y142       FDRE (Prop_fdre_C_Q)         0.456     5.367 r  gf2mz/ctrl/cnt_reg[0]_rep/Q
                         net (fo=167, routed)         0.699     6.066    gf2mz/ctrl/cnt_reg[3]_0
    SLICE_X109Y144       LUT2 (Prop_lut2_I1_O)        0.124     6.190 f  gf2mz/ctrl/cnt[2]_i_2__0/O
                         net (fo=175, routed)         0.564     6.753    gf2mz/ctrl/cnt[2]_i_2__0_n_0
    SLICE_X107Y146       LUT3 (Prop_lut3_I2_O)        0.124     6.877 f  gf2mz/ctrl/cnt[0]_i_4/O
                         net (fo=156, routed)         0.543     7.420    gf2mz/ctrl_n_770
    SLICE_X106Y148       LUT2 (Prop_lut2_I1_O)        0.124     7.544 r  gf2mz/cnt[0]_i_3/O
                         net (fo=103, routed)         0.973     8.518    gf2mz/ctrl/cnt_reg[4]_0
    SLICE_X107Y135       LUT5 (Prop_lut5_I0_O)        0.124     8.642 r  gf2mz/ctrl/mul_start_rep__0_i_1/O
                         net (fo=3, routed)           1.506    10.148    gf2mz/ctrl/mul_start_rep__0_i_1_n_0
    SLICE_X133Y115       FDRE                                         r  gf2mz/ctrl/mul_start_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       1.564    10.101    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X133Y115       FDRE                                         r  gf2mz/ctrl/mul_start_reg_rep__0/C
                         clock pessimism              0.326    10.427    
                         clock uncertainty           -0.035    10.392    
    SLICE_X133Y115       FDRE (Setup_fdre_C_D)       -0.043    10.349    gf2mz/ctrl/mul_start_reg_rep__0
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  0.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 gf2mz/mul41/a_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            gf2mz/mul41/a_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.054%)  route 0.193ns (50.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.560     1.487    gf2mz/mul41/clk_IBUF_BUFG
    SLICE_X82Y116        FDRE                                         r  gf2mz/mul41/a_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  gf2mz/mul41/a_reg[33]/Q
                         net (fo=1, routed)           0.193     1.822    gf2mz/ctrl/a_reg[33]_4
    SLICE_X87Y116        LUT4 (Prop_lut4_I3_O)        0.045     1.867 r  gf2mz/ctrl/a[49]_i_1__1/O
                         net (fo=1, routed)           0.000     1.867    gf2mz/mul41/mul_start_reg_rep__0_33
    SLICE_X87Y116        FDRE                                         r  gf2mz/mul41/a_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.829     2.008    gf2mz/mul41/clk_IBUF_BUFG
    SLICE_X87Y116        FDRE                                         r  gf2mz/mul41/a_reg[49]/C
                         clock pessimism             -0.257     1.751    
    SLICE_X87Y116        FDRE (Hold_fdre_C_D)         0.092     1.843    gf2mz/mul41/a_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 gf2mz/mul44/a_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            gf2mz/mul44/a_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.640%)  route 0.222ns (54.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.563     1.490    gf2mz/mul44/clk_IBUF_BUFG
    SLICE_X83Y110        FDRE                                         r  gf2mz/mul44/a_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141     1.631 r  gf2mz/mul44/a_reg[59]/Q
                         net (fo=1, routed)           0.222     1.853    gf2mz/ctrl/a_reg[59]_7
    SLICE_X84Y115        LUT4 (Prop_lut4_I3_O)        0.045     1.898 r  gf2mz/ctrl/a[75]_i_1__22/O
                         net (fo=1, routed)           0.000     1.898    gf2mz/mul44/mul_start_reg_rep_8
    SLICE_X84Y115        FDRE                                         r  gf2mz/mul44/a_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.830     2.009    gf2mz/mul44/clk_IBUF_BUFG
    SLICE_X84Y115        FDRE                                         r  gf2mz/mul44/a_reg[75]/C
                         clock pessimism             -0.257     1.752    
    SLICE_X84Y115        FDRE (Hold_fdre_C_D)         0.120     1.872    gf2mz/mul44/a_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 c_Gen_Ctrl/e1_dout_reg[246]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            c_Gen_Ctrl/e1_dout_reg[329]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.252%)  route 0.228ns (61.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.566     1.493    c_Gen_Ctrl/clk_IBUF_BUFG
    SLICE_X85Y144        FDRE                                         r  c_Gen_Ctrl/e1_dout_reg[246]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     1.634 r  c_Gen_Ctrl/e1_dout_reg[246]/Q
                         net (fo=2, routed)           0.228     1.862    c_Gen_Ctrl/di[246]
    SLICE_X78Y144        FDRE                                         r  c_Gen_Ctrl/e1_dout_reg[329]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.837     2.016    c_Gen_Ctrl/clk_IBUF_BUFG
    SLICE_X78Y144        FDRE                                         r  c_Gen_Ctrl/e1_dout_reg[329]/C
                         clock pessimism             -0.257     1.759    
    SLICE_X78Y144        FDRE (Hold_fdre_C_D)         0.071     1.830    c_Gen_Ctrl/e1_dout_reg[329]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            h/mem_reg_5/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.576     1.503    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X103Y128       FDRE                                         r  gf2mz/ctrl/B_dob_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y128       FDRE (Prop_fdre_C_Q)         0.141     1.644 r  gf2mz/ctrl/B_dob_reg[205]/Q
                         net (fo=1, routed)           0.106     1.750    h/dib[205]
    RAMB36_X6Y25         RAMB36E1                                     r  h/mem_reg_5/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.883     2.062    h/clkb
    RAMB36_X6Y25         RAMB36E1                                     r  h/mem_reg_5/CLKBWRCLK
                         clock pessimism             -0.506     1.557    
    RAMB36_X6Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                      0.155     1.712    h/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 c_Gen_Ctrl/e1_dout_reg[290]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            c_Gen_Ctrl/e1_dout_reg[373]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.078%)  route 0.239ns (62.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.566     1.493    c_Gen_Ctrl/clk_IBUF_BUFG
    SLICE_X85Y145        FDRE                                         r  c_Gen_Ctrl/e1_dout_reg[290]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.141     1.634 r  c_Gen_Ctrl/e1_dout_reg[290]/Q
                         net (fo=2, routed)           0.239     1.874    c_Gen_Ctrl/di[290]
    SLICE_X79Y146        FDRE                                         r  c_Gen_Ctrl/e1_dout_reg[373]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.837     2.016    c_Gen_Ctrl/clk_IBUF_BUFG
    SLICE_X79Y146        FDRE                                         r  c_Gen_Ctrl/e1_dout_reg[373]/C
                         clock pessimism             -0.257     1.759    
    SLICE_X79Y146        FDRE (Hold_fdre_C_D)         0.072     1.831    c_Gen_Ctrl/e1_dout_reg[373]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            h/mem_reg_6/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.577     1.504    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X103Y120       FDRE                                         r  gf2mz/ctrl/B_doa_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y120       FDRE (Prop_fdre_C_Q)         0.141     1.645 r  gf2mz/ctrl/B_doa_reg[218]/Q
                         net (fo=1, routed)           0.109     1.754    h/dia[218]
    RAMB36_X6Y24         RAMB36E1                                     r  h/mem_reg_6/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.883     2.062    h/clka
    RAMB36_X6Y24         RAMB36E1                                     r  h/mem_reg_6/CLKARDCLK
                         clock pessimism             -0.506     1.557    
    RAMB36_X6Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.712    h/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[246]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            h/mem_reg_6/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.132%)  route 0.123ns (42.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.573     1.500    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X100Y122       FDRE                                         r  gf2mz/ctrl/B_doa_reg[246]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y122       FDRE (Prop_fdre_C_Q)         0.164     1.664 r  gf2mz/ctrl/B_doa_reg[246]/Q
                         net (fo=1, routed)           0.123     1.787    h/dia[246]
    RAMB36_X6Y24         RAMB36E1                                     r  h/mem_reg_6/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.883     2.062    h/clka
    RAMB36_X6Y24         RAMB36E1                                     r  h/mem_reg_6/CLKARDCLK
                         clock pessimism             -0.486     1.577    
    RAMB36_X6Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.155     1.732    h/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 K_Gen_Ctrl/E_data_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            E/files_reg[1][28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.300%)  route 0.185ns (56.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.641     1.569    K_Gen_Ctrl/clk_IBUF_BUFG
    SLICE_X89Y97         FDRE                                         r  K_Gen_Ctrl/E_data_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y97         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  K_Gen_Ctrl/E_data_out_reg[28]/Q
                         net (fo=5, routed)           0.185     1.895    E/E_data_out[28]
    SLICE_X89Y100        FDCE                                         r  E/files_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.845     2.024    E/clk_IBUF_BUFG
    SLICE_X89Y100        FDCE                                         r  E/files_reg[1][28]/C
                         clock pessimism             -0.257     1.767    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.070     1.837    E/files_reg[1][28]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 GS/op_in_0_8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            GS/op_in_0_9_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.027%)  route 0.171ns (44.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.645     1.573    GS/clk_IBUF_BUFG
    SLICE_X68Y99         FDRE                                         r  GS/op_in_0_8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_fdre_C_Q)         0.164     1.737 f  GS/op_in_0_8_reg[0]/Q
                         net (fo=5, routed)           0.171     1.908    GS/AB_0_8/op_in_0_8[0]
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.953 r  GS/AB_0_8/op_in_0_9[1]_i_1/O
                         net (fo=1, routed)           0.000     1.953    GS/op_out_0_8[1]
    SLICE_X68Y100        FDRE                                         r  GS/op_in_0_9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.850     2.029    GS/clk_IBUF_BUFG
    SLICE_X68Y100        FDRE                                         r  GS/op_in_0_9_reg[1]/C
                         clock pessimism             -0.257     1.772    
    SLICE_X68Y100        FDRE (Hold_fdre_C_D)         0.121     1.893    GS/op_in_0_9_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Destination:            h/mem_reg_6/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.778ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.576     1.503    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X102Y122       FDRE                                         r  gf2mz/ctrl/B_doa_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.164     1.667 r  gf2mz/ctrl/B_doa_reg[224]/Q
                         net (fo=1, routed)           0.106     1.773    h/dia[224]
    RAMB36_X6Y24         RAMB36E1                                     r  h/mem_reg_6/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=14066, routed)       0.883     2.062    h/clka
    RAMB36_X6Y24         RAMB36E1                                     r  h/mem_reg_6/CLKARDCLK
                         clock pessimism             -0.506     1.557    
    RAMB36_X6Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.712    h/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.778 }
Period(ns):         5.555
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X4Y58   e1/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X4Y58   e1/mem_reg_10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X4Y56   e1/mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X4Y56   e1/mem_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB36_X7Y25   h/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB36_X7Y25   h/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X5Y56   e1/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X5Y56   e1/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB36_X7Y27   h/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB36_X7Y27   h/mem_reg_4/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.777       1.797      SLICE_X60Y90   GS/data_col67_reg[32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.777       1.797      SLICE_X60Y90   GS/data_col67_reg[64]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.777       1.797      SLICE_X60Y90   GS/data_col67_reg[66]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.777       1.797      SLICE_X52Y119  GS/result_col0_reg[32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.777       1.797      SLICE_X52Y119  GS/result_col0_reg[64]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.777       1.797      SLICE_X52Y119  GS/result_col0_reg[81]_srl17/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.777       1.797      SLICE_X52Y120  GS/result_col10_reg[33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.777       1.797      SLICE_X52Y120  GS/result_col10_reg[65]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.777       1.797      SLICE_X52Y120  GS/result_col10_reg[71]_srl6/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.777       1.797      SLICE_X56Y121  GS/result_col12_reg[33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.778       1.798      SLICE_X48Y117  GS/result_col11_reg[33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.778       1.798      SLICE_X48Y117  GS/result_col11_reg[65]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.778       1.798      SLICE_X48Y117  GS/result_col11_reg[70]_srl5/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.778       1.798      SLICE_X52Y125  GS/result_col14_reg[33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.778       1.798      SLICE_X52Y125  GS/result_col14_reg[65]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.778       1.798      SLICE_X52Y125  GS/result_col14_reg[67]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.778       1.798      SLICE_X40Y113  GS/result_col23_reg[33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.778       1.798      SLICE_X40Y113  GS/result_col23_reg[58]_srl25/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         2.778       1.798      SLICE_X36Y105  GS/result_col27_reg[33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         2.778       1.798      SLICE_X36Y105  GS/result_col27_reg[54]_srl21/CLK



