#-----------------------------------------------------------
# Webtalk v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 14 09:36:42 2021
# Process ID: 2824
# Current directory: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder/eight-bit_ripple_carry_adder.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder/eight-bit_ripple_carry_adder.sim/sim_1/behav/xsim/xsim.dir/adder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder/eight-bit_ripple_carry_adder.sim/sim_1/behav/xsim/webtalk.log
# Journal file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder/eight-bit_ripple_carry_adder.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder/eight-bit_ripple_carry_adder.sim/sim_1/behav/xsim/xsim.dir/adder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder/eight-bit_ripple_carry_adder.sim/sim_1/behav/xsim/xsim.dir/adder_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 14 09:36:47 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 116.617 ; gain = 23.688
INFO: [Common 17-206] Exiting Webtalk at Fri May 14 09:36:47 2021...
