
*** Running xst
    with args -ifn ALU.xst -ofn ALU.srp -intstyle ise

Reading design: ALU.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/HalfAdder.v" into library work
Parsing module <HalfAdder>.
Analyzing Verilog file "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/FullAdder.v" into library work
Parsing module <FullAdder>.
Analyzing Verilog file "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/Add16.v" into library work
Parsing module <Add16>.
Analyzing Verilog file "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/ALU.v" into library work
Parsing module <ALU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU>.

Elaborating module <FullAdder>.

Elaborating module <HalfAdder>.
WARNING:HDLCompiler:1127 - "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/ALU.v" Line 38: Assignment to sum ignored, since the identifier is never used
WARNING:HDLCompiler:604 - "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/ALU.v" Line 39: Module instantiation should have an instance name
WARNING:HDLCompiler:1016 - "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/Add16.v" Line 46: Port carry is not connected to this instance

Elaborating module <Add16>.
WARNING:HDLCompiler:634 - "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/ALU.v" Line 35: Net <a> does not have a driver.
WARNING:Xst:2972 - "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/ALU.v" line 38. All outputs of instance <fa> of block <FullAdder> are unconnected in block <ALU>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/ALU.v".
WARNING:Xst:647 - Input <zx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <nx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ny> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <f> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <no> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/ALU.v" line 38: Output port <sum> of the instance <fa> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/ALU.v" line 38: Output port <carry> of the instance <fa> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <b> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <FullAdder>.
    Related source file is "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/FullAdder.v".
    Summary:
	no macro.
Unit <FullAdder> synthesized.

Synthesizing Unit <HalfAdder>.
    Related source file is "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/HalfAdder.v".
    Summary:
Unit <HalfAdder> synthesized.

Synthesizing Unit <Add16>.
    Related source file is "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/Add16.v".
INFO:Xst:3210 - "/home/gilgamesh/code/fpga/HackCPU/HackCPU.srcs/sources_1/new/Add16.v" line 46: Output port <carry> of the instance <fa15> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Add16> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Xors                                                 : 32
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Xors                                                 : 32
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Optimizing unit <Add16> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block ALU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 12.196ns

=========================================================================
