Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 30 01:47:07 2020
| Host         : tongplw running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nano_sc_system_timing_summary_routed.rpt -pb nano_sc_system_timing_summary_routed.pb -rpx nano_sc_system_timing_summary_routed.rpx -warn_on_violation
| Design       : nano_sc_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DATAMEM/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.044   -28726.588                   5630                26310        0.263        0.000                      0                26310        3.750        0.000                       0                  2686  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.044   -28726.588                   5630                26310        0.263        0.000                      0                26310        3.750        0.000                       0                  2686  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         5630  Failing Endpoints,  Worst Slack       -8.044ns,  Total Violation   -28726.588ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.044ns  (required time - arrival time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8192_8447_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.082ns  (logic 4.273ns (25.014%)  route 12.809ns (74.986%))
  Logic Levels:           17  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.636     5.157    CPU/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CPU/pc_reg[3]/Q
                         net (fo=39, routed)          1.059     6.672    CPU/REGFILE/p_address[1]
    SLICE_X61Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.109     7.905    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.058 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.998     9.056    CPU/REGFILE/B[4]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.331     9.387 r  CPU/REGFILE/i__carry__0_i_8/O
                         net (fo=4, routed)           0.471     9.858    CPU/ALU/B_selected[3]
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.982 r  CPU/ALU/mem_reg_0_255_0_0_i_56/O
                         net (fo=1, routed)           0.000     9.982    CPU/REGFILE/mem_reg_0_255_0_0_i_22_0[0]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.529 r  CPU/REGFILE/mem_reg_0_255_0_0_i_39/O[2]
                         net (fo=1, routed)           0.788    11.317    CPU/REGFILE/mem_reg_0_255_0_0_i_39_n_5
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.302    11.619 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    11.619    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I0_O)      0.212    11.831 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3850, routed)        2.259    14.090    DATAMEM/mem_reg_27136_27391_3_3/A6
    SLICE_X52Y60         MUXF7 (Prop_muxf7_S_O)       0.489    14.579 r  DATAMEM/mem_reg_27136_27391_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.579    DATAMEM/mem_reg_27136_27391_3_3/O0
    SLICE_X52Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    14.677 r  DATAMEM/mem_reg_27136_27391_3_3/F8/O
                         net (fo=1, routed)           1.251    15.928    DATAMEM/mem_reg_27136_27391_3_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I1_O)        0.319    16.247 r  DATAMEM/mem_reg_0_255_3_3_i_61/O
                         net (fo=1, routed)           0.000    16.247    DATAMEM/mem_reg_0_255_3_3_i_61_n_0
    SLICE_X51Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    16.459 r  DATAMEM/mem_reg_0_255_3_3_i_34/O
                         net (fo=1, routed)           0.000    16.459    DATAMEM/mem_reg_0_255_3_3_i_34_n_0
    SLICE_X51Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    16.553 r  DATAMEM/mem_reg_0_255_3_3_i_20/O
                         net (fo=1, routed)           0.580    17.133    DATAMEM/mem_reg_0_255_3_3_i_20_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.316    17.449 r  DATAMEM/mem_reg_0_255_3_3_i_13/O
                         net (fo=2, routed)           1.118    18.567    CPU/REGFILE/mem_reg_0_255_3_3_i_4_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.691 r  CPU/REGFILE/mem_reg_0_255_3_3_i_7/O
                         net (fo=1, routed)           0.263    18.954    CPU/REGFILE/mem_reg_0_255_3_3_i_7_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I3_O)        0.124    19.078 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.638    19.716    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.840 r  CPU/REGFILE/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.279    20.119    CPU/REGFILE/mem_reg_0_255_3_3_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124    20.243 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=517, routed)         1.997    22.240    DATAMEM/mem_reg_8192_8447_3_3/D
    SLICE_X54Y66         RAMS64E                                      r  DATAMEM/mem_reg_8192_8447_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.435    14.776    DATAMEM/mem_reg_8192_8447_3_3/WCLK
    SLICE_X54Y66         RAMS64E                                      r  DATAMEM/mem_reg_8192_8447_3_3/RAMS64E_A/CLK
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X54Y66         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.195    DATAMEM/mem_reg_8192_8447_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -22.240    
  -------------------------------------------------------------------
                         slack                                 -8.044    

Slack (VIOLATED) :        -8.030ns  (required time - arrival time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_9472_9727_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.064ns  (logic 4.273ns (25.041%)  route 12.791ns (74.959%))
  Logic Levels:           17  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.636     5.157    CPU/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CPU/pc_reg[3]/Q
                         net (fo=39, routed)          1.059     6.672    CPU/REGFILE/p_address[1]
    SLICE_X61Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.109     7.905    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.058 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.998     9.056    CPU/REGFILE/B[4]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.331     9.387 r  CPU/REGFILE/i__carry__0_i_8/O
                         net (fo=4, routed)           0.471     9.858    CPU/ALU/B_selected[3]
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.982 r  CPU/ALU/mem_reg_0_255_0_0_i_56/O
                         net (fo=1, routed)           0.000     9.982    CPU/REGFILE/mem_reg_0_255_0_0_i_22_0[0]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.529 r  CPU/REGFILE/mem_reg_0_255_0_0_i_39/O[2]
                         net (fo=1, routed)           0.788    11.317    CPU/REGFILE/mem_reg_0_255_0_0_i_39_n_5
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.302    11.619 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    11.619    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I0_O)      0.212    11.831 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3850, routed)        2.259    14.090    DATAMEM/mem_reg_27136_27391_3_3/A6
    SLICE_X52Y60         MUXF7 (Prop_muxf7_S_O)       0.489    14.579 r  DATAMEM/mem_reg_27136_27391_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.579    DATAMEM/mem_reg_27136_27391_3_3/O0
    SLICE_X52Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    14.677 r  DATAMEM/mem_reg_27136_27391_3_3/F8/O
                         net (fo=1, routed)           1.251    15.928    DATAMEM/mem_reg_27136_27391_3_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I1_O)        0.319    16.247 r  DATAMEM/mem_reg_0_255_3_3_i_61/O
                         net (fo=1, routed)           0.000    16.247    DATAMEM/mem_reg_0_255_3_3_i_61_n_0
    SLICE_X51Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    16.459 r  DATAMEM/mem_reg_0_255_3_3_i_34/O
                         net (fo=1, routed)           0.000    16.459    DATAMEM/mem_reg_0_255_3_3_i_34_n_0
    SLICE_X51Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    16.553 r  DATAMEM/mem_reg_0_255_3_3_i_20/O
                         net (fo=1, routed)           0.580    17.133    DATAMEM/mem_reg_0_255_3_3_i_20_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.316    17.449 r  DATAMEM/mem_reg_0_255_3_3_i_13/O
                         net (fo=2, routed)           1.118    18.567    CPU/REGFILE/mem_reg_0_255_3_3_i_4_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.691 r  CPU/REGFILE/mem_reg_0_255_3_3_i_7/O
                         net (fo=1, routed)           0.263    18.954    CPU/REGFILE/mem_reg_0_255_3_3_i_7_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I3_O)        0.124    19.078 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.638    19.716    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.840 r  CPU/REGFILE/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.279    20.119    CPU/REGFILE/mem_reg_0_255_3_3_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124    20.243 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=517, routed)         1.979    22.221    DATAMEM/mem_reg_9472_9727_3_3/D
    SLICE_X54Y69         RAMS64E                                      r  DATAMEM/mem_reg_9472_9727_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.431    14.772    DATAMEM/mem_reg_9472_9727_3_3/WCLK
    SLICE_X54Y69         RAMS64E                                      r  DATAMEM/mem_reg_9472_9727_3_3/RAMS64E_A/CLK
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X54Y69         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.191    DATAMEM/mem_reg_9472_9727_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.191    
                         arrival time                         -22.221    
  -------------------------------------------------------------------
                         slack                                 -8.030    

Slack (VIOLATED) :        -8.015ns  (required time - arrival time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_29952_30207_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.050ns  (logic 4.273ns (25.061%)  route 12.777ns (74.939%))
  Logic Levels:           17  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.636     5.157    CPU/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CPU/pc_reg[3]/Q
                         net (fo=39, routed)          1.059     6.672    CPU/REGFILE/p_address[1]
    SLICE_X61Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.109     7.905    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.058 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.998     9.056    CPU/REGFILE/B[4]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.331     9.387 r  CPU/REGFILE/i__carry__0_i_8/O
                         net (fo=4, routed)           0.471     9.858    CPU/ALU/B_selected[3]
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.982 r  CPU/ALU/mem_reg_0_255_0_0_i_56/O
                         net (fo=1, routed)           0.000     9.982    CPU/REGFILE/mem_reg_0_255_0_0_i_22_0[0]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.529 r  CPU/REGFILE/mem_reg_0_255_0_0_i_39/O[2]
                         net (fo=1, routed)           0.788    11.317    CPU/REGFILE/mem_reg_0_255_0_0_i_39_n_5
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.302    11.619 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    11.619    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I0_O)      0.212    11.831 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3850, routed)        2.259    14.090    DATAMEM/mem_reg_27136_27391_3_3/A6
    SLICE_X52Y60         MUXF7 (Prop_muxf7_S_O)       0.489    14.579 r  DATAMEM/mem_reg_27136_27391_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.579    DATAMEM/mem_reg_27136_27391_3_3/O0
    SLICE_X52Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    14.677 r  DATAMEM/mem_reg_27136_27391_3_3/F8/O
                         net (fo=1, routed)           1.251    15.928    DATAMEM/mem_reg_27136_27391_3_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I1_O)        0.319    16.247 r  DATAMEM/mem_reg_0_255_3_3_i_61/O
                         net (fo=1, routed)           0.000    16.247    DATAMEM/mem_reg_0_255_3_3_i_61_n_0
    SLICE_X51Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    16.459 r  DATAMEM/mem_reg_0_255_3_3_i_34/O
                         net (fo=1, routed)           0.000    16.459    DATAMEM/mem_reg_0_255_3_3_i_34_n_0
    SLICE_X51Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    16.553 r  DATAMEM/mem_reg_0_255_3_3_i_20/O
                         net (fo=1, routed)           0.580    17.133    DATAMEM/mem_reg_0_255_3_3_i_20_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.316    17.449 r  DATAMEM/mem_reg_0_255_3_3_i_13/O
                         net (fo=2, routed)           1.118    18.567    CPU/REGFILE/mem_reg_0_255_3_3_i_4_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.691 r  CPU/REGFILE/mem_reg_0_255_3_3_i_7/O
                         net (fo=1, routed)           0.263    18.954    CPU/REGFILE/mem_reg_0_255_3_3_i_7_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I3_O)        0.124    19.078 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.638    19.716    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.840 r  CPU/REGFILE/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.279    20.119    CPU/REGFILE/mem_reg_0_255_3_3_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124    20.243 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=517, routed)         1.965    22.207    DATAMEM/mem_reg_29952_30207_3_3/D
    SLICE_X52Y68         RAMS64E                                      r  DATAMEM/mem_reg_29952_30207_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.432    14.773    DATAMEM/mem_reg_29952_30207_3_3/WCLK
    SLICE_X52Y68         RAMS64E                                      r  DATAMEM/mem_reg_29952_30207_3_3/RAMS64E_A/CLK
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X52Y68         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.192    DATAMEM/mem_reg_29952_30207_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -22.207    
  -------------------------------------------------------------------
                         slack                                 -8.015    

Slack (VIOLATED) :        -7.999ns  (required time - arrival time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.034ns  (logic 4.273ns (25.086%)  route 12.761ns (74.914%))
  Logic Levels:           17  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.636     5.157    CPU/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CPU/pc_reg[3]/Q
                         net (fo=39, routed)          1.059     6.672    CPU/REGFILE/p_address[1]
    SLICE_X61Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.109     7.905    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.058 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.998     9.056    CPU/REGFILE/B[4]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.331     9.387 r  CPU/REGFILE/i__carry__0_i_8/O
                         net (fo=4, routed)           0.471     9.858    CPU/ALU/B_selected[3]
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.982 r  CPU/ALU/mem_reg_0_255_0_0_i_56/O
                         net (fo=1, routed)           0.000     9.982    CPU/REGFILE/mem_reg_0_255_0_0_i_22_0[0]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.529 r  CPU/REGFILE/mem_reg_0_255_0_0_i_39/O[2]
                         net (fo=1, routed)           0.788    11.317    CPU/REGFILE/mem_reg_0_255_0_0_i_39_n_5
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.302    11.619 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    11.619    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I0_O)      0.212    11.831 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3850, routed)        2.259    14.090    DATAMEM/mem_reg_27136_27391_3_3/A6
    SLICE_X52Y60         MUXF7 (Prop_muxf7_S_O)       0.489    14.579 r  DATAMEM/mem_reg_27136_27391_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.579    DATAMEM/mem_reg_27136_27391_3_3/O0
    SLICE_X52Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    14.677 r  DATAMEM/mem_reg_27136_27391_3_3/F8/O
                         net (fo=1, routed)           1.251    15.928    DATAMEM/mem_reg_27136_27391_3_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I1_O)        0.319    16.247 r  DATAMEM/mem_reg_0_255_3_3_i_61/O
                         net (fo=1, routed)           0.000    16.247    DATAMEM/mem_reg_0_255_3_3_i_61_n_0
    SLICE_X51Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    16.459 r  DATAMEM/mem_reg_0_255_3_3_i_34/O
                         net (fo=1, routed)           0.000    16.459    DATAMEM/mem_reg_0_255_3_3_i_34_n_0
    SLICE_X51Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    16.553 r  DATAMEM/mem_reg_0_255_3_3_i_20/O
                         net (fo=1, routed)           0.580    17.133    DATAMEM/mem_reg_0_255_3_3_i_20_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.316    17.449 r  DATAMEM/mem_reg_0_255_3_3_i_13/O
                         net (fo=2, routed)           1.118    18.567    CPU/REGFILE/mem_reg_0_255_3_3_i_4_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.691 r  CPU/REGFILE/mem_reg_0_255_3_3_i_7/O
                         net (fo=1, routed)           0.263    18.954    CPU/REGFILE/mem_reg_0_255_3_3_i_7_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I3_O)        0.124    19.078 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.638    19.716    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.840 r  CPU/REGFILE/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.279    20.119    CPU/REGFILE/mem_reg_0_255_3_3_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124    20.243 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=517, routed)         1.948    22.191    DATAMEM/mem_reg_8448_8703_3_3/D
    SLICE_X54Y68         RAMS64E                                      r  DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.432    14.773    DATAMEM/mem_reg_8448_8703_3_3/WCLK
    SLICE_X54Y68         RAMS64E                                      r  DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_A/CLK
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X54Y68         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.192    DATAMEM/mem_reg_8448_8703_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -22.191    
  -------------------------------------------------------------------
                         slack                                 -7.999    

Slack (VIOLATED) :        -7.983ns  (required time - arrival time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_26880_27135_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.017ns  (logic 4.273ns (25.110%)  route 12.744ns (74.890%))
  Logic Levels:           17  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.636     5.157    CPU/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CPU/pc_reg[3]/Q
                         net (fo=39, routed)          1.059     6.672    CPU/REGFILE/p_address[1]
    SLICE_X61Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.109     7.905    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.058 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.998     9.056    CPU/REGFILE/B[4]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.331     9.387 r  CPU/REGFILE/i__carry__0_i_8/O
                         net (fo=4, routed)           0.471     9.858    CPU/ALU/B_selected[3]
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.982 r  CPU/ALU/mem_reg_0_255_0_0_i_56/O
                         net (fo=1, routed)           0.000     9.982    CPU/REGFILE/mem_reg_0_255_0_0_i_22_0[0]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.529 r  CPU/REGFILE/mem_reg_0_255_0_0_i_39/O[2]
                         net (fo=1, routed)           0.788    11.317    CPU/REGFILE/mem_reg_0_255_0_0_i_39_n_5
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.302    11.619 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    11.619    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I0_O)      0.212    11.831 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3850, routed)        2.259    14.090    DATAMEM/mem_reg_27136_27391_3_3/A6
    SLICE_X52Y60         MUXF7 (Prop_muxf7_S_O)       0.489    14.579 r  DATAMEM/mem_reg_27136_27391_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.579    DATAMEM/mem_reg_27136_27391_3_3/O0
    SLICE_X52Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    14.677 r  DATAMEM/mem_reg_27136_27391_3_3/F8/O
                         net (fo=1, routed)           1.251    15.928    DATAMEM/mem_reg_27136_27391_3_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I1_O)        0.319    16.247 r  DATAMEM/mem_reg_0_255_3_3_i_61/O
                         net (fo=1, routed)           0.000    16.247    DATAMEM/mem_reg_0_255_3_3_i_61_n_0
    SLICE_X51Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    16.459 r  DATAMEM/mem_reg_0_255_3_3_i_34/O
                         net (fo=1, routed)           0.000    16.459    DATAMEM/mem_reg_0_255_3_3_i_34_n_0
    SLICE_X51Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    16.553 r  DATAMEM/mem_reg_0_255_3_3_i_20/O
                         net (fo=1, routed)           0.580    17.133    DATAMEM/mem_reg_0_255_3_3_i_20_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.316    17.449 r  DATAMEM/mem_reg_0_255_3_3_i_13/O
                         net (fo=2, routed)           1.118    18.567    CPU/REGFILE/mem_reg_0_255_3_3_i_4_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.691 r  CPU/REGFILE/mem_reg_0_255_3_3_i_7/O
                         net (fo=1, routed)           0.263    18.954    CPU/REGFILE/mem_reg_0_255_3_3_i_7_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I3_O)        0.124    19.078 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.638    19.716    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.840 r  CPU/REGFILE/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.279    20.119    CPU/REGFILE/mem_reg_0_255_3_3_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124    20.243 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=517, routed)         1.932    22.174    DATAMEM/mem_reg_26880_27135_3_3/D
    SLICE_X52Y69         RAMS64E                                      r  DATAMEM/mem_reg_26880_27135_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.431    14.772    DATAMEM/mem_reg_26880_27135_3_3/WCLK
    SLICE_X52Y69         RAMS64E                                      r  DATAMEM/mem_reg_26880_27135_3_3/RAMS64E_A/CLK
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X52Y69         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.191    DATAMEM/mem_reg_26880_27135_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.191    
                         arrival time                         -22.174    
  -------------------------------------------------------------------
                         slack                                 -7.983    

Slack (VIOLATED) :        -7.972ns  (required time - arrival time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_27648_27903_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.012ns  (logic 4.273ns (25.117%)  route 12.739ns (74.883%))
  Logic Levels:           17  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.636     5.157    CPU/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CPU/pc_reg[3]/Q
                         net (fo=39, routed)          1.059     6.672    CPU/REGFILE/p_address[1]
    SLICE_X61Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.109     7.905    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.058 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.998     9.056    CPU/REGFILE/B[4]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.331     9.387 r  CPU/REGFILE/i__carry__0_i_8/O
                         net (fo=4, routed)           0.471     9.858    CPU/ALU/B_selected[3]
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.982 r  CPU/ALU/mem_reg_0_255_0_0_i_56/O
                         net (fo=1, routed)           0.000     9.982    CPU/REGFILE/mem_reg_0_255_0_0_i_22_0[0]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.529 r  CPU/REGFILE/mem_reg_0_255_0_0_i_39/O[2]
                         net (fo=1, routed)           0.788    11.317    CPU/REGFILE/mem_reg_0_255_0_0_i_39_n_5
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.302    11.619 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    11.619    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I0_O)      0.212    11.831 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3850, routed)        2.259    14.090    DATAMEM/mem_reg_27136_27391_3_3/A6
    SLICE_X52Y60         MUXF7 (Prop_muxf7_S_O)       0.489    14.579 r  DATAMEM/mem_reg_27136_27391_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.579    DATAMEM/mem_reg_27136_27391_3_3/O0
    SLICE_X52Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    14.677 r  DATAMEM/mem_reg_27136_27391_3_3/F8/O
                         net (fo=1, routed)           1.251    15.928    DATAMEM/mem_reg_27136_27391_3_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I1_O)        0.319    16.247 r  DATAMEM/mem_reg_0_255_3_3_i_61/O
                         net (fo=1, routed)           0.000    16.247    DATAMEM/mem_reg_0_255_3_3_i_61_n_0
    SLICE_X51Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    16.459 r  DATAMEM/mem_reg_0_255_3_3_i_34/O
                         net (fo=1, routed)           0.000    16.459    DATAMEM/mem_reg_0_255_3_3_i_34_n_0
    SLICE_X51Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    16.553 r  DATAMEM/mem_reg_0_255_3_3_i_20/O
                         net (fo=1, routed)           0.580    17.133    DATAMEM/mem_reg_0_255_3_3_i_20_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.316    17.449 r  DATAMEM/mem_reg_0_255_3_3_i_13/O
                         net (fo=2, routed)           1.118    18.567    CPU/REGFILE/mem_reg_0_255_3_3_i_4_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.691 r  CPU/REGFILE/mem_reg_0_255_3_3_i_7/O
                         net (fo=1, routed)           0.263    18.954    CPU/REGFILE/mem_reg_0_255_3_3_i_7_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I3_O)        0.124    19.078 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.638    19.716    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.840 r  CPU/REGFILE/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.279    20.119    CPU/REGFILE/mem_reg_0_255_3_3_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124    20.243 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=517, routed)         1.927    22.169    DATAMEM/mem_reg_27648_27903_3_3/D
    SLICE_X54Y64         RAMS64E                                      r  DATAMEM/mem_reg_27648_27903_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.437    14.778    DATAMEM/mem_reg_27648_27903_3_3/WCLK
    SLICE_X54Y64         RAMS64E                                      r  DATAMEM/mem_reg_27648_27903_3_3/RAMS64E_A/CLK
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X54Y64         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.197    DATAMEM/mem_reg_27648_27903_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                         -22.169    
  -------------------------------------------------------------------
                         slack                                 -7.972    

Slack (VIOLATED) :        -7.963ns  (required time - arrival time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_30976_31231_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.004ns  (logic 4.273ns (25.129%)  route 12.731ns (74.871%))
  Logic Levels:           17  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.636     5.157    CPU/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CPU/pc_reg[3]/Q
                         net (fo=39, routed)          1.059     6.672    CPU/REGFILE/p_address[1]
    SLICE_X61Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.109     7.905    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.058 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.998     9.056    CPU/REGFILE/B[4]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.331     9.387 r  CPU/REGFILE/i__carry__0_i_8/O
                         net (fo=4, routed)           0.471     9.858    CPU/ALU/B_selected[3]
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.982 r  CPU/ALU/mem_reg_0_255_0_0_i_56/O
                         net (fo=1, routed)           0.000     9.982    CPU/REGFILE/mem_reg_0_255_0_0_i_22_0[0]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.529 r  CPU/REGFILE/mem_reg_0_255_0_0_i_39/O[2]
                         net (fo=1, routed)           0.788    11.317    CPU/REGFILE/mem_reg_0_255_0_0_i_39_n_5
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.302    11.619 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    11.619    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I0_O)      0.212    11.831 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3850, routed)        2.259    14.090    DATAMEM/mem_reg_27136_27391_3_3/A6
    SLICE_X52Y60         MUXF7 (Prop_muxf7_S_O)       0.489    14.579 r  DATAMEM/mem_reg_27136_27391_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.579    DATAMEM/mem_reg_27136_27391_3_3/O0
    SLICE_X52Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    14.677 r  DATAMEM/mem_reg_27136_27391_3_3/F8/O
                         net (fo=1, routed)           1.251    15.928    DATAMEM/mem_reg_27136_27391_3_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I1_O)        0.319    16.247 r  DATAMEM/mem_reg_0_255_3_3_i_61/O
                         net (fo=1, routed)           0.000    16.247    DATAMEM/mem_reg_0_255_3_3_i_61_n_0
    SLICE_X51Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    16.459 r  DATAMEM/mem_reg_0_255_3_3_i_34/O
                         net (fo=1, routed)           0.000    16.459    DATAMEM/mem_reg_0_255_3_3_i_34_n_0
    SLICE_X51Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    16.553 r  DATAMEM/mem_reg_0_255_3_3_i_20/O
                         net (fo=1, routed)           0.580    17.133    DATAMEM/mem_reg_0_255_3_3_i_20_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.316    17.449 r  DATAMEM/mem_reg_0_255_3_3_i_13/O
                         net (fo=2, routed)           1.118    18.567    CPU/REGFILE/mem_reg_0_255_3_3_i_4_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.691 r  CPU/REGFILE/mem_reg_0_255_3_3_i_7/O
                         net (fo=1, routed)           0.263    18.954    CPU/REGFILE/mem_reg_0_255_3_3_i_7_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I3_O)        0.124    19.078 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.638    19.716    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.840 r  CPU/REGFILE/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.279    20.119    CPU/REGFILE/mem_reg_0_255_3_3_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124    20.243 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=517, routed)         1.918    22.161    DATAMEM/mem_reg_30976_31231_3_3/D
    SLICE_X52Y62         RAMS64E                                      r  DATAMEM/mem_reg_30976_31231_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.438    14.779    DATAMEM/mem_reg_30976_31231_3_3/WCLK
    SLICE_X52Y62         RAMS64E                                      r  DATAMEM/mem_reg_30976_31231_3_3/RAMS64E_A/CLK
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y62         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.198    DATAMEM/mem_reg_30976_31231_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -22.161    
  -------------------------------------------------------------------
                         slack                                 -7.963    

Slack (VIOLATED) :        -7.959ns  (required time - arrival time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_9216_9471_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.997ns  (logic 4.273ns (25.140%)  route 12.724ns (74.860%))
  Logic Levels:           17  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.636     5.157    CPU/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CPU/pc_reg[3]/Q
                         net (fo=39, routed)          1.059     6.672    CPU/REGFILE/p_address[1]
    SLICE_X61Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.109     7.905    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.058 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.998     9.056    CPU/REGFILE/B[4]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.331     9.387 r  CPU/REGFILE/i__carry__0_i_8/O
                         net (fo=4, routed)           0.471     9.858    CPU/ALU/B_selected[3]
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.982 r  CPU/ALU/mem_reg_0_255_0_0_i_56/O
                         net (fo=1, routed)           0.000     9.982    CPU/REGFILE/mem_reg_0_255_0_0_i_22_0[0]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.529 r  CPU/REGFILE/mem_reg_0_255_0_0_i_39/O[2]
                         net (fo=1, routed)           0.788    11.317    CPU/REGFILE/mem_reg_0_255_0_0_i_39_n_5
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.302    11.619 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    11.619    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I0_O)      0.212    11.831 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3850, routed)        2.259    14.090    DATAMEM/mem_reg_27136_27391_3_3/A6
    SLICE_X52Y60         MUXF7 (Prop_muxf7_S_O)       0.489    14.579 r  DATAMEM/mem_reg_27136_27391_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.579    DATAMEM/mem_reg_27136_27391_3_3/O0
    SLICE_X52Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    14.677 r  DATAMEM/mem_reg_27136_27391_3_3/F8/O
                         net (fo=1, routed)           1.251    15.928    DATAMEM/mem_reg_27136_27391_3_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I1_O)        0.319    16.247 r  DATAMEM/mem_reg_0_255_3_3_i_61/O
                         net (fo=1, routed)           0.000    16.247    DATAMEM/mem_reg_0_255_3_3_i_61_n_0
    SLICE_X51Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    16.459 r  DATAMEM/mem_reg_0_255_3_3_i_34/O
                         net (fo=1, routed)           0.000    16.459    DATAMEM/mem_reg_0_255_3_3_i_34_n_0
    SLICE_X51Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    16.553 r  DATAMEM/mem_reg_0_255_3_3_i_20/O
                         net (fo=1, routed)           0.580    17.133    DATAMEM/mem_reg_0_255_3_3_i_20_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.316    17.449 r  DATAMEM/mem_reg_0_255_3_3_i_13/O
                         net (fo=2, routed)           1.118    18.567    CPU/REGFILE/mem_reg_0_255_3_3_i_4_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.691 r  CPU/REGFILE/mem_reg_0_255_3_3_i_7/O
                         net (fo=1, routed)           0.263    18.954    CPU/REGFILE/mem_reg_0_255_3_3_i_7_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I3_O)        0.124    19.078 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.638    19.716    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.840 r  CPU/REGFILE/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.279    20.119    CPU/REGFILE/mem_reg_0_255_3_3_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124    20.243 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=517, routed)         1.911    22.154    DATAMEM/mem_reg_9216_9471_3_3/D
    SLICE_X56Y67         RAMS64E                                      r  DATAMEM/mem_reg_9216_9471_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.435    14.776    DATAMEM/mem_reg_9216_9471_3_3/WCLK
    SLICE_X56Y67         RAMS64E                                      r  DATAMEM/mem_reg_9216_9471_3_3/RAMS64E_A/CLK
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X56Y67         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.195    DATAMEM/mem_reg_9216_9471_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -22.154    
  -------------------------------------------------------------------
                         slack                                 -7.959    

Slack (VIOLATED) :        -7.944ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.709ns  (logic 4.154ns (23.457%)  route 13.555ns (76.543%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.636     5.157    CPU/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.419     5.576 r  CPU/pc_reg[4]/Q
                         net (fo=41, routed)          1.519     7.095    CPU/ALU/p_address[2]
    SLICE_X62Y32         LUT6 (Prop_lut6_I2_O)        0.299     7.394 r  CPU/ALU/i__carry__0_i_5/O
                         net (fo=66, routed)          1.041     8.436    CPU/REGFILE/sel_b
    SLICE_X59Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.560 r  CPU/REGFILE/mem_reg_0_255_0_0_i_33/O
                         net (fo=18, routed)          0.975     9.535    CPU/REGFILE/B_selected[0]
    SLICE_X58Y30         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.133 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/O[1]
                         net (fo=1, routed)           0.698    10.831    CPU/ALU/mem_reg_0_255_0_0_i_9_0[1]
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.303    11.134 r  CPU/ALU/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    11.134    CPU/ALU/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X61Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.346 r  CPU/ALU/mem_reg_0_255_0_0_i_9/O
                         net (fo=2589, routed)        3.103    14.449    DATAMEM/mem_reg_22528_22783_4_4/A1
    SLICE_X12Y18         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.299    14.748 r  DATAMEM/mem_reg_22528_22783_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.748    DATAMEM/mem_reg_22528_22783_4_4/OD
    SLICE_X12Y18         MUXF7 (Prop_muxf7_I0_O)      0.241    14.989 r  DATAMEM/mem_reg_22528_22783_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.989    DATAMEM/mem_reg_22528_22783_4_4/O0
    SLICE_X12Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    15.087 r  DATAMEM/mem_reg_22528_22783_4_4/F8/O
                         net (fo=1, routed)           1.251    16.338    DATAMEM/mem_reg_22528_22783_4_4_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.319    16.657 r  DATAMEM/mem_reg_0_255_4_4_i_48/O
                         net (fo=1, routed)           0.000    16.657    DATAMEM/mem_reg_0_255_4_4_i_48_n_0
    SLICE_X40Y12         MUXF7 (Prop_muxf7_I0_O)      0.212    16.869 r  DATAMEM/mem_reg_0_255_4_4_i_27/O
                         net (fo=1, routed)           0.000    16.869    DATAMEM/mem_reg_0_255_4_4_i_27_n_0
    SLICE_X40Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    16.963 r  DATAMEM/mem_reg_0_255_4_4_i_15/O
                         net (fo=1, routed)           0.649    17.612    CPU/REGFILE/mem_reg_0_255_4_4_i_8_2
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.316    17.928 r  CPU/REGFILE/mem_reg_0_255_4_4_i_10/O
                         net (fo=1, routed)           0.264    18.192    CPU/REGFILE/mem_reg_0_255_4_4_i_10_n_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.124    18.316 r  CPU/REGFILE/mem_reg_0_255_4_4_i_8/O
                         net (fo=1, routed)           0.441    18.757    CPU/REGFILE/DATAMEM/data_out0[4]
    SLICE_X44Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.881 r  CPU/REGFILE/mem_reg_0_255_4_4_i_5/O
                         net (fo=1, routed)           0.395    19.276    CPU/REGFILE/mem_reg_0_255_4_4_i_5_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I0_O)        0.124    19.400 r  CPU/REGFILE/mem_reg_0_255_4_4_i_3/O
                         net (fo=1, routed)           0.784    20.184    CPU/REGFILE/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.124    20.308 r  CPU/REGFILE/mem_reg_0_255_4_4_i_1/O
                         net (fo=515, routed)         1.598    21.906    CPU/REGFILE/num3[3]_i_4_0[4]
    SLICE_X53Y36         LUT3 (Prop_lut3_I0_O)        0.124    22.030 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.836    22.867    CPU/REGFILE/regs_reg_r2_0_31_0_5/DIC0
    SLICE_X60Y44         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.518    14.859    CPU/REGFILE/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y44         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X60Y44         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.923    CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -22.867    
  -------------------------------------------------------------------
                         slack                                 -7.944    

Slack (VIOLATED) :        -7.936ns  (required time - arrival time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_28928_29183_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.975ns  (logic 4.273ns (25.172%)  route 12.702ns (74.828%))
  Logic Levels:           17  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.636     5.157    CPU/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CPU/pc_reg[3]/Q
                         net (fo=39, routed)          1.059     6.672    CPU/REGFILE/p_address[1]
    SLICE_X61Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.109     7.905    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRC1
    SLICE_X60Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.058 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.998     9.056    CPU/REGFILE/B[4]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.331     9.387 r  CPU/REGFILE/i__carry__0_i_8/O
                         net (fo=4, routed)           0.471     9.858    CPU/ALU/B_selected[3]
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.982 r  CPU/ALU/mem_reg_0_255_0_0_i_56/O
                         net (fo=1, routed)           0.000     9.982    CPU/REGFILE/mem_reg_0_255_0_0_i_22_0[0]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.529 r  CPU/REGFILE/mem_reg_0_255_0_0_i_39/O[2]
                         net (fo=1, routed)           0.788    11.317    CPU/REGFILE/mem_reg_0_255_0_0_i_39_n_5
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.302    11.619 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    11.619    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I0_O)      0.212    11.831 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3850, routed)        2.259    14.090    DATAMEM/mem_reg_27136_27391_3_3/A6
    SLICE_X52Y60         MUXF7 (Prop_muxf7_S_O)       0.489    14.579 r  DATAMEM/mem_reg_27136_27391_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.579    DATAMEM/mem_reg_27136_27391_3_3/O0
    SLICE_X52Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    14.677 r  DATAMEM/mem_reg_27136_27391_3_3/F8/O
                         net (fo=1, routed)           1.251    15.928    DATAMEM/mem_reg_27136_27391_3_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I1_O)        0.319    16.247 r  DATAMEM/mem_reg_0_255_3_3_i_61/O
                         net (fo=1, routed)           0.000    16.247    DATAMEM/mem_reg_0_255_3_3_i_61_n_0
    SLICE_X51Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    16.459 r  DATAMEM/mem_reg_0_255_3_3_i_34/O
                         net (fo=1, routed)           0.000    16.459    DATAMEM/mem_reg_0_255_3_3_i_34_n_0
    SLICE_X51Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    16.553 r  DATAMEM/mem_reg_0_255_3_3_i_20/O
                         net (fo=1, routed)           0.580    17.133    DATAMEM/mem_reg_0_255_3_3_i_20_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.316    17.449 r  DATAMEM/mem_reg_0_255_3_3_i_13/O
                         net (fo=2, routed)           1.118    18.567    CPU/REGFILE/mem_reg_0_255_3_3_i_4_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.691 r  CPU/REGFILE/mem_reg_0_255_3_3_i_7/O
                         net (fo=1, routed)           0.263    18.954    CPU/REGFILE/mem_reg_0_255_3_3_i_7_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I3_O)        0.124    19.078 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.638    19.716    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.840 r  CPU/REGFILE/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.279    20.119    CPU/REGFILE/mem_reg_0_255_3_3_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124    20.243 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=517, routed)         1.890    22.133    DATAMEM/mem_reg_28928_29183_3_3/D
    SLICE_X52Y63         RAMS64E                                      r  DATAMEM/mem_reg_28928_29183_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.437    14.778    DATAMEM/mem_reg_28928_29183_3_3/WCLK
    SLICE_X52Y63         RAMS64E                                      r  DATAMEM/mem_reg_28928_29183_3_3/RAMS64E_A/CLK
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X52Y63         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.197    DATAMEM/mem_reg_28928_29183_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                         -22.133    
  -------------------------------------------------------------------
                         slack                                 -7.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DATAMEM/genblk1[0].fdiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/genblk1[0].fdiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.595     1.478    DATAMEM/genblk1[0].fdiv/CLK
    SLICE_X61Y49         FDRE                                         r  DATAMEM/genblk1[0].fdiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  DATAMEM/genblk1[0].fdiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     1.787    DATAMEM/genblk1[0].fdiv/clkDiv_reg_0
    SLICE_X61Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  DATAMEM/genblk1[0].fdiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.832    DATAMEM/genblk1[0].fdiv/clkDiv_i_1_n_0
    SLICE_X61Y49         FDRE                                         r  DATAMEM/genblk1[0].fdiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.865     1.992    DATAMEM/genblk1[0].fdiv/CLK
    SLICE_X61Y49         FDRE                                         r  DATAMEM/genblk1[0].fdiv/clkDiv_reg/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.091     1.569    DATAMEM/genblk1[0].fdiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.080%)  route 0.620ns (76.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.595     1.478    CPU/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.296     1.915    CPU/REGFILE/p_address[4]
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=96, routed)          0.324     2.284    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X60Y44         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.864     1.991    CPU/REGFILE/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y44         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.513    
    SLICE_X60Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.080%)  route 0.620ns (76.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.595     1.478    CPU/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.296     1.915    CPU/REGFILE/p_address[4]
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=96, routed)          0.324     2.284    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X60Y44         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.864     1.991    CPU/REGFILE/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y44         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.513    
    SLICE_X60Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.080%)  route 0.620ns (76.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.595     1.478    CPU/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.296     1.915    CPU/REGFILE/p_address[4]
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=96, routed)          0.324     2.284    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X60Y44         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.864     1.991    CPU/REGFILE/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y44         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.513    
    SLICE_X60Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.080%)  route 0.620ns (76.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.595     1.478    CPU/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.296     1.915    CPU/REGFILE/p_address[4]
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=96, routed)          0.324     2.284    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X60Y44         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.864     1.991    CPU/REGFILE/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y44         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.513    
    SLICE_X60Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.080%)  route 0.620ns (76.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.595     1.478    CPU/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.296     1.915    CPU/REGFILE/p_address[4]
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=96, routed)          0.324     2.284    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X60Y44         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.864     1.991    CPU/REGFILE/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y44         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.513    
    SLICE_X60Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.080%)  route 0.620ns (76.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.595     1.478    CPU/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.296     1.915    CPU/REGFILE/p_address[4]
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=96, routed)          0.324     2.284    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X60Y44         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.864     1.991    CPU/REGFILE/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y44         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.478     1.513    
    SLICE_X60Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.080%)  route 0.620ns (76.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.595     1.478    CPU/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.296     1.915    CPU/REGFILE/p_address[4]
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=96, routed)          0.324     2.284    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X60Y44         RAMS32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.864     1.991    CPU/REGFILE/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y44         RAMS32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.478     1.513    
    SLICE_X60Y44         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.823    CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.080%)  route 0.620ns (76.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.595     1.478    CPU/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.296     1.915    CPU/REGFILE/p_address[4]
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=96, routed)          0.324     2.284    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X60Y44         RAMS32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.864     1.991    CPU/REGFILE/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y44         RAMS32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.478     1.513    
    SLICE_X60Y44         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.823    CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.360%)  route 0.685ns (78.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.595     1.478    CPU/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.296     1.915    CPU/REGFILE/p_address[4]
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=96, routed)          0.389     2.349    CPU/REGFILE/regs_reg_r1_0_31_6_11/ADDRD0
    SLICE_X60Y45         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.864     1.991    CPU/REGFILE/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X60Y45         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.478     1.513    
    SLICE_X60Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    CPU/REGFILE/regs_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.526    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y32   CPU/c_flag_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y44   CPU/pc_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y41   CPU/pc_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y41   CPU/pc_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y44   CPU/pc_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X63Y43   CPU/pc_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X63Y43   CPU/pc_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y49   DATAMEM/genblk1[0].fdiv/clkDiv_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y39   DATAMEM/num0_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y35   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y35   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y35   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y35   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y39   DATAMEM/mem_reg_19200_19455_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y39   DATAMEM/mem_reg_19200_19455_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y39   DATAMEM/mem_reg_19200_19455_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y39   DATAMEM/mem_reg_19200_19455_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y14   DATAMEM/mem_reg_19200_19455_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y5    DATAMEM/mem_reg_3840_4095_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y49   CPU/REGFILE/regs_reg_r2_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y49   CPU/REGFILE/regs_reg_r2_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y49   CPU/REGFILE/regs_reg_r2_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y49   CPU/REGFILE/regs_reg_r2_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y49   CPU/REGFILE/regs_reg_r2_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y64   CPU/REGFILE/regs_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y64   CPU/REGFILE/regs_reg_r2_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y16   DATAMEM/mem_reg_10752_11007_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y16   DATAMEM/mem_reg_10752_11007_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y24    DATAMEM/mem_reg_1280_1535_2_2/RAMS64E_B/CLK



