<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot-boot.info - include/npu.h</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">include</a> - npu.h<span style="font-size: 80%;"> (source / <a href="npu.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot-boot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2019-07-22 06:09:47</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Copyright 2013-2015 IBM Corp.</a>
<a name="2"><span class="lineNum">       2 </span>            :  *</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="4"><span class="lineNum">       4 </span>            :  * you may not use this file except in compliance with the License.</a>
<a name="5"><span class="lineNum">       5 </span>            :  * You may obtain a copy of the License at</a>
<a name="6"><span class="lineNum">       6 </span>            :  *</a>
<a name="7"><span class="lineNum">       7 </span>            :  *      http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="8"><span class="lineNum">       8 </span>            :  *</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Unless required by applicable law or agreed to in writing, software</a>
<a name="10"><span class="lineNum">      10 </span>            :  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="11"><span class="lineNum">      11 </span>            :  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or</a>
<a name="12"><span class="lineNum">      12 </span>            :  * implied.</a>
<a name="13"><span class="lineNum">      13 </span>            :  * See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            :  * limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            :  */</a>
<a name="16"><span class="lineNum">      16 </span>            : </a>
<a name="17"><span class="lineNum">      17 </span>            : #ifndef __NPU_H</a>
<a name="18"><span class="lineNum">      18 </span>            : #define __NPU_H</a>
<a name="19"><span class="lineNum">      19 </span>            : </a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;io.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : </a>
<a name="22"><span class="lineNum">      22 </span>            : /* Number of PEs supported */</a>
<a name="23"><span class="lineNum">      23 </span>            : #define NPU_NUM_OF_PES  4</a>
<a name="24"><span class="lineNum">      24 </span>            : </a>
<a name="25"><span class="lineNum">      25 </span>            : /* Each brick has 2 MMIO BARs at the maximum. BAR0 is always used to</a>
<a name="26"><span class="lineNum">      26 </span>            :  * map the 128KB TL/DL registers. BAR1 is used to map either the PL or</a>
<a name="27"><span class="lineNum">      27 </span>            :  * the AT registers which are not exposed to the OS.</a>
<a name="28"><span class="lineNum">      28 </span>            :  */</a>
<a name="29"><span class="lineNum">      29 </span>            : #define NPU_BRICK_NUM_OF_BARS   2</a>
<a name="30"><span class="lineNum">      30 </span>            : #define NPU_BRICK_TL_BAR_SIZE   0x20000</a>
<a name="31"><span class="lineNum">      31 </span>            : #define NPU_BRICK_PL_BAR_SIZE   0x200000</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : /* Bytes of the emulated NPU PCI device config space. We are</a>
<a name="34"><span class="lineNum">      34 </span>            :  * emulating PCI express device, not legacy one</a>
<a name="35"><span class="lineNum">      35 </span>            :  */</a>
<a name="36"><span class="lineNum">      36 </span>            : #define NPU_DEV_CFG_SIZE        0x100</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            : /* Interrupt mapping</a>
<a name="39"><span class="lineNum">      39 </span>            :  *</a>
<a name="40"><span class="lineNum">      40 </span>            :  * NPU PHB doesn't support MSI interrupts. It only supports</a>
<a name="41"><span class="lineNum">      41 </span>            :  * 8 LSI interrupts: [0, 3] for bricks' DL blocks. [4, 5]</a>
<a name="42"><span class="lineNum">      42 </span>            :  * for reporting errors from DL blocks. [6, 7] for reporting</a>
<a name="43"><span class="lineNum">      43 </span>            :  * errors from TL blocks, NPCQs and AT.</a>
<a name="44"><span class="lineNum">      44 </span>            :  */</a>
<a name="45"><span class="lineNum">      45 </span>            : #define NPU_LSI_IRQ_COUNT       8</a>
<a name="46"><span class="lineNum">      46 </span>            : #define NPU_LSI_INT_DL0         0</a>
<a name="47"><span class="lineNum">      47 </span>            : #define NPU_LSI_INT_DL1         1</a>
<a name="48"><span class="lineNum">      48 </span>            : #define NPU_LSI_INT_DL2         2</a>
<a name="49"><span class="lineNum">      49 </span>            : #define NPU_LSI_INT_DL3         3</a>
<a name="50"><span class="lineNum">      50 </span>            : #define NPU_LSI_IRQ_MIN         0x7F0</a>
<a name="51"><span class="lineNum">      51 </span>            : #define NPU_LSI_IRQ_MAX         (NPU_LSI_IRQ_MIN + NPU_LSI_IRQ_COUNT - 1)</a>
<a name="52"><span class="lineNum">      52 </span>            : #define NPU_LSI_IRQ_BASE(chip, phb)     (P8_CHIP_IRQ_PHB_BASE(chip, phb) | NPU_LSI_IRQ_MIN)</a>
<a name="53"><span class="lineNum">      53 </span>            : #define NPU_IRQ_NUM(irq)                (irq &amp; 0x7FF)</a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span>            : /* NPU device capability descriptor. All PCI capabilities is</a>
<a name="56"><span class="lineNum">      56 </span>            :  * organized as linked list. Each PCI capability has specific</a>
<a name="57"><span class="lineNum">      57 </span>            :  * hook to populate when initializing NPU device.</a>
<a name="58"><span class="lineNum">      58 </span>            :  */</a>
<a name="59"><span class="lineNum">      59 </span>            : struct npu_dev;</a>
<a name="60"><span class="lineNum">      60 </span>            : struct npu_dev_cap {</a>
<a name="61"><span class="lineNum">      61 </span>            :         uint16_t                id;</a>
<a name="62"><span class="lineNum">      62 </span>            :         uint16_t                start;</a>
<a name="63"><span class="lineNum">      63 </span>            :         uint16_t                end;</a>
<a name="64"><span class="lineNum">      64 </span>            :         struct npu_dev          *dev;</a>
<a name="65"><span class="lineNum">      65 </span>            :         void                    (*populate)(struct npu_dev_cap *cap);</a>
<a name="66"><span class="lineNum">      66 </span>            :         struct list_node        link;</a>
<a name="67"><span class="lineNum">      67 </span>            : };</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            : struct npu_dev_bar {</a>
<a name="70"><span class="lineNum">      70 </span>            :         uint32_t                flags;</a>
<a name="71"><span class="lineNum">      71 </span>            :         uint32_t                xscom;</a>
<a name="72"><span class="lineNum">      72 </span>            :         uint64_t                base;</a>
<a name="73"><span class="lineNum">      73 </span>            :         uint64_t                size;</a>
<a name="74"><span class="lineNum">      74 </span>            :         uint32_t                bar_sz;</a>
<a name="75"><span class="lineNum">      75 </span>            :         bool                    trapped;</a>
<a name="76"><span class="lineNum">      76 </span>            : };</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span>            : /* Each device contains 2 links. The device will be exposed as</a>
<a name="79"><span class="lineNum">      79 </span>            :  * standard PCIE device and the config space is emulated by skiboot.</a>
<a name="80"><span class="lineNum">      80 </span>            :  */</a>
<a name="81"><span class="lineNum">      81 </span>            : struct npu_dev {</a>
<a name="82"><span class="lineNum">      82 </span>            :         uint32_t                flags;</a>
<a name="83"><span class="lineNum">      83 </span>            :         uint32_t                index;</a>
<a name="84"><span class="lineNum">      84 </span>            :         uint64_t                xscom;</a>
<a name="85"><span class="lineNum">      85 </span>            :         void                    *pl_base;</a>
<a name="86"><span class="lineNum">      86 </span>            :         uint64_t                pl_xscom_base;</a>
<a name="87"><span class="lineNum">      87 </span>            :         struct npu_dev_bar      bar;</a>
<a name="88"><span class="lineNum">      88 </span>            :         struct phb              *phb;</a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            :         /* The link@x node */</a>
<a name="91"><span class="lineNum">      91 </span>            :         struct dt_node          *dt_node;</a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span>            :         /* PCI virtual device and the associated GPU device */</a>
<a name="94"><span class="lineNum">      94 </span>            :         struct pci_virt_device  *pvd;</a>
<a name="95"><span class="lineNum">      95 </span>            :         struct pci_device       *pd;</a>
<a name="96"><span class="lineNum">      96 </span>            :         struct npu              *npu;</a>
<a name="97"><span class="lineNum">      97 </span>            :         struct list_head        capabilities;</a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span>            :         /* Which PHY lanes this device is associated with */</a>
<a name="100"><span class="lineNum">     100 </span>            :         uint16_t                lane_mask;</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span>            :         /* Used to store the currently running procedure number for</a>
<a name="103"><span class="lineNum">     103 </span>            :          * this device. */</a>
<a name="104"><span class="lineNum">     104 </span>            :         uint16_t                procedure_number;</a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span>            :         /* Used to store the step within a procedure that we are up</a>
<a name="107"><span class="lineNum">     107 </span>            :          * to. */</a>
<a name="108"><span class="lineNum">     108 </span>            :         uint16_t                procedure_step;</a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span>            :         /* Arbitrary data used by each procedure to track status. */</a>
<a name="111"><span class="lineNum">     111 </span>            :         uint64_t                procedure_data;</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            :         /* Used to timeout long running procedures. */</a>
<a name="114"><span class="lineNum">     114 </span>            :         unsigned long           procedure_tb;</a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            :         uint32_t                procedure_status;</a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span>            :         uint64_t                pe_number;</a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span>            :         /* Used to associate the NPU device with GPU PCI devices */</a>
<a name="121"><span class="lineNum">     121 </span>            :         const char              *slot_label;</a>
<a name="122"><span class="lineNum">     122 </span>            : };</a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span>            : /* NPU PHB descriptor */</a>
<a name="125"><span class="lineNum">     125 </span>            : struct npu {</a>
<a name="126"><span class="lineNum">     126 </span>            :         uint32_t                flags;</a>
<a name="127"><span class="lineNum">     127 </span>            :         uint32_t                index;</a>
<a name="128"><span class="lineNum">     128 </span>            :         uint32_t                chip_id;</a>
<a name="129"><span class="lineNum">     129 </span>            :         uint64_t                xscom_base;</a>
<a name="130"><span class="lineNum">     130 </span>            :         uint64_t                at_xscom;</a>
<a name="131"><span class="lineNum">     131 </span>            :         void                    *at_regs;</a>
<a name="132"><span class="lineNum">     132 </span>            :         uint32_t                base_lsi;</a>
<a name="133"><span class="lineNum">     133 </span>            :         uint64_t                mm_base;</a>
<a name="134"><span class="lineNum">     134 </span>            :         uint64_t                mm_size;</a>
<a name="135"><span class="lineNum">     135 </span>            :         uint32_t                total_devices;</a>
<a name="136"><span class="lineNum">     136 </span>            :         struct npu_dev          *devices;</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span>            :         /* IODA cache */</a>
<a name="139"><span class="lineNum">     139 </span>            :         uint64_t                lxive_cache[8];</a>
<a name="140"><span class="lineNum">     140 </span>            :         uint64_t                pce_cache[6];</a>
<a name="141"><span class="lineNum">     141 </span>            :         uint64_t                tve_cache[NPU_NUM_OF_PES];</a>
<a name="142"><span class="lineNum">     142 </span>            : </a>
<a name="143"><span class="lineNum">     143 </span>            :         bool                    tx_zcal_complete[2];</a>
<a name="144"><span class="lineNum">     144 </span>            :         bool                    fenced;</a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span>            :         struct phb              phb;</a>
<a name="147"><span class="lineNum">     147 </span>            : };</a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 : static inline struct npu *phb_to_npu(struct phb *phb)</span></a>
<a name="150"><span class="lineNum">     150 </span>            : {</a>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 :         return container_of(phb, struct npu, phb);</span></a>
<a name="152"><span class="lineNum">     152 </span>            : }</a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 : static inline void npu_ioda_sel(struct npu *p, uint32_t table,</span></a>
<a name="155"><span class="lineNum">     155 </span>            :                                     uint32_t addr, bool autoinc)</a>
<a name="156"><span class="lineNum">     156 </span>            : {</a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :         out_be64(p-&gt;at_regs + NPU_IODA_ADDR,</span></a>
<a name="158"><span class="lineNum">     158 </span>            :                  (autoinc ? NPU_IODA_AD_AUTOINC : 0)    |</a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :                  SETFIELD(NPU_IODA_AD_TSEL, 0ul, table) |</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 :                  SETFIELD(NPU_IODA_AD_TADR, 0ul, addr));</span></a>
<a name="161"><span class="lineNum">     161 </span>            : }</a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span>            : void npu_scom_init(struct npu_dev *dev);</a>
<a name="164"><span class="lineNum">     164 </span>            : </a>
<a name="165"><span class="lineNum">     165 </span>            : int64_t npu_dev_procedure(void *dev, struct pci_cfg_reg_filter *pcrf,</a>
<a name="166"><span class="lineNum">     166 </span>            :                           uint32_t offset, uint32_t len, uint32_t *data,</a>
<a name="167"><span class="lineNum">     167 </span>            :                           bool write);</a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span>            : void npu_set_fence_state(struct npu *p, bool fence);</a>
<a name="170"><span class="lineNum">     170 </span>            : void npu_dev_procedure_reset(struct npu_dev *dev);</a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span>            : #define NPUDBG(p, fmt, a...)    prlog(PR_DEBUG, &quot;NPU%d: &quot; fmt, \</a>
<a name="173"><span class="lineNum">     173 </span>            :                                       (p)-&gt;phb.opal_id, ##a)</a>
<a name="174"><span class="lineNum">     174 </span>            : #define NPUINF(p, fmt, a...)    prlog(PR_INFO,  &quot;NPU%d: &quot; fmt, \</a>
<a name="175"><span class="lineNum">     175 </span>            :                                       (p)-&gt;phb.opal_id, ##a)</a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span>            : #define NPUDEVDBG(p, fmt, a...) NPUDBG((p)-&gt;npu, fmt, ##a)</a>
<a name="178"><span class="lineNum">     178 </span>            : #define NPUDEVINF(p, fmt, a...) NPUINF((p)-&gt;npu, fmt, ##a)</a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span>            : #endif /* __NPU_H */</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
