
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003605                       # Number of seconds simulated
sim_ticks                                  3604732731                       # Number of ticks simulated
final_tick                               530571095916                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 399897                       # Simulator instruction rate (inst/s)
host_op_rate                                   505549                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 356993                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915672                       # Number of bytes of host memory used
host_seconds                                 10097.49                       # Real time elapsed on the host
sim_insts                                  4037951826                       # Number of instructions simulated
sim_ops                                    5104780552                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       284800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       123008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       102912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       173056                       # Number of bytes read from this memory
system.physmem.bytes_read::total               691200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       304000                       # Number of bytes written to this memory
system.physmem.bytes_written::total            304000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2225                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          961                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          804                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1352                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5400                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2375                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2375                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       497124                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     79007244                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       532633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     34124028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       568142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28549135                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       461615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     48007998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               191747919                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       497124                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       532633                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       568142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       461615                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2059515                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          84333576                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               84333576                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          84333576                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       497124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     79007244                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       532633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     34124028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       568142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28549135                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       461615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     48007998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              276081495                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8644444                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3123518                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2539307                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214639                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1287130                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1211301                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          327875                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9182                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3128413                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17309891                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3123518                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1539176                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3802057                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1147100                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        643887                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1531642                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91655                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8502139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.514872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.308033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4700082     55.28%     55.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335244      3.94%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          267892      3.15%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653871      7.69%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          175371      2.06%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228041      2.68%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166624      1.96%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92393      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1882621     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8502139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361332                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.002430                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3274392                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       624856                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3654659                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25056                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923174                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532577                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4666                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20680812                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10247                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923174                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3515060                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         138273                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       132259                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3433293                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       360078                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19945351                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3350                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148547                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111725                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          791                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27930161                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93084369                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93084369                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10860851                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4095                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2329                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           987934                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1860468                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       945843                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14953                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       294393                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18849889                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3958                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14955498                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30263                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6541168                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19972341                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          654                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8502139                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759028                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887961                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2962856     34.85%     34.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1830076     21.52%     56.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1189405     13.99%     70.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       886531     10.43%     80.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       763237      8.98%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       393880      4.63%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       340708      4.01%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63145      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        72301      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8502139                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87823     71.06%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17906     14.49%     85.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17864     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12460676     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212704      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1484664      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       795801      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14955498                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.730071                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123594                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008264                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38566988                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25395084                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14569927                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15079092                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        55998                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737110                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          274                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       243228                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923174                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          57453                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8222                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18853847                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        41932                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1860468                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       945843                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2306                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7329                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126513                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121806                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248319                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14714666                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392563                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240828                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2166897                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2075217                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            774334                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.702211                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14579815                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14569927                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9488678                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26790566                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.685467                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354180                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6573189                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214666                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7578965                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620372                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.138752                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2955606     39.00%     39.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2096682     27.66%     66.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       852500     11.25%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       480158      6.34%     84.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       391455      5.17%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       158430      2.09%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       188838      2.49%     93.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94782      1.25%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       360514      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7578965                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       360514                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26072380                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38631654                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 142305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.864444                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.864444                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.156812                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.156812                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66190112                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20141806                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19089550                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8644444                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3188204                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2601929                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213967                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1345565                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1243546                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          342320                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9557                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3186425                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17522381                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3188204                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1585866                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3887841                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1135589                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        547648                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1570468                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       100934                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8540914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.541656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4653073     54.48%     54.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          257237      3.01%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          479193      5.61%     63.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          478257      5.60%     68.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          296429      3.47%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          235458      2.76%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          148671      1.74%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          138132      1.62%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1854464     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8540914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368815                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.027011                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3322894                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       541702                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3734622                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22917                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        918775                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       536823                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21010569                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1351                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        918775                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3564153                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         100976                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       110142                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3511641                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       335223                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20260437                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        138804                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102830                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28455720                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94518948                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94518948                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17548446                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10907236                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3573                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1730                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           938415                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1873948                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       955431                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11938                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       389131                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19086799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3460                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15186021                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30106                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6476088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19823549                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8540914                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778032                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.893606                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2928521     34.29%     34.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1840022     21.54%     55.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1256643     14.71%     70.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       800087      9.37%     79.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       838040      9.81%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       408379      4.78%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       320874      3.76%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        73631      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74717      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8540914                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95139     72.88%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17921     13.73%     86.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17477     13.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12703536     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203811      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1729      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1471561      9.69%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       805384      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15186021                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.756738                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130537                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39073599                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25566385                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14837853                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15316558                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47754                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       729618                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       230465                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        918775                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52724                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9086                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19090259                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44680                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1873948                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       955431                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1730                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7129                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133370                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       252585                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14984982                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1404036                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       201039                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2191946                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2124050                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            787910                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.733481                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14842529                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14837853                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9457681                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27132306                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.716461                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348576                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10221040                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12585605                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6504701                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216337                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7622139                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.651191                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.145801                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2897558     38.02%     38.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2131612     27.97%     65.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       884725     11.61%     77.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       442566      5.81%     83.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       442029      5.80%     89.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180067      2.36%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182001      2.39%     93.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96260      1.26%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       365321      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7622139                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10221040                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12585605                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1869294                       # Number of memory references committed
system.switch_cpus1.commit.loads              1144328                       # Number of loads committed
system.switch_cpus1.commit.membars               1730                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1816705                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11338693                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       259651                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       365321                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26347124                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39100039                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 103530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10221040                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12585605                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10221040                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845750                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845750                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182383                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182383                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67317784                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20612902                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19307942                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3460                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8644444                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3251698                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2655423                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       217973                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1381662                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1279228                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          336523                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9693                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3366934                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17664545                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3251698                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1615751                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3830476                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1135279                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        499286                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1640135                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        85719                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8612239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.536567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.338286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4781763     55.52%     55.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          315225      3.66%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          470543      5.46%     64.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          324775      3.77%     68.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          229227      2.66%     71.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          223268      2.59%     73.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          135484      1.57%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          286895      3.33%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1845059     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8612239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376160                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.043456                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3461438                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       523649                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3658475                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        53361                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        915315                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       545410                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21163283                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        915315                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3657744                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          52160                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       191939                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3511622                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       283455                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20526883                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        117945                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        96807                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28791380                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     95556340                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     95556340                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17691066                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11100228                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3695                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1764                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           845032                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1885886                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       960647                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11530                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       347425                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19120902                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3522                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15257393                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30364                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6392479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19591989                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8612239                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.771594                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.912597                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3082773     35.80%     35.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1701482     19.76%     55.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1276944     14.83%     70.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       830140      9.64%     80.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       819299      9.51%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       401664      4.66%     94.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       353993      4.11%     98.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        65423      0.76%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80521      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8612239                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          83071     71.42%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16512     14.20%     85.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16731     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12764584     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       192631      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1758      0.01%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1501054      9.84%     94.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       797366      5.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15257393                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764994                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             116314                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007623                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39273702                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25516942                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14835089                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15373707                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        48264                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       736245                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          670                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       229449                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        915315                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27651                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5228                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19124428                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        74188                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1885886                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       960647                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1764                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4417                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       132274                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118857                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       251131                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14977014                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1401175                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       280378                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2180661                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2127912                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            779486                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.732560                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14841671                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14835089                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9615531                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27326924                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.716141                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351870                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10286329                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12679413                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6445004                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3516                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       219538                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7696924                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.647335                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173078                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2952121     38.35%     38.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2199607     28.58%     66.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       830054     10.78%     77.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       464773      6.04%     83.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       397043      5.16%     88.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       177505      2.31%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       170910      2.22%     93.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       115066      1.49%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       389845      5.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7696924                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10286329                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12679413                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1880836                       # Number of memory references committed
system.switch_cpus2.commit.loads              1149638                       # Number of loads committed
system.switch_cpus2.commit.membars               1758                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1839603                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11414794                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       262255                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       389845                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26431496                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39164803                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1851                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  32205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10286329                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12679413                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10286329                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840382                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840382                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189935                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189935                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67266311                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20641119                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19440609                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3516                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8644444                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3149663                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2564662                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211814                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1341959                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1238192                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          323861                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9464                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3481366                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17218705                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3149663                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1562053                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3616342                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1085596                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        546076                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1701794                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85391                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8514023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.491242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4897681     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          195302      2.29%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          253418      2.98%     62.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          382539      4.49%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          371383      4.36%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          282348      3.32%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          168034      1.97%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          251280      2.95%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1712038     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8514023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.364357                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.991881                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3596936                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       534827                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3484769                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27492                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        869997                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       531711                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20595917                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1192                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        869997                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3789258                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         110583                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       145933                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3315546                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       282699                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19989079                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           90                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        122132                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88963                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27860569                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93092020                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93092020                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17271447                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10588994                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4177                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2362                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           803733                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1853481                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       979829                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18804                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       329165                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18574213                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3991                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14942425                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28508                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6066346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18453148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          619                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8514023                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755037                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896155                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2961165     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1870864     21.97%     56.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1210580     14.22%     70.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       823061      9.67%     80.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       769817      9.04%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       410380      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       302261      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90676      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75219      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8514023                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73338     69.19%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15042     14.19%     83.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17621     16.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12432904     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       210900      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1686      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1476663      9.88%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       820272      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14942425                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.728558                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             106001                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007094                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38533382                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24644638                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14521770                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15048426                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50647                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       713132                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       248743                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        869997                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          65488                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10593                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18578208                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       128052                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1853481                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       979829                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2305                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          8030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           93                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128835                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119889                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       248724                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14655628                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1390452                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       286797                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2192696                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2051240                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            802244                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.695381                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14525966                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14521770                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9326871                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26186406                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.679896                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356172                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10116500                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12433962                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6144185                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       215096                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7644026                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.626625                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.150847                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2951525     38.61%     38.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2194964     28.71%     67.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       808650     10.58%     77.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       463073      6.06%     83.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       385145      5.04%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       191632      2.51%     91.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       188698      2.47%     93.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81161      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       379178      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7644026                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10116500                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12433962                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1871412                       # Number of memory references committed
system.switch_cpus3.commit.loads              1140337                       # Number of loads committed
system.switch_cpus3.commit.membars               1686                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1783248                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11207659                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       253717                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       379178                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25842995                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38026850                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 130421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10116500                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12433962                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10116500                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.854490                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.854490                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.170289                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.170289                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65959704                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20058508                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19024148                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3372                       # number of misc regfile writes
system.l2.replacements                           5401                       # number of replacements
system.l2.tagsinuse                      16383.892204                       # Cycle average of tags in use
system.l2.total_refs                          1040249                       # Total number of references to valid blocks.
system.l2.sampled_refs                          21785                       # Sample count of references to valid blocks.
system.l2.avg_refs                          47.750700                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           184.822598                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.706385                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1105.959838                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.690105                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    441.734533                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.568421                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    390.214356                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.966046                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    671.088362                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4307.445003                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3059.275409                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2268.288811                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3898.132337                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011281                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000837                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.067502                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000897                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.026961                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000950                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.023817                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000791                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.040960                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.262906                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.186723                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.138445                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.237923                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999993                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         5031                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2977                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2648                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4089                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14745                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5435                       # number of Writeback hits
system.l2.Writeback_hits::total                  5435                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         5031                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2977                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2648                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4089                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14745                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         5031                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2977                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2648                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4089                       # number of overall hits
system.l2.overall_hits::total                   14745                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2225                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          961                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          804                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1350                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5398                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2225                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          961                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          804                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1352                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5400                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2225                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          961                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          804                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1352                       # number of overall misses
system.l2.overall_misses::total                  5400                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       607745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    100740318                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       644669                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     45884025                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       712397                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     36681115                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       574701                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     60737695                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       246582665                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        79614                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         79614                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       607745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    100740318                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       644669                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     45884025                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       712397                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     36681115                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       574701                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     60817309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        246662279                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       607745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    100740318                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       644669                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     45884025                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       712397                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     36681115                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       574701                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     60817309                       # number of overall miss cycles
system.l2.overall_miss_latency::total       246662279                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3452                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5439                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               20143                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5435                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5435                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7256                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3938                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3452                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5441                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20145                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7256                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3938                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3452                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5441                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20145                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.306643                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.244033                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.232908                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.248207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.267984                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.306643                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.244033                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.232908                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.248484                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.268057                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.306643                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.244033                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.232908                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.248484                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.268057                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43410.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45276.547416                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42977.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47746.123829                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44524.812500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45623.277363                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 44207.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44990.885185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45680.375139                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        39807                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        39807                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43410.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45276.547416                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42977.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47746.123829                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44524.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45623.277363                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 44207.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44983.216716                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45678.199815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43410.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45276.547416                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42977.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47746.123829                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44524.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45623.277363                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 44207.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44983.216716                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45678.199815                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2375                       # number of writebacks
system.l2.writebacks::total                      2375                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2225                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          961                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          804                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1350                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5398                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5400                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5400                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       526910                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     87874679                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       555977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     40333071                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       620509                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     32023749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       500151                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     52889626                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    215324672                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        67810                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        67810                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       526910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     87874679                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       555977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     40333071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       620509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     32023749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       500151                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     52957436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    215392482                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       526910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     87874679                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       555977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     40333071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       620509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     32023749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       500151                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     52957436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    215392482                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.306643                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.232908                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.248207                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.267984                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.306643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.244033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.232908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.248484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.268057                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.306643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.244033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.232908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.248484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.268057                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37636.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39494.237753                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37065.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41969.896982                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38781.812500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39830.533582                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38473.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39177.500741                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39889.713227                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        33905                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        33905                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37636.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39494.237753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37065.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41969.896982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38781.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39830.533582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38473.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39169.701183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39887.496667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37636.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39494.237753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37065.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41969.896982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38781.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39830.533582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38473.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39169.701183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39887.496667                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.952835                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001539242                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015169.501006                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.952835                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022360                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796399                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1531625                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1531625                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1531625                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1531625                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1531625                       # number of overall hits
system.cpu0.icache.overall_hits::total        1531625                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       796354                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       796354                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       796354                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       796354                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       796354                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       796354                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1531642                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1531642                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1531642                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1531642                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1531642                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1531642                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46844.352941                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46844.352941                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46844.352941                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46844.352941                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46844.352941                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46844.352941                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       653907                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       653907                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       653907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       653907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       653907                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       653907                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46707.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46707.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46707.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46707.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46707.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46707.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7256                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721734                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7512                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21927.813365                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.417277                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.582723                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872724                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127276                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1058105                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1058105                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2183                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1757415                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1757415                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1757415                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1757415                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15668                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15668                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15668                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15668                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15668                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15668                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    513715114                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    513715114                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    513715114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    513715114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    513715114                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    513715114                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073773                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073773                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1773083                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1773083                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1773083                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1773083                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014592                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014592                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008837                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008837                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008837                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008837                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32787.535997                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32787.535997                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32787.535997                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32787.535997                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32787.535997                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32787.535997                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1478                       # number of writebacks
system.cpu0.dcache.writebacks::total             1478                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8412                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8412                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8412                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8412                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8412                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8412                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7256                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7256                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7256                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7256                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7256                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7256                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    148469795                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    148469795                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    148469795                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    148469795                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    148469795                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    148469795                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006757                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006757                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004092                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004092                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004092                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004092                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20461.658627                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20461.658627                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20461.658627                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20461.658627                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20461.658627                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20461.658627                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.970200                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999470759                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154031.808190                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.970200                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023991                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743542                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1570450                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1570450                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1570450                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1570450                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1570450                       # number of overall hits
system.cpu1.icache.overall_hits::total        1570450                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       856970                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       856970                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       856970                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       856970                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       856970                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       856970                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1570468                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1570468                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1570468                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1570468                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1570468                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1570468                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47609.444444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47609.444444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47609.444444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47609.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47609.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47609.444444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       660339                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       660339                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       660339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       660339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       660339                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       660339                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44022.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44022.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 44022.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44022.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 44022.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44022.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3938                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153124424                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4194                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36510.353839                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.607087                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.392913                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.861746                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.138254                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1071701                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1071701                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       721565                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        721565                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1730                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1730                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1730                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1730                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1793266                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1793266                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1793266                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1793266                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10318                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10318                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10318                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10318                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10318                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10318                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    343806200                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    343806200                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    343806200                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    343806200                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    343806200                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    343806200                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1082019                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1082019                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       721565                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721565                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1803584                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1803584                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1803584                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1803584                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009536                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009536                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005721                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005721                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005721                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005721                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33321.011824                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33321.011824                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33321.011824                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33321.011824                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33321.011824                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33321.011824                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu1.dcache.writebacks::total              872                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6380                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6380                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6380                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6380                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6380                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6380                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3938                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3938                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3938                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3938                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3938                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3938                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     68736903                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     68736903                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     68736903                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     68736903                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     68736903                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     68736903                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002183                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002183                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17454.774759                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17454.774759                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17454.774759                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17454.774759                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17454.774759                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17454.774759                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.966734                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002936402                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2170858.012987                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.966734                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025588                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740331                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1640116                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1640116                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1640116                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1640116                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1640116                       # number of overall hits
system.cpu2.icache.overall_hits::total        1640116                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       871272                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       871272                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       871272                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       871272                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       871272                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       871272                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1640135                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1640135                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1640135                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1640135                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1640135                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1640135                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000012                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000012                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 45856.421053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45856.421053                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 45856.421053                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45856.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 45856.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45856.421053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       753661                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       753661                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       753661                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       753661                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       753661                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       753661                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47103.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47103.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47103.812500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47103.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47103.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47103.812500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3452                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148166742                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3708                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              39958.668285                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.332345                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.667655                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.841142                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.158858                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1066018                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1066018                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       727682                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        727682                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1761                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1761                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1758                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1758                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1793700                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1793700                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1793700                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1793700                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7076                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7076                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7076                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7076                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7076                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7076                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    199196608                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    199196608                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    199196608                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    199196608                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    199196608                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    199196608                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1073094                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1073094                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       727682                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       727682                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1758                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1758                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1800776                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1800776                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1800776                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1800776                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006594                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006594                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003929                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003929                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003929                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003929                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28151.018655                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28151.018655                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28151.018655                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28151.018655                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28151.018655                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28151.018655                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          846                       # number of writebacks
system.cpu2.dcache.writebacks::total              846                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3624                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3624                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3624                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3624                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3624                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3624                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3452                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3452                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3452                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3452                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3452                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3452                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     60338745                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     60338745                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     60338745                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     60338745                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     60338745                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     60338745                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003217                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003217                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001917                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001917                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001917                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001917                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17479.358343                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17479.358343                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17479.358343                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17479.358343                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17479.358343                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17479.358343                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.966025                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999856055                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2015838.820565                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.966025                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020779                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794817                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1701779                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1701779                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1701779                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1701779                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1701779                       # number of overall hits
system.cpu3.icache.overall_hits::total        1701779                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       712896                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       712896                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       712896                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       712896                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       712896                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       712896                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1701794                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1701794                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1701794                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1701794                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1701794                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1701794                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 47526.400000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47526.400000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 47526.400000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47526.400000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 47526.400000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47526.400000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       589048                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       589048                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       589048                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       589048                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       589048                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       589048                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 45311.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45311.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 45311.384615                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45311.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 45311.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45311.384615                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5441                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157475469                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5697                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27641.823591                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.992431                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.007569                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.882783                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.117217                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1058152                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1058152                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       727252                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        727252                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1777                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1777                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1686                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1686                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1785404                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1785404                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1785404                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1785404                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13883                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13883                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          338                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          338                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14221                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14221                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14221                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14221                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    483737400                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    483737400                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     16325877                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     16325877                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    500063277                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    500063277                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    500063277                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    500063277                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1072035                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1072035                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       727590                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       727590                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1777                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1777                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1686                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1686                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1799625                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1799625                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1799625                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1799625                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012950                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012950                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000465                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000465                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007902                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007902                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007902                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007902                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 34843.866599                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34843.866599                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 48301.411243                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48301.411243                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35163.721046                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35163.721046                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35163.721046                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35163.721046                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        92967                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 46483.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2239                       # number of writebacks
system.cpu3.dcache.writebacks::total             2239                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8444                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8444                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          336                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          336                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8780                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8780                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8780                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8780                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5439                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5439                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5441                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5441                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5441                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5441                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     99544668                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     99544668                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        81614                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        81614                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     99626282                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     99626282                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     99626282                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     99626282                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005074                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005074                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003023                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003023                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003023                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003023                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18302.016547                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18302.016547                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        40807                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        40807                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18310.288917                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18310.288917                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18310.288917                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18310.288917                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
