// Seed: 2736107359
module module_0;
  assign id_1 = 1;
  always @(*) begin : LABEL_0
    id_2 = 'b0 == id_1;
  end
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input wire id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6,
    output wand id_7,
    input wor id_8
    , id_15,
    input tri1 id_9
    , id_16,
    output tri1 id_10,
    output wand id_11,
    input tri0 id_12,
    input tri0 id_13
);
  id_17(
      .id_0(id_4), .id_1(1), .id_2(id_16[1]), .id_3(id_0)
  );
  or primCall (id_0, id_12, id_13, id_15, id_16, id_17, id_2, id_3, id_4, id_6, id_8, id_9);
  module_0 modCall_1 ();
endmodule
