\hypertarget{_i2_c___p_d_d_8h}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+I2\+C\+\_\+\+P\+DD.h File Reference}
\label{_i2_c___p_d_d_8h}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+I2\+C\+\_\+\+P\+D\+D.\+h@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+I2\+C\+\_\+\+P\+D\+D.\+h}}
{\ttfamily \#include \char`\"{}P\+D\+D\+\_\+\+Types.\+h\char`\"{}}\newline
Include dependency graph for I2\+C\+\_\+\+P\+D\+D.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a250b1137a59a805de1ae218b3805f814}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+A\+C\+K\+N\+O\+W\+L\+E\+D\+GE}~\hyperlink{group___i2_c___register___masks_gad24c329c5eb1d51b4d1bdf637f0071d3}{I2\+C\+\_\+\+S\+\_\+\+R\+X\+A\+K\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ab165837310c63e4e40bb7bacd66d2be9}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+L\+AG}~\hyperlink{group___i2_c___register___masks_ga23f38878179bb0186dd2c64698417ec3}{I2\+C\+\_\+\+S\+\_\+\+I\+I\+C\+I\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ac17dc435a8f4919cbea54475d9b463d0}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+IT}~\hyperlink{group___i2_c___register___masks_gaf802822114be53d791101a05f50af5a3}{I2\+C\+\_\+\+S\+\_\+\+S\+R\+W\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a87ff122c6584d298986293a40b0dcc31}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+CH}~\hyperlink{group___i2_c___register___masks_ga8176df0a3138ff19cc2551531d61fb2c}{I2\+C\+\_\+\+S\+\_\+\+R\+A\+M\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a780b9085165b78eabcbb2ed1aa293b6f}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+R\+B\+I\+T\+\_\+\+L\+O\+ST}~\hyperlink{group___i2_c___register___masks_ga5f4949ee45450ae24a9885c8a0b5b71d}{I2\+C\+\_\+\+S\+\_\+\+A\+R\+B\+L\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ab0bd792a1961f548012da35123b95961}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+I\+S\+\_\+\+B\+U\+SY}~\hyperlink{group___i2_c___register___masks_ga2e9a4cd81bee477ce0bb8f04dde5a836}{I2\+C\+\_\+\+S\+\_\+\+B\+U\+S\+Y\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a773d833dee3b7aaedb841d6095d353d0}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+D\+D\+R\+E\+S\+S\+E\+D\+\_\+\+A\+S\+\_\+\+S\+L\+A\+VE}~\hyperlink{group___i2_c___register___masks_ga2d60d97ef284aae3bcec1b9b9135a37f}{I2\+C\+\_\+\+S\+\_\+\+I\+A\+A\+S\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a0ee69cdb5a0355167127427e9d90a293}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+C\+O\+M\+P\+L\+E\+TE}~\hyperlink{group___i2_c___register___masks_ga20501abab9a2b23ac99fa69e87b2730d}{I2\+C\+\_\+\+S\+\_\+\+T\+C\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a6d1d068d8f797a21df1c575dad94d876}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+L\+O\+W\+\_\+\+T\+I\+M\+E\+O\+UT}~\hyperlink{group___i2_c___register___masks_ga19239e39699b975c050e78098f1160be}{I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+L\+T\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_acfb5fb306dcf49d3c6a1bdb0082772d4}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+H\+I\+\_\+\+A\+N\+D\+\_\+\+S\+D\+A\+\_\+\+H\+I\+\_\+\+T\+I\+M\+E\+O\+UT}~\hyperlink{group___i2_c___register___masks_gaefffa6f332bf3bd19ea55db0d1848546}{I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F1\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a0ad69055ac4d9d1e7cf27ae5623a5510}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+H\+I\+\_\+\+A\+N\+D\+\_\+\+S\+D\+A\+\_\+\+L\+O\+W\+\_\+\+T\+I\+M\+E\+O\+UT}~\hyperlink{group___i2_c___register___masks_gac393f25577923046bb7755b7f398db70}{I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_aebd6cb197dff8f6cc66e3cc089d6ab3f}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+S\+T\+O\+P\+\_\+\+F\+L\+AG}~\hyperlink{group___i2_c___register___masks_ga49bb44800a0defc2dd1efb27263f7c52}{I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+O\+P\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_aa0ddb5a0fae28d842c313d2805bf2e5a}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+S\+T\+A\+R\+T\+\_\+\+F\+L\+AG}~I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+A\+R\+T\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_afa96d734f3bbc24178df26e2b4595c95}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+1}~0U
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a07df158fe513df090d9a780d83110617}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+2}~0x1U
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_aa2fd6c02ac6cbefd44bd3ea98b8a8ecc}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+4}~0x2U
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ac5b5bf3d9ea64a6f7f9cc0c2937c16b5}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE}~0x20U
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ac9c99575b3f05c71aa9a8522a9a7a939}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE}~0U
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ac26168148085a5cbacad99121a876ee5}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}~0x10U
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a30c3bd3746df2bce2427579488d7f403}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}~0U
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_af1cefa99c0be7748b3ef0e689af7d89f}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+I\+D\+LE}~0U
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_aa78054083abdf180d01dc28842ad50f3}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+B\+U\+SY}~0x20U
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a29069083f3dcf753a31f14e4fbbcaee8}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+C\+K\+\_\+\+F\+O\+L\+L\+O\+W\+I\+N\+G\+\_\+\+R\+X\+\_\+\+D\+A\+TA}~0U
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a9673424a30d78db590a5741057b3efc7}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+C\+K\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+X\+\_\+\+D\+A\+TA}~0x80U
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ad42db4a37db4f25d01f6708c829cc9af}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}~0x10U
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ab88c347c747ff7de0a5691faa32ab5dc}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V64}~0U
\item 
\#define \hyperlink{_i2_c___p_d_d_8h_af94450e121a4cf02247a9a2961636886}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Address7bits}(Peripheral\+Base,  Addr\+Value)
\begin{DoxyCompactList}\small\item\em Writes to the address register and set address length to 7 bits. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a7edfb76a9e803f80f7d8cdb835b86b91}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Address10bits}(Peripheral\+Base,  Addr\+Value)
\begin{DoxyCompactList}\small\item\em Writes to the address register and set address length to 10 bits. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a01948be83c71a7c2a3f47236dd39e2d7}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Address1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads address 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ae80269a80471338897c5f3a5637e5f49}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Address1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into address 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a14a255c210393b07cb006026f0976d5f}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Divider}(Peripheral\+Base,  Freq\+Divider\+Value)
\begin{DoxyCompactList}\small\item\em Sets the prescaler to configure the I2C clock for the bit-\/rate selection. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a74559d611ed3a014ae8f71713596c058}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Multiplier}(Peripheral\+Base,  Freq\+Multiplier\+Value)
\begin{DoxyCompactList}\small\item\em Sets the factor, what is used along with frequency divider to generate the I2C baud rate. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a3c1d2c5a6f06d9b7b058378761d8574d}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Frequency\+Divider\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads frequency divider register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a7577292203ae2577194a90c1e824e72c}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Frequency\+Divider\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into frequency divider register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ada078dfdda67b0ad1eca849d62658f91}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables I2C device. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a14213d164e70354781ce806182be238a}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Enables the I2C interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_abaf4798c98d22f701fe1f18f6bfbce58}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Disables the I2C interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_adc5557a583ff0210518aedff392d9b6a}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Master\+Mode}(Peripheral\+Base,  Master\+Mode)
\begin{DoxyCompactList}\small\item\em Puts the I2C to the master or slave mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a19fb964904a1c07c3cd227e4b96e8d86}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Master\+Mode}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the current operating mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_acdadfa416621f9aa2dcf765f8193b7df}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmit\+Mode}(Peripheral\+Base,  Transmit\+Mode)
\begin{DoxyCompactList}\small\item\em Sets data pin to the output or input direction. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ac833fff96ccfc38155b8be0ecb569f8d}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Transmit\+Mode}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the current direction mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ae17d9e23158984a9eb7259f09f275378}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Acknowledge}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables an acknowledge signal to be sent to the bus at the ninth clock bit after receiving one byte of data. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a9ea4c83a78019b4d45b7aaea32154ad2}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Repeat\+Start}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Generates a repeated S\+T\+A\+RT condition. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a9669e61345d3346341e86ada4973841d}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Wake\+Up}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables the wakeup function in stop3 mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_aecd8a2fde9ebc2bc97bbd6cf78baa43d}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables the D\+MA transfer. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a88913bfb06ab592acdf8bbb9b76b8d21}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads control 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a44455cf9280a5c9ef7877b1162ae3ecc}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into control 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_aba4b47b3afc4b0d16e279b0eb229772f}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the value of the status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a3908fc9ad70b8e9ee0e665687f2f95a8}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Bus\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns status of the B\+US. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a1827327e5e37727d4c0a328440715570}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns a value that represents a mask of active (pending) interrupts. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a47bc2e26aacdf1c2dc48b52253941036}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears interrupt flags of interrupts specified by Mask. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a903ae01514b19f66c7952de7fe5a0490}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ae9da1491439affadd1b08138be0c0587}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the data register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a395d06e51c7cf03f59ab3b3b847b747c}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}(Peripheral\+Base,  Data)
\begin{DoxyCompactList}\small\item\em Writes data to the data register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ac98f85c295d3c6605285607b4c984c03}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+General\+Call\+Address}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables general call address. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a085516e8783518866ef7e322ba9b1950}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Address\+Extension}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables extension address. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a27417706b516fa15278ff2d24f9a57ee}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Pads\+Normal\+Drive\+Mode}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Sets control the drive capability of the I2C pads to normal drive mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ab3a88b7a83f2d880ffbe27b05ccd7651}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Pads\+High\+Drive\+Mode}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Sets control the drive capability of the I2C pads to high drive mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a963bd794b78dcd7b0b8bd19b88e215e7}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Slave\+Baud\+Control\+By\+Master}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables slave baud rate control by master device. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_aafbe73d9b1f2e3b4bff572ddb75a9104}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Range\+Address\+Match}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables range address matching. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a7f46ed0e542235bf85212def8e025765}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads control 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ae8062ee7495388a9a9bd12d2ff3c52cc}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into control 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a608766b30d3e0680dfac545caaa92796}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Input\+Glitch\+Filter}(Peripheral\+Base,  Filter\+Factor\+Value)
\begin{DoxyCompactList}\small\item\em Sets the programming controls for the width of glitch (in terms of bus clock cycles) the filter must absorb. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_affceac2a3c84289ca4793735125c1334}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Input\+Glitch\+Filter\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads input glitch filter register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a13b7f35cbd887e195b02e303f01d6107}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Input\+Glitch\+Filter\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into input glitch filter register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a40fcdfcbd6e1a5fbc2ef6ff960b52d56}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Range\+Address}(Peripheral\+Base,  Range\+Address\+Value)
\begin{DoxyCompactList}\small\item\em Sets the range slave address. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a4abedeea05b0c8fbc09397a2fced24da}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Range\+Address\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads value of range address register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a51ee0dd406d4662c9ebb96effa37e2ab}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Range\+Address\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into range address register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ae06e4ce5a7146dbd28be39f4440d8591}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fast\+Sm\+Bus\+Nack\+Ack}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables fast S\+M\+Bus N\+A\+C\+K/\+A\+CK. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a832265f4e392af7bd5d3d20dfc649e18}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Sm\+Bus\+Acknowledge}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Fast N\+A\+C\+K/\+A\+CK enable bit. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ae9594c3f9b2ca6d3fcd525fd619f5f7c}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Sm\+Bus\+Alert\+Response\+Address}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables S\+M\+Bus alert response address. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_adea5904ad5e7448197d56b801f40ff86}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Second\+I2\+C\+Address}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables S\+M\+Bus device default address. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a350b4560b9696ddd10eae47ecfa1c1be}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+C\+L\+Timeout\+Bus\+Clock\+Source}(Peripheral\+Base,  Clock\+Source)
\begin{DoxyCompactList}\small\item\em Sets clock source of the timeout counter to Bus clock or Bus clock/64 frequency. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ae586c71b522c6a2eeff15b327c558761}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+S\+C\+L\+Timeout\+Interrupt\+Flags}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns a value that represents a mask of active (pending) interrupts. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a9a96e4cc59120017ecf068ce9b1df987}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+S\+C\+L\+Timeout\+Interrupt\+Flags}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears interrupt flags of interrupts specified by Mask. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ac013412d5ce8a1eb1535680f4a7f9595}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+S\+C\+L\+Timeout\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Enables S\+CL high and S\+DA low timeout interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ad96efd135293333f8f6f52205819bc3b}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+S\+C\+L\+Timeout\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Disables S\+CL high and S\+DA low timeout interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a5d7af5ca65258e665c7054ed11a9255c}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+S\+M\+Bus\+Control\+And\+Status\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads S\+M\+Bus control and status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a0b48ab3edb5d0aadd243ec3e6f869015}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+S\+M\+Bus\+Control\+And\+Status\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into S\+M\+Bus control and status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a9c3a6fb67167fb45191dd769b6ca5e9a}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+M\+Bus\+Slave\+Address}(Peripheral\+Base,  S\+M\+Bus\+Slave\+Addr\+Value)
\begin{DoxyCompactList}\small\item\em Sets S\+M\+Bus address to the address register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ad3e88b1a946ff0a7af1bbc67ca62880a}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Address2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads address 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a99f2f3a9f616b44e60444f989035098a}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Address2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into address 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a2307224253fa5b17a9de19e14ff6d6ac}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+C\+L\+Low\+Timeout}(Peripheral\+Base,  S\+C\+L\+Low\+Timeout\+Value)
\begin{DoxyCompactList}\small\item\em Sets S\+CL low timeout value that determines the timeout period of S\+CL low. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_aa7280e1ef3f5446f76af68dc0692b4d5}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Scl\+Low\+Timeout\+High\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads S\+CL low timeout high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a4c6938684c2f16d432e8674b849f234e}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Scl\+Low\+Timeout\+High\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into S\+CL low timeout high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_afb842403fbbac2327cacd0afe99fcb7e}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Scl\+Low\+Timeout\+Low\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads S\+CL low timeout high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a1b863bc1df0cf6975169ea2abacd8ddd}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Scl\+Low\+Timeout\+Low\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into S\+CL low timeout low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a2e14407d706f15f33dc507b45ed615f5}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Stop\+Hold\+Off\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables stop mode holdoff. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ad658597e993711eb377fda83b5af4abb}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Bus\+Status\+Flags}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the value of the bus status flags. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a214f108ab2d4b6958752750f6700b855}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+Bus\+Status\+Interrupt\+Flags}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears bus status interrupt flags of interrupts specified by Mask. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_ad090ad86ba8cf4ff8e40f7b2bd360173}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bus\+Stop\+Or\+Start\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Enables the bus stop or start interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a6dfbe9d76bc7d669ea17383155e8d167}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Bus\+Stop\+Or\+Start\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Disables the bus stop or start interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a8789bd9f675363e2b1a97b2d8c48453c}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bus\+Stop\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Enables the bus stop interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_i2_c___p_d_d_8h_a664e250c8e32312238169dbbfa143c3a}{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Bus\+Stop\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Disables the bus stop interrupt. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a9673424a30d78db590a5741057b3efc7}\label{_i2_c___p_d_d_8h_a9673424a30d78db590a5741057b3efc7}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+C\+K\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+X\+\_\+\+D\+A\+TA@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+C\+K\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+X\+\_\+\+D\+A\+TA}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+C\+K\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+X\+\_\+\+D\+A\+TA@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+C\+K\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+X\+\_\+\+D\+A\+TA}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+C\+K\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+X\+\_\+\+D\+A\+TA}{I2C\_PDD\_ACK\_AFTER\_RX\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+C\+K\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+X\+\_\+\+D\+A\+TA~0x80U}

A\+CK or N\+A\+CK is sent after receiving a data byte. \mbox{\Hypertarget{_i2_c___p_d_d_8h_a29069083f3dcf753a31f14e4fbbcaee8}\label{_i2_c___p_d_d_8h_a29069083f3dcf753a31f14e4fbbcaee8}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+C\+K\+\_\+\+F\+O\+L\+L\+O\+W\+I\+N\+G\+\_\+\+R\+X\+\_\+\+D\+A\+TA@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+C\+K\+\_\+\+F\+O\+L\+L\+O\+W\+I\+N\+G\+\_\+\+R\+X\+\_\+\+D\+A\+TA}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+C\+K\+\_\+\+F\+O\+L\+L\+O\+W\+I\+N\+G\+\_\+\+R\+X\+\_\+\+D\+A\+TA@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+C\+K\+\_\+\+F\+O\+L\+L\+O\+W\+I\+N\+G\+\_\+\+R\+X\+\_\+\+D\+A\+TA}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+C\+K\+\_\+\+F\+O\+L\+L\+O\+W\+I\+N\+G\+\_\+\+R\+X\+\_\+\+D\+A\+TA}{I2C\_PDD\_ACK\_FOLLOWING\_RX\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+C\+K\+\_\+\+F\+O\+L\+L\+O\+W\+I\+N\+G\+\_\+\+R\+X\+\_\+\+D\+A\+TA~0U}

A\+CK or N\+A\+CK is sent on the following receiving data byte. \mbox{\Hypertarget{_i2_c___p_d_d_8h_a773d833dee3b7aaedb841d6095d353d0}\label{_i2_c___p_d_d_8h_a773d833dee3b7aaedb841d6095d353d0}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+D\+D\+R\+E\+S\+S\+E\+D\+\_\+\+A\+S\+\_\+\+S\+L\+A\+VE@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+D\+D\+R\+E\+S\+S\+E\+D\+\_\+\+A\+S\+\_\+\+S\+L\+A\+VE}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+D\+D\+R\+E\+S\+S\+E\+D\+\_\+\+A\+S\+\_\+\+S\+L\+A\+VE@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+D\+D\+R\+E\+S\+S\+E\+D\+\_\+\+A\+S\+\_\+\+S\+L\+A\+VE}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+D\+D\+R\+E\+S\+S\+E\+D\+\_\+\+A\+S\+\_\+\+S\+L\+A\+VE}{I2C\_PDD\_ADDRESSED\_AS\_SLAVE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+D\+D\+R\+E\+S\+S\+E\+D\+\_\+\+A\+S\+\_\+\+S\+L\+A\+VE~\hyperlink{group___i2_c___register___masks_ga2d60d97ef284aae3bcec1b9b9135a37f}{I2\+C\+\_\+\+S\+\_\+\+I\+A\+A\+S\+\_\+\+M\+A\+SK}}

Addressed as a slave. \mbox{\Hypertarget{_i2_c___p_d_d_8h_a780b9085165b78eabcbb2ed1aa293b6f}\label{_i2_c___p_d_d_8h_a780b9085165b78eabcbb2ed1aa293b6f}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+R\+B\+I\+T\+\_\+\+L\+O\+ST@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+R\+B\+I\+T\+\_\+\+L\+O\+ST}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+R\+B\+I\+T\+\_\+\+L\+O\+ST@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+R\+B\+I\+T\+\_\+\+L\+O\+ST}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+R\+B\+I\+T\+\_\+\+L\+O\+ST}{I2C\_PDD\_ARBIT\_LOST}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+A\+R\+B\+I\+T\+\_\+\+L\+O\+ST~\hyperlink{group___i2_c___register___masks_ga5f4949ee45450ae24a9885c8a0b5b71d}{I2\+C\+\_\+\+S\+\_\+\+A\+R\+B\+L\+\_\+\+M\+A\+SK}}

Arbitration lost. \mbox{\Hypertarget{_i2_c___p_d_d_8h_aa78054083abdf180d01dc28842ad50f3}\label{_i2_c___p_d_d_8h_aa78054083abdf180d01dc28842ad50f3}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+B\+U\+SY@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+B\+U\+SY}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+B\+U\+SY@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+B\+U\+SY}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+B\+U\+SY}{I2C\_PDD\_BUS\_BUSY}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+B\+U\+SY~0x20U}

Bus is busy. \mbox{\Hypertarget{_i2_c___p_d_d_8h_ad42db4a37db4f25d01f6708c829cc9af}\label{_i2_c___p_d_d_8h_ad42db4a37db4f25d01f6708c829cc9af}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}{I2C\_PDD\_BUS\_CLOCK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK~0x10U}

Bus clock frequency \mbox{\Hypertarget{_i2_c___p_d_d_8h_ab88c347c747ff7de0a5691faa32ab5dc}\label{_i2_c___p_d_d_8h_ab88c347c747ff7de0a5691faa32ab5dc}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V64@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V64}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V64@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V64}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V64}{I2C\_PDD\_BUS\_CLOCK\_DIV64}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V64~0U}

Bus clock / 64 frequency \mbox{\Hypertarget{_i2_c___p_d_d_8h_af1cefa99c0be7748b3ef0e689af7d89f}\label{_i2_c___p_d_d_8h_af1cefa99c0be7748b3ef0e689af7d89f}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+I\+D\+LE@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+I\+D\+LE}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+I\+D\+LE@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+I\+D\+LE}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+I\+D\+LE}{I2C\_PDD\_BUS\_IDLE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+I\+D\+LE~0U}

Bus is idle. \mbox{\Hypertarget{_i2_c___p_d_d_8h_ab0bd792a1961f548012da35123b95961}\label{_i2_c___p_d_d_8h_ab0bd792a1961f548012da35123b95961}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+I\+S\+\_\+\+B\+U\+SY@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+I\+S\+\_\+\+B\+U\+SY}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+I\+S\+\_\+\+B\+U\+SY@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+I\+S\+\_\+\+B\+U\+SY}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+I\+S\+\_\+\+B\+U\+SY}{I2C\_PDD\_BUS\_IS\_BUSY}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+I\+S\+\_\+\+B\+U\+SY~\hyperlink{group___i2_c___register___masks_ga2e9a4cd81bee477ce0bb8f04dde5a836}{I2\+C\+\_\+\+S\+\_\+\+B\+U\+S\+Y\+\_\+\+M\+A\+SK}}

Bus busy -\/ set when a S\+T\+A\+RT signal is detected. \mbox{\Hypertarget{_i2_c___p_d_d_8h_aa0ddb5a0fae28d842c313d2805bf2e5a}\label{_i2_c___p_d_d_8h_aa0ddb5a0fae28d842c313d2805bf2e5a}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+S\+T\+A\+R\+T\+\_\+\+F\+L\+AG@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+S\+T\+A\+R\+T\+\_\+\+F\+L\+AG}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+S\+T\+A\+R\+T\+\_\+\+F\+L\+AG@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+S\+T\+A\+R\+T\+\_\+\+F\+L\+AG}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+S\+T\+A\+R\+T\+\_\+\+F\+L\+AG}{I2C\_PDD\_BUS\_START\_FLAG}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+S\+T\+A\+R\+T\+\_\+\+F\+L\+AG~I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+A\+R\+T\+F\+\_\+\+M\+A\+SK}

Start detected on I2C bus \mbox{\Hypertarget{_i2_c___p_d_d_8h_aebd6cb197dff8f6cc66e3cc089d6ab3f}\label{_i2_c___p_d_d_8h_aebd6cb197dff8f6cc66e3cc089d6ab3f}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+S\+T\+O\+P\+\_\+\+F\+L\+AG@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+S\+T\+O\+P\+\_\+\+F\+L\+AG}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+S\+T\+O\+P\+\_\+\+F\+L\+AG@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+S\+T\+O\+P\+\_\+\+F\+L\+AG}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+S\+T\+O\+P\+\_\+\+F\+L\+AG}{I2C\_PDD\_BUS\_STOP\_FLAG}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+B\+U\+S\+\_\+\+S\+T\+O\+P\+\_\+\+F\+L\+AG~\hyperlink{group___i2_c___register___masks_ga49bb44800a0defc2dd1efb27263f7c52}{I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+O\+P\+F\+\_\+\+M\+A\+SK}}

Stop detected on I2C bus \mbox{\Hypertarget{_i2_c___p_d_d_8h_a214f108ab2d4b6958752750f6700b855}\label{_i2_c___p_d_d_8h_a214f108ab2d4b6958752750f6700b855}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+Bus\+Status\+Interrupt\+Flags@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+Bus\+Status\+Interrupt\+Flags}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+Bus\+Status\+Interrupt\+Flags@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+Bus\+Status\+Interrupt\+Flags}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+Bus\+Status\+Interrupt\+Flags}{I2C\_PDD\_ClearBusStatusInterruptFlags}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+Bus\+Status\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      I2C\_FLT\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(( \(\backslash\)
         \hyperlink{group___i2_c___register___accessor___macros_ga3eacf50cc16f3a822d765b681f781d90}{I2C\_FLT\_REG}(PeripheralBase)) & ( \(\backslash\)
         (uint8\_t)(~(uint8\_t)(\hyperlink{group___i2_c___register___masks_ga49bb44800a0defc2dd1efb27263f7c52}{I2C\_FLT\_STOPF\_MASK} | I2C\_FLT\_STARTF\_MASK))))) | ( \(\backslash\)
        (uint8\_t)(Mask))) \(\backslash\)
    )
\end{DoxyCode}


Clears bus status interrupt flags of interrupts specified by Mask. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of interrupt clear requests. Use constants from group \char`\"{}\+Status flags constants.\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+F\+LT, I2\+C1\+\_\+\+F\+LT, I2\+C2\+\_\+\+F\+LT (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a214f108ab2d4b6958752750f6700b855}{I2C\_PDD\_ClearBusStatusInterruptFlags}(<peripheral>\_BASE\_PTR,
\hyperlink{_i2_c___p_d_d_8h_aebd6cb197dff8f6cc66e3cc089d6ab3f}{I2C\_PDD\_BUS\_STOP\_FLAG});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a47bc2e26aacdf1c2dc48b52253941036}\label{_i2_c___p_d_d_8h_a47bc2e26aacdf1c2dc48b52253941036}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}{I2C\_PDD\_ClearInterruptFlags}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      I2C\_S\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(( \(\backslash\)
         \hyperlink{group___i2_c___register___accessor___macros_gaba7d61b90ba883e4e9711a54e4526465}{I2C\_S\_REG}(PeripheralBase)) & ( \(\backslash\)
         (uint8\_t)(~(uint8\_t)(\hyperlink{group___i2_c___register___masks_ga23f38878179bb0186dd2c64698417ec3}{I2C\_S\_IICIF\_MASK} | \hyperlink{group___i2_c___register___masks_ga5f4949ee45450ae24a9885c8a0b5b71d}{I2C\_S\_ARBL\_MASK}))))) | ( \(\backslash\)
        (uint8\_t)(Mask))) \(\backslash\)
    )
\end{DoxyCode}


Clears interrupt flags of interrupts specified by Mask. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of interrupt clear requests. Use constants from group \char`\"{}\+Status flags constants (for Read\+Status\+Reg, Get\+Interrupt\+Flags,
       Clear\+Interrupt\+Flags macros).\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+S, I2\+C1\+\_\+S, I2\+C2\+\_\+S, I2\+C0\+\_\+\+S1, I2\+C1\+\_\+\+S1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a47bc2e26aacdf1c2dc48b52253941036}{I2C\_PDD\_ClearInterruptFlags}(<peripheral>\_BASE\_PTR,
\hyperlink{_i2_c___p_d_d_8h_a250b1137a59a805de1ae218b3805f814}{I2C\_PDD\_RX\_ACKNOWLEDGE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a9a96e4cc59120017ecf068ce9b1df987}\label{_i2_c___p_d_d_8h_a9a96e4cc59120017ecf068ce9b1df987}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+S\+C\+L\+Timeout\+Interrupt\+Flags@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+S\+C\+L\+Timeout\+Interrupt\+Flags}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+S\+C\+L\+Timeout\+Interrupt\+Flags@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+S\+C\+L\+Timeout\+Interrupt\+Flags}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+S\+C\+L\+Timeout\+Interrupt\+Flags}{I2C\_PDD\_ClearSCLTimeoutInterruptFlags}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Clear\+S\+C\+L\+Timeout\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_SMB\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       \hyperlink{group___i2_c___register___accessor___macros_ga320d358df195778429696e7755acc5e8}{I2C\_SMB\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint8\_t)(~(uint8\_t)(\hyperlink{group___i2_c___register___masks_ga19239e39699b975c050e78098f1160be}{I2C\_SMB\_SLTF\_MASK} | 
      \hyperlink{group___i2_c___register___masks_gac393f25577923046bb7755b7f398db70}{I2C\_SMB\_SHTF2\_MASK}))))) | ( \(\backslash\)
      (uint8\_t)(Mask))) \(\backslash\)
  )
\end{DoxyCode}


Clears interrupt flags of interrupts specified by Mask. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of interrupt clear requests. Use constants from group "S\+CL timeout flags constants (for Get\+S\+C\+L\+Timeout\+Interrupt\+Flags, Clear\+S\+C\+L\+Timeout\+Interrupt\+Flags macros).". This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+MB, I2\+C1\+\_\+\+S\+MB, I2\+C2\+\_\+\+S\+MB (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a9a96e4cc59120017ecf068ce9b1df987}{I2C\_PDD\_ClearSCLTimeoutInterruptFlags}(<peripheral>\_BASE\_PTR,
\hyperlink{_i2_c___p_d_d_8h_a6d1d068d8f797a21df1c575dad94d876}{I2C\_PDD\_SCL\_LOW\_TIMEOUT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a664e250c8e32312238169dbbfa143c3a}\label{_i2_c___p_d_d_8h_a664e250c8e32312238169dbbfa143c3a}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Bus\+Stop\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Bus\+Stop\+Interrupt}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Bus\+Stop\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Bus\+Stop\+Interrupt}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Bus\+Stop\+Interrupt}{I2C\_PDD\_DisableBusStopInterrupt}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Bus\+Stop\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_FLT\_REG(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_gaa27b045912504147aa01e74d861bcc9b}{I2C\_FLT\_STOPIE\_MASK})) & ( \(\backslash\)
      (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_ga49bb44800a0defc2dd1efb27263f7c52}{I2C\_FLT\_STOPF\_MASK}))) \(\backslash\)
  )
\end{DoxyCode}


Disables the bus stop interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+F\+LT, I2\+C1\+\_\+\+F\+LT (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a664e250c8e32312238169dbbfa143c3a}{I2C\_PDD\_DisableBusStopInterrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a6dfbe9d76bc7d669ea17383155e8d167}\label{_i2_c___p_d_d_8h_a6dfbe9d76bc7d669ea17383155e8d167}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Bus\+Stop\+Or\+Start\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Bus\+Stop\+Or\+Start\+Interrupt}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Bus\+Stop\+Or\+Start\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Bus\+Stop\+Or\+Start\+Interrupt}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Bus\+Stop\+Or\+Start\+Interrupt}{I2C\_PDD\_DisableBusStopOrStartInterrupt}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Bus\+Stop\+Or\+Start\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_FLT\_REG(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(~(uint8\_t)I2C\_FLT\_SSIE\_MASK)) & (( \(\backslash\)
      (uint8\_t)(~(uint8\_t)I2C\_FLT\_STARTF\_MASK)) & ( \(\backslash\)
      (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_ga49bb44800a0defc2dd1efb27263f7c52}{I2C\_FLT\_STOPF\_MASK})))) \(\backslash\)
  )
\end{DoxyCode}


Disables the bus stop or start interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+F\+LT, I2\+C1\+\_\+\+F\+LT, I2\+C2\+\_\+\+F\+LT (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a6dfbe9d76bc7d669ea17383155e8d167}{I2C\_PDD\_DisableBusStopOrStartInterrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_abaf4798c98d22f701fe1f18f6bfbce58}\label{_i2_c___p_d_d_8h_abaf4798c98d22f701fe1f18f6bfbce58}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}{I2C\_PDD\_DisableInterrupt}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C1\_REG(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_gada20a7267cfb048f5f30adacf115a9c6}{I2C\_C1\_IICIE\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Disables the I2C interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C1, I2\+C1\+\_\+\+C1, I2\+C2\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_abaf4798c98d22f701fe1f18f6bfbce58}{I2C\_PDD\_DisableInterrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ad96efd135293333f8f6f52205819bc3b}\label{_i2_c___p_d_d_8h_ad96efd135293333f8f6f52205819bc3b}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+S\+C\+L\+Timeout\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+S\+C\+L\+Timeout\+Interrupt}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+S\+C\+L\+Timeout\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+S\+C\+L\+Timeout\+Interrupt}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+S\+C\+L\+Timeout\+Interrupt}{I2C\_PDD\_DisableSCLTimeoutInterrupt}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Disable\+S\+C\+L\+Timeout\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_SMB\_REG(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_gad123ad3f9e1362d2ee5bd403cdf34327}{I2C\_SMB\_SHTF2IE\_MASK})) & (( \(\backslash\)
      (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_gac393f25577923046bb7755b7f398db70}{I2C\_SMB\_SHTF2\_MASK})) & ( \(\backslash\)
      (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_ga19239e39699b975c050e78098f1160be}{I2C\_SMB\_SLTF\_MASK})))) \(\backslash\)
  )
\end{DoxyCode}


Disables S\+CL high and S\+DA low timeout interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+MB, I2\+C1\+\_\+\+S\+MB, I2\+C2\+\_\+\+S\+MB (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_ad96efd135293333f8f6f52205819bc3b}{I2C\_PDD\_DisableSCLTimeoutInterrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a085516e8783518866ef7e322ba9b1950}\label{_i2_c___p_d_d_8h_a085516e8783518866ef7e322ba9b1950}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Address\+Extension@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Address\+Extension}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Address\+Extension@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Address\+Extension}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Address\+Extension}{I2C\_PDD\_EnableAddressExtension}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Address\+Extension(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_ga27c7ad30a1ae595f33d8644b381be049}{I2C\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_ga331301810a6ac65f43e66b78bbde4c91}{I2C\_C2\_ADEXT\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___i2_c___register___masks_ga266bbd66a022e8b78eb5501d9d927164}{I2C\_C2\_ADEXT\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables extension address. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of extension address. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C2, I2\+C1\+\_\+\+C2, I2\+C2\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a085516e8783518866ef7e322ba9b1950}{I2C\_PDD\_EnableAddressExtension}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a8789bd9f675363e2b1a97b2d8c48453c}\label{_i2_c___p_d_d_8h_a8789bd9f675363e2b1a97b2d8c48453c}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bus\+Stop\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bus\+Stop\+Interrupt}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bus\+Stop\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bus\+Stop\+Interrupt}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bus\+Stop\+Interrupt}{I2C\_PDD\_EnableBusStopInterrupt}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bus\+Stop\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_FLT\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_ga3eacf50cc16f3a822d765b681f781d90}{I2C\_FLT\_REG}(PeripheralBase) | \hyperlink{group___i2_c___register___masks_gaa27b045912504147aa01e74d861bcc9b}{I2C\_FLT\_STOPIE\_MASK})) & ( \(\backslash\)
      (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_ga49bb44800a0defc2dd1efb27263f7c52}{I2C\_FLT\_STOPF\_MASK}))) \(\backslash\)
  )
\end{DoxyCode}


Enables the bus stop interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+F\+LT, I2\+C1\+\_\+\+F\+LT (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a8789bd9f675363e2b1a97b2d8c48453c}{I2C\_PDD\_EnableBusStopInterrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ad090ad86ba8cf4ff8e40f7b2bd360173}\label{_i2_c___p_d_d_8h_ad090ad86ba8cf4ff8e40f7b2bd360173}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bus\+Stop\+Or\+Start\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bus\+Stop\+Or\+Start\+Interrupt}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bus\+Stop\+Or\+Start\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bus\+Stop\+Or\+Start\+Interrupt}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bus\+Stop\+Or\+Start\+Interrupt}{I2C\_PDD\_EnableBusStopOrStartInterrupt}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Bus\+Stop\+Or\+Start\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_FLT\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_ga3eacf50cc16f3a822d765b681f781d90}{I2C\_FLT\_REG}(PeripheralBase) | I2C\_FLT\_SSIE\_MASK)) & (( \(\backslash\)
      (uint8\_t)(~(uint8\_t)I2C\_FLT\_STARTF\_MASK)) & ( \(\backslash\)
      (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_ga49bb44800a0defc2dd1efb27263f7c52}{I2C\_FLT\_STOPF\_MASK})))) \(\backslash\)
  )
\end{DoxyCode}


Enables the bus stop or start interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+F\+LT, I2\+C1\+\_\+\+F\+LT, I2\+C2\+\_\+\+F\+LT (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_ad090ad86ba8cf4ff8e40f7b2bd360173}{I2C\_PDD\_EnableBusStopOrStartInterrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ada078dfdda67b0ad1eca849d62658f91}\label{_i2_c___p_d_d_8h_ada078dfdda67b0ad1eca849d62658f91}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device}{I2C\_PDD\_EnableDevice}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_gab99b9e99fa2eda1aac30eff81842ce36}{I2C\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_ga93aaf10d7a7527ef23e270b7a2dd335d}{I2C\_C1\_IICEN\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___i2_c___register___masks_ga963bec89f31364bb2dfe369173d8d412}{I2C\_C1\_IICEN\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables I2C device. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of device. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C1, I2\+C1\+\_\+\+C1, I2\+C2\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_ada078dfdda67b0ad1eca849d62658f91}{I2C\_PDD\_EnableDevice}(<peripheral>\_BASE\_PTR, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_aecd8a2fde9ebc2bc97bbd6cf78baa43d}\label{_i2_c___p_d_d_8h_aecd8a2fde9ebc2bc97bbd6cf78baa43d}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request}{I2C\_PDD\_EnableDmaRequest}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_gab99b9e99fa2eda1aac30eff81842ce36}{I2C\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_gadfd8fccdd35a4944a1e53ffa26e5d06b}{I2C\_C1\_DMAEN\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables the D\+MA transfer. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of D\+MA function. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C1, I2\+C1\+\_\+\+C1, I2\+C2\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_aecd8a2fde9ebc2bc97bbd6cf78baa43d}{I2C\_PDD\_EnableDmaRequest}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ae06e4ce5a7146dbd28be39f4440d8591}\label{_i2_c___p_d_d_8h_ae06e4ce5a7146dbd28be39f4440d8591}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fast\+Sm\+Bus\+Nack\+Ack@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fast\+Sm\+Bus\+Nack\+Ack}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fast\+Sm\+Bus\+Nack\+Ack@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fast\+Sm\+Bus\+Nack\+Ack}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fast\+Sm\+Bus\+Nack\+Ack}{I2C\_PDD\_EnableFastSmBusNackAck}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fast\+Sm\+Bus\+Nack\+Ack(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_SMB\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       \hyperlink{group___i2_c___register___accessor___macros_ga320d358df195778429696e7755acc5e8}{I2C\_SMB\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_ga6c32b35c6a034b2d36c8341e41e1f5e0}{I2C\_SMB\_FACK\_MASK})) & (( \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_gac393f25577923046bb7755b7f398db70}{I2C\_SMB\_SHTF2\_MASK})) & ( \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_ga19239e39699b975c050e78098f1160be}{I2C\_SMB\_SLTF\_MASK})))))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___i2_c___register___masks_ga8818be9583854e197aa6f7197d42e825}{I2C\_SMB\_FACK\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables fast S\+M\+Bus N\+A\+C\+K/\+A\+CK. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying if S\+M\+Bus alert response will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+MB, I2\+C1\+\_\+\+S\+MB, I2\+C2\+\_\+\+S\+MB (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_ae06e4ce5a7146dbd28be39f4440d8591}{I2C\_PDD\_EnableFastSmBusNackAck}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ac98f85c295d3c6605285607b4c984c03}\label{_i2_c___p_d_d_8h_ac98f85c295d3c6605285607b4c984c03}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+General\+Call\+Address@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+General\+Call\+Address}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+General\+Call\+Address@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+General\+Call\+Address}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+General\+Call\+Address}{I2C\_PDD\_EnableGeneralCallAddress}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+General\+Call\+Address(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_ga27c7ad30a1ae595f33d8644b381be049}{I2C\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_gabe69d0985ed23c71c071a6ebd93f65df}{I2C\_C2\_GCAEN\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___i2_c___register___masks_ga2621c8acf26335441da9ced92ca4d29f}{I2C\_C2\_GCAEN\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables general call address. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of general call address function. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable
       states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C2, I2\+C1\+\_\+\+C2, I2\+C2\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_ac98f85c295d3c6605285607b4c984c03}{I2C\_PDD\_EnableGeneralCallAddress}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a14213d164e70354781ce806182be238a}\label{_i2_c___p_d_d_8h_a14213d164e70354781ce806182be238a}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}{I2C\_PDD\_EnableInterrupt}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C1\_REG(PeripheralBase) |= \(\backslash\)
     I2C\_C1\_IICIE\_MASK \(\backslash\)
  )
\end{DoxyCode}


Enables the I2C interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C1, I2\+C1\+\_\+\+C1, I2\+C2\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a14213d164e70354781ce806182be238a}{I2C\_PDD\_EnableInterrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_aafbe73d9b1f2e3b4bff572ddb75a9104}\label{_i2_c___p_d_d_8h_aafbe73d9b1f2e3b4bff572ddb75a9104}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Range\+Address\+Match@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Range\+Address\+Match}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Range\+Address\+Match@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Range\+Address\+Match}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Range\+Address\+Match}{I2C\_PDD\_EnableRangeAddressMatch}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Range\+Address\+Match(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_ga27c7ad30a1ae595f33d8644b381be049}{I2C\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_ga70911373d5619a4d8376777446085856}{I2C\_C2\_RMEN\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___i2_c___register___masks_ga802a10e2d279895ec0230b4701b1a4bf}{I2C\_C2\_RMEN\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables range address matching. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of range address matching function. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable
       states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C2, I2\+C1\+\_\+\+C2, I2\+C2\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_aafbe73d9b1f2e3b4bff572ddb75a9104}{I2C\_PDD\_EnableRangeAddressMatch}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ac013412d5ce8a1eb1535680f4a7f9595}\label{_i2_c___p_d_d_8h_ac013412d5ce8a1eb1535680f4a7f9595}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+S\+C\+L\+Timeout\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+S\+C\+L\+Timeout\+Interrupt}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+S\+C\+L\+Timeout\+Interrupt@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+S\+C\+L\+Timeout\+Interrupt}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+S\+C\+L\+Timeout\+Interrupt}{I2C\_PDD\_EnableSCLTimeoutInterrupt}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+S\+C\+L\+Timeout\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_SMB\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_ga320d358df195778429696e7755acc5e8}{I2C\_SMB\_REG}(PeripheralBase) | \hyperlink{group___i2_c___register___masks_gad123ad3f9e1362d2ee5bd403cdf34327}{I2C\_SMB\_SHTF2IE\_MASK})) & (( \(\backslash\)
      (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_gac393f25577923046bb7755b7f398db70}{I2C\_SMB\_SHTF2\_MASK})) & ( \(\backslash\)
      (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_ga19239e39699b975c050e78098f1160be}{I2C\_SMB\_SLTF\_MASK})))) \(\backslash\)
  )
\end{DoxyCode}


Enables S\+CL high and S\+DA low timeout interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+MB, I2\+C1\+\_\+\+S\+MB, I2\+C2\+\_\+\+S\+MB (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_ac013412d5ce8a1eb1535680f4a7f9595}{I2C\_PDD\_EnableSCLTimeoutInterrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_adea5904ad5e7448197d56b801f40ff86}\label{_i2_c___p_d_d_8h_adea5904ad5e7448197d56b801f40ff86}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Second\+I2\+C\+Address@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Second\+I2\+C\+Address}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Second\+I2\+C\+Address@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Second\+I2\+C\+Address}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Second\+I2\+C\+Address}{I2C\_PDD\_EnableSecondI2CAddress}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Second\+I2\+C\+Address(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_SMB\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       \hyperlink{group___i2_c___register___accessor___macros_ga320d358df195778429696e7755acc5e8}{I2C\_SMB\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_gae54c99ffbc7df399f532cf0ddea2b43a}{I2C\_SMB\_SIICAEN\_MASK})) & (( \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_gac393f25577923046bb7755b7f398db70}{I2C\_SMB\_SHTF2\_MASK})) & ( \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_ga19239e39699b975c050e78098f1160be}{I2C\_SMB\_SLTF\_MASK})))))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___i2_c___register___masks_ga4a1109dbb19a0b37d8b7afcc6cfeba1b}{I2C\_SMB\_SIICAEN\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables S\+M\+Bus device default address. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying if S\+M\+Bus device default address will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+MB, I2\+C1\+\_\+\+S\+MB, I2\+C2\+\_\+\+S\+MB (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_adea5904ad5e7448197d56b801f40ff86}{I2C\_PDD\_EnableSecondI2CAddress}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a963bd794b78dcd7b0b8bd19b88e215e7}\label{_i2_c___p_d_d_8h_a963bd794b78dcd7b0b8bd19b88e215e7}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Slave\+Baud\+Control\+By\+Master@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Slave\+Baud\+Control\+By\+Master}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Slave\+Baud\+Control\+By\+Master@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Slave\+Baud\+Control\+By\+Master}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Slave\+Baud\+Control\+By\+Master}{I2C\_PDD\_EnableSlaveBaudControlByMaster}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Slave\+Baud\+Control\+By\+Master(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      I2C\_C2\_REG(PeripheralBase) |= \(\backslash\)
       I2C\_C2\_SBRC\_MASK) : ( \(\backslash\)
      \hyperlink{group___i2_c___register___accessor___macros_ga27c7ad30a1ae595f33d8644b381be049}{I2C\_C2\_REG}(PeripheralBase) &= \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_gad5acb46182264a92f1f7ca818146d44e}{I2C\_C2\_SBRC\_MASK})) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables slave baud rate control by master device. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of slave baud rate control. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C2, I2\+C1\+\_\+\+C2, I2\+C2\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a963bd794b78dcd7b0b8bd19b88e215e7}{I2C\_PDD\_EnableSlaveBaudControlByMaster}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ae9594c3f9b2ca6d3fcd525fd619f5f7c}\label{_i2_c___p_d_d_8h_ae9594c3f9b2ca6d3fcd525fd619f5f7c}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Sm\+Bus\+Alert\+Response\+Address@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Sm\+Bus\+Alert\+Response\+Address}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Sm\+Bus\+Alert\+Response\+Address@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Sm\+Bus\+Alert\+Response\+Address}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Sm\+Bus\+Alert\+Response\+Address}{I2C\_PDD\_EnableSmBusAlertResponseAddress}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Sm\+Bus\+Alert\+Response\+Address(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_SMB\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       \hyperlink{group___i2_c___register___accessor___macros_ga320d358df195778429696e7755acc5e8}{I2C\_SMB\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_ga23b35683fd53d9982486462740d577c8}{I2C\_SMB\_ALERTEN\_MASK})) & (( \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_gac393f25577923046bb7755b7f398db70}{I2C\_SMB\_SHTF2\_MASK})) & ( \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_ga19239e39699b975c050e78098f1160be}{I2C\_SMB\_SLTF\_MASK})))))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___i2_c___register___masks_gab3807b572e12675922212a4ccfaf9327}{I2C\_SMB\_ALERTEN\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables S\+M\+Bus alert response address. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying if S\+M\+Bus alert response will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+MB, I2\+C1\+\_\+\+S\+MB, I2\+C2\+\_\+\+S\+MB (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_ae9594c3f9b2ca6d3fcd525fd619f5f7c}{I2C\_PDD\_EnableSmBusAlertResponseAddress}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a2e14407d706f15f33dc507b45ed615f5}\label{_i2_c___p_d_d_8h_a2e14407d706f15f33dc507b45ed615f5}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Stop\+Hold\+Off\+Mode@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Stop\+Hold\+Off\+Mode}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Stop\+Hold\+Off\+Mode@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Stop\+Hold\+Off\+Mode}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Stop\+Hold\+Off\+Mode}{I2C\_PDD\_EnableStopHoldOffMode}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Stop\+Hold\+Off\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      I2C\_FLT\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(( \(\backslash\)
         \hyperlink{group___i2_c___register___accessor___macros_ga3eacf50cc16f3a822d765b681f781d90}{I2C\_FLT\_REG}(PeripheralBase)) & (( \(\backslash\)
         (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_gac404fda03fc23c08a56018d6ab2fc977}{I2C\_FLT\_SHEN\_MASK})) & (( \(\backslash\)
         (uint8\_t)(~(uint8\_t)I2C\_FLT\_STARTF\_MASK)) & ( \(\backslash\)
         (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_ga49bb44800a0defc2dd1efb27263f7c52}{I2C\_FLT\_STOPF\_MASK})))))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___i2_c___register___masks_ga5d6c7b67f99e1f592d199bb77f7d5605}{I2C\_FLT\_SHEN\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Enables/disables stop mode holdoff. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of stop mode holdoff. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+F\+LT, I2\+C1\+\_\+\+F\+LT, I2\+C2\+\_\+\+F\+LT (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a2e14407d706f15f33dc507b45ed615f5}{I2C\_PDD\_EnableStopHoldOffMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ae17d9e23158984a9eb7259f09f275378}\label{_i2_c___p_d_d_8h_ae17d9e23158984a9eb7259f09f275378}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Acknowledge@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Acknowledge}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Acknowledge@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Acknowledge}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Acknowledge}{I2C\_PDD\_EnableTransmitAcknowledge}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Acknowledge(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      I2C\_C1\_REG(PeripheralBase) |= \(\backslash\)
       I2C\_C1\_TXAK\_MASK) : ( \(\backslash\)
      \hyperlink{group___i2_c___register___accessor___macros_gab99b9e99fa2eda1aac30eff81842ce36}{I2C\_C1\_REG}(PeripheralBase) &= \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_gaebf88a6e1a433272e606980474b4e577}{I2C\_C1\_TXAK\_MASK})) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables an acknowledge signal to be sent to the bus at the ninth clock bit after receiving one byte of data. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of acknowledge signal. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C1, I2\+C1\+\_\+\+C1, I2\+C2\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_ae17d9e23158984a9eb7259f09f275378}{I2C\_PDD\_EnableTransmitAcknowledge}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a9669e61345d3346341e86ada4973841d}\label{_i2_c___p_d_d_8h_a9669e61345d3346341e86ada4973841d}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Wake\+Up@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Wake\+Up}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Wake\+Up@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Wake\+Up}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Wake\+Up}{I2C\_PDD\_EnableWakeUp}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Enable\+Wake\+Up(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_gab99b9e99fa2eda1aac30eff81842ce36}{I2C\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_ga708d3eded28946d6f2e4b7ed5aff8fe8}{I2C\_C1\_WUEN\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___i2_c___register___masks_gad1bec740751b47fd0f4e02d913c3b287}{I2C\_C1\_WUEN\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables the wakeup function in stop3 mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of wakeup function. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C1, I2\+C1\+\_\+\+C1, I2\+C2\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a9669e61345d3346341e86ada4973841d}{I2C\_PDD\_EnableWakeUp}(<peripheral>\_BASE\_PTR, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_afa96d734f3bbc24178df26e2b4595c95}\label{_i2_c___p_d_d_8h_afa96d734f3bbc24178df26e2b4595c95}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+1@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+1}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+1@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+1}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+1}{I2C\_PDD\_FREQUENCY\_MUL\_1}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+1~0U}

Multiplier factor = 1 \mbox{\Hypertarget{_i2_c___p_d_d_8h_a07df158fe513df090d9a780d83110617}\label{_i2_c___p_d_d_8h_a07df158fe513df090d9a780d83110617}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+2@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+2}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+2@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+2}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+2}{I2C\_PDD\_FREQUENCY\_MUL\_2}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+2~0x1U}

Multiplier factor = 2 \mbox{\Hypertarget{_i2_c___p_d_d_8h_aa2fd6c02ac6cbefd44bd3ea98b8a8ecc}\label{_i2_c___p_d_d_8h_aa2fd6c02ac6cbefd44bd3ea98b8a8ecc}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+4@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+4}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+4@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+4}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+4}{I2C\_PDD\_FREQUENCY\_MUL\_4}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+M\+U\+L\+\_\+4~0x2U}

Multiplier factor = 4 \mbox{\Hypertarget{_i2_c___p_d_d_8h_a3908fc9ad70b8e9ee0e665687f2f95a8}\label{_i2_c___p_d_d_8h_a3908fc9ad70b8e9ee0e665687f2f95a8}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Bus\+Status@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Bus\+Status}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Bus\+Status@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Bus\+Status}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Bus\+Status}{I2C\_PDD\_GetBusStatus}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Bus\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_gaba7d61b90ba883e4e9711a54e4526465}{I2C\_S\_REG}(PeripheralBase) & \hyperlink{group___i2_c___register___masks_ga2e9a4cd81bee477ce0bb8f04dde5a836}{I2C\_S\_BUSY\_MASK}) \(\backslash\)
    )
\end{DoxyCode}


Returns status of the B\+US. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+B\+U\+S status constants (for Get\+Bus\+Status macro).\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+S, I2\+C1\+\_\+S, I2\+C2\+\_\+S, I2\+C0\+\_\+\+S1, I2\+C1\+\_\+\+S1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_i2_c___p_d_d_8h_a3908fc9ad70b8e9ee0e665687f2f95a8}{I2C\_PDD\_GetBusStatus}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a832265f4e392af7bd5d3d20dfc649e18}\label{_i2_c___p_d_d_8h_a832265f4e392af7bd5d3d20dfc649e18}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Sm\+Bus\+Acknowledge@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Sm\+Bus\+Acknowledge}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Sm\+Bus\+Acknowledge@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Sm\+Bus\+Acknowledge}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Sm\+Bus\+Acknowledge}{I2C\_PDD\_GetFastSmBusAcknowledge}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Sm\+Bus\+Acknowledge(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_ga320d358df195778429696e7755acc5e8}{I2C\_SMB\_REG}(PeripheralBase) & \hyperlink{group___i2_c___register___masks_ga6c32b35c6a034b2d36c8341e41e1f5e0}{I2C\_SMB\_FACK\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Fast N\+A\+C\+K/\+A\+CK enable bit. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Fast S\+M\+Bus Acknowledge constants (for
        Get\+Fast\+Sm\+Bus\+Acknowledge macro).\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+MB, I2\+C1\+\_\+\+S\+MB, I2\+C2\+\_\+\+S\+MB (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_i2_c___p_d_d_8h_a832265f4e392af7bd5d3d20dfc649e18}{I2C\_PDD\_GetFastSmBusAcknowledge}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a1827327e5e37727d4c0a328440715570}\label{_i2_c___p_d_d_8h_a1827327e5e37727d4c0a328440715570}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}{I2C\_PDD\_GetInterruptFlags}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       \hyperlink{group___i2_c___register___accessor___macros_gaba7d61b90ba883e4e9711a54e4526465}{I2C\_S\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        \hyperlink{group___i2_c___register___masks_ga20501abab9a2b23ac99fa69e87b2730d}{I2C\_S\_TCF\_MASK}) | (( \(\backslash\)
        I2C\_S\_IICIF\_MASK) | (( \(\backslash\)
        \hyperlink{group___i2_c___register___masks_ga8176df0a3138ff19cc2551531d61fb2c}{I2C\_S\_RAM\_MASK}) | (( \(\backslash\)
        I2C\_S\_ARBL\_MASK) | ( \(\backslash\)
        \hyperlink{group___i2_c___register___masks_ga2d60d97ef284aae3bcec1b9b9135a37f}{I2C\_S\_IAAS\_MASK}))))))) \(\backslash\)
    )
\end{DoxyCode}


Returns a value that represents a mask of active (pending) interrupts. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+Status flags constants (for Read\+Status\+Reg,
        Get\+Interrupt\+Flags, Clear\+Interrupt\+Flags macros).\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+S, I2\+C1\+\_\+S, I2\+C2\+\_\+S, I2\+C0\+\_\+\+S1, I2\+C1\+\_\+\+S1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_i2_c___p_d_d_8h_a1827327e5e37727d4c0a328440715570}{I2C\_PDD\_GetInterruptFlags}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a19fb964904a1c07c3cd227e4b96e8d86}\label{_i2_c___p_d_d_8h_a19fb964904a1c07c3cd227e4b96e8d86}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Master\+Mode@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Master\+Mode}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Master\+Mode@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Master\+Mode}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Master\+Mode}{I2C\_PDD\_GetMasterMode}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Master\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_gab99b9e99fa2eda1aac30eff81842ce36}{I2C\_C1\_REG}(PeripheralBase) & \hyperlink{group___i2_c___register___masks_ga4c4f11999967dae4bcf93fcefda51ebe}{I2C\_C1\_MST\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns the current operating mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Master mode constants (for Master\+Mode,
        Get\+Master\+Mode macros).\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C1, I2\+C1\+\_\+\+C1, I2\+C2\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_i2_c___p_d_d_8h_a19fb964904a1c07c3cd227e4b96e8d86}{I2C\_PDD\_GetMasterMode}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ae586c71b522c6a2eeff15b327c558761}\label{_i2_c___p_d_d_8h_ae586c71b522c6a2eeff15b327c558761}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+S\+C\+L\+Timeout\+Interrupt\+Flags@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+S\+C\+L\+Timeout\+Interrupt\+Flags}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+S\+C\+L\+Timeout\+Interrupt\+Flags@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+S\+C\+L\+Timeout\+Interrupt\+Flags}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+S\+C\+L\+Timeout\+Interrupt\+Flags}{I2C\_PDD\_GetSCLTimeoutInterruptFlags}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+S\+C\+L\+Timeout\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(( \(\backslash\)
     \hyperlink{group___i2_c___register___accessor___macros_ga320d358df195778429696e7755acc5e8}{I2C\_SMB\_REG}(PeripheralBase)) & ( \(\backslash\)
     (uint8\_t)(\hyperlink{group___i2_c___register___masks_ga19239e39699b975c050e78098f1160be}{I2C\_SMB\_SLTF\_MASK} | (\hyperlink{group___i2_c___register___masks_gaefffa6f332bf3bd19ea55db0d1848546}{I2C\_SMB\_SHTF1\_MASK} | 
      \hyperlink{group___i2_c___register___masks_gac393f25577923046bb7755b7f398db70}{I2C\_SMB\_SHTF2\_MASK})))) \(\backslash\)
  )
\end{DoxyCode}


Returns a value that represents a mask of active (pending) interrupts. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+S\+C\+L timeout flags constants (for
        Get\+S\+C\+L\+Timeout\+Interrupt\+Flags, Clear\+S\+C\+L\+Timeout\+Interrupt\+Flags macros).\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+MB, I2\+C1\+\_\+\+S\+MB, I2\+C2\+\_\+\+S\+MB (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_i2_c___p_d_d_8h_ae586c71b522c6a2eeff15b327c558761}{I2C\_PDD\_GetSCLTimeoutInterruptFlags}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ac833fff96ccfc38155b8be0ecb569f8d}\label{_i2_c___p_d_d_8h_ac833fff96ccfc38155b8be0ecb569f8d}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Transmit\+Mode@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Transmit\+Mode}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Transmit\+Mode@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Transmit\+Mode}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Transmit\+Mode}{I2C\_PDD\_GetTransmitMode}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Get\+Transmit\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_gab99b9e99fa2eda1aac30eff81842ce36}{I2C\_C1\_REG}(PeripheralBase) & \hyperlink{group___i2_c___register___masks_gaf2c2222f863ed79996904cac957fbcf2}{I2C\_C1\_TX\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns the current direction mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Transmit mode constants (for Set\+Transmit\+Mode,
        Get\+Transmit\+Mode macros).\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C1, I2\+C1\+\_\+\+C1, I2\+C2\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_i2_c___p_d_d_8h_ac833fff96ccfc38155b8be0ecb569f8d}{I2C\_PDD\_GetTransmitMode}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ab165837310c63e4e40bb7bacd66d2be9}\label{_i2_c___p_d_d_8h_ab165837310c63e4e40bb7bacd66d2be9}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+L\+AG@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+L\+AG}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+L\+AG@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+L\+AG}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+L\+AG}{I2C\_PDD\_INTERRUPT\_FLAG}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+L\+AG~\hyperlink{group___i2_c___register___masks_ga23f38878179bb0186dd2c64698417ec3}{I2\+C\+\_\+\+S\+\_\+\+I\+I\+C\+I\+F\+\_\+\+M\+A\+SK}}

Interrupt flag. \mbox{\Hypertarget{_i2_c___p_d_d_8h_ac5b5bf3d9ea64a6f7f9cc0c2937c16b5}\label{_i2_c___p_d_d_8h_ac5b5bf3d9ea64a6f7f9cc0c2937c16b5}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE}{I2C\_PDD\_MASTER\_MODE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE~0x20U}

Master mode. \mbox{\Hypertarget{_i2_c___p_d_d_8h_a87ff122c6584d298986293a40b0dcc31}\label{_i2_c___p_d_d_8h_a87ff122c6584d298986293a40b0dcc31}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+CH@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+CH}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+CH@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+CH}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+CH}{I2C\_PDD\_RANGE\_ADDRESS\_MATCH}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+CH~\hyperlink{group___i2_c___register___masks_ga8176df0a3138ff19cc2551531d61fb2c}{I2\+C\+\_\+\+S\+\_\+\+R\+A\+M\+\_\+\+M\+A\+SK}}

Range address match. \mbox{\Hypertarget{_i2_c___p_d_d_8h_a01948be83c71a7c2a3f47236dd39e2d7}\label{_i2_c___p_d_d_8h_a01948be83c71a7c2a3f47236dd39e2d7}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Address1\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Address1\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Address1\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Address1\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Address1\+Reg}{I2C\_PDD\_ReadAddress1Reg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Address1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_A1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads address 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+A1, I2\+C1\+\_\+\+A1, I2\+C2\+\_\+\+A1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_i2_c___p_d_d_8h_a01948be83c71a7c2a3f47236dd39e2d7}{I2C\_PDD\_ReadAddress1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ad3e88b1a946ff0a7af1bbc67ca62880a}\label{_i2_c___p_d_d_8h_ad3e88b1a946ff0a7af1bbc67ca62880a}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Address2\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Address2\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Address2\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Address2\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Address2\+Reg}{I2C\_PDD\_ReadAddress2Reg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Address2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_A2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads address 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+A2, I2\+C1\+\_\+\+A2, I2\+C2\+\_\+\+A2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_i2_c___p_d_d_8h_ad3e88b1a946ff0a7af1bbc67ca62880a}{I2C\_PDD\_ReadAddress2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ad658597e993711eb377fda83b5af4abb}\label{_i2_c___p_d_d_8h_ad658597e993711eb377fda83b5af4abb}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Bus\+Status\+Flags@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Bus\+Status\+Flags}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Bus\+Status\+Flags@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Bus\+Status\+Flags}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Bus\+Status\+Flags}{I2C\_PDD\_ReadBusStatusFlags}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Bus\+Status\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_FLT\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the value of the bus status flags. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+Status flags constants.\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+F\+LT, I2\+C1\+\_\+\+F\+LT, I2\+C2\+\_\+\+F\+LT (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_i2_c___p_d_d_8h_ad658597e993711eb377fda83b5af4abb}{I2C\_PDD\_ReadBusStatusFlags}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a88913bfb06ab592acdf8bbb9b76b8d21}\label{_i2_c___p_d_d_8h_a88913bfb06ab592acdf8bbb9b76b8d21}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}{I2C\_PDD\_ReadControl1Reg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads control 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C1, I2\+C1\+\_\+\+C1, I2\+C2\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_i2_c___p_d_d_8h_a88913bfb06ab592acdf8bbb9b76b8d21}{I2C\_PDD\_ReadControl1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a7f46ed0e542235bf85212def8e025765}\label{_i2_c___p_d_d_8h_a7f46ed0e542235bf85212def8e025765}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}{I2C\_PDD\_ReadControl2Reg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads control 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C2, I2\+C1\+\_\+\+C2, I2\+C2\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_i2_c___p_d_d_8h_a7f46ed0e542235bf85212def8e025765}{I2C\_PDD\_ReadControl2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ae9da1491439affadd1b08138be0c0587}\label{_i2_c___p_d_d_8h_ae9da1491439affadd1b08138be0c0587}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}{I2C\_PDD\_ReadDataReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_D\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the data register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+D, I2\+C1\+\_\+D, I2\+C2\+\_\+D (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_i2_c___p_d_d_8h_ae9da1491439affadd1b08138be0c0587}{I2C\_PDD\_ReadDataReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a3c1d2c5a6f06d9b7b058378761d8574d}\label{_i2_c___p_d_d_8h_a3c1d2c5a6f06d9b7b058378761d8574d}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Frequency\+Divider\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Frequency\+Divider\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Frequency\+Divider\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Frequency\+Divider\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Frequency\+Divider\+Reg}{I2C\_PDD\_ReadFrequencyDividerReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Frequency\+Divider\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_F\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads frequency divider register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+F, I2\+C1\+\_\+F, I2\+C2\+\_\+F (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_i2_c___p_d_d_8h_a3c1d2c5a6f06d9b7b058378761d8574d}{I2C\_PDD\_ReadFrequencyDividerReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_affceac2a3c84289ca4793735125c1334}\label{_i2_c___p_d_d_8h_affceac2a3c84289ca4793735125c1334}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Input\+Glitch\+Filter\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Input\+Glitch\+Filter\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Input\+Glitch\+Filter\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Input\+Glitch\+Filter\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Input\+Glitch\+Filter\+Reg}{I2C\_PDD\_ReadInputGlitchFilterReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Input\+Glitch\+Filter\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_FLT\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads input glitch filter register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+F\+LT, I2\+C1\+\_\+\+F\+LT, I2\+C2\+\_\+\+F\+LT (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_i2_c___p_d_d_8h_affceac2a3c84289ca4793735125c1334}{I2C\_PDD\_ReadInputGlitchFilterReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a4abedeea05b0c8fbc09397a2fced24da}\label{_i2_c___p_d_d_8h_a4abedeea05b0c8fbc09397a2fced24da}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Range\+Address\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Range\+Address\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Range\+Address\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Range\+Address\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Range\+Address\+Reg}{I2C\_PDD\_ReadRangeAddressReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Range\+Address\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_RA\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads value of range address register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+RA, I2\+C1\+\_\+\+RA, I2\+C2\+\_\+\+RA (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_i2_c___p_d_d_8h_a4abedeea05b0c8fbc09397a2fced24da}{I2C\_PDD\_ReadRangeAddressReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_aa7280e1ef3f5446f76af68dc0692b4d5}\label{_i2_c___p_d_d_8h_aa7280e1ef3f5446f76af68dc0692b4d5}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Scl\+Low\+Timeout\+High\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Scl\+Low\+Timeout\+High\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Scl\+Low\+Timeout\+High\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Scl\+Low\+Timeout\+High\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Scl\+Low\+Timeout\+High\+Reg}{I2C\_PDD\_ReadSclLowTimeoutHighReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Scl\+Low\+Timeout\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_SLTH\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads S\+CL low timeout high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+L\+TH, I2\+C1\+\_\+\+S\+L\+TH, I2\+C2\+\_\+\+S\+L\+TH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_i2_c___p_d_d_8h_aa7280e1ef3f5446f76af68dc0692b4d5}{I2C\_PDD\_ReadSclLowTimeoutHighReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_afb842403fbbac2327cacd0afe99fcb7e}\label{_i2_c___p_d_d_8h_afb842403fbbac2327cacd0afe99fcb7e}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Scl\+Low\+Timeout\+Low\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Scl\+Low\+Timeout\+Low\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Scl\+Low\+Timeout\+Low\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Scl\+Low\+Timeout\+Low\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Scl\+Low\+Timeout\+Low\+Reg}{I2C\_PDD\_ReadSclLowTimeoutLowReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Scl\+Low\+Timeout\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_SLTL\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads S\+CL low timeout high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+L\+TL, I2\+C1\+\_\+\+S\+L\+TL, I2\+C2\+\_\+\+S\+L\+TL (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_i2_c___p_d_d_8h_afb842403fbbac2327cacd0afe99fcb7e}{I2C\_PDD\_ReadSclLowTimeoutLowReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a5d7af5ca65258e665c7054ed11a9255c}\label{_i2_c___p_d_d_8h_a5d7af5ca65258e665c7054ed11a9255c}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+S\+M\+Bus\+Control\+And\+Status\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+S\+M\+Bus\+Control\+And\+Status\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+S\+M\+Bus\+Control\+And\+Status\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+S\+M\+Bus\+Control\+And\+Status\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+S\+M\+Bus\+Control\+And\+Status\+Reg}{I2C\_PDD\_ReadSMBusControlAndStatusReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+S\+M\+Bus\+Control\+And\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_SMB\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads S\+M\+Bus control and status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+MB, I2\+C1\+\_\+\+S\+MB, I2\+C2\+\_\+\+S\+MB (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_i2_c___p_d_d_8h_a5d7af5ca65258e665c7054ed11a9255c}{I2C\_PDD\_ReadSMBusControlAndStatusReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_aba4b47b3afc4b0d16e279b0eb229772f}\label{_i2_c___p_d_d_8h_aba4b47b3afc4b0d16e279b0eb229772f}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg}{I2C\_PDD\_ReadStatusReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      I2C\_S\_REG(PeripheralBase) \(\backslash\)
    )
\end{DoxyCode}


Returns the value of the status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+Status flags constants (for Read\+Status\+Reg,
        Get\+Interrupt\+Flags, Clear\+Interrupt\+Flags macros).\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+S, I2\+C1\+\_\+S, I2\+C2\+\_\+S, I2\+C0\+\_\+\+S1, I2\+C1\+\_\+\+S1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_i2_c___p_d_d_8h_aba4b47b3afc4b0d16e279b0eb229772f}{I2C\_PDD\_ReadStatusReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a9ea4c83a78019b4d45b7aaea32154ad2}\label{_i2_c___p_d_d_8h_a9ea4c83a78019b4d45b7aaea32154ad2}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Repeat\+Start@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Repeat\+Start}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Repeat\+Start@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Repeat\+Start}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Repeat\+Start}{I2C\_PDD\_RepeatStart}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Repeat\+Start(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C1\_REG(PeripheralBase) |= \(\backslash\)
     I2C\_C1\_RSTA\_MASK \(\backslash\)
  )
\end{DoxyCode}


Generates a repeated S\+T\+A\+RT condition. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C1, I2\+C1\+\_\+\+C1, I2\+C2\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a9ea4c83a78019b4d45b7aaea32154ad2}{I2C\_PDD\_RepeatStart}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a250b1137a59a805de1ae218b3805f814}\label{_i2_c___p_d_d_8h_a250b1137a59a805de1ae218b3805f814}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+A\+C\+K\+N\+O\+W\+L\+E\+D\+GE@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+A\+C\+K\+N\+O\+W\+L\+E\+D\+GE}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+A\+C\+K\+N\+O\+W\+L\+E\+D\+GE@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+A\+C\+K\+N\+O\+W\+L\+E\+D\+GE}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+A\+C\+K\+N\+O\+W\+L\+E\+D\+GE}{I2C\_PDD\_RX\_ACKNOWLEDGE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+A\+C\+K\+N\+O\+W\+L\+E\+D\+GE~\hyperlink{group___i2_c___register___masks_gad24c329c5eb1d51b4d1bdf637f0071d3}{I2\+C\+\_\+\+S\+\_\+\+R\+X\+A\+K\+\_\+\+M\+A\+SK}}

Receive acknowledge. \mbox{\Hypertarget{_i2_c___p_d_d_8h_a30c3bd3746df2bce2427579488d7f403}\label{_i2_c___p_d_d_8h_a30c3bd3746df2bce2427579488d7f403}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}{I2C\_PDD\_RX\_DIRECTION}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON~0U}

S\+DA pin set as input. \mbox{\Hypertarget{_i2_c___p_d_d_8h_acfb5fb306dcf49d3c6a1bdb0082772d4}\label{_i2_c___p_d_d_8h_acfb5fb306dcf49d3c6a1bdb0082772d4}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+H\+I\+\_\+\+A\+N\+D\+\_\+\+S\+D\+A\+\_\+\+H\+I\+\_\+\+T\+I\+M\+E\+O\+UT@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+H\+I\+\_\+\+A\+N\+D\+\_\+\+S\+D\+A\+\_\+\+H\+I\+\_\+\+T\+I\+M\+E\+O\+UT}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+H\+I\+\_\+\+A\+N\+D\+\_\+\+S\+D\+A\+\_\+\+H\+I\+\_\+\+T\+I\+M\+E\+O\+UT@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+H\+I\+\_\+\+A\+N\+D\+\_\+\+S\+D\+A\+\_\+\+H\+I\+\_\+\+T\+I\+M\+E\+O\+UT}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+H\+I\+\_\+\+A\+N\+D\+\_\+\+S\+D\+A\+\_\+\+H\+I\+\_\+\+T\+I\+M\+E\+O\+UT}{I2C\_PDD\_SCL\_HI\_AND\_SDA\_HI\_TIMEOUT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+H\+I\+\_\+\+A\+N\+D\+\_\+\+S\+D\+A\+\_\+\+H\+I\+\_\+\+T\+I\+M\+E\+O\+UT~\hyperlink{group___i2_c___register___masks_gaefffa6f332bf3bd19ea55db0d1848546}{I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F1\+\_\+\+M\+A\+SK}}

S\+CL high timeout flag -\/ sets when S\+CL and S\+DA are held high more than clock  Lo\+Value / 512. \mbox{\Hypertarget{_i2_c___p_d_d_8h_a0ad69055ac4d9d1e7cf27ae5623a5510}\label{_i2_c___p_d_d_8h_a0ad69055ac4d9d1e7cf27ae5623a5510}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+H\+I\+\_\+\+A\+N\+D\+\_\+\+S\+D\+A\+\_\+\+L\+O\+W\+\_\+\+T\+I\+M\+E\+O\+UT@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+H\+I\+\_\+\+A\+N\+D\+\_\+\+S\+D\+A\+\_\+\+L\+O\+W\+\_\+\+T\+I\+M\+E\+O\+UT}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+H\+I\+\_\+\+A\+N\+D\+\_\+\+S\+D\+A\+\_\+\+L\+O\+W\+\_\+\+T\+I\+M\+E\+O\+UT@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+H\+I\+\_\+\+A\+N\+D\+\_\+\+S\+D\+A\+\_\+\+L\+O\+W\+\_\+\+T\+I\+M\+E\+O\+UT}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+H\+I\+\_\+\+A\+N\+D\+\_\+\+S\+D\+A\+\_\+\+L\+O\+W\+\_\+\+T\+I\+M\+E\+O\+UT}{I2C\_PDD\_SCL\_HI\_AND\_SDA\_LOW\_TIMEOUT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+H\+I\+\_\+\+A\+N\+D\+\_\+\+S\+D\+A\+\_\+\+L\+O\+W\+\_\+\+T\+I\+M\+E\+O\+UT~\hyperlink{group___i2_c___register___masks_gac393f25577923046bb7755b7f398db70}{I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+\_\+\+M\+A\+SK}}

S\+CL high timeout flag -\/ sets when S\+CL is held high and S\+DA is held low more than clock  Lo\+Value/512. \mbox{\Hypertarget{_i2_c___p_d_d_8h_a6d1d068d8f797a21df1c575dad94d876}\label{_i2_c___p_d_d_8h_a6d1d068d8f797a21df1c575dad94d876}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+L\+O\+W\+\_\+\+T\+I\+M\+E\+O\+UT@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+L\+O\+W\+\_\+\+T\+I\+M\+E\+O\+UT}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+L\+O\+W\+\_\+\+T\+I\+M\+E\+O\+UT@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+L\+O\+W\+\_\+\+T\+I\+M\+E\+O\+UT}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+L\+O\+W\+\_\+\+T\+I\+M\+E\+O\+UT}{I2C\_PDD\_SCL\_LOW\_TIMEOUT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+C\+L\+\_\+\+L\+O\+W\+\_\+\+T\+I\+M\+E\+O\+UT~\hyperlink{group___i2_c___register___masks_ga19239e39699b975c050e78098f1160be}{I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+L\+T\+F\+\_\+\+M\+A\+SK}}

S\+CL low timeout flag. \mbox{\Hypertarget{_i2_c___p_d_d_8h_a14a255c210393b07cb006026f0976d5f}\label{_i2_c___p_d_d_8h_a14a255c210393b07cb006026f0976d5f}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Divider@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Divider}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Divider@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Divider}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Divider}{I2C\_PDD\_SetFrequencyDivider}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Freq\+Divider\+Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_F\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_ga49a7294fe984b9468681113184d18dfc}{I2C\_F\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_gaeb777a93b5695409902fb2f2b77eb760}{I2C\_F\_ICR\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(FreqDividerValue))) \(\backslash\)
  )
\end{DoxyCode}


Sets the prescaler to configure the I2C clock for the bit-\/rate selection. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Freq\+Divider\+Value} & Frequency divider value\mbox{[}0..63\mbox{]}. This parameter is a 6-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+F, I2\+C1\+\_\+F, I2\+C2\+\_\+F (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a14a255c210393b07cb006026f0976d5f}{I2C\_PDD\_SetFrequencyDivider}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a74559d611ed3a014ae8f71713596c058}\label{_i2_c___p_d_d_8h_a74559d611ed3a014ae8f71713596c058}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Multiplier@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Multiplier}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Multiplier@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Multiplier}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Multiplier}{I2C\_PDD\_SetFrequencyMultiplier}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Multiplier(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Freq\+Multiplier\+Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_F\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_ga49a7294fe984b9468681113184d18dfc}{I2C\_F\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_ga9e077caa9ac07c03f5e34e431d0806fa}{I2C\_F\_MULT\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(FreqMultiplierValue) << \hyperlink{group___i2_c___register___masks_ga3a338cb3af4c140fde82427d091d5b4a}{I2C\_F\_MULT\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Sets the factor, what is used along with frequency divider to generate the I2C baud rate. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Freq\+Multiplier\+Value} & Frequency multiplier value\mbox{[}0..2\mbox{]}. This parameter is a 2-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+F, I2\+C1\+\_\+F, I2\+C2\+\_\+F (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a74559d611ed3a014ae8f71713596c058}{I2C\_PDD\_SetFrequencyMultiplier}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a608766b30d3e0680dfac545caaa92796}\label{_i2_c___p_d_d_8h_a608766b30d3e0680dfac545caaa92796}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Input\+Glitch\+Filter@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Input\+Glitch\+Filter}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Input\+Glitch\+Filter@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Input\+Glitch\+Filter}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Input\+Glitch\+Filter}{I2C\_PDD\_SetInputGlitchFilter}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Input\+Glitch\+Filter(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Filter\+Factor\+Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      I2C\_FLT\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_ga3eacf50cc16f3a822d765b681f781d90}{I2C\_FLT\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_ga61b9691f2f522b624d0ace6268c972df}{I2C\_FLT\_FLT\_MASK}))) | ( \(\backslash\)
        (uint8\_t)(FilterFactorValue))) \(\backslash\)
    )
\end{DoxyCode}


Sets the programming controls for the width of glitch (in terms of bus clock cycles) the filter must absorb. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Filter\+Factor\+Value} & Input glitch filter value\mbox{[}0..31\mbox{]}. This parameter is a 5-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+F\+LT, I2\+C1\+\_\+\+F\+LT, I2\+C2\+\_\+\+F\+LT (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a608766b30d3e0680dfac545caaa92796}{I2C\_PDD\_SetInputGlitchFilter}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_adc5557a583ff0210518aedff392d9b6a}\label{_i2_c___p_d_d_8h_adc5557a583ff0210518aedff392d9b6a}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Master\+Mode@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Master\+Mode}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Master\+Mode@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Master\+Mode}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Master\+Mode}{I2C\_PDD\_SetMasterMode}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Master\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Master\+Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_gab99b9e99fa2eda1aac30eff81842ce36}{I2C\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_ga4c4f11999967dae4bcf93fcefda51ebe}{I2C\_C1\_MST\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(MasterMode))) \(\backslash\)
  )
\end{DoxyCode}


Puts the I2C to the master or slave mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Master\+Mode} & I2C mode value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Master mode constants (for Master\+Mode,
       Get\+Master\+Mode macros).\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C1, I2\+C1\+\_\+\+C1, I2\+C2\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_adc5557a583ff0210518aedff392d9b6a}{I2C\_PDD\_SetMasterMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_i2_c___p_d_d_8h_ac5b5bf3d9ea64a6f7f9cc0c2937c16b5}{I2C\_PDD\_MASTER\_MODE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ab3a88b7a83f2d880ffbe27b05ccd7651}\label{_i2_c___p_d_d_8h_ab3a88b7a83f2d880ffbe27b05ccd7651}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Pads\+High\+Drive\+Mode@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Pads\+High\+Drive\+Mode}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Pads\+High\+Drive\+Mode@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Pads\+High\+Drive\+Mode}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Pads\+High\+Drive\+Mode}{I2C\_PDD\_SetPadsHighDriveMode}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Pads\+High\+Drive\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C2\_REG(PeripheralBase) |= \(\backslash\)
     I2C\_C2\_HDRS\_MASK \(\backslash\)
  )
\end{DoxyCode}


Sets control the drive capability of the I2C pads to high drive mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C2, I2\+C1\+\_\+\+C2, I2\+C2\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_ab3a88b7a83f2d880ffbe27b05ccd7651}{I2C\_PDD\_SetPadsHighDriveMode}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a27417706b516fa15278ff2d24f9a57ee}\label{_i2_c___p_d_d_8h_a27417706b516fa15278ff2d24f9a57ee}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Pads\+Normal\+Drive\+Mode@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Pads\+Normal\+Drive\+Mode}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Pads\+Normal\+Drive\+Mode@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Pads\+Normal\+Drive\+Mode}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Pads\+Normal\+Drive\+Mode}{I2C\_PDD\_SetPadsNormalDriveMode}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Pads\+Normal\+Drive\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C2\_REG(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_gaa36c867ead9ecee381f4a6f1f75ccc70}{I2C\_C2\_HDRS\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Sets control the drive capability of the I2C pads to normal drive mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C2, I2\+C1\+\_\+\+C2, I2\+C2\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a27417706b516fa15278ff2d24f9a57ee}{I2C\_PDD\_SetPadsNormalDriveMode}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a40fcdfcbd6e1a5fbc2ef6ff960b52d56}\label{_i2_c___p_d_d_8h_a40fcdfcbd6e1a5fbc2ef6ff960b52d56}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Range\+Address@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Range\+Address}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Range\+Address@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Range\+Address}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Range\+Address}{I2C\_PDD\_SetRangeAddress}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Range\+Address(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Range\+Address\+Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_RA\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_ga42d4bbf2df8f036a27d2092bd9eb6065}{I2C\_RA\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_gaa39c37c0d41e4cdafc00884a2fc791fa}{I2C\_RA\_RAD\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(RangeAddressValue) << \hyperlink{group___i2_c___register___masks_ga8571ae2c33f4ea6503f568c2151ef2a9}{I2C\_RA\_RAD\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Sets the range slave address. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Range\+Address\+Value} & Range Address value\mbox{[}0..127\mbox{]}. This parameter is a 7-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+RA, I2\+C1\+\_\+\+RA, I2\+C2\+\_\+\+RA (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a40fcdfcbd6e1a5fbc2ef6ff960b52d56}{I2C\_PDD\_SetRangeAddress}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a2307224253fa5b17a9de19e14ff6d6ac}\label{_i2_c___p_d_d_8h_a2307224253fa5b17a9de19e14ff6d6ac}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+C\+L\+Low\+Timeout@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+C\+L\+Low\+Timeout}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+C\+L\+Low\+Timeout@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+C\+L\+Low\+Timeout}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+C\+L\+Low\+Timeout}{I2C\_PDD\_SetSCLLowTimeout}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+C\+L\+Low\+Timeout(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{S\+C\+L\+Low\+Timeout\+Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___i2_c___register___accessor___macros_gadcf8cbbf29297a34a28c6daec4a117fb}{I2C\_SLTL\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)(SCLLowTimeoutValue)), \(\backslash\)
    (\hyperlink{group___i2_c___register___accessor___macros_ga7d186ff953fe05d9360350072353470f}{I2C\_SLTH\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)((uint16\_t)(SCLLowTimeoutValue) >> 8U)) \(\backslash\)
  )
\end{DoxyCode}


Sets S\+CL low timeout value that determines the timeout period of S\+CL low. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em S\+C\+L\+Low\+Timeout\+Value} & S\+CL low timeout value\mbox{[}0..65535\mbox{]}. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+L\+TL, I2\+C0\+\_\+\+S\+L\+TH, I2\+C1\+\_\+\+S\+L\+TL, I2\+C1\+\_\+\+S\+L\+TH, I2\+C2\+\_\+\+S\+L\+TL, I2\+C2\+\_\+\+S\+L\+TH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a2307224253fa5b17a9de19e14ff6d6ac}{I2C\_PDD\_SetSCLLowTimeout}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a350b4560b9696ddd10eae47ecfa1c1be}\label{_i2_c___p_d_d_8h_a350b4560b9696ddd10eae47ecfa1c1be}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+C\+L\+Timeout\+Bus\+Clock\+Source@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+C\+L\+Timeout\+Bus\+Clock\+Source}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+C\+L\+Timeout\+Bus\+Clock\+Source@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+C\+L\+Timeout\+Bus\+Clock\+Source}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+C\+L\+Timeout\+Bus\+Clock\+Source}{I2C\_PDD\_SetSCLTimeoutBusClockSource}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+C\+L\+Timeout\+Bus\+Clock\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Clock\+Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_SMB\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       \hyperlink{group___i2_c___register___accessor___macros_ga320d358df195778429696e7755acc5e8}{I2C\_SMB\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_ga7a0dba773688ec97b8f2a6306085c136}{I2C\_SMB\_TCKSEL\_MASK})) & (( \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_gac393f25577923046bb7755b7f398db70}{I2C\_SMB\_SHTF2\_MASK})) & ( \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_ga19239e39699b975c050e78098f1160be}{I2C\_SMB\_SLTF\_MASK})))))) | ( \(\backslash\)
      (uint8\_t)(ClockSource))) \(\backslash\)
  )
\end{DoxyCode}


Sets clock source of the timeout counter to Bus clock or Bus clock/64 frequency. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Clock\+Source} & S\+CL timeout B\+US clock source value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Clock source
       constants (for Set\+S\+C\+L\+Timeout\+Bus\+Clock\+Source macro).\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+MB, I2\+C1\+\_\+\+S\+MB, I2\+C2\+\_\+\+S\+MB (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a350b4560b9696ddd10eae47ecfa1c1be}{I2C\_PDD\_SetSCLTimeoutBusClockSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_i2_c___p_d_d_8h_ad42db4a37db4f25d01f6708c829cc9af}{I2C\_PDD\_BUS\_CLOCK});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a7edfb76a9e803f80f7d8cdb835b86b91}\label{_i2_c___p_d_d_8h_a7edfb76a9e803f80f7d8cdb835b86b91}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Address10bits@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Address10bits}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Address10bits@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Address10bits}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Address10bits}{I2C\_PDD\_SetSlaveAddress10bits}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Address10bits(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Addr\+Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___i2_c___register___accessor___macros_gaa114fe991a3e1e899b53160c91bd8c72}{I2C\_A1\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_gaa114fe991a3e1e899b53160c91bd8c72}{I2C\_A1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_gad90fbd42f33b89ff3296c52700771b1b}{I2C\_A1\_AD\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)((uint16\_t)(AddrValue) & 0x7FU) << \hyperlink{group___i2_c___register___masks_gaf074658893634b95a9858ee29bbdd88a}{I2C\_A1\_AD\_SHIFT})))), \(\backslash\)
    (\hyperlink{group___i2_c___register___accessor___macros_ga27c7ad30a1ae595f33d8644b381be049}{I2C\_C2\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_ga27c7ad30a1ae595f33d8644b381be049}{I2C\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_ga6c5f8db3bac4c51de9446448a8ad9072}{I2C\_C2\_AD\_MASK}))) | (( \(\backslash\)
      (uint8\_t)((uint16\_t)(AddrValue) >> 7U)) | ( \(\backslash\)
      I2C\_C2\_ADEXT\_MASK)))) \(\backslash\)
  )
\end{DoxyCode}


Writes to the address register and set address length to 10 bits. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Addr\+Value} & Slave address value\mbox{[}0..1023\mbox{]}. This parameter is a 10-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+A1, I2\+C0\+\_\+\+C2, I2\+C1\+\_\+\+A1, I2\+C1\+\_\+\+C2, I2\+C2\+\_\+\+A1, I2\+C2\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a7edfb76a9e803f80f7d8cdb835b86b91}{I2C\_PDD\_SetSlaveAddress10bits}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_af94450e121a4cf02247a9a2961636886}\label{_i2_c___p_d_d_8h_af94450e121a4cf02247a9a2961636886}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Address7bits@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Address7bits}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Address7bits@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Address7bits}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Address7bits}{I2C\_PDD\_SetSlaveAddress7bits}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Slave\+Address7bits(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Addr\+Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___i2_c___register___accessor___macros_gaa114fe991a3e1e899b53160c91bd8c72}{I2C\_A1\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_gaa114fe991a3e1e899b53160c91bd8c72}{I2C\_A1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_gad90fbd42f33b89ff3296c52700771b1b}{I2C\_A1\_AD\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(AddrValue) << \hyperlink{group___i2_c___register___masks_gaf074658893634b95a9858ee29bbdd88a}{I2C\_A1\_AD\_SHIFT})))), \(\backslash\)
    (\hyperlink{group___i2_c___register___accessor___macros_ga27c7ad30a1ae595f33d8644b381be049}{I2C\_C2\_REG}(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)\hyperlink{group___i2_c___register___masks_ga331301810a6ac65f43e66b78bbde4c91}{I2C\_C2\_ADEXT\_MASK})) \(\backslash\)
  )
\end{DoxyCode}


Writes to the address register and set address length to 7 bits. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Addr\+Value} & Slave address value\mbox{[}0..127\mbox{]}. This parameter is a 7-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+A1, I2\+C0\+\_\+\+C2, I2\+C1\+\_\+\+A1, I2\+C1\+\_\+\+C2, I2\+C2\+\_\+\+A1, I2\+C2\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_af94450e121a4cf02247a9a2961636886}{I2C\_PDD\_SetSlaveAddress7bits}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a9c3a6fb67167fb45191dd769b6ca5e9a}\label{_i2_c___p_d_d_8h_a9c3a6fb67167fb45191dd769b6ca5e9a}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+M\+Bus\+Slave\+Address@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+M\+Bus\+Slave\+Address}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+M\+Bus\+Slave\+Address@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+M\+Bus\+Slave\+Address}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+M\+Bus\+Slave\+Address}{I2C\_PDD\_SetSMBusSlaveAddress}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+S\+M\+Bus\+Slave\+Address(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{S\+M\+Bus\+Slave\+Addr\+Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_A2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_ga654554108023356beab5b561b7787139}{I2C\_A2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_ga953881ff63411be620fa173f27ab4efa}{I2C\_A2\_SAD\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(SMBusSlaveAddrValue) << \hyperlink{group___i2_c___register___masks_gad1c31a37087b37cb76faeade10a4fbd6}{I2C\_A2\_SAD\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Sets S\+M\+Bus address to the address register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em S\+M\+Bus\+Slave\+Addr\+Value} & S\+M\+Bus slave address value\mbox{[}0..127\mbox{]}. This parameter is a 7-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+A2, I2\+C1\+\_\+\+A2, I2\+C2\+\_\+\+A2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a9c3a6fb67167fb45191dd769b6ca5e9a}{I2C\_PDD\_SetSMBusSlaveAddress}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_acdadfa416621f9aa2dcf765f8193b7df}\label{_i2_c___p_d_d_8h_acdadfa416621f9aa2dcf765f8193b7df}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmit\+Mode@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmit\+Mode}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmit\+Mode@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmit\+Mode}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmit\+Mode}{I2C\_PDD\_SetTransmitMode}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmit\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Transmit\+Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___i2_c___register___accessor___macros_gab99b9e99fa2eda1aac30eff81842ce36}{I2C\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___i2_c___register___masks_gaf2c2222f863ed79996904cac957fbcf2}{I2C\_C1\_TX\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(TransmitMode))) \(\backslash\)
  )
\end{DoxyCode}


Sets data pin to the output or input direction. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Transmit\+Mode} & Direction I2C pins. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Transmit mode constants (for
       Set\+Transmit\+Mode, Get\+Transmit\+Mode macros).\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C1, I2\+C1\+\_\+\+C1, I2\+C2\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_acdadfa416621f9aa2dcf765f8193b7df}{I2C\_PDD\_SetTransmitMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_i2_c___p_d_d_8h_ac26168148085a5cbacad99121a876ee5}{I2C\_PDD\_TX\_DIRECTION});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ac9c99575b3f05c71aa9a8522a9a7a939}\label{_i2_c___p_d_d_8h_ac9c99575b3f05c71aa9a8522a9a7a939}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE}{I2C\_PDD\_SLAVE\_MODE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE~0U}

Slave mode. \mbox{\Hypertarget{_i2_c___p_d_d_8h_ac17dc435a8f4919cbea54475d9b463d0}\label{_i2_c___p_d_d_8h_ac17dc435a8f4919cbea54475d9b463d0}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+IT@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+IT}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+IT@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+IT}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+IT}{I2C\_PDD\_SLAVE\_TRANSMIT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+IT~\hyperlink{group___i2_c___register___masks_gaf802822114be53d791101a05f50af5a3}{I2\+C\+\_\+\+S\+\_\+\+S\+R\+W\+\_\+\+M\+A\+SK}}

Slave read/write request. \mbox{\Hypertarget{_i2_c___p_d_d_8h_a0ee69cdb5a0355167127427e9d90a293}\label{_i2_c___p_d_d_8h_a0ee69cdb5a0355167127427e9d90a293}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+C\+O\+M\+P\+L\+E\+TE}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+C\+O\+M\+P\+L\+E\+TE}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+C\+O\+M\+P\+L\+E\+TE}{I2C\_PDD\_TX\_COMPLETE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+C\+O\+M\+P\+L\+E\+TE~\hyperlink{group___i2_c___register___masks_ga20501abab9a2b23ac99fa69e87b2730d}{I2\+C\+\_\+\+S\+\_\+\+T\+C\+F\+\_\+\+M\+A\+SK}}

Transfer complete flag. \mbox{\Hypertarget{_i2_c___p_d_d_8h_ac26168148085a5cbacad99121a876ee5}\label{_i2_c___p_d_d_8h_ac26168148085a5cbacad99121a876ee5}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}{I2C\_PDD\_TX\_DIRECTION}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON~0x10U}

S\+DA pin set as output. \mbox{\Hypertarget{_i2_c___p_d_d_8h_ae80269a80471338897c5f3a5637e5f49}\label{_i2_c___p_d_d_8h_ae80269a80471338897c5f3a5637e5f49}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Address1\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Address1\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Address1\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Address1\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Address1\+Reg}{I2C\_PDD\_WriteAddress1Reg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Address1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_A1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into address 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the baud rate register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+A1, I2\+C1\+\_\+\+A1, I2\+C2\+\_\+\+A1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_ae80269a80471338897c5f3a5637e5f49}{I2C\_PDD\_WriteAddress1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a99f2f3a9f616b44e60444f989035098a}\label{_i2_c___p_d_d_8h_a99f2f3a9f616b44e60444f989035098a}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Address2\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Address2\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Address2\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Address2\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Address2\+Reg}{I2C\_PDD\_WriteAddress2Reg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Address2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_A2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into address 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the address 2 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+A2, I2\+C1\+\_\+\+A2, I2\+C2\+\_\+\+A2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a99f2f3a9f616b44e60444f989035098a}{I2C\_PDD\_WriteAddress2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a44455cf9280a5c9ef7877b1162ae3ecc}\label{_i2_c___p_d_d_8h_a44455cf9280a5c9ef7877b1162ae3ecc}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}{I2C\_PDD\_WriteControl1Reg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into control 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the control 1 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C1, I2\+C1\+\_\+\+C1, I2\+C2\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a44455cf9280a5c9ef7877b1162ae3ecc}{I2C\_PDD\_WriteControl1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_ae8062ee7495388a9a9bd12d2ff3c52cc}\label{_i2_c___p_d_d_8h_ae8062ee7495388a9a9bd12d2ff3c52cc}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}{I2C\_PDD\_WriteControl2Reg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into control 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the control 2 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+C2, I2\+C1\+\_\+\+C2, I2\+C2\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_ae8062ee7495388a9a9bd12d2ff3c52cc}{I2C\_PDD\_WriteControl2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a395d06e51c7cf03f59ab3b3b847b747c}\label{_i2_c___p_d_d_8h_a395d06e51c7cf03f59ab3b3b847b747c}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}{I2C\_PDD\_WriteDataReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Data }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_D\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Data) \(\backslash\)
  )
\end{DoxyCode}


Writes data to the data register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Data} & Data value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+D, I2\+C1\+\_\+D, I2\+C2\+\_\+D (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a395d06e51c7cf03f59ab3b3b847b747c}{I2C\_PDD\_WriteDataReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a7577292203ae2577194a90c1e824e72c}\label{_i2_c___p_d_d_8h_a7577292203ae2577194a90c1e824e72c}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Frequency\+Divider\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Frequency\+Divider\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Frequency\+Divider\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Frequency\+Divider\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Frequency\+Divider\+Reg}{I2C\_PDD\_WriteFrequencyDividerReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Frequency\+Divider\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_F\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into frequency divider register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the frequency divider register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+F, I2\+C1\+\_\+F, I2\+C2\+\_\+F (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a7577292203ae2577194a90c1e824e72c}{I2C\_PDD\_WriteFrequencyDividerReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a13b7f35cbd887e195b02e303f01d6107}\label{_i2_c___p_d_d_8h_a13b7f35cbd887e195b02e303f01d6107}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Input\+Glitch\+Filter\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Input\+Glitch\+Filter\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Input\+Glitch\+Filter\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Input\+Glitch\+Filter\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Input\+Glitch\+Filter\+Reg}{I2C\_PDD\_WriteInputGlitchFilterReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Input\+Glitch\+Filter\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_FLT\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into input glitch filter register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the input glitch filter register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+F\+LT, I2\+C1\+\_\+\+F\+LT, I2\+C2\+\_\+\+F\+LT (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a13b7f35cbd887e195b02e303f01d6107}{I2C\_PDD\_WriteInputGlitchFilterReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a51ee0dd406d4662c9ebb96effa37e2ab}\label{_i2_c___p_d_d_8h_a51ee0dd406d4662c9ebb96effa37e2ab}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Range\+Address\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Range\+Address\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Range\+Address\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Range\+Address\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Range\+Address\+Reg}{I2C\_PDD\_WriteRangeAddressReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Range\+Address\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_RA\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into range address register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the range address register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+RA, I2\+C1\+\_\+\+RA, I2\+C2\+\_\+\+RA (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a51ee0dd406d4662c9ebb96effa37e2ab}{I2C\_PDD\_WriteRangeAddressReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a4c6938684c2f16d432e8674b849f234e}\label{_i2_c___p_d_d_8h_a4c6938684c2f16d432e8674b849f234e}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Scl\+Low\+Timeout\+High\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Scl\+Low\+Timeout\+High\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Scl\+Low\+Timeout\+High\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Scl\+Low\+Timeout\+High\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Scl\+Low\+Timeout\+High\+Reg}{I2C\_PDD\_WriteSclLowTimeoutHighReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Scl\+Low\+Timeout\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_SLTH\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into S\+CL low timeout high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the S\+CL low timeout high register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+L\+TH, I2\+C1\+\_\+\+S\+L\+TH, I2\+C2\+\_\+\+S\+L\+TH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a4c6938684c2f16d432e8674b849f234e}{I2C\_PDD\_WriteSclLowTimeoutHighReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a1b863bc1df0cf6975169ea2abacd8ddd}\label{_i2_c___p_d_d_8h_a1b863bc1df0cf6975169ea2abacd8ddd}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Scl\+Low\+Timeout\+Low\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Scl\+Low\+Timeout\+Low\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Scl\+Low\+Timeout\+Low\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Scl\+Low\+Timeout\+Low\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Scl\+Low\+Timeout\+Low\+Reg}{I2C\_PDD\_WriteSclLowTimeoutLowReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Scl\+Low\+Timeout\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_SLTL\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into S\+CL low timeout low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the S\+CL low timeout low register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+L\+TL, I2\+C1\+\_\+\+S\+L\+TL, I2\+C2\+\_\+\+S\+L\+TL (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a1b863bc1df0cf6975169ea2abacd8ddd}{I2C\_PDD\_WriteSclLowTimeoutLowReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a0b48ab3edb5d0aadd243ec3e6f869015}\label{_i2_c___p_d_d_8h_a0b48ab3edb5d0aadd243ec3e6f869015}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+S\+M\+Bus\+Control\+And\+Status\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+S\+M\+Bus\+Control\+And\+Status\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+S\+M\+Bus\+Control\+And\+Status\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+S\+M\+Bus\+Control\+And\+Status\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+S\+M\+Bus\+Control\+And\+Status\+Reg}{I2C\_PDD\_WriteSMBusControlAndStatusReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+S\+M\+Bus\+Control\+And\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    I2C\_SMB\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into S\+M\+Bus control and status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the S\+M\+Bus control and status register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+\+S\+MB, I2\+C1\+\_\+\+S\+MB, I2\+C2\+\_\+\+S\+MB (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a0b48ab3edb5d0aadd243ec3e6f869015}{I2C\_PDD\_WriteSMBusControlAndStatusReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_i2_c___p_d_d_8h_a903ae01514b19f66c7952de7fe5a0490}\label{_i2_c___p_d_d_8h_a903ae01514b19f66c7952de7fe5a0490}} 
\index{I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}!I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg}}
\index{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg@{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg}!I2\+C\+\_\+\+P\+D\+D.\+h@{I2\+C\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg}{I2C\_PDD\_WriteStatusReg}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      I2C\_S\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(Value) \(\backslash\)
    )
\end{DoxyCode}


Writes new value specified by the Value parameter into status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the status register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: I2\+C0\+\_\+S, I2\+C1\+\_\+S, I2\+C2\+\_\+S, I2\+C0\+\_\+\+S1, I2\+C1\+\_\+\+S1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_i2_c___p_d_d_8h_a903ae01514b19f66c7952de7fe5a0490}{I2C\_PDD\_WriteStatusReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
