Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec 27 23:24:22 2023
| Host         : Smile running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ControlLedrun_timing_summary_routed.rpt -pb ControlLedrun_timing_summary_routed.pb -rpx ControlLedrun_timing_summary_routed.rpx -warn_on_violation
| Design       : ControlLedrun
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   53          inf        0.000                      0                   53           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.152ns  (logic 3.671ns (59.675%)  route 2.481ns (40.325%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE                         0.000     0.000 r  led_reg/C
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  led_reg/Q
                         net (fo=1, routed)           2.481     2.860    led_OBUF
    M22                  OBUF (Prop_obuf_I_O)         3.292     6.152 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     6.152    led
    M22                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.871ns  (logic 1.478ns (30.337%)  route 3.393ns (69.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.033     3.406    rst_IBUF
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.105     3.511 f  led_i_2/O
                         net (fo=26, routed)          1.360     4.871    led_i_2_n_0
    SLICE_X0Y104         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.871ns  (logic 1.478ns (30.337%)  route 3.393ns (69.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.033     3.406    rst_IBUF
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.105     3.511 f  led_i_2/O
                         net (fo=26, routed)          1.360     4.871    led_i_2_n_0
    SLICE_X0Y104         FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.871ns  (logic 1.478ns (30.337%)  route 3.393ns (69.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.033     3.406    rst_IBUF
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.105     3.511 f  led_i_2/O
                         net (fo=26, routed)          1.360     4.871    led_i_2_n_0
    SLICE_X0Y104         FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.871ns  (logic 1.478ns (30.337%)  route 3.393ns (69.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.033     3.406    rst_IBUF
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.105     3.511 f  led_i_2/O
                         net (fo=26, routed)          1.360     4.871    led_i_2_n_0
    SLICE_X0Y104         FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.762ns  (logic 1.478ns (31.030%)  route 3.284ns (68.970%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.033     3.406    rst_IBUF
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.105     3.511 f  led_i_2/O
                         net (fo=26, routed)          1.251     4.762    led_i_2_n_0
    SLICE_X0Y105         FDCE                                         f  counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.762ns  (logic 1.478ns (31.030%)  route 3.284ns (68.970%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.033     3.406    rst_IBUF
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.105     3.511 f  led_i_2/O
                         net (fo=26, routed)          1.251     4.762    led_i_2_n_0
    SLICE_X0Y105         FDCE                                         f  counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.762ns  (logic 1.478ns (31.030%)  route 3.284ns (68.970%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.033     3.406    rst_IBUF
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.105     3.511 f  led_i_2/O
                         net (fo=26, routed)          1.251     4.762    led_i_2_n_0
    SLICE_X0Y105         FDCE                                         f  counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.762ns  (logic 1.478ns (31.030%)  route 3.284ns (68.970%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.033     3.406    rst_IBUF
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.105     3.511 f  led_i_2/O
                         net (fo=26, routed)          1.251     4.762    led_i_2_n_0
    SLICE_X0Y105         FDCE                                         f  counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.644ns  (logic 1.478ns (31.817%)  route 3.167ns (68.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.033     3.406    rst_IBUF
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.105     3.511 f  led_i_2/O
                         net (fo=26, routed)          1.133     4.644    led_i_2_n_0
    SLICE_X0Y106         FDCE                                         f  counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.252ns (66.407%)  route 0.127ns (33.593%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.127     0.268    counter_reg[18]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.379 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.379    counter_reg[16]_i_1_n_5
    SLICE_X0Y108         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.252ns (66.407%)  route 0.127ns (33.593%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.127     0.268    counter_reg[2]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.379 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.379    counter_reg[0]_i_1_n_5
    SLICE_X0Y104         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.128     0.269    counter_reg[10]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.380 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.380    counter_reg[8]_i_1_n_5
    SLICE_X0Y106         FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.128     0.269    counter_reg[14]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.380 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.380    counter_reg[12]_i_1_n_5
    SLICE_X0Y107         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE                         0.000     0.000 r  counter_reg[22]/C
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.129     0.270    counter_reg[22]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.381 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.381    counter_reg[20]_i_1_n_5
    SLICE_X0Y109         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.129     0.270    counter_reg[6]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.381 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.381    counter_reg[4]_i_1_n_5
    SLICE_X0Y105         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.200%)  route 0.226ns (54.800%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE                         0.000     0.000 r  counter_reg[17]/C
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_reg[17]/Q
                         net (fo=2, routed)           0.226     0.367    counter_reg[17]
    SLICE_X1Y108         LUT5 (Prop_lut5_I2_O)        0.045     0.412 r  led_i_1/O
                         net (fo=1, routed)           0.000     0.412    led_i_1_n_0
    SLICE_X1Y108         FDCE                                         r  led_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.285ns (69.094%)  route 0.127ns (30.906%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.127     0.268    counter_reg[18]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.412 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.412    counter_reg[16]_i_1_n_4
    SLICE_X0Y108         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.285ns (69.094%)  route 0.127ns (30.906%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.127     0.268    counter_reg[2]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.412 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.412    counter_reg[0]_i_1_n_4
    SLICE_X0Y104         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.285ns (68.989%)  route 0.128ns (31.011%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.128     0.269    counter_reg[10]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.413 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.413    counter_reg[8]_i_1_n_4
    SLICE_X0Y106         FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------





