<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpio › gpio-davinci.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>gpio-davinci.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * TI DaVinci GPIO Support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2006-2007 David Brownell</span>
<span class="cm"> * Copyright (c) 2007, MontaVista Software, Inc. &lt;source@mvista.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>

<span class="k">struct</span> <span class="n">davinci_gpio_regs</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">dir</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">out_data</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">set_data</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">clr_data</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">in_data</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">set_rising</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">clr_rising</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">set_falling</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">clr_falling</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">intstat</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define chip2controller(chip)	\</span>
<span class="cp">	container_of(chip, struct davinci_gpio_controller, chip)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_gpio_controller</span> <span class="n">chips</span><span class="p">[</span><span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">DAVINCI_N_GPIO</span><span class="p">,</span> <span class="mi">32</span><span class="p">)];</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">gpio_base</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_gpio_regs</span> <span class="n">__iomem</span> <span class="n">__init</span> <span class="o">*</span><span class="nf">gpio2regs</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&lt;</span> <span class="mi">32</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">ptr</span> <span class="o">=</span> <span class="n">gpio_base</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&lt;</span> <span class="mi">32</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">ptr</span> <span class="o">=</span> <span class="n">gpio_base</span> <span class="o">+</span> <span class="mh">0x38</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&lt;</span> <span class="mi">32</span> <span class="o">*</span> <span class="mi">3</span><span class="p">)</span>
		<span class="n">ptr</span> <span class="o">=</span> <span class="n">gpio_base</span> <span class="o">+</span> <span class="mh">0x60</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&lt;</span> <span class="mi">32</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">ptr</span> <span class="o">=</span> <span class="n">gpio_base</span> <span class="o">+</span> <span class="mh">0x88</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&lt;</span> <span class="mi">32</span> <span class="o">*</span> <span class="mi">5</span><span class="p">)</span>
		<span class="n">ptr</span> <span class="o">=</span> <span class="n">gpio_base</span> <span class="o">+</span> <span class="mh">0xb0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ptr</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ptr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">davinci_gpio_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">irq2regs</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">g</span><span class="p">;</span>

	<span class="n">g</span> <span class="o">=</span> <span class="p">(</span><span class="n">__force</span> <span class="k">struct</span> <span class="n">davinci_gpio_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">irq_get_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">g</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="n">davinci_gpio_irq_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/*--------------------------------------------------------------------------*/</span>

<span class="cm">/* board setup code *MUST* setup pinmux and enable the GPIO clock. */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">__davinci_direction</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span> <span class="n">bool</span> <span class="n">out</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_controller</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">chip2controller</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">g</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">offset</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">dir</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">out</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">value</span> <span class="o">?</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">set_data</span> <span class="o">:</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">clr_data</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">dir</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">davinci_direction_in</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__davinci_direction</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">davinci_direction_out</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__davinci_direction</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Read the pin&#39;s value (works even if it&#39;s set up as output);</span>
<span class="cm"> * returns zero/nonzero.</span>
<span class="cm"> *</span>
<span class="cm"> * Note that changes are synched to the GPIO clock, so reading values back</span>
<span class="cm"> * right after you&#39;ve set them may give old values.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">davinci_gpio_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_controller</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">chip2controller</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">g</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">in_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Assuming the pin is muxed as a gpio output, set its output value.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">davinci_gpio_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_controller</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">chip2controller</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">g</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">offset</span><span class="p">),</span> <span class="n">value</span> <span class="o">?</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">set_data</span> <span class="o">:</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">clr_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">davinci_gpio_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">ngpio</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_soc_info</span> <span class="o">*</span><span class="n">soc_info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">davinci_soc_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">gpio_type</span> <span class="o">!=</span> <span class="n">GPIO_TYPE_DAVINCI</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The gpio banks conceptually expose a segmented bitmap,</span>
<span class="cm">	 * and &quot;ngpio&quot; is one more than the largest zero-based</span>
<span class="cm">	 * bit index that&#39;s valid.</span>
<span class="cm">	 */</span>
	<span class="n">ngpio</span> <span class="o">=</span> <span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">gpio_num</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ngpio</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;GPIO setup:  how many GPIOs?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="n">DAVINCI_N_GPIO</span> <span class="o">&lt;</span> <span class="n">ngpio</span><span class="p">))</span>
		<span class="n">ngpio</span> <span class="o">=</span> <span class="n">DAVINCI_N_GPIO</span><span class="p">;</span>

	<span class="n">gpio_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">gpio_base</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">gpio_base</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">base</span> <span class="o">&lt;</span> <span class="n">ngpio</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">base</span> <span class="o">+=</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chips</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">chip</span><span class="p">.</span><span class="n">label</span> <span class="o">=</span> <span class="s">&quot;DaVinci&quot;</span><span class="p">;</span>

		<span class="n">chips</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">chip</span><span class="p">.</span><span class="n">direction_input</span> <span class="o">=</span> <span class="n">davinci_direction_in</span><span class="p">;</span>
		<span class="n">chips</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">chip</span><span class="p">.</span><span class="n">get</span> <span class="o">=</span> <span class="n">davinci_gpio_get</span><span class="p">;</span>
		<span class="n">chips</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">chip</span><span class="p">.</span><span class="n">direction_output</span> <span class="o">=</span> <span class="n">davinci_direction_out</span><span class="p">;</span>
		<span class="n">chips</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">chip</span><span class="p">.</span><span class="n">set</span> <span class="o">=</span> <span class="n">davinci_gpio_set</span><span class="p">;</span>

		<span class="n">chips</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">chip</span><span class="p">.</span><span class="n">base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
		<span class="n">chips</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">chip</span><span class="p">.</span><span class="n">ngpio</span> <span class="o">=</span> <span class="n">ngpio</span> <span class="o">-</span> <span class="n">base</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">chips</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">chip</span><span class="p">.</span><span class="n">ngpio</span> <span class="o">&gt;</span> <span class="mi">32</span><span class="p">)</span>
			<span class="n">chips</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">chip</span><span class="p">.</span><span class="n">ngpio</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>

		<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chips</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">lock</span><span class="p">);</span>

		<span class="n">regs</span> <span class="o">=</span> <span class="n">gpio2regs</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>
		<span class="n">chips</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">regs</span> <span class="o">=</span> <span class="n">regs</span><span class="p">;</span>
		<span class="n">chips</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">set_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">set_data</span><span class="p">;</span>
		<span class="n">chips</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">clr_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">clr_data</span><span class="p">;</span>
		<span class="n">chips</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">in_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">in_data</span><span class="p">;</span>

		<span class="n">gpiochip_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chips</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">chip</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">gpio_ctlrs</span> <span class="o">=</span> <span class="n">chips</span><span class="p">;</span>
	<span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">gpio_ctlrs_num</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">ngpio</span><span class="p">,</span> <span class="mi">32</span><span class="p">);</span>

	<span class="n">davinci_gpio_irq_setup</span><span class="p">();</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">pure_initcall</span><span class="p">(</span><span class="n">davinci_gpio_setup</span><span class="p">);</span>

<span class="cm">/*--------------------------------------------------------------------------*/</span>
<span class="cm">/*</span>
<span class="cm"> * We expect irqs will normally be set up as input pins, but they can also be</span>
<span class="cm"> * used as output pins ... which is convenient for testing.</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE:  The first few GPIOs also have direct INTC hookups in addition</span>
<span class="cm"> * to their GPIOBNK0 irq, with a bit less overhead.</span>
<span class="cm"> *</span>
<span class="cm"> * All those INTC hookups (direct, plus several IRQ banks) can also</span>
<span class="cm"> * serve as EDMA event triggers.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">gpio_irq_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">g</span> <span class="o">=</span> <span class="n">irq2regs</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">irq_data_get_irq_handler_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">clr_falling</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">clr_rising</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">gpio_irq_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">g</span> <span class="o">=</span> <span class="n">irq2regs</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">irq_data_get_irq_handler_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="n">status</span> <span class="o">=</span> <span class="n">irqd_get_trigger_type</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">&amp;=</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span> <span class="o">|</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">status</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span> <span class="o">|</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">set_falling</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">set_rising</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">gpio_irq_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">trigger</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">trigger</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">IRQ_TYPE_EDGE_FALLING</span> <span class="o">|</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">gpio_irqchip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;GPIO&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span>	<span class="o">=</span> <span class="n">gpio_irq_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span>	<span class="o">=</span> <span class="n">gpio_irq_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">gpio_irq_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQCHIP_SET_TYPE_MASKED</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">gpio_irq_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">g</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mh">0xffff</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_controller</span> <span class="o">*</span><span class="n">d</span><span class="p">;</span>

	<span class="n">d</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">davinci_gpio_controller</span> <span class="o">*</span><span class="p">)</span><span class="n">irq_desc_get_handler_data</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="n">g</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">davinci_gpio_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>

	<span class="cm">/* we only care about one bank */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">&lt;&lt;=</span> <span class="mi">16</span><span class="p">;</span>

	<span class="cm">/* temporarily mask (level sensitive) parent IRQ */</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">.</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_mask</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">);</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">.</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_ack</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span>		<span class="n">status</span><span class="p">;</span>
		<span class="kt">int</span>		<span class="n">n</span><span class="p">;</span>
		<span class="kt">int</span>		<span class="n">res</span><span class="p">;</span>

		<span class="cm">/* ack any irqs */</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">intstat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">status</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">intstat</span><span class="p">);</span>

		<span class="cm">/* now demux them to the right lowlevel handler */</span>
		<span class="n">n</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">n</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">status</span> <span class="o">&gt;&gt;=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">res</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">status</span><span class="p">);</span>
			<span class="n">n</span> <span class="o">+=</span> <span class="n">res</span><span class="p">;</span>
			<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">n</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">&gt;&gt;=</span> <span class="n">res</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">.</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_unmask</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">);</span>
	<span class="cm">/* now it may re-trigger */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">gpio_to_irq_banked</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_controller</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">chip2controller</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">gpio_to_irq_unbanked</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_soc_info</span> <span class="o">*</span><span class="n">soc_info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">davinci_soc_info</span><span class="p">;</span>

	<span class="cm">/* NOTE:  we assume for now that only irqs in the first gpio_chip</span>
<span class="cm">	 * can provide direct-mapped IRQs to AINTC (up to 32 GPIOs).</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&lt;</span> <span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">gpio_unbanked</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">gpio_irq</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">gpio_irq_type_unbanked</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">trigger</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_controller</span> <span class="o">*</span><span class="n">d</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">g</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_soc_info</span> <span class="o">*</span><span class="n">soc_info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">davinci_soc_info</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">d</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">davinci_gpio_controller</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">handler_data</span><span class="p">;</span>
	<span class="n">g</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">davinci_gpio_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">__gpio_mask</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">gpio_irq</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">trigger</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">IRQ_TYPE_EDGE_FALLING</span> <span class="o">|</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="p">(</span><span class="n">trigger</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span><span class="p">)</span>
		     <span class="o">?</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">set_falling</span> <span class="o">:</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">clr_falling</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="p">(</span><span class="n">trigger</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">)</span>
		     <span class="o">?</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">set_rising</span> <span class="o">:</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">clr_rising</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * NOTE:  for suspend/resume, probably best to make a platform_device with</span>
<span class="cm"> * suspend_late/resume_resume calls hooking into results of the set_wake()</span>
<span class="cm"> * calls ... so if no gpios are wakeup events the clock can be disabled,</span>
<span class="cm"> * with outputs left at previously set levels, and so that VDD3P3V.IOPWDN0</span>
<span class="cm"> * (dm6446) can be set appropriately for GPIOV33 pins.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">davinci_gpio_irq_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span>	<span class="n">gpio</span><span class="p">,</span> <span class="n">irq</span><span class="p">,</span> <span class="n">bank</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>	<span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">binten</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span>	<span class="n">ngpio</span><span class="p">,</span> <span class="n">bank_irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_soc_info</span> <span class="o">*</span><span class="n">soc_info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">davinci_soc_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_gpio_regs</span>	<span class="n">__iomem</span> <span class="o">*</span><span class="n">g</span><span class="p">;</span>

	<span class="n">ngpio</span> <span class="o">=</span> <span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">gpio_num</span><span class="p">;</span>

	<span class="n">bank_irq</span> <span class="o">=</span> <span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">gpio_irq</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bank_irq</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Don&#39;t know first GPIO bank IRQ.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;gpio&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Error %ld getting gpio clock?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="cm">/* Arrange gpio_to_irq() support, handling either direct IRQs or</span>
<span class="cm">	 * banked IRQs.  Having GPIOs in the first GPIO bank use direct</span>
<span class="cm">	 * IRQs, while the others use banked IRQs, would need some setup</span>
<span class="cm">	 * tweaks to recognize hardware which can do that.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">bank</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">gpio</span> <span class="o">&lt;</span> <span class="n">ngpio</span><span class="p">;</span> <span class="n">bank</span><span class="o">++</span><span class="p">,</span> <span class="n">gpio</span> <span class="o">+=</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chips</span><span class="p">[</span><span class="n">bank</span><span class="p">].</span><span class="n">chip</span><span class="p">.</span><span class="n">to_irq</span> <span class="o">=</span> <span class="n">gpio_to_irq_banked</span><span class="p">;</span>
		<span class="n">chips</span><span class="p">[</span><span class="n">bank</span><span class="p">].</span><span class="n">irq_base</span> <span class="o">=</span> <span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">gpio_unbanked</span>
			<span class="o">?</span> <span class="o">-</span><span class="n">EINVAL</span>
			<span class="o">:</span> <span class="p">(</span><span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">intc_irq_num</span> <span class="o">+</span> <span class="n">gpio</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * AINTC can handle direct/unbanked IRQs for GPIOs, with the GPIO</span>
<span class="cm">	 * controller only handling trigger modes.  We currently assume no</span>
<span class="cm">	 * IRQ mux conflicts; gpio_irq_type_unbanked() is only for GPIOs.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">gpio_unbanked</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip_type</span> <span class="n">gpio_unbanked</span><span class="p">;</span>

		<span class="cm">/* pass &quot;bank 0&quot; GPIO IRQs to AINTC */</span>
		<span class="n">chips</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">chip</span><span class="p">.</span><span class="n">to_irq</span> <span class="o">=</span> <span class="n">gpio_to_irq_unbanked</span><span class="p">;</span>
		<span class="n">binten</span> <span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* AINTC handles mask/unmask; GPIO handles triggering */</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">bank_irq</span><span class="p">;</span>
		<span class="n">gpio_unbanked</span> <span class="o">=</span> <span class="o">*</span><span class="n">container_of</span><span class="p">(</span><span class="n">irq_get_chip</span><span class="p">(</span><span class="n">irq</span><span class="p">),</span>
					      <span class="k">struct</span> <span class="n">irq_chip_type</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>
		<span class="n">gpio_unbanked</span><span class="p">.</span><span class="n">chip</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;GPIO-AINTC&quot;</span><span class="p">;</span>
		<span class="n">gpio_unbanked</span><span class="p">.</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_set_type</span> <span class="o">=</span> <span class="n">gpio_irq_type_unbanked</span><span class="p">;</span>

		<span class="cm">/* default trigger: both edges */</span>
		<span class="n">g</span> <span class="o">=</span> <span class="n">gpio2regs</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">set_falling</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">set_rising</span><span class="p">);</span>

		<span class="cm">/* set the direct IRQs up to use that irqchip */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">gpio</span> <span class="o">&lt;</span> <span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">gpio_unbanked</span><span class="p">;</span> <span class="n">gpio</span><span class="o">++</span><span class="p">,</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gpio_unbanked</span><span class="p">.</span><span class="n">chip</span><span class="p">);</span>
			<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chips</span><span class="p">[</span><span class="n">gpio</span> <span class="o">/</span> <span class="mi">32</span><span class="p">]);</span>
			<span class="n">irq_set_status_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQ_TYPE_EDGE_BOTH</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Or, AINTC can handle IRQs for banks of 16 GPIO IRQs, which we</span>
<span class="cm">	 * then chain through our own handler.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">gpio_to_irq</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">bank</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">gpio</span> <span class="o">&lt;</span> <span class="n">ngpio</span><span class="p">;</span>
			<span class="n">bank</span><span class="o">++</span><span class="p">,</span> <span class="n">bank_irq</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span>		<span class="n">i</span><span class="p">;</span>

		<span class="cm">/* disabled by default, enabled only as needed */</span>
		<span class="n">g</span> <span class="o">=</span> <span class="n">gpio2regs</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">clr_falling</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">g</span><span class="o">-&gt;</span><span class="n">clr_rising</span><span class="p">);</span>

		<span class="cm">/* set up all irqs in this bank */</span>
		<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">bank_irq</span><span class="p">,</span> <span class="n">gpio_irq_handler</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Each chip handles 32 gpios, and each irq bank consists of 16</span>
<span class="cm">		 * gpio irqs. Pass the irq bank&#39;s corresponding controller to</span>
<span class="cm">		 * the chained irq handler.</span>
<span class="cm">		 */</span>
		<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">bank_irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chips</span><span class="p">[</span><span class="n">gpio</span> <span class="o">/</span> <span class="mi">32</span><span class="p">]);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span> <span class="o">&amp;&amp;</span> <span class="n">gpio</span> <span class="o">&lt;</span> <span class="n">ngpio</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">irq</span><span class="o">++</span><span class="p">,</span> <span class="n">gpio</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gpio_irqchip</span><span class="p">);</span>
			<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="p">(</span><span class="n">__force</span> <span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">g</span><span class="p">);</span>
			<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">__gpio_mask</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
			<span class="n">irq_set_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_simple_irq</span><span class="p">);</span>
			<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">binten</span> <span class="o">|=</span> <span class="n">BIT</span><span class="p">(</span><span class="n">bank</span><span class="p">);</span>
	<span class="p">}</span>

<span class="nl">done:</span>
	<span class="cm">/* BINTEN -- per-bank interrupt enable. genirq would also let these</span>
<span class="cm">	 * bits be set/cleared dynamically.</span>
<span class="cm">	 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">binten</span><span class="p">,</span> <span class="n">gpio_base</span> <span class="o">+</span> <span class="mh">0x08</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;DaVinci: %d gpio irqs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">irq</span> <span class="o">-</span> <span class="n">gpio_to_irq</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
