Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1ce403156014630bbc868f96409fd62 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot program_control_1_tb_behav xil_defaultlib.program_control_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/src/program_control_1.v" Line 2. Module program_control_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/src/counter_overflow.v" Line 2. Module counter_overflow doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/src/time_divider.v" Line 1. Module time_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/src/program_control_1.v" Line 2. Module program_control_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/src/counter_overflow.v" Line 2. Module counter_overflow doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/src/time_divider.v" Line 1. Module time_divider doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_overflow
Compiling module xil_defaultlib.time_divider
Compiling module xil_defaultlib.program_control_1
Compiling module xil_defaultlib.program_control_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot program_control_1_tb_behav
