0 1 1 fig
1 2 2 .
2 3 3 15
3 4 14 the
4 5 15 cpu
5 6 16 2
6 7 17 and
7 8 18 the
8 9 19 memory
9 10 20 1
10 11 13 using
11 12 9 a
12 13 10 data
13 14 11 processing
14 15 12 system
15 16 8 of
16 17 7 embodiment
17 18 6 overall
18 19 5 one
19 20 4 shows
20 21 21 ,
21 22 25 the
22 23 26 foregoing
23 24 27 embodiments
24 25 24 in
25 26 23 described
26 27 22 as
27 28 28 . 0.346870943842
28
0 29 1 fig
29 30 2 .
30 31 3 15
31 32 14 the
32 33 15 cpu
33 34 16 2
34 35 17 and
35 36 18 the
36 37 19 memory
37 38 20 1
38 39 13 using
39 40 9 a
40 41 10 data
41 42 11 processing
42 43 12 system
43 44 8 of
44 45 6 overall
45 46 7 embodiment
46 47 5 one
47 48 4 shows
48 49 21 ,
49 50 25 the
50 51 26 foregoing
51 52 27 embodiments
52 53 24 in
53 54 23 described
54 55 22 as
55 56 28 . 1.66254773775
56
0 57 1 fig
57 58 2 .
58 59 3 15
59 60 14 the
60 61 15 cpu
61 62 16 2
62 63 17 and
63 64 18 the
64 65 19 memory
65 66 20 1
66 67 13 using
67 68 9 a
68 69 10 data
69 70 11 processing
70 71 12 system
71 72 8 of
72 73 7 embodiment
73 74 5 one
74 75 6 overall
75 76 4 shows
76 77 21 ,
77 78 25 the
78 79 26 foregoing
79 80 27 embodiments
80 81 24 in
81 82 23 described
82 83 22 as
83 84 28 . 3.36729582999
84
0 85 1 fig
85 86 2 .
86 87 3 15
87 88 14 the
88 89 15 cpu
89 90 16 2
90 91 17 and
91 92 18 the
92 93 19 memory
93 94 20 1
94 95 13 using
95 96 9 a
96 97 10 data
97 98 11 processing
98 99 12 system
99 100 8 of
100 101 6 overall
101 102 5 one
102 103 7 embodiment
103 104 4 shows
104 105 21 ,
105 106 25 the
106 107 26 foregoing
107 108 27 embodiments
108 109 24 in
109 110 23 described
110 111 22 as
111 112 28 . 3.36729582999
112
0 113 1 fig
113 114 2 .
114 115 3 15
115 116 14 the
116 117 15 cpu
117 118 16 2
118 119 17 and
119 120 18 the
120 121 19 memory
121 122 20 1
122 123 13 using
123 124 9 a
124 125 10 data
125 126 11 processing
126 127 12 system
127 128 8 of
128 129 7 embodiment
129 130 4 shows
130 131 6 overall
131 132 5 one
132 133 21 ,
133 134 25 the
134 135 26 foregoing
135 136 27 embodiments
136 137 24 in
137 138 23 described
138 139 22 as
139 140 28 . 4.06044301055
140
0 141 1 fig
141 142 2 .
142 143 3 15
143 144 14 the
144 145 15 cpu
145 146 16 2
146 147 17 and
147 148 18 the
148 149 19 memory
149 150 20 1
150 151 13 using
151 152 9 a
152 153 10 data
153 154 11 processing
154 155 12 system
155 156 8 of
156 157 5 one
157 158 7 embodiment
158 159 6 overall
159 160 4 shows
160 161 21 ,
161 162 25 the
162 163 26 foregoing
163 164 27 embodiments
164 165 24 in
165 166 23 described
166 167 22 as
167 168 28 . 4.06044301055
168
