
L432RC_CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000416c  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  080042f8  080042f8  000052f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043b8  080043b8  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080043b8  080043b8  000053b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080043c0  080043c0  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043c0  080043c0  000053c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080043c4  080043c4  000053c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080043c8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  20000068  08004430  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000308  08004430  00006308  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dea7  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022ca  00000000  00000000  00013f3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf8  00000000  00000000  00016210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000091a  00000000  00000000  00016e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021657  00000000  00000000  00017722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dd69  00000000  00000000  00038d79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c3af0  00000000  00000000  00046ae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010a5d2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003610  00000000  00000000  0010a618  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0010dc28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000068 	.word	0x20000068
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080042e0 	.word	0x080042e0

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	2000006c 	.word	0x2000006c
 80001c8:	080042e0 	.word	0x080042e0

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295
 80001e0:	f000 b988 	b.w	80004f4 <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9d08      	ldr	r5, [sp, #32]
 8000202:	468e      	mov	lr, r1
 8000204:	4604      	mov	r4, r0
 8000206:	4688      	mov	r8, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14a      	bne.n	80002a2 <__udivmoddi4+0xa6>
 800020c:	428a      	cmp	r2, r1
 800020e:	4617      	mov	r7, r2
 8000210:	d962      	bls.n	80002d8 <__udivmoddi4+0xdc>
 8000212:	fab2 f682 	clz	r6, r2
 8000216:	b14e      	cbz	r6, 800022c <__udivmoddi4+0x30>
 8000218:	f1c6 0320 	rsb	r3, r6, #32
 800021c:	fa01 f806 	lsl.w	r8, r1, r6
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	40b7      	lsls	r7, r6
 8000226:	ea43 0808 	orr.w	r8, r3, r8
 800022a:	40b4      	lsls	r4, r6
 800022c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000230:	fa1f fc87 	uxth.w	ip, r7
 8000234:	fbb8 f1fe 	udiv	r1, r8, lr
 8000238:	0c23      	lsrs	r3, r4, #16
 800023a:	fb0e 8811 	mls	r8, lr, r1, r8
 800023e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000242:	fb01 f20c 	mul.w	r2, r1, ip
 8000246:	429a      	cmp	r2, r3
 8000248:	d909      	bls.n	800025e <__udivmoddi4+0x62>
 800024a:	18fb      	adds	r3, r7, r3
 800024c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000250:	f080 80ea 	bcs.w	8000428 <__udivmoddi4+0x22c>
 8000254:	429a      	cmp	r2, r3
 8000256:	f240 80e7 	bls.w	8000428 <__udivmoddi4+0x22c>
 800025a:	3902      	subs	r1, #2
 800025c:	443b      	add	r3, r7
 800025e:	1a9a      	subs	r2, r3, r2
 8000260:	b2a3      	uxth	r3, r4
 8000262:	fbb2 f0fe 	udiv	r0, r2, lr
 8000266:	fb0e 2210 	mls	r2, lr, r0, r2
 800026a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000272:	459c      	cmp	ip, r3
 8000274:	d909      	bls.n	800028a <__udivmoddi4+0x8e>
 8000276:	18fb      	adds	r3, r7, r3
 8000278:	f100 32ff 	add.w	r2, r0, #4294967295
 800027c:	f080 80d6 	bcs.w	800042c <__udivmoddi4+0x230>
 8000280:	459c      	cmp	ip, r3
 8000282:	f240 80d3 	bls.w	800042c <__udivmoddi4+0x230>
 8000286:	443b      	add	r3, r7
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028e:	eba3 030c 	sub.w	r3, r3, ip
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa2>
 8000296:	40f3      	lsrs	r3, r6
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xb6>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb0>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa2>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x14c>
 80002ba:	4573      	cmp	r3, lr
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xc8>
 80002be:	4282      	cmp	r2, r0
 80002c0:	f200 8105 	bhi.w	80004ce <__udivmoddi4+0x2d2>
 80002c4:	1a84      	subs	r4, r0, r2
 80002c6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	4690      	mov	r8, r2
 80002ce:	2d00      	cmp	r5, #0
 80002d0:	d0e5      	beq.n	800029e <__udivmoddi4+0xa2>
 80002d2:	e9c5 4800 	strd	r4, r8, [r5]
 80002d6:	e7e2      	b.n	800029e <__udivmoddi4+0xa2>
 80002d8:	2a00      	cmp	r2, #0
 80002da:	f000 8090 	beq.w	80003fe <__udivmoddi4+0x202>
 80002de:	fab2 f682 	clz	r6, r2
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	f040 80a4 	bne.w	8000430 <__udivmoddi4+0x234>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	0c03      	lsrs	r3, r0, #16
 80002ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f0:	b280      	uxth	r0, r0
 80002f2:	b2bc      	uxth	r4, r7
 80002f4:	2101      	movs	r1, #1
 80002f6:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fa:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000302:	fb04 f20c 	mul.w	r2, r4, ip
 8000306:	429a      	cmp	r2, r3
 8000308:	d907      	bls.n	800031a <__udivmoddi4+0x11e>
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000310:	d202      	bcs.n	8000318 <__udivmoddi4+0x11c>
 8000312:	429a      	cmp	r2, r3
 8000314:	f200 80e0 	bhi.w	80004d8 <__udivmoddi4+0x2dc>
 8000318:	46c4      	mov	ip, r8
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000320:	fb0e 3312 	mls	r3, lr, r2, r3
 8000324:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000328:	fb02 f404 	mul.w	r4, r2, r4
 800032c:	429c      	cmp	r4, r3
 800032e:	d907      	bls.n	8000340 <__udivmoddi4+0x144>
 8000330:	18fb      	adds	r3, r7, r3
 8000332:	f102 30ff 	add.w	r0, r2, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x142>
 8000338:	429c      	cmp	r4, r3
 800033a:	f200 80ca 	bhi.w	80004d2 <__udivmoddi4+0x2d6>
 800033e:	4602      	mov	r2, r0
 8000340:	1b1b      	subs	r3, r3, r4
 8000342:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x98>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa0e f401 	lsl.w	r4, lr, r1
 8000358:	fa20 f306 	lsr.w	r3, r0, r6
 800035c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000360:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000364:	4323      	orrs	r3, r4
 8000366:	fa00 f801 	lsl.w	r8, r0, r1
 800036a:	fa1f fc87 	uxth.w	ip, r7
 800036e:	fbbe f0f9 	udiv	r0, lr, r9
 8000372:	0c1c      	lsrs	r4, r3, #16
 8000374:	fb09 ee10 	mls	lr, r9, r0, lr
 8000378:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800037c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000380:	45a6      	cmp	lr, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x1a0>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f100 3aff 	add.w	sl, r0, #4294967295
 800038e:	f080 809c 	bcs.w	80004ca <__udivmoddi4+0x2ce>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f240 8099 	bls.w	80004ca <__udivmoddi4+0x2ce>
 8000398:	3802      	subs	r0, #2
 800039a:	443c      	add	r4, r7
 800039c:	eba4 040e 	sub.w	r4, r4, lr
 80003a0:	fa1f fe83 	uxth.w	lr, r3
 80003a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a8:	fb09 4413 	mls	r4, r9, r3, r4
 80003ac:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b4:	45a4      	cmp	ip, r4
 80003b6:	d908      	bls.n	80003ca <__udivmoddi4+0x1ce>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f103 3eff 	add.w	lr, r3, #4294967295
 80003be:	f080 8082 	bcs.w	80004c6 <__udivmoddi4+0x2ca>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d97f      	bls.n	80004c6 <__udivmoddi4+0x2ca>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ce:	eba4 040c 	sub.w	r4, r4, ip
 80003d2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d6:	4564      	cmp	r4, ip
 80003d8:	4673      	mov	r3, lr
 80003da:	46e1      	mov	r9, ip
 80003dc:	d362      	bcc.n	80004a4 <__udivmoddi4+0x2a8>
 80003de:	d05f      	beq.n	80004a0 <__udivmoddi4+0x2a4>
 80003e0:	b15d      	cbz	r5, 80003fa <__udivmoddi4+0x1fe>
 80003e2:	ebb8 0203 	subs.w	r2, r8, r3
 80003e6:	eb64 0409 	sbc.w	r4, r4, r9
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	fa22 f301 	lsr.w	r3, r2, r1
 80003f2:	431e      	orrs	r6, r3
 80003f4:	40cc      	lsrs	r4, r1
 80003f6:	e9c5 6400 	strd	r6, r4, [r5]
 80003fa:	2100      	movs	r1, #0
 80003fc:	e74f      	b.n	800029e <__udivmoddi4+0xa2>
 80003fe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000402:	0c01      	lsrs	r1, r0, #16
 8000404:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000408:	b280      	uxth	r0, r0
 800040a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040e:	463b      	mov	r3, r7
 8000410:	4638      	mov	r0, r7
 8000412:	463c      	mov	r4, r7
 8000414:	46b8      	mov	r8, r7
 8000416:	46be      	mov	lr, r7
 8000418:	2620      	movs	r6, #32
 800041a:	fbb1 f1f7 	udiv	r1, r1, r7
 800041e:	eba2 0208 	sub.w	r2, r2, r8
 8000422:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000426:	e766      	b.n	80002f6 <__udivmoddi4+0xfa>
 8000428:	4601      	mov	r1, r0
 800042a:	e718      	b.n	800025e <__udivmoddi4+0x62>
 800042c:	4610      	mov	r0, r2
 800042e:	e72c      	b.n	800028a <__udivmoddi4+0x8e>
 8000430:	f1c6 0220 	rsb	r2, r6, #32
 8000434:	fa2e f302 	lsr.w	r3, lr, r2
 8000438:	40b7      	lsls	r7, r6
 800043a:	40b1      	lsls	r1, r6
 800043c:	fa20 f202 	lsr.w	r2, r0, r2
 8000440:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000444:	430a      	orrs	r2, r1
 8000446:	fbb3 f8fe 	udiv	r8, r3, lr
 800044a:	b2bc      	uxth	r4, r7
 800044c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000450:	0c11      	lsrs	r1, r2, #16
 8000452:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000456:	fb08 f904 	mul.w	r9, r8, r4
 800045a:	40b0      	lsls	r0, r6
 800045c:	4589      	cmp	r9, r1
 800045e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000462:	b280      	uxth	r0, r0
 8000464:	d93e      	bls.n	80004e4 <__udivmoddi4+0x2e8>
 8000466:	1879      	adds	r1, r7, r1
 8000468:	f108 3cff 	add.w	ip, r8, #4294967295
 800046c:	d201      	bcs.n	8000472 <__udivmoddi4+0x276>
 800046e:	4589      	cmp	r9, r1
 8000470:	d81f      	bhi.n	80004b2 <__udivmoddi4+0x2b6>
 8000472:	eba1 0109 	sub.w	r1, r1, r9
 8000476:	fbb1 f9fe 	udiv	r9, r1, lr
 800047a:	fb09 f804 	mul.w	r8, r9, r4
 800047e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000482:	b292      	uxth	r2, r2
 8000484:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000488:	4542      	cmp	r2, r8
 800048a:	d229      	bcs.n	80004e0 <__udivmoddi4+0x2e4>
 800048c:	18ba      	adds	r2, r7, r2
 800048e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000492:	d2c4      	bcs.n	800041e <__udivmoddi4+0x222>
 8000494:	4542      	cmp	r2, r8
 8000496:	d2c2      	bcs.n	800041e <__udivmoddi4+0x222>
 8000498:	f1a9 0102 	sub.w	r1, r9, #2
 800049c:	443a      	add	r2, r7
 800049e:	e7be      	b.n	800041e <__udivmoddi4+0x222>
 80004a0:	45f0      	cmp	r8, lr
 80004a2:	d29d      	bcs.n	80003e0 <__udivmoddi4+0x1e4>
 80004a4:	ebbe 0302 	subs.w	r3, lr, r2
 80004a8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ac:	3801      	subs	r0, #1
 80004ae:	46e1      	mov	r9, ip
 80004b0:	e796      	b.n	80003e0 <__udivmoddi4+0x1e4>
 80004b2:	eba7 0909 	sub.w	r9, r7, r9
 80004b6:	4449      	add	r1, r9
 80004b8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004bc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c0:	fb09 f804 	mul.w	r8, r9, r4
 80004c4:	e7db      	b.n	800047e <__udivmoddi4+0x282>
 80004c6:	4673      	mov	r3, lr
 80004c8:	e77f      	b.n	80003ca <__udivmoddi4+0x1ce>
 80004ca:	4650      	mov	r0, sl
 80004cc:	e766      	b.n	800039c <__udivmoddi4+0x1a0>
 80004ce:	4608      	mov	r0, r1
 80004d0:	e6fd      	b.n	80002ce <__udivmoddi4+0xd2>
 80004d2:	443b      	add	r3, r7
 80004d4:	3a02      	subs	r2, #2
 80004d6:	e733      	b.n	8000340 <__udivmoddi4+0x144>
 80004d8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004dc:	443b      	add	r3, r7
 80004de:	e71c      	b.n	800031a <__udivmoddi4+0x11e>
 80004e0:	4649      	mov	r1, r9
 80004e2:	e79c      	b.n	800041e <__udivmoddi4+0x222>
 80004e4:	eba1 0109 	sub.w	r1, r1, r9
 80004e8:	46c4      	mov	ip, r8
 80004ea:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ee:	fb09 f804 	mul.w	r8, r9, r4
 80004f2:	e7c4      	b.n	800047e <__udivmoddi4+0x282>

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <app_init>:


CAN_HandleTypeDef* h_can;
UART_HandleTypeDef* h_uart;

void app_init(CAN_HandleTypeDef* can, UART_HandleTypeDef* uart) {
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
 8000500:	6039      	str	r1, [r7, #0]
	h_can = can;
 8000502:	4a06      	ldr	r2, [pc, #24]	@ (800051c <app_init+0x24>)
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	6013      	str	r3, [r2, #0]
	h_uart = uart;
 8000508:	4a05      	ldr	r2, [pc, #20]	@ (8000520 <app_init+0x28>)
 800050a:	683b      	ldr	r3, [r7, #0]
 800050c:	6013      	str	r3, [r2, #0]
	app_main();
 800050e:	f000 f905 	bl	800071c <app_main>
}
 8000512:	bf00      	nop
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	20000084 	.word	0x20000084
 8000520:	20000088 	.word	0x20000088

08000524 <setup>:


void setup()
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b088      	sub	sp, #32
 8000528:	af00      	add	r7, sp, #0
	tm_init(h_can);
 800052a:	4b36      	ldr	r3, [pc, #216]	@ (8000604 <setup+0xe0>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	4618      	mov	r0, r3
 8000530:	f000 fbdc 	bl	8000cec <tm_init>
	tm_set_gains(POS_GAIN, VEL_GAIN);
 8000534:	eddf 0a34 	vldr	s1, [pc, #208]	@ 8000608 <setup+0xe4>
 8000538:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 800053c:	f000 fc52 	bl	8000de4 <tm_set_gains>
	tm_set_vel_inc(VEL_INC);
 8000540:	ed9f 0a32 	vldr	s0, [pc, #200]	@ 800060c <setup+0xe8>
 8000544:	f000 fc6c 	bl	8000e20 <tm_set_vel_inc>
	tm_set_limits(VEL_LIMIT * TICKS_PER_TURN / 60, CURRENT_LIMIT);
 8000548:	eef2 0a06 	vmov.f32	s1, #38	@ 0x41300000  11.0
 800054c:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 8000610 <setup+0xec>
 8000550:	f000 fc7a 	bl	8000e48 <tm_set_limits>
	tm_set_encoder_config((tinymovr_encoder_config_t){.type = 0, .bandwidth = ENCODER_BANDWIDTH});
 8000554:	2300      	movs	r3, #0
 8000556:	753b      	strb	r3, [r7, #20]
 8000558:	4b2e      	ldr	r3, [pc, #184]	@ (8000614 <setup+0xf0>)
 800055a:	61bb      	str	r3, [r7, #24]
 800055c:	f107 0314 	add.w	r3, r7, #20
 8000560:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000564:	f000 fc8e 	bl	8000e84 <tm_set_encoder_config>
	tm_set_motor_config((tinymovr_motor_config_t){.flags = 0, .pole_pairs = 7, .calibration_constant = CALIBRATION_CURRENT});
 8000568:	4a2b      	ldr	r2, [pc, #172]	@ (8000618 <setup+0xf4>)
 800056a:	f107 030c 	add.w	r3, r7, #12
 800056e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000572:	e883 0003 	stmia.w	r3, {r0, r1}
 8000576:	f107 030c 	add.w	r3, r7, #12
 800057a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800057e:	f000 fc9d 	bl	8000ebc <tm_set_motor_config>
	tm_set_state((tinymovr_state_config_t){.state = CALIBRATE, .mode = 0, .errors = 0});
 8000582:	2301      	movs	r3, #1
 8000584:	723b      	strb	r3, [r7, #8]
 8000586:	2300      	movs	r3, #0
 8000588:	727b      	strb	r3, [r7, #9]
 800058a:	2300      	movs	r3, #0
 800058c:	72bb      	strb	r3, [r7, #10]
 800058e:	68b8      	ldr	r0, [r7, #8]
 8000590:	f000 fcb4 	bl	8000efc <tm_set_state>

	//TODO: this is a long time!
	for (int idx = 0; idx < 1000; idx++)
 8000594:	2300      	movs	r3, #0
 8000596:	61fb      	str	r3, [r7, #28]
 8000598:	e013      	b.n	80005c2 <setup+0x9e>
	{
		tinymovr_state_config_t state = tm_get_state();
 800059a:	f000 fcc3 	bl	8000f24 <tm_get_state>
 800059e:	4603      	mov	r3, r0
 80005a0:	461a      	mov	r2, r3
 80005a2:	703a      	strb	r2, [r7, #0]
 80005a4:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80005a8:	707a      	strb	r2, [r7, #1]
 80005aa:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80005ae:	70bb      	strb	r3, [r7, #2]
		if (state.state == IDLE)
 80005b0:	783b      	ldrb	r3, [r7, #0]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d00a      	beq.n	80005cc <setup+0xa8>
		{
			break;
		}
		HAL_Delay(50);
 80005b6:	2032      	movs	r0, #50	@ 0x32
 80005b8:	f000 fdda 	bl	8001170 <HAL_Delay>
	for (int idx = 0; idx < 1000; idx++)
 80005bc:	69fb      	ldr	r3, [r7, #28]
 80005be:	3301      	adds	r3, #1
 80005c0:	61fb      	str	r3, [r7, #28]
 80005c2:	69fb      	ldr	r3, [r7, #28]
 80005c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80005c8:	dbe7      	blt.n	800059a <setup+0x76>
 80005ca:	e000      	b.n	80005ce <setup+0xaa>
			break;
 80005cc:	bf00      	nop
	}
	tinymovr_state_config_t state = tm_get_state();
 80005ce:	f000 fca9 	bl	8000f24 <tm_get_state>
 80005d2:	4603      	mov	r3, r0
 80005d4:	461a      	mov	r2, r3
 80005d6:	713a      	strb	r2, [r7, #4]
 80005d8:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80005dc:	717a      	strb	r2, [r7, #5]
 80005de:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80005e2:	71bb      	strb	r3, [r7, #6]
	if (state.state != IDLE && state.errors != 0)
 80005e4:	793b      	ldrb	r3, [r7, #4]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d005      	beq.n	80005f6 <setup+0xd2>
 80005ea:	79bb      	ldrb	r3, [r7, #6]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d002      	beq.n	80005f6 <setup+0xd2>
	{
		printf("esc could not be calibrated\r\n");
 80005f0:	480a      	ldr	r0, [pc, #40]	@ (800061c <setup+0xf8>)
 80005f2:	f003 fae1 	bl	8003bb8 <puts>
	}
	tm_save_config();
 80005f6:	f000 fccb 	bl	8000f90 <tm_save_config>

}
 80005fa:	bf00      	nop
 80005fc:	3720      	adds	r7, #32
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	20000084 	.word	0x20000084
 8000608:	38d1b717 	.word	0x38d1b717
 800060c:	43fa0000 	.word	0x43fa0000
 8000610:	47855500 	.word	0x47855500
 8000614:	44bb8000 	.word	0x44bb8000
 8000618:	08004318 	.word	0x08004318
 800061c:	080042f8 	.word	0x080042f8

08000620 <spin>:

void spin()
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0

	tm_set_state((tinymovr_state_config_t){.state = CONTROL, .mode = VELOCITY, .errors = 0});
 8000626:	4a35      	ldr	r2, [pc, #212]	@ (80006fc <spin+0xdc>)
 8000628:	f107 0308 	add.w	r3, r7, #8
 800062c:	6812      	ldr	r2, [r2, #0]
 800062e:	4611      	mov	r1, r2
 8000630:	8019      	strh	r1, [r3, #0]
 8000632:	3302      	adds	r3, #2
 8000634:	0c12      	lsrs	r2, r2, #16
 8000636:	701a      	strb	r2, [r3, #0]
 8000638:	68b8      	ldr	r0, [r7, #8]
 800063a:	f000 fc5f 	bl	8000efc <tm_set_state>
	tm_set_vel_setpoint(SPIN_TEST_VEL_SETPOINT);
 800063e:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 8000700 <spin+0xe0>
 8000642:	f000 fcad 	bl	8000fa0 <tm_set_vel_setpoint>

	float est_vel = tm_get_encoder_estimates();
 8000646:	f000 fcc9 	bl	8000fdc <tm_get_encoder_estimates>
 800064a:	ed87 0a03 	vstr	s0, [r7, #12]
	if (est_vel + THRESHOLD < SPIN_TEST_VEL_SETPOINT || est_vel - THRESHOLD > SPIN_TEST_VEL_SETPOINT)
 800064e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000652:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8000704 <spin+0xe4>
 8000656:	ee77 7a87 	vadd.f32	s15, s15, s14
 800065a:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8000700 <spin+0xe0>
 800065e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000666:	d40c      	bmi.n	8000682 <spin+0x62>
 8000668:	edd7 7a03 	vldr	s15, [r7, #12]
 800066c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8000704 <spin+0xe4>
 8000670:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000674:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8000700 <spin+0xe0>
 8000678:	eef4 7ac7 	vcmpe.f32	s15, s14
 800067c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000680:	dd02      	ble.n	8000688 <spin+0x68>
	{
		printf("spin test pos dir failed\r\n");
 8000682:	4821      	ldr	r0, [pc, #132]	@ (8000708 <spin+0xe8>)
 8000684:	f003 fa98 	bl	8003bb8 <puts>
	}

	tm_set_vel_setpoint(-1*SPIN_TEST_VEL_SETPOINT);
 8000688:	ed9f 0a20 	vldr	s0, [pc, #128]	@ 800070c <spin+0xec>
 800068c:	f000 fc88 	bl	8000fa0 <tm_set_vel_setpoint>

	est_vel = tm_get_encoder_estimates();
 8000690:	f000 fca4 	bl	8000fdc <tm_get_encoder_estimates>
 8000694:	ed87 0a03 	vstr	s0, [r7, #12]
	if (est_vel + THRESHOLD < -1*SPIN_TEST_VEL_SETPOINT || est_vel - THRESHOLD > -1*SPIN_TEST_VEL_SETPOINT)
 8000698:	edd7 7a03 	vldr	s15, [r7, #12]
 800069c:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8000704 <spin+0xe4>
 80006a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80006a4:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800070c <spin+0xec>
 80006a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006b0:	d40c      	bmi.n	80006cc <spin+0xac>
 80006b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80006b6:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8000704 <spin+0xe4>
 80006ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80006be:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800070c <spin+0xec>
 80006c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ca:	dd02      	ble.n	80006d2 <spin+0xb2>
	{
		printf("spin test neg dir failed\r\n");
 80006cc:	4810      	ldr	r0, [pc, #64]	@ (8000710 <spin+0xf0>)
 80006ce:	f003 fa73 	bl	8003bb8 <puts>
	}

	tm_set_vel_setpoint(0);
 80006d2:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8000714 <spin+0xf4>
 80006d6:	f000 fc63 	bl	8000fa0 <tm_set_vel_setpoint>
	tm_set_state((tinymovr_state_config_t){.state = IDLE, .mode = 0, .errors = 0});
 80006da:	2300      	movs	r3, #0
 80006dc:	713b      	strb	r3, [r7, #4]
 80006de:	2300      	movs	r3, #0
 80006e0:	717b      	strb	r3, [r7, #5]
 80006e2:	2300      	movs	r3, #0
 80006e4:	71bb      	strb	r3, [r7, #6]
 80006e6:	6878      	ldr	r0, [r7, #4]
 80006e8:	f000 fc08 	bl	8000efc <tm_set_state>

	printf("spin test passed!\r\n");;
 80006ec:	480a      	ldr	r0, [pc, #40]	@ (8000718 <spin+0xf8>)
 80006ee:	f003 fa63 	bl	8003bb8 <puts>
}
 80006f2:	bf00      	nop
 80006f4:	3710      	adds	r7, #16
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	0800436c 	.word	0x0800436c
 8000700:	47c35000 	.word	0x47c35000
 8000704:	447a0000 	.word	0x447a0000
 8000708:	08004320 	.word	0x08004320
 800070c:	c7c35000 	.word	0xc7c35000
 8000710:	0800433c 	.word	0x0800433c
 8000714:	00000000 	.word	0x00000000
 8000718:	08004358 	.word	0x08004358

0800071c <app_main>:


void app_main() {
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
	setup();
 8000720:	f7ff ff00 	bl	8000524 <setup>
	spin();
 8000724:	f7ff ff7c 	bl	8000620 <spin>

}
 8000728:	bf00      	nop
 800072a:	bd80      	pop	{r7, pc}

0800072c <_write>:


int _write(int file, char *ptr, int len)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	60b9      	str	r1, [r7, #8]
 8000736:	607a      	str	r2, [r7, #4]
	if (h_uart->gState != HAL_UART_STATE_RESET)
 8000738:	4b08      	ldr	r3, [pc, #32]	@ (800075c <_write+0x30>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800073e:	2b00      	cmp	r3, #0
 8000740:	d007      	beq.n	8000752 <_write+0x26>
	{
		HAL_UART_Transmit(h_uart, (uint8_t*) ptr, (uint16_t) len, 50);
 8000742:	4b06      	ldr	r3, [pc, #24]	@ (800075c <_write+0x30>)
 8000744:	6818      	ldr	r0, [r3, #0]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	b29a      	uxth	r2, r3
 800074a:	2332      	movs	r3, #50	@ 0x32
 800074c:	68b9      	ldr	r1, [r7, #8]
 800074e:	f002 fc49 	bl	8002fe4 <HAL_UART_Transmit>
	}
	return len;
 8000752:	687b      	ldr	r3, [r7, #4]
}
 8000754:	4618      	mov	r0, r3
 8000756:	3710      	adds	r7, #16
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	20000088 	.word	0x20000088

08000760 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000764:	f000 fc8f 	bl	8001086 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000768:	f000 f810 	bl	800078c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800076c:	f000 f8d4 	bl	8000918 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000770:	f000 f8a2 	bl	80008b8 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8000774:	f000 f86c 	bl	8000850 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  app_init(&hcan1, &huart2);
 8000778:	4902      	ldr	r1, [pc, #8]	@ (8000784 <main+0x24>)
 800077a:	4803      	ldr	r0, [pc, #12]	@ (8000788 <main+0x28>)
 800077c:	f7ff febc 	bl	80004f8 <app_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000780:	bf00      	nop
 8000782:	e7fd      	b.n	8000780 <main+0x20>
 8000784:	200000b4 	.word	0x200000b4
 8000788:	2000008c 	.word	0x2000008c

0800078c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b096      	sub	sp, #88	@ 0x58
 8000790:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000792:	f107 0314 	add.w	r3, r7, #20
 8000796:	2244      	movs	r2, #68	@ 0x44
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f003 faec 	bl	8003d78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a0:	463b      	mov	r3, r7
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]
 80007a8:	609a      	str	r2, [r3, #8]
 80007aa:	60da      	str	r2, [r3, #12]
 80007ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80007ae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80007b2:	f001 fa43 	bl	8001c3c <HAL_PWREx_ControlVoltageScaling>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80007bc:	f000 f8f6 	bl	80009ac <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80007c0:	f001 fa1e 	bl	8001c00 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80007c4:	4b21      	ldr	r3, [pc, #132]	@ (800084c <SystemClock_Config+0xc0>)
 80007c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80007ca:	4a20      	ldr	r2, [pc, #128]	@ (800084c <SystemClock_Config+0xc0>)
 80007cc:	f023 0318 	bic.w	r3, r3, #24
 80007d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80007d4:	2314      	movs	r3, #20
 80007d6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007d8:	2301      	movs	r3, #1
 80007da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007dc:	2301      	movs	r3, #1
 80007de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007e4:	2360      	movs	r3, #96	@ 0x60
 80007e6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e8:	2302      	movs	r3, #2
 80007ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80007ec:	2301      	movs	r3, #1
 80007ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007f0:	2301      	movs	r3, #1
 80007f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80007f4:	2310      	movs	r3, #16
 80007f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007f8:	2307      	movs	r3, #7
 80007fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007fc:	2302      	movs	r3, #2
 80007fe:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000800:	2302      	movs	r3, #2
 8000802:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000804:	f107 0314 	add.w	r3, r7, #20
 8000808:	4618      	mov	r0, r3
 800080a:	f001 fa6d 	bl	8001ce8 <HAL_RCC_OscConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000814:	f000 f8ca 	bl	80009ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000818:	230f      	movs	r3, #15
 800081a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800081c:	2303      	movs	r3, #3
 800081e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000820:	2300      	movs	r3, #0
 8000822:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000824:	2300      	movs	r3, #0
 8000826:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800082c:	463b      	mov	r3, r7
 800082e:	2101      	movs	r1, #1
 8000830:	4618      	mov	r0, r3
 8000832:	f001 fe6d 	bl	8002510 <HAL_RCC_ClockConfig>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800083c:	f000 f8b6 	bl	80009ac <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000840:	f002 fa80 	bl	8002d44 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000844:	bf00      	nop
 8000846:	3758      	adds	r7, #88	@ 0x58
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40021000 	.word	0x40021000

08000850 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000854:	4b16      	ldr	r3, [pc, #88]	@ (80008b0 <MX_CAN1_Init+0x60>)
 8000856:	4a17      	ldr	r2, [pc, #92]	@ (80008b4 <MX_CAN1_Init+0x64>)
 8000858:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800085a:	4b15      	ldr	r3, [pc, #84]	@ (80008b0 <MX_CAN1_Init+0x60>)
 800085c:	2210      	movs	r2, #16
 800085e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000860:	4b13      	ldr	r3, [pc, #76]	@ (80008b0 <MX_CAN1_Init+0x60>)
 8000862:	2200      	movs	r2, #0
 8000864:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000866:	4b12      	ldr	r3, [pc, #72]	@ (80008b0 <MX_CAN1_Init+0x60>)
 8000868:	2200      	movs	r2, #0
 800086a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 800086c:	4b10      	ldr	r3, [pc, #64]	@ (80008b0 <MX_CAN1_Init+0x60>)
 800086e:	2200      	movs	r2, #0
 8000870:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000872:	4b0f      	ldr	r3, [pc, #60]	@ (80008b0 <MX_CAN1_Init+0x60>)
 8000874:	2200      	movs	r2, #0
 8000876:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000878:	4b0d      	ldr	r3, [pc, #52]	@ (80008b0 <MX_CAN1_Init+0x60>)
 800087a:	2200      	movs	r2, #0
 800087c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800087e:	4b0c      	ldr	r3, [pc, #48]	@ (80008b0 <MX_CAN1_Init+0x60>)
 8000880:	2200      	movs	r2, #0
 8000882:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000884:	4b0a      	ldr	r3, [pc, #40]	@ (80008b0 <MX_CAN1_Init+0x60>)
 8000886:	2200      	movs	r2, #0
 8000888:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800088a:	4b09      	ldr	r3, [pc, #36]	@ (80008b0 <MX_CAN1_Init+0x60>)
 800088c:	2200      	movs	r2, #0
 800088e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000890:	4b07      	ldr	r3, [pc, #28]	@ (80008b0 <MX_CAN1_Init+0x60>)
 8000892:	2200      	movs	r2, #0
 8000894:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000896:	4b06      	ldr	r3, [pc, #24]	@ (80008b0 <MX_CAN1_Init+0x60>)
 8000898:	2200      	movs	r2, #0
 800089a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800089c:	4804      	ldr	r0, [pc, #16]	@ (80008b0 <MX_CAN1_Init+0x60>)
 800089e:	f000 fc8b 	bl	80011b8 <HAL_CAN_Init>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 80008a8:	f000 f880 	bl	80009ac <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	2000008c 	.word	0x2000008c
 80008b4:	40006400 	.word	0x40006400

080008b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008bc:	4b14      	ldr	r3, [pc, #80]	@ (8000910 <MX_USART2_UART_Init+0x58>)
 80008be:	4a15      	ldr	r2, [pc, #84]	@ (8000914 <MX_USART2_UART_Init+0x5c>)
 80008c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008c2:	4b13      	ldr	r3, [pc, #76]	@ (8000910 <MX_USART2_UART_Init+0x58>)
 80008c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008ca:	4b11      	ldr	r3, [pc, #68]	@ (8000910 <MX_USART2_UART_Init+0x58>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000910 <MX_USART2_UART_Init+0x58>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000910 <MX_USART2_UART_Init+0x58>)
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000910 <MX_USART2_UART_Init+0x58>)
 80008de:	220c      	movs	r2, #12
 80008e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000910 <MX_USART2_UART_Init+0x58>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008e8:	4b09      	ldr	r3, [pc, #36]	@ (8000910 <MX_USART2_UART_Init+0x58>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ee:	4b08      	ldr	r3, [pc, #32]	@ (8000910 <MX_USART2_UART_Init+0x58>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008f4:	4b06      	ldr	r3, [pc, #24]	@ (8000910 <MX_USART2_UART_Init+0x58>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008fa:	4805      	ldr	r0, [pc, #20]	@ (8000910 <MX_USART2_UART_Init+0x58>)
 80008fc:	f002 fb24 	bl	8002f48 <HAL_UART_Init>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000906:	f000 f851 	bl	80009ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800090a:	bf00      	nop
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	200000b4 	.word	0x200000b4
 8000914:	40004400 	.word	0x40004400

08000918 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b088      	sub	sp, #32
 800091c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091e:	f107 030c 	add.w	r3, r7, #12
 8000922:	2200      	movs	r2, #0
 8000924:	601a      	str	r2, [r3, #0]
 8000926:	605a      	str	r2, [r3, #4]
 8000928:	609a      	str	r2, [r3, #8]
 800092a:	60da      	str	r2, [r3, #12]
 800092c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800092e:	4b1d      	ldr	r3, [pc, #116]	@ (80009a4 <MX_GPIO_Init+0x8c>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000932:	4a1c      	ldr	r2, [pc, #112]	@ (80009a4 <MX_GPIO_Init+0x8c>)
 8000934:	f043 0304 	orr.w	r3, r3, #4
 8000938:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800093a:	4b1a      	ldr	r3, [pc, #104]	@ (80009a4 <MX_GPIO_Init+0x8c>)
 800093c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093e:	f003 0304 	and.w	r3, r3, #4
 8000942:	60bb      	str	r3, [r7, #8]
 8000944:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000946:	4b17      	ldr	r3, [pc, #92]	@ (80009a4 <MX_GPIO_Init+0x8c>)
 8000948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800094a:	4a16      	ldr	r2, [pc, #88]	@ (80009a4 <MX_GPIO_Init+0x8c>)
 800094c:	f043 0301 	orr.w	r3, r3, #1
 8000950:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000952:	4b14      	ldr	r3, [pc, #80]	@ (80009a4 <MX_GPIO_Init+0x8c>)
 8000954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000956:	f003 0301 	and.w	r3, r3, #1
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800095e:	4b11      	ldr	r3, [pc, #68]	@ (80009a4 <MX_GPIO_Init+0x8c>)
 8000960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000962:	4a10      	ldr	r2, [pc, #64]	@ (80009a4 <MX_GPIO_Init+0x8c>)
 8000964:	f043 0302 	orr.w	r3, r3, #2
 8000968:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800096a:	4b0e      	ldr	r3, [pc, #56]	@ (80009a4 <MX_GPIO_Init+0x8c>)
 800096c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800096e:	f003 0302 	and.w	r3, r3, #2
 8000972:	603b      	str	r3, [r7, #0]
 8000974:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000976:	2200      	movs	r2, #0
 8000978:	2108      	movs	r1, #8
 800097a:	480b      	ldr	r0, [pc, #44]	@ (80009a8 <MX_GPIO_Init+0x90>)
 800097c:	f001 f928 	bl	8001bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000980:	2308      	movs	r3, #8
 8000982:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000984:	2301      	movs	r3, #1
 8000986:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000988:	2300      	movs	r3, #0
 800098a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098c:	2300      	movs	r3, #0
 800098e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000990:	f107 030c 	add.w	r3, r7, #12
 8000994:	4619      	mov	r1, r3
 8000996:	4804      	ldr	r0, [pc, #16]	@ (80009a8 <MX_GPIO_Init+0x90>)
 8000998:	f000 ffb0 	bl	80018fc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800099c:	bf00      	nop
 800099e:	3720      	adds	r7, #32
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	40021000 	.word	0x40021000
 80009a8:	48000400 	.word	0x48000400

080009ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b0:	b672      	cpsid	i
}
 80009b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009b4:	bf00      	nop
 80009b6:	e7fd      	b.n	80009b4 <Error_Handler+0x8>

080009b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009be:	4b0f      	ldr	r3, [pc, #60]	@ (80009fc <HAL_MspInit+0x44>)
 80009c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009c2:	4a0e      	ldr	r2, [pc, #56]	@ (80009fc <HAL_MspInit+0x44>)
 80009c4:	f043 0301 	orr.w	r3, r3, #1
 80009c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80009ca:	4b0c      	ldr	r3, [pc, #48]	@ (80009fc <HAL_MspInit+0x44>)
 80009cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	607b      	str	r3, [r7, #4]
 80009d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009d6:	4b09      	ldr	r3, [pc, #36]	@ (80009fc <HAL_MspInit+0x44>)
 80009d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009da:	4a08      	ldr	r2, [pc, #32]	@ (80009fc <HAL_MspInit+0x44>)
 80009dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80009e2:	4b06      	ldr	r3, [pc, #24]	@ (80009fc <HAL_MspInit+0x44>)
 80009e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009ea:	603b      	str	r3, [r7, #0]
 80009ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ee:	bf00      	nop
 80009f0:	370c      	adds	r7, #12
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	40021000 	.word	0x40021000

08000a00 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08a      	sub	sp, #40	@ 0x28
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a08:	f107 0314 	add.w	r3, r7, #20
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]
 8000a16:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a18      	ldr	r2, [pc, #96]	@ (8000a80 <HAL_CAN_MspInit+0x80>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d129      	bne.n	8000a76 <HAL_CAN_MspInit+0x76>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000a22:	4b18      	ldr	r3, [pc, #96]	@ (8000a84 <HAL_CAN_MspInit+0x84>)
 8000a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a26:	4a17      	ldr	r2, [pc, #92]	@ (8000a84 <HAL_CAN_MspInit+0x84>)
 8000a28:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a2e:	4b15      	ldr	r3, [pc, #84]	@ (8000a84 <HAL_CAN_MspInit+0x84>)
 8000a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a36:	613b      	str	r3, [r7, #16]
 8000a38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3a:	4b12      	ldr	r3, [pc, #72]	@ (8000a84 <HAL_CAN_MspInit+0x84>)
 8000a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3e:	4a11      	ldr	r2, [pc, #68]	@ (8000a84 <HAL_CAN_MspInit+0x84>)
 8000a40:	f043 0301 	orr.w	r3, r3, #1
 8000a44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a46:	4b0f      	ldr	r3, [pc, #60]	@ (8000a84 <HAL_CAN_MspInit+0x84>)
 8000a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4a:	f003 0301 	and.w	r3, r3, #1
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000a52:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000a56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a60:	2303      	movs	r3, #3
 8000a62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000a64:	2309      	movs	r3, #9
 8000a66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a68:	f107 0314 	add.w	r3, r7, #20
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a72:	f000 ff43 	bl	80018fc <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000a76:	bf00      	nop
 8000a78:	3728      	adds	r7, #40	@ 0x28
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	40006400 	.word	0x40006400
 8000a84:	40021000 	.word	0x40021000

08000a88 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b09e      	sub	sp, #120	@ 0x78
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a90:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	605a      	str	r2, [r3, #4]
 8000a9a:	609a      	str	r2, [r3, #8]
 8000a9c:	60da      	str	r2, [r3, #12]
 8000a9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000aa0:	f107 0310 	add.w	r3, r7, #16
 8000aa4:	2254      	movs	r2, #84	@ 0x54
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f003 f965 	bl	8003d78 <memset>
  if(huart->Instance==USART2)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a28      	ldr	r2, [pc, #160]	@ (8000b54 <HAL_UART_MspInit+0xcc>)
 8000ab4:	4293      	cmp	r3, r2
 8000ab6:	d148      	bne.n	8000b4a <HAL_UART_MspInit+0xc2>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ab8:	2302      	movs	r3, #2
 8000aba:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000abc:	2300      	movs	r3, #0
 8000abe:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ac0:	f107 0310 	add.w	r3, r7, #16
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f001 ff47 	bl	8002958 <HAL_RCCEx_PeriphCLKConfig>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ad0:	f7ff ff6c 	bl	80009ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ad4:	4b20      	ldr	r3, [pc, #128]	@ (8000b58 <HAL_UART_MspInit+0xd0>)
 8000ad6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ad8:	4a1f      	ldr	r2, [pc, #124]	@ (8000b58 <HAL_UART_MspInit+0xd0>)
 8000ada:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ade:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ae0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b58 <HAL_UART_MspInit+0xd0>)
 8000ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ae4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ae8:	60fb      	str	r3, [r7, #12]
 8000aea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aec:	4b1a      	ldr	r3, [pc, #104]	@ (8000b58 <HAL_UART_MspInit+0xd0>)
 8000aee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af0:	4a19      	ldr	r2, [pc, #100]	@ (8000b58 <HAL_UART_MspInit+0xd0>)
 8000af2:	f043 0301 	orr.w	r3, r3, #1
 8000af6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000af8:	4b17      	ldr	r3, [pc, #92]	@ (8000b58 <HAL_UART_MspInit+0xd0>)
 8000afa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000afc:	f003 0301 	and.w	r3, r3, #1
 8000b00:	60bb      	str	r3, [r7, #8]
 8000b02:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000b04:	2304      	movs	r3, #4
 8000b06:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b10:	2303      	movs	r3, #3
 8000b12:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b14:	2307      	movs	r3, #7
 8000b16:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000b18:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b22:	f000 feeb 	bl	80018fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000b26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b2a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b34:	2303      	movs	r3, #3
 8000b36:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000b38:	2303      	movs	r3, #3
 8000b3a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000b3c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b40:	4619      	mov	r1, r3
 8000b42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b46:	f000 fed9 	bl	80018fc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b4a:	bf00      	nop
 8000b4c:	3778      	adds	r7, #120	@ 0x78
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40004400 	.word	0x40004400
 8000b58:	40021000 	.word	0x40021000

08000b5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b60:	bf00      	nop
 8000b62:	e7fd      	b.n	8000b60 <NMI_Handler+0x4>

08000b64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b68:	bf00      	nop
 8000b6a:	e7fd      	b.n	8000b68 <HardFault_Handler+0x4>

08000b6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b70:	bf00      	nop
 8000b72:	e7fd      	b.n	8000b70 <MemManage_Handler+0x4>

08000b74 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b78:	bf00      	nop
 8000b7a:	e7fd      	b.n	8000b78 <BusFault_Handler+0x4>

08000b7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <UsageFault_Handler+0x4>

08000b84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr

08000b92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b96:	bf00      	nop
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr

08000bae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bb2:	f000 fabd 	bl	8001130 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}

08000bba <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b086      	sub	sp, #24
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	60f8      	str	r0, [r7, #12]
 8000bc2:	60b9      	str	r1, [r7, #8]
 8000bc4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]
 8000bca:	e00a      	b.n	8000be2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bcc:	f3af 8000 	nop.w
 8000bd0:	4601      	mov	r1, r0
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	1c5a      	adds	r2, r3, #1
 8000bd6:	60ba      	str	r2, [r7, #8]
 8000bd8:	b2ca      	uxtb	r2, r1
 8000bda:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	3301      	adds	r3, #1
 8000be0:	617b      	str	r3, [r7, #20]
 8000be2:	697a      	ldr	r2, [r7, #20]
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	429a      	cmp	r2, r3
 8000be8:	dbf0      	blt.n	8000bcc <_read+0x12>
  }

  return len;
 8000bea:	687b      	ldr	r3, [r7, #4]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3718      	adds	r7, #24
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b083      	sub	sp, #12
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	370c      	adds	r7, #12
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr

08000c0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c1c:	605a      	str	r2, [r3, #4]
  return 0;
 8000c1e:	2300      	movs	r3, #0
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <_isatty>:

int _isatty(int file)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c34:	2301      	movs	r3, #1
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	370c      	adds	r7, #12
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr

08000c42 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c42:	b480      	push	{r7}
 8000c44:	b085      	sub	sp, #20
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	60f8      	str	r0, [r7, #12]
 8000c4a:	60b9      	str	r1, [r7, #8]
 8000c4c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c4e:	2300      	movs	r3, #0
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3714      	adds	r7, #20
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b086      	sub	sp, #24
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c64:	4a14      	ldr	r2, [pc, #80]	@ (8000cb8 <_sbrk+0x5c>)
 8000c66:	4b15      	ldr	r3, [pc, #84]	@ (8000cbc <_sbrk+0x60>)
 8000c68:	1ad3      	subs	r3, r2, r3
 8000c6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c70:	4b13      	ldr	r3, [pc, #76]	@ (8000cc0 <_sbrk+0x64>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d102      	bne.n	8000c7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c78:	4b11      	ldr	r3, [pc, #68]	@ (8000cc0 <_sbrk+0x64>)
 8000c7a:	4a12      	ldr	r2, [pc, #72]	@ (8000cc4 <_sbrk+0x68>)
 8000c7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c7e:	4b10      	ldr	r3, [pc, #64]	@ (8000cc0 <_sbrk+0x64>)
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4413      	add	r3, r2
 8000c86:	693a      	ldr	r2, [r7, #16]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d207      	bcs.n	8000c9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c8c:	f003 f8c2 	bl	8003e14 <__errno>
 8000c90:	4603      	mov	r3, r0
 8000c92:	220c      	movs	r2, #12
 8000c94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c96:	f04f 33ff 	mov.w	r3, #4294967295
 8000c9a:	e009      	b.n	8000cb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c9c:	4b08      	ldr	r3, [pc, #32]	@ (8000cc0 <_sbrk+0x64>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ca2:	4b07      	ldr	r3, [pc, #28]	@ (8000cc0 <_sbrk+0x64>)
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4413      	add	r3, r2
 8000caa:	4a05      	ldr	r2, [pc, #20]	@ (8000cc0 <_sbrk+0x64>)
 8000cac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cae:	68fb      	ldr	r3, [r7, #12]
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3718      	adds	r7, #24
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	2000c000 	.word	0x2000c000
 8000cbc:	00000400 	.word	0x00000400
 8000cc0:	2000013c 	.word	0x2000013c
 8000cc4:	20000308 	.word	0x20000308

08000cc8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000ccc:	4b06      	ldr	r3, [pc, #24]	@ (8000ce8 <SystemInit+0x20>)
 8000cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cd2:	4a05      	ldr	r2, [pc, #20]	@ (8000ce8 <SystemInit+0x20>)
 8000cd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000cdc:	bf00      	nop
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	e000ed00 	.word	0xe000ed00

08000cec <tm_init>:

tinymovr_can_tx_t g_can_tx;
tinymovr_can_rx_t g_can_rx;

void tm_init(CAN_HandleTypeDef* h_can)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
    if (HAL_CAN_ActivateNotification(h_can, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000cf4:	2102      	movs	r1, #2
 8000cf6:	6878      	ldr	r0, [r7, #4]
 8000cf8:	f000 fcf3 	bl	80016e2 <HAL_CAN_ActivateNotification>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <tm_init+0x1a>
    {
	  Error_Handler();
 8000d02:	f7ff fe53 	bl	80009ac <Error_Handler>
	}

    g_can_tx.h_can = h_can;
 8000d06:	4a1d      	ldr	r2, [pc, #116]	@ (8000d7c <tm_init+0x90>)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6253      	str	r3, [r2, #36]	@ 0x24
    g_can_rx.h_can = h_can;
 8000d0c:	4a1c      	ldr	r2, [pc, #112]	@ (8000d80 <tm_init+0x94>)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	64d3      	str	r3, [r2, #76]	@ 0x4c
    memset(g_can_tx.tx_data,0,8);
 8000d12:	2208      	movs	r2, #8
 8000d14:	2100      	movs	r1, #0
 8000d16:	481b      	ldr	r0, [pc, #108]	@ (8000d84 <tm_init+0x98>)
 8000d18:	f003 f82e 	bl	8003d78 <memset>
    memset(g_can_rx.rx_data,0,8);
 8000d1c:	2208      	movs	r2, #8
 8000d1e:	2100      	movs	r1, #0
 8000d20:	4819      	ldr	r0, [pc, #100]	@ (8000d88 <tm_init+0x9c>)
 8000d22:	f003 f829 	bl	8003d78 <memset>

    g_can_rx.canfil.FilterBank = 0;
 8000d26:	4b16      	ldr	r3, [pc, #88]	@ (8000d80 <tm_init+0x94>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	639a      	str	r2, [r3, #56]	@ 0x38
    g_can_rx.canfil.FilterMode = CAN_FILTERMODE_IDMASK;
 8000d2c:	4b14      	ldr	r3, [pc, #80]	@ (8000d80 <tm_init+0x94>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	63da      	str	r2, [r3, #60]	@ 0x3c
    g_can_rx.canfil.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000d32:	4b13      	ldr	r3, [pc, #76]	@ (8000d80 <tm_init+0x94>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	635a      	str	r2, [r3, #52]	@ 0x34
    g_can_rx.canfil.FilterIdHigh = 0;
 8000d38:	4b11      	ldr	r3, [pc, #68]	@ (8000d80 <tm_init+0x94>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	625a      	str	r2, [r3, #36]	@ 0x24
    g_can_rx.canfil.FilterIdLow = 0;
 8000d3e:	4b10      	ldr	r3, [pc, #64]	@ (8000d80 <tm_init+0x94>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	629a      	str	r2, [r3, #40]	@ 0x28
    g_can_rx.canfil.FilterMaskIdHigh = 0;
 8000d44:	4b0e      	ldr	r3, [pc, #56]	@ (8000d80 <tm_init+0x94>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	62da      	str	r2, [r3, #44]	@ 0x2c
    g_can_rx.canfil.FilterMaskIdLow = 0;
 8000d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d80 <tm_init+0x94>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	631a      	str	r2, [r3, #48]	@ 0x30
    g_can_rx.canfil.FilterScale = CAN_FILTERSCALE_32BIT;
 8000d50:	4b0b      	ldr	r3, [pc, #44]	@ (8000d80 <tm_init+0x94>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	641a      	str	r2, [r3, #64]	@ 0x40
    g_can_rx.canfil.FilterActivation = ENABLE;
 8000d56:	4b0a      	ldr	r3, [pc, #40]	@ (8000d80 <tm_init+0x94>)
 8000d58:	2201      	movs	r2, #1
 8000d5a:	645a      	str	r2, [r3, #68]	@ 0x44
    g_can_rx.canfil.SlaveStartFilterBank = 14;
 8000d5c:	4b08      	ldr	r3, [pc, #32]	@ (8000d80 <tm_init+0x94>)
 8000d5e:	220e      	movs	r2, #14
 8000d60:	649a      	str	r2, [r3, #72]	@ 0x48

    if (HAL_CAN_ConfigFilter(h_can,&g_can_rx.canfil) != HAL_OK)
 8000d62:	490a      	ldr	r1, [pc, #40]	@ (8000d8c <tm_init+0xa0>)
 8000d64:	6878      	ldr	r0, [r7, #4]
 8000d66:	f000 fb22 	bl	80013ae <HAL_CAN_ConfigFilter>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <tm_init+0x88>
    {
        Error_Handler();
 8000d70:	f7ff fe1c 	bl	80009ac <Error_Handler>
    }
}
 8000d74:	bf00      	nop
 8000d76:	3708      	adds	r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	20000140 	.word	0x20000140
 8000d80:	20000168 	.word	0x20000168
 8000d84:	20000158 	.word	0x20000158
 8000d88:	20000184 	.word	0x20000184
 8000d8c:	2000018c 	.word	0x2000018c

08000d90 <can_send_frame>:
		return;
	}
}

void can_send_frame(uint32_t num_bytes, uint8_t endpoint)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
 8000d98:	460b      	mov	r3, r1
 8000d9a:	70fb      	strb	r3, [r7, #3]
	  g_can_tx.tx_header.IDE = CAN_ID_STD;
 8000d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd8 <can_send_frame+0x48>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
	  g_can_tx.tx_header.StdId = CAN_ID << 6 | endpoint;
 8000da2:	78fb      	ldrb	r3, [r7, #3]
 8000da4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	461a      	mov	r2, r3
 8000dac:	4b0a      	ldr	r3, [pc, #40]	@ (8000dd8 <can_send_frame+0x48>)
 8000dae:	601a      	str	r2, [r3, #0]
	  g_can_tx.tx_header.ExtId = 0;
 8000db0:	4b09      	ldr	r3, [pc, #36]	@ (8000dd8 <can_send_frame+0x48>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	605a      	str	r2, [r3, #4]
	  g_can_tx.tx_header.RTR = CAN_RTR_DATA;
 8000db6:	4b08      	ldr	r3, [pc, #32]	@ (8000dd8 <can_send_frame+0x48>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	60da      	str	r2, [r3, #12]
	  g_can_tx.tx_header.DLC = num_bytes;
 8000dbc:	4a06      	ldr	r2, [pc, #24]	@ (8000dd8 <can_send_frame+0x48>)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6113      	str	r3, [r2, #16]

	  HAL_CAN_AddTxMessage(g_can_tx.h_can, &g_can_tx.tx_header, g_can_tx.tx_data, &g_can_tx.mailbox);
 8000dc2:	4b05      	ldr	r3, [pc, #20]	@ (8000dd8 <can_send_frame+0x48>)
 8000dc4:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8000dc6:	4b05      	ldr	r3, [pc, #20]	@ (8000ddc <can_send_frame+0x4c>)
 8000dc8:	4a05      	ldr	r2, [pc, #20]	@ (8000de0 <can_send_frame+0x50>)
 8000dca:	4903      	ldr	r1, [pc, #12]	@ (8000dd8 <can_send_frame+0x48>)
 8000dcc:	f000 fbb9 	bl	8001542 <HAL_CAN_AddTxMessage>
}
 8000dd0:	bf00      	nop
 8000dd2:	3708      	adds	r7, #8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	20000140 	.word	0x20000140
 8000ddc:	20000160 	.word	0x20000160
 8000de0:	20000158 	.word	0x20000158

08000de4 <tm_set_gains>:

void tm_set_gains(float position, float velocity)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	ed87 0a01 	vstr	s0, [r7, #4]
 8000dee:	edc7 0a00 	vstr	s1, [r7]
    float32_to_4_byte_array(position, &g_can_tx.tx_data[0]);
 8000df2:	4809      	ldr	r0, [pc, #36]	@ (8000e18 <tm_set_gains+0x34>)
 8000df4:	ed97 0a01 	vldr	s0, [r7, #4]
 8000df8:	f000 f90c 	bl	8001014 <float32_to_4_byte_array>
    float32_to_4_byte_array(velocity, &g_can_tx.tx_data[4]);
 8000dfc:	4807      	ldr	r0, [pc, #28]	@ (8000e1c <tm_set_gains+0x38>)
 8000dfe:	ed97 0a00 	vldr	s0, [r7]
 8000e02:	f000 f907 	bl	8001014 <float32_to_4_byte_array>
    can_send_frame(8, TM_SET_GAINS);
 8000e06:	2119      	movs	r1, #25
 8000e08:	2008      	movs	r0, #8
 8000e0a:	f7ff ffc1 	bl	8000d90 <can_send_frame>
}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000158 	.word	0x20000158
 8000e1c:	2000015c 	.word	0x2000015c

08000e20 <tm_set_vel_inc>:

void tm_set_vel_inc(float increment)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	ed87 0a01 	vstr	s0, [r7, #4]
    float32_to_4_byte_array(increment, &g_can_tx.tx_data[0]);
 8000e2a:	4806      	ldr	r0, [pc, #24]	@ (8000e44 <tm_set_vel_inc+0x24>)
 8000e2c:	ed97 0a01 	vldr	s0, [r7, #4]
 8000e30:	f000 f8f0 	bl	8001014 <float32_to_4_byte_array>
    can_send_frame(4, TM_SET_VEL_INC);
 8000e34:	212b      	movs	r1, #43	@ 0x2b
 8000e36:	2004      	movs	r0, #4
 8000e38:	f7ff ffaa 	bl	8000d90 <can_send_frame>
}
 8000e3c:	bf00      	nop
 8000e3e:	3708      	adds	r7, #8
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	20000158 	.word	0x20000158

08000e48 <tm_set_limits>:

void tm_set_limits(float velocity, float current)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000e52:	edc7 0a00 	vstr	s1, [r7]
	float32_to_4_byte_array(velocity, &g_can_tx.tx_data[0]);
 8000e56:	4809      	ldr	r0, [pc, #36]	@ (8000e7c <tm_set_limits+0x34>)
 8000e58:	ed97 0a01 	vldr	s0, [r7, #4]
 8000e5c:	f000 f8da 	bl	8001014 <float32_to_4_byte_array>
	float32_to_4_byte_array(current, &g_can_tx.tx_data[4]);
 8000e60:	4807      	ldr	r0, [pc, #28]	@ (8000e80 <tm_set_limits+0x38>)
 8000e62:	ed97 0a00 	vldr	s0, [r7]
 8000e66:	f000 f8d5 	bl	8001014 <float32_to_4_byte_array>
    can_send_frame(8, TM_SET_LIMITS);
 8000e6a:	210f      	movs	r1, #15
 8000e6c:	2008      	movs	r0, #8
 8000e6e:	f7ff ff8f 	bl	8000d90 <can_send_frame>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	20000158 	.word	0x20000158
 8000e80:	2000015c 	.word	0x2000015c

08000e84 <tm_set_encoder_config>:
    memcpy(&config, &g_can_rx.rx_data, sizeof(tinymovr_encoder_config_t));
    return config;
}

void tm_set_encoder_config(tinymovr_encoder_config_t config)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	e883 0003 	stmia.w	r3, {r0, r1}
    g_can_tx.tx_data[0] = config.type;
 8000e90:	783a      	ldrb	r2, [r7, #0]
 8000e92:	4b08      	ldr	r3, [pc, #32]	@ (8000eb4 <tm_set_encoder_config+0x30>)
 8000e94:	761a      	strb	r2, [r3, #24]
    float32_to_4_byte_array(config.bandwidth, &g_can_tx.tx_data[1]);
 8000e96:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e9a:	4807      	ldr	r0, [pc, #28]	@ (8000eb8 <tm_set_encoder_config+0x34>)
 8000e9c:	eeb0 0a67 	vmov.f32	s0, s15
 8000ea0:	f000 f8b8 	bl	8001014 <float32_to_4_byte_array>
    can_send_frame(5, TM_SET_ENCODER_CONFIG);
 8000ea4:	2111      	movs	r1, #17
 8000ea6:	2005      	movs	r0, #5
 8000ea8:	f7ff ff72 	bl	8000d90 <can_send_frame>
}
 8000eac:	bf00      	nop
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	20000140 	.word	0x20000140
 8000eb8:	20000159 	.word	0x20000159

08000ebc <tm_set_motor_config>:

void tm_set_motor_config(tinymovr_motor_config_t config)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	463b      	mov	r3, r7
 8000ec4:	e883 0003 	stmia.w	r3, {r0, r1}
    g_can_tx.tx_data[0] = config.flags;
 8000ec8:	783a      	ldrb	r2, [r7, #0]
 8000eca:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef4 <tm_set_motor_config+0x38>)
 8000ecc:	761a      	strb	r2, [r3, #24]
    g_can_tx.tx_data[1] = config.pole_pairs;
 8000ece:	787a      	ldrb	r2, [r7, #1]
 8000ed0:	4b08      	ldr	r3, [pc, #32]	@ (8000ef4 <tm_set_motor_config+0x38>)
 8000ed2:	765a      	strb	r2, [r3, #25]
    float32_to_4_byte_array(config.calibration_constant, &g_can_tx.tx_data[2]);
 8000ed4:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ed8:	4807      	ldr	r0, [pc, #28]	@ (8000ef8 <tm_set_motor_config+0x3c>)
 8000eda:	eeb0 0a67 	vmov.f32	s0, s15
 8000ede:	f000 f899 	bl	8001014 <float32_to_4_byte_array>
    can_send_frame(6, TM_SET_MOTOR_CONFIG);
 8000ee2:	211f      	movs	r1, #31
 8000ee4:	2006      	movs	r0, #6
 8000ee6:	f7ff ff53 	bl	8000d90 <can_send_frame>
}
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	20000140 	.word	0x20000140
 8000ef8:	2000015a 	.word	0x2000015a

08000efc <tm_set_state>:

void tm_set_state(tinymovr_state_config_t config)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
    g_can_tx.tx_data[0] = config.state;
 8000f04:	793a      	ldrb	r2, [r7, #4]
 8000f06:	4b06      	ldr	r3, [pc, #24]	@ (8000f20 <tm_set_state+0x24>)
 8000f08:	761a      	strb	r2, [r3, #24]
    g_can_tx.tx_data[1] = config.mode;
 8000f0a:	797a      	ldrb	r2, [r7, #5]
 8000f0c:	4b04      	ldr	r3, [pc, #16]	@ (8000f20 <tm_set_state+0x24>)
 8000f0e:	765a      	strb	r2, [r3, #25]
    can_send_frame(2, TM_SET_STATE);
 8000f10:	2107      	movs	r1, #7
 8000f12:	2002      	movs	r0, #2
 8000f14:	f7ff ff3c 	bl	8000d90 <can_send_frame>
}
 8000f18:	bf00      	nop
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	20000140 	.word	0x20000140

08000f24 <tm_get_state>:

tinymovr_state_config_t tm_get_state(void) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
	tinymovr_state_config_t config;
    memset(&config, 0, sizeof(tinymovr_state_config_t));
 8000f2a:	463b      	mov	r3, r7
 8000f2c:	2203      	movs	r2, #3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4618      	mov	r0, r3
 8000f32:	f002 ff21 	bl	8003d78 <memset>
    can_send_frame(2, TM_GET_STATE);
 8000f36:	2103      	movs	r1, #3
 8000f38:	2002      	movs	r0, #2
 8000f3a:	f7ff ff29 	bl	8000d90 <can_send_frame>
    // endpoint is lower 6 bits of can id
    while ((g_can_rx.rx_header.StdId & 0x3F) != TM_GET_STATE) {}
 8000f3e:	bf00      	nop
 8000f40:	4b12      	ldr	r3, [pc, #72]	@ (8000f8c <tm_get_state+0x68>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000f48:	2b03      	cmp	r3, #3
 8000f4a:	d1f9      	bne.n	8000f40 <tm_get_state+0x1c>
    memcpy(&config, &g_can_rx.rx_data, sizeof(tinymovr_state_config_t));
 8000f4c:	4a0f      	ldr	r2, [pc, #60]	@ (8000f8c <tm_get_state+0x68>)
 8000f4e:	463b      	mov	r3, r7
 8000f50:	321c      	adds	r2, #28
 8000f52:	6812      	ldr	r2, [r2, #0]
 8000f54:	4611      	mov	r1, r2
 8000f56:	8019      	strh	r1, [r3, #0]
 8000f58:	3302      	adds	r3, #2
 8000f5a:	0c12      	lsrs	r2, r2, #16
 8000f5c:	701a      	strb	r2, [r3, #0]
    return config;
 8000f5e:	1d3b      	adds	r3, r7, #4
 8000f60:	463a      	mov	r2, r7
 8000f62:	6812      	ldr	r2, [r2, #0]
 8000f64:	4611      	mov	r1, r2
 8000f66:	8019      	strh	r1, [r3, #0]
 8000f68:	3302      	adds	r3, #2
 8000f6a:	0c12      	lsrs	r2, r2, #16
 8000f6c:	701a      	strb	r2, [r3, #0]
 8000f6e:	2300      	movs	r3, #0
 8000f70:	793a      	ldrb	r2, [r7, #4]
 8000f72:	f362 0307 	bfi	r3, r2, #0, #8
 8000f76:	797a      	ldrb	r2, [r7, #5]
 8000f78:	f362 230f 	bfi	r3, r2, #8, #8
 8000f7c:	79ba      	ldrb	r2, [r7, #6]
 8000f7e:	f362 4317 	bfi	r3, r2, #16, #8
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20000168 	.word	0x20000168

08000f90 <tm_save_config>:

void tm_save_config(void) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
     //TODO: 0 byte can tranfer?
    can_send_frame(1, TM_SAVE_CONFIG);
 8000f94:	211c      	movs	r1, #28
 8000f96:	2001      	movs	r0, #1
 8000f98:	f7ff fefa 	bl	8000d90 <can_send_frame>
}
 8000f9c:	bf00      	nop
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <tm_set_vel_setpoint>:

void tm_set_vel_setpoint(float velocity) {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	ed87 0a01 	vstr	s0, [r7, #4]
    float32_to_4_byte_array(velocity, &g_can_tx.tx_data[0]);
 8000faa:	4809      	ldr	r0, [pc, #36]	@ (8000fd0 <tm_set_vel_setpoint+0x30>)
 8000fac:	ed97 0a01 	vldr	s0, [r7, #4]
 8000fb0:	f000 f830 	bl	8001014 <float32_to_4_byte_array>
    //TODO: double check this endpoint, need to set current to ...?
    float32_to_4_byte_array(0, &g_can_tx.tx_data[4]);
 8000fb4:	4807      	ldr	r0, [pc, #28]	@ (8000fd4 <tm_set_vel_setpoint+0x34>)
 8000fb6:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8000fd8 <tm_set_vel_setpoint+0x38>
 8000fba:	f000 f82b 	bl	8001014 <float32_to_4_byte_array>
    can_send_frame(8, TM_SET_VEL_SETPOINT);
 8000fbe:	210d      	movs	r1, #13
 8000fc0:	2008      	movs	r0, #8
 8000fc2:	f7ff fee5 	bl	8000d90 <can_send_frame>
}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	20000158 	.word	0x20000158
 8000fd4:	2000015c 	.word	0x2000015c
 8000fd8:	00000000 	.word	0x00000000

08000fdc <tm_get_encoder_estimates>:

float tm_get_encoder_estimates(void) {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
    float estimates;
    can_send_frame(0, TM_GET_ENCODER_ESTIMATES);
 8000fe2:	2109      	movs	r1, #9
 8000fe4:	2000      	movs	r0, #0
 8000fe6:	f7ff fed3 	bl	8000d90 <can_send_frame>
    // endpoint is lower 6 bits of can id
    while ((g_can_rx.rx_header.StdId & 0x3F) != TM_GET_ENCODER_ESTIMATES) {}
 8000fea:	bf00      	nop
 8000fec:	4b08      	ldr	r3, [pc, #32]	@ (8001010 <tm_get_encoder_estimates+0x34>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000ff4:	2b09      	cmp	r3, #9
 8000ff6:	d1f9      	bne.n	8000fec <tm_get_encoder_estimates+0x10>
    memcpy(&estimates, &g_can_rx.rx_data, sizeof(float));
 8000ff8:	4b05      	ldr	r3, [pc, #20]	@ (8001010 <tm_get_encoder_estimates+0x34>)
 8000ffa:	69db      	ldr	r3, [r3, #28]
 8000ffc:	607b      	str	r3, [r7, #4]
    return estimates;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	ee07 3a90 	vmov	s15, r3
}
 8001004:	eeb0 0a67 	vmov.f32	s0, s15
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20000168 	.word	0x20000168

08001014 <float32_to_4_byte_array>:

void float32_to_4_byte_array(float value, uint8_t* array) {
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	ed87 0a01 	vstr	s0, [r7, #4]
 800101e:	6038      	str	r0, [r7, #0]
    memcpy(array, &value, sizeof(float));
 8001020:	687a      	ldr	r2, [r7, #4]
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	601a      	str	r2, [r3, #0]
}
 8001026:	bf00      	nop
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
	...

08001034 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001034:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800106c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001038:	f7ff fe46 	bl	8000cc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800103c:	480c      	ldr	r0, [pc, #48]	@ (8001070 <LoopForever+0x6>)
  ldr r1, =_edata
 800103e:	490d      	ldr	r1, [pc, #52]	@ (8001074 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001040:	4a0d      	ldr	r2, [pc, #52]	@ (8001078 <LoopForever+0xe>)
  movs r3, #0
 8001042:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001044:	e002      	b.n	800104c <LoopCopyDataInit>

08001046 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001046:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001048:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800104a:	3304      	adds	r3, #4

0800104c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800104c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800104e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001050:	d3f9      	bcc.n	8001046 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001052:	4a0a      	ldr	r2, [pc, #40]	@ (800107c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001054:	4c0a      	ldr	r4, [pc, #40]	@ (8001080 <LoopForever+0x16>)
  movs r3, #0
 8001056:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001058:	e001      	b.n	800105e <LoopFillZerobss>

0800105a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800105a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800105c:	3204      	adds	r2, #4

0800105e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800105e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001060:	d3fb      	bcc.n	800105a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001062:	f002 fedd 	bl	8003e20 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001066:	f7ff fb7b 	bl	8000760 <main>

0800106a <LoopForever>:

LoopForever:
    b LoopForever
 800106a:	e7fe      	b.n	800106a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800106c:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8001070:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001074:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001078:	080043c8 	.word	0x080043c8
  ldr r2, =_sbss
 800107c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001080:	20000308 	.word	0x20000308

08001084 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001084:	e7fe      	b.n	8001084 <ADC1_IRQHandler>

08001086 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b082      	sub	sp, #8
 800108a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800108c:	2300      	movs	r3, #0
 800108e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001090:	2003      	movs	r0, #3
 8001092:	f000 fbff 	bl	8001894 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001096:	2000      	movs	r0, #0
 8001098:	f000 f80e 	bl	80010b8 <HAL_InitTick>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d002      	beq.n	80010a8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	71fb      	strb	r3, [r7, #7]
 80010a6:	e001      	b.n	80010ac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80010a8:	f7ff fc86 	bl	80009b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010ac:	79fb      	ldrb	r3, [r7, #7]
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
	...

080010b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010c0:	2300      	movs	r3, #0
 80010c2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80010c4:	4b17      	ldr	r3, [pc, #92]	@ (8001124 <HAL_InitTick+0x6c>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d023      	beq.n	8001114 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80010cc:	4b16      	ldr	r3, [pc, #88]	@ (8001128 <HAL_InitTick+0x70>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4b14      	ldr	r3, [pc, #80]	@ (8001124 <HAL_InitTick+0x6c>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	4619      	mov	r1, r3
 80010d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010da:	fbb3 f3f1 	udiv	r3, r3, r1
 80010de:	fbb2 f3f3 	udiv	r3, r2, r3
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 fbfd 	bl	80018e2 <HAL_SYSTICK_Config>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d10f      	bne.n	800110e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2b0f      	cmp	r3, #15
 80010f2:	d809      	bhi.n	8001108 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010f4:	2200      	movs	r2, #0
 80010f6:	6879      	ldr	r1, [r7, #4]
 80010f8:	f04f 30ff 	mov.w	r0, #4294967295
 80010fc:	f000 fbd5 	bl	80018aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001100:	4a0a      	ldr	r2, [pc, #40]	@ (800112c <HAL_InitTick+0x74>)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6013      	str	r3, [r2, #0]
 8001106:	e007      	b.n	8001118 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001108:	2301      	movs	r3, #1
 800110a:	73fb      	strb	r3, [r7, #15]
 800110c:	e004      	b.n	8001118 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	73fb      	strb	r3, [r7, #15]
 8001112:	e001      	b.n	8001118 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001118:	7bfb      	ldrb	r3, [r7, #15]
}
 800111a:	4618      	mov	r0, r3
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000008 	.word	0x20000008
 8001128:	20000000 	.word	0x20000000
 800112c:	20000004 	.word	0x20000004

08001130 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001134:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <HAL_IncTick+0x20>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	461a      	mov	r2, r3
 800113a:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <HAL_IncTick+0x24>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4413      	add	r3, r2
 8001140:	4a04      	ldr	r2, [pc, #16]	@ (8001154 <HAL_IncTick+0x24>)
 8001142:	6013      	str	r3, [r2, #0]
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	20000008 	.word	0x20000008
 8001154:	200001b8 	.word	0x200001b8

08001158 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  return uwTick;
 800115c:	4b03      	ldr	r3, [pc, #12]	@ (800116c <HAL_GetTick+0x14>)
 800115e:	681b      	ldr	r3, [r3, #0]
}
 8001160:	4618      	mov	r0, r3
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	200001b8 	.word	0x200001b8

08001170 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001178:	f7ff ffee 	bl	8001158 <HAL_GetTick>
 800117c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001188:	d005      	beq.n	8001196 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800118a:	4b0a      	ldr	r3, [pc, #40]	@ (80011b4 <HAL_Delay+0x44>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	461a      	mov	r2, r3
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	4413      	add	r3, r2
 8001194:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001196:	bf00      	nop
 8001198:	f7ff ffde 	bl	8001158 <HAL_GetTick>
 800119c:	4602      	mov	r2, r0
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	68fa      	ldr	r2, [r7, #12]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d8f7      	bhi.n	8001198 <HAL_Delay+0x28>
  {
  }
}
 80011a8:	bf00      	nop
 80011aa:	bf00      	nop
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000008 	.word	0x20000008

080011b8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d101      	bne.n	80011ca <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
 80011c8:	e0ed      	b.n	80013a6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d102      	bne.n	80011dc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f7ff fc12 	bl	8000a00 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f042 0201 	orr.w	r2, r2, #1
 80011ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80011ec:	f7ff ffb4 	bl	8001158 <HAL_GetTick>
 80011f0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80011f2:	e012      	b.n	800121a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80011f4:	f7ff ffb0 	bl	8001158 <HAL_GetTick>
 80011f8:	4602      	mov	r2, r0
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	2b0a      	cmp	r3, #10
 8001200:	d90b      	bls.n	800121a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001206:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2205      	movs	r2, #5
 8001212:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
 8001218:	e0c5      	b.n	80013a6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	f003 0301 	and.w	r3, r3, #1
 8001224:	2b00      	cmp	r3, #0
 8001226:	d0e5      	beq.n	80011f4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f022 0202 	bic.w	r2, r2, #2
 8001236:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001238:	f7ff ff8e 	bl	8001158 <HAL_GetTick>
 800123c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800123e:	e012      	b.n	8001266 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001240:	f7ff ff8a 	bl	8001158 <HAL_GetTick>
 8001244:	4602      	mov	r2, r0
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	2b0a      	cmp	r3, #10
 800124c:	d90b      	bls.n	8001266 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001252:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2205      	movs	r2, #5
 800125e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e09f      	b.n	80013a6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f003 0302 	and.w	r3, r3, #2
 8001270:	2b00      	cmp	r3, #0
 8001272:	d1e5      	bne.n	8001240 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	7e1b      	ldrb	r3, [r3, #24]
 8001278:	2b01      	cmp	r3, #1
 800127a:	d108      	bne.n	800128e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	e007      	b.n	800129e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800129c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	7e5b      	ldrb	r3, [r3, #25]
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d108      	bne.n	80012b8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	e007      	b.n	80012c8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80012c6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	7e9b      	ldrb	r3, [r3, #26]
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d108      	bne.n	80012e2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f042 0220 	orr.w	r2, r2, #32
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	e007      	b.n	80012f2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f022 0220 	bic.w	r2, r2, #32
 80012f0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	7edb      	ldrb	r3, [r3, #27]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d108      	bne.n	800130c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f022 0210 	bic.w	r2, r2, #16
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	e007      	b.n	800131c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f042 0210 	orr.w	r2, r2, #16
 800131a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	7f1b      	ldrb	r3, [r3, #28]
 8001320:	2b01      	cmp	r3, #1
 8001322:	d108      	bne.n	8001336 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f042 0208 	orr.w	r2, r2, #8
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	e007      	b.n	8001346 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f022 0208 	bic.w	r2, r2, #8
 8001344:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	7f5b      	ldrb	r3, [r3, #29]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d108      	bne.n	8001360 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f042 0204 	orr.w	r2, r2, #4
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	e007      	b.n	8001370 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f022 0204 	bic.w	r2, r2, #4
 800136e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	689a      	ldr	r2, [r3, #8]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	431a      	orrs	r2, r3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	691b      	ldr	r3, [r3, #16]
 800137e:	431a      	orrs	r2, r3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	695b      	ldr	r3, [r3, #20]
 8001384:	ea42 0103 	orr.w	r1, r2, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	1e5a      	subs	r2, r3, #1
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	430a      	orrs	r2, r1
 8001394:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2200      	movs	r2, #0
 800139a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2201      	movs	r2, #1
 80013a0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80013ae:	b480      	push	{r7}
 80013b0:	b087      	sub	sp, #28
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
 80013b6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013c4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80013c6:	7cfb      	ldrb	r3, [r7, #19]
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d003      	beq.n	80013d4 <HAL_CAN_ConfigFilter+0x26>
 80013cc:	7cfb      	ldrb	r3, [r7, #19]
 80013ce:	2b02      	cmp	r3, #2
 80013d0:	f040 80aa 	bne.w	8001528 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80013da:	f043 0201 	orr.w	r2, r3, #1
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	695b      	ldr	r3, [r3, #20]
 80013e8:	f003 031f 	and.w	r3, r3, #31
 80013ec:	2201      	movs	r2, #1
 80013ee:	fa02 f303 	lsl.w	r3, r2, r3
 80013f2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	43db      	mvns	r3, r3
 80013fe:	401a      	ands	r2, r3
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	69db      	ldr	r3, [r3, #28]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d123      	bne.n	8001456 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	43db      	mvns	r3, r3
 8001418:	401a      	ands	r2, r3
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800142c:	683a      	ldr	r2, [r7, #0]
 800142e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001430:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	3248      	adds	r2, #72	@ 0x48
 8001436:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800144a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800144c:	6979      	ldr	r1, [r7, #20]
 800144e:	3348      	adds	r3, #72	@ 0x48
 8001450:	00db      	lsls	r3, r3, #3
 8001452:	440b      	add	r3, r1
 8001454:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	69db      	ldr	r3, [r3, #28]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d122      	bne.n	80014a4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	431a      	orrs	r2, r3
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800147a:	683a      	ldr	r2, [r7, #0]
 800147c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800147e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	3248      	adds	r2, #72	@ 0x48
 8001484:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	68db      	ldr	r3, [r3, #12]
 8001492:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001498:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800149a:	6979      	ldr	r1, [r7, #20]
 800149c:	3348      	adds	r3, #72	@ 0x48
 800149e:	00db      	lsls	r3, r3, #3
 80014a0:	440b      	add	r3, r1
 80014a2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d109      	bne.n	80014c0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	43db      	mvns	r3, r3
 80014b6:	401a      	ands	r2, r3
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80014be:	e007      	b.n	80014d0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	431a      	orrs	r2, r3
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	691b      	ldr	r3, [r3, #16]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d109      	bne.n	80014ec <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	43db      	mvns	r3, r3
 80014e2:	401a      	ands	r2, r3
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80014ea:	e007      	b.n	80014fc <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	431a      	orrs	r2, r3
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	6a1b      	ldr	r3, [r3, #32]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d107      	bne.n	8001514 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	431a      	orrs	r2, r3
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800151a:	f023 0201 	bic.w	r2, r3, #1
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001524:	2300      	movs	r3, #0
 8001526:	e006      	b.n	8001536 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800152c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
  }
}
 8001536:	4618      	mov	r0, r3
 8001538:	371c      	adds	r7, #28
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr

08001542 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001542:	b480      	push	{r7}
 8001544:	b089      	sub	sp, #36	@ 0x24
 8001546:	af00      	add	r7, sp, #0
 8001548:	60f8      	str	r0, [r7, #12]
 800154a:	60b9      	str	r1, [r7, #8]
 800154c:	607a      	str	r2, [r7, #4]
 800154e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001556:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001560:	7ffb      	ldrb	r3, [r7, #31]
 8001562:	2b01      	cmp	r3, #1
 8001564:	d003      	beq.n	800156e <HAL_CAN_AddTxMessage+0x2c>
 8001566:	7ffb      	ldrb	r3, [r7, #31]
 8001568:	2b02      	cmp	r3, #2
 800156a:	f040 80ad 	bne.w	80016c8 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001574:	2b00      	cmp	r3, #0
 8001576:	d10a      	bne.n	800158e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001578:	69bb      	ldr	r3, [r7, #24]
 800157a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800157e:	2b00      	cmp	r3, #0
 8001580:	d105      	bne.n	800158e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001582:	69bb      	ldr	r3, [r7, #24]
 8001584:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001588:	2b00      	cmp	r3, #0
 800158a:	f000 8095 	beq.w	80016b8 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800158e:	69bb      	ldr	r3, [r7, #24]
 8001590:	0e1b      	lsrs	r3, r3, #24
 8001592:	f003 0303 	and.w	r3, r3, #3
 8001596:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001598:	2201      	movs	r2, #1
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	409a      	lsls	r2, r3
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d10d      	bne.n	80015c6 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80015b4:	68f9      	ldr	r1, [r7, #12]
 80015b6:	6809      	ldr	r1, [r1, #0]
 80015b8:	431a      	orrs	r2, r3
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	3318      	adds	r3, #24
 80015be:	011b      	lsls	r3, r3, #4
 80015c0:	440b      	add	r3, r1
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	e00f      	b.n	80015e6 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015d0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80015d2:	68bb      	ldr	r3, [r7, #8]
 80015d4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015d6:	68f9      	ldr	r1, [r7, #12]
 80015d8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80015da:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	3318      	adds	r3, #24
 80015e0:	011b      	lsls	r3, r3, #4
 80015e2:	440b      	add	r3, r1
 80015e4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	6819      	ldr	r1, [r3, #0]
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	691a      	ldr	r2, [r3, #16]
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	3318      	adds	r3, #24
 80015f2:	011b      	lsls	r3, r3, #4
 80015f4:	440b      	add	r3, r1
 80015f6:	3304      	adds	r3, #4
 80015f8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	7d1b      	ldrb	r3, [r3, #20]
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d111      	bne.n	8001626 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	3318      	adds	r3, #24
 800160a:	011b      	lsls	r3, r3, #4
 800160c:	4413      	add	r3, r2
 800160e:	3304      	adds	r3, #4
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	6811      	ldr	r1, [r2, #0]
 8001616:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	3318      	adds	r3, #24
 800161e:	011b      	lsls	r3, r3, #4
 8001620:	440b      	add	r3, r1
 8001622:	3304      	adds	r3, #4
 8001624:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	3307      	adds	r3, #7
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	061a      	lsls	r2, r3, #24
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	3306      	adds	r3, #6
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	041b      	lsls	r3, r3, #16
 8001636:	431a      	orrs	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3305      	adds	r3, #5
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	021b      	lsls	r3, r3, #8
 8001640:	4313      	orrs	r3, r2
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	3204      	adds	r2, #4
 8001646:	7812      	ldrb	r2, [r2, #0]
 8001648:	4610      	mov	r0, r2
 800164a:	68fa      	ldr	r2, [r7, #12]
 800164c:	6811      	ldr	r1, [r2, #0]
 800164e:	ea43 0200 	orr.w	r2, r3, r0
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	011b      	lsls	r3, r3, #4
 8001656:	440b      	add	r3, r1
 8001658:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800165c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	3303      	adds	r3, #3
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	061a      	lsls	r2, r3, #24
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	3302      	adds	r3, #2
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	041b      	lsls	r3, r3, #16
 800166e:	431a      	orrs	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3301      	adds	r3, #1
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	021b      	lsls	r3, r3, #8
 8001678:	4313      	orrs	r3, r2
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	7812      	ldrb	r2, [r2, #0]
 800167e:	4610      	mov	r0, r2
 8001680:	68fa      	ldr	r2, [r7, #12]
 8001682:	6811      	ldr	r1, [r2, #0]
 8001684:	ea43 0200 	orr.w	r2, r3, r0
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	011b      	lsls	r3, r3, #4
 800168c:	440b      	add	r3, r1
 800168e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001692:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	3318      	adds	r3, #24
 800169c:	011b      	lsls	r3, r3, #4
 800169e:	4413      	add	r3, r2
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	68fa      	ldr	r2, [r7, #12]
 80016a4:	6811      	ldr	r1, [r2, #0]
 80016a6:	f043 0201 	orr.w	r2, r3, #1
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	3318      	adds	r3, #24
 80016ae:	011b      	lsls	r3, r3, #4
 80016b0:	440b      	add	r3, r1
 80016b2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80016b4:	2300      	movs	r3, #0
 80016b6:	e00e      	b.n	80016d6 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016bc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	e006      	b.n	80016d6 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016cc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
  }
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3724      	adds	r7, #36	@ 0x24
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr

080016e2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80016e2:	b480      	push	{r7}
 80016e4:	b085      	sub	sp, #20
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
 80016ea:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016f2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d002      	beq.n	8001700 <HAL_CAN_ActivateNotification+0x1e>
 80016fa:	7bfb      	ldrb	r3, [r7, #15]
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d109      	bne.n	8001714 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	6959      	ldr	r1, [r3, #20]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	683a      	ldr	r2, [r7, #0]
 800170c:	430a      	orrs	r2, r1
 800170e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001710:	2300      	movs	r3, #0
 8001712:	e006      	b.n	8001722 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001718:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001720:	2301      	movs	r3, #1
  }
}
 8001722:	4618      	mov	r0, r3
 8001724:	3714      	adds	r7, #20
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
	...

08001730 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	f003 0307 	and.w	r3, r3, #7
 800173e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001740:	4b0c      	ldr	r3, [pc, #48]	@ (8001774 <__NVIC_SetPriorityGrouping+0x44>)
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001746:	68ba      	ldr	r2, [r7, #8]
 8001748:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800174c:	4013      	ands	r3, r2
 800174e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001758:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800175c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001760:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001762:	4a04      	ldr	r2, [pc, #16]	@ (8001774 <__NVIC_SetPriorityGrouping+0x44>)
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	60d3      	str	r3, [r2, #12]
}
 8001768:	bf00      	nop
 800176a:	3714      	adds	r7, #20
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	e000ed00 	.word	0xe000ed00

08001778 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800177c:	4b04      	ldr	r3, [pc, #16]	@ (8001790 <__NVIC_GetPriorityGrouping+0x18>)
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	0a1b      	lsrs	r3, r3, #8
 8001782:	f003 0307 	and.w	r3, r3, #7
}
 8001786:	4618      	mov	r0, r3
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	e000ed00 	.word	0xe000ed00

08001794 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	6039      	str	r1, [r7, #0]
 800179e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	db0a      	blt.n	80017be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	490c      	ldr	r1, [pc, #48]	@ (80017e0 <__NVIC_SetPriority+0x4c>)
 80017ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b2:	0112      	lsls	r2, r2, #4
 80017b4:	b2d2      	uxtb	r2, r2
 80017b6:	440b      	add	r3, r1
 80017b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017bc:	e00a      	b.n	80017d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	4908      	ldr	r1, [pc, #32]	@ (80017e4 <__NVIC_SetPriority+0x50>)
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	f003 030f 	and.w	r3, r3, #15
 80017ca:	3b04      	subs	r3, #4
 80017cc:	0112      	lsls	r2, r2, #4
 80017ce:	b2d2      	uxtb	r2, r2
 80017d0:	440b      	add	r3, r1
 80017d2:	761a      	strb	r2, [r3, #24]
}
 80017d4:	bf00      	nop
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	e000e100 	.word	0xe000e100
 80017e4:	e000ed00 	.word	0xe000ed00

080017e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b089      	sub	sp, #36	@ 0x24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	f003 0307 	and.w	r3, r3, #7
 80017fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	f1c3 0307 	rsb	r3, r3, #7
 8001802:	2b04      	cmp	r3, #4
 8001804:	bf28      	it	cs
 8001806:	2304      	movcs	r3, #4
 8001808:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	3304      	adds	r3, #4
 800180e:	2b06      	cmp	r3, #6
 8001810:	d902      	bls.n	8001818 <NVIC_EncodePriority+0x30>
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	3b03      	subs	r3, #3
 8001816:	e000      	b.n	800181a <NVIC_EncodePriority+0x32>
 8001818:	2300      	movs	r3, #0
 800181a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800181c:	f04f 32ff 	mov.w	r2, #4294967295
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	43da      	mvns	r2, r3
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	401a      	ands	r2, r3
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001830:	f04f 31ff 	mov.w	r1, #4294967295
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	fa01 f303 	lsl.w	r3, r1, r3
 800183a:	43d9      	mvns	r1, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001840:	4313      	orrs	r3, r2
         );
}
 8001842:	4618      	mov	r0, r3
 8001844:	3724      	adds	r7, #36	@ 0x24
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
	...

08001850 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	3b01      	subs	r3, #1
 800185c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001860:	d301      	bcc.n	8001866 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001862:	2301      	movs	r3, #1
 8001864:	e00f      	b.n	8001886 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001866:	4a0a      	ldr	r2, [pc, #40]	@ (8001890 <SysTick_Config+0x40>)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	3b01      	subs	r3, #1
 800186c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800186e:	210f      	movs	r1, #15
 8001870:	f04f 30ff 	mov.w	r0, #4294967295
 8001874:	f7ff ff8e 	bl	8001794 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001878:	4b05      	ldr	r3, [pc, #20]	@ (8001890 <SysTick_Config+0x40>)
 800187a:	2200      	movs	r2, #0
 800187c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800187e:	4b04      	ldr	r3, [pc, #16]	@ (8001890 <SysTick_Config+0x40>)
 8001880:	2207      	movs	r2, #7
 8001882:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001884:	2300      	movs	r3, #0
}
 8001886:	4618      	mov	r0, r3
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	e000e010 	.word	0xe000e010

08001894 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f7ff ff47 	bl	8001730 <__NVIC_SetPriorityGrouping>
}
 80018a2:	bf00      	nop
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b086      	sub	sp, #24
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	4603      	mov	r3, r0
 80018b2:	60b9      	str	r1, [r7, #8]
 80018b4:	607a      	str	r2, [r7, #4]
 80018b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018b8:	2300      	movs	r3, #0
 80018ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018bc:	f7ff ff5c 	bl	8001778 <__NVIC_GetPriorityGrouping>
 80018c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	68b9      	ldr	r1, [r7, #8]
 80018c6:	6978      	ldr	r0, [r7, #20]
 80018c8:	f7ff ff8e 	bl	80017e8 <NVIC_EncodePriority>
 80018cc:	4602      	mov	r2, r0
 80018ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018d2:	4611      	mov	r1, r2
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff ff5d 	bl	8001794 <__NVIC_SetPriority>
}
 80018da:	bf00      	nop
 80018dc:	3718      	adds	r7, #24
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b082      	sub	sp, #8
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f7ff ffb0 	bl	8001850 <SysTick_Config>
 80018f0:	4603      	mov	r3, r0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
	...

080018fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b087      	sub	sp, #28
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800190a:	e148      	b.n	8001b9e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	2101      	movs	r1, #1
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	fa01 f303 	lsl.w	r3, r1, r3
 8001918:	4013      	ands	r3, r2
 800191a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2b00      	cmp	r3, #0
 8001920:	f000 813a 	beq.w	8001b98 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f003 0303 	and.w	r3, r3, #3
 800192c:	2b01      	cmp	r3, #1
 800192e:	d005      	beq.n	800193c <HAL_GPIO_Init+0x40>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f003 0303 	and.w	r3, r3, #3
 8001938:	2b02      	cmp	r3, #2
 800193a:	d130      	bne.n	800199e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	2203      	movs	r2, #3
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	43db      	mvns	r3, r3
 800194e:	693a      	ldr	r2, [r7, #16]
 8001950:	4013      	ands	r3, r2
 8001952:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	68da      	ldr	r2, [r3, #12]
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	693a      	ldr	r2, [r7, #16]
 8001962:	4313      	orrs	r3, r2
 8001964:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001972:	2201      	movs	r2, #1
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	43db      	mvns	r3, r3
 800197c:	693a      	ldr	r2, [r7, #16]
 800197e:	4013      	ands	r3, r2
 8001980:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	091b      	lsrs	r3, r3, #4
 8001988:	f003 0201 	and.w	r2, r3, #1
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	fa02 f303 	lsl.w	r3, r2, r3
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	4313      	orrs	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f003 0303 	and.w	r3, r3, #3
 80019a6:	2b03      	cmp	r3, #3
 80019a8:	d017      	beq.n	80019da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	68db      	ldr	r3, [r3, #12]
 80019ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	005b      	lsls	r3, r3, #1
 80019b4:	2203      	movs	r2, #3
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	43db      	mvns	r3, r3
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	4013      	ands	r3, r2
 80019c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	689a      	ldr	r2, [r3, #8]
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	005b      	lsls	r3, r3, #1
 80019ca:	fa02 f303 	lsl.w	r3, r2, r3
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f003 0303 	and.w	r3, r3, #3
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d123      	bne.n	8001a2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	08da      	lsrs	r2, r3, #3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	3208      	adds	r2, #8
 80019ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	f003 0307 	and.w	r3, r3, #7
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	220f      	movs	r2, #15
 80019fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001a02:	43db      	mvns	r3, r3
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	4013      	ands	r3, r2
 8001a08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	691a      	ldr	r2, [r3, #16]
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	f003 0307 	and.w	r3, r3, #7
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	08da      	lsrs	r2, r3, #3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3208      	adds	r2, #8
 8001a28:	6939      	ldr	r1, [r7, #16]
 8001a2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	2203      	movs	r2, #3
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	4013      	ands	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f003 0203 	and.w	r2, r3, #3
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	fa02 f303 	lsl.w	r3, r2, r3
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	693a      	ldr	r2, [r7, #16]
 8001a60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f000 8094 	beq.w	8001b98 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a70:	4b52      	ldr	r3, [pc, #328]	@ (8001bbc <HAL_GPIO_Init+0x2c0>)
 8001a72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a74:	4a51      	ldr	r2, [pc, #324]	@ (8001bbc <HAL_GPIO_Init+0x2c0>)
 8001a76:	f043 0301 	orr.w	r3, r3, #1
 8001a7a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a7c:	4b4f      	ldr	r3, [pc, #316]	@ (8001bbc <HAL_GPIO_Init+0x2c0>)
 8001a7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a80:	f003 0301 	and.w	r3, r3, #1
 8001a84:	60bb      	str	r3, [r7, #8]
 8001a86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a88:	4a4d      	ldr	r2, [pc, #308]	@ (8001bc0 <HAL_GPIO_Init+0x2c4>)
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	089b      	lsrs	r3, r3, #2
 8001a8e:	3302      	adds	r3, #2
 8001a90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	f003 0303 	and.w	r3, r3, #3
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	220f      	movs	r2, #15
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001ab2:	d00d      	beq.n	8001ad0 <HAL_GPIO_Init+0x1d4>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	4a43      	ldr	r2, [pc, #268]	@ (8001bc4 <HAL_GPIO_Init+0x2c8>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d007      	beq.n	8001acc <HAL_GPIO_Init+0x1d0>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	4a42      	ldr	r2, [pc, #264]	@ (8001bc8 <HAL_GPIO_Init+0x2cc>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d101      	bne.n	8001ac8 <HAL_GPIO_Init+0x1cc>
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	e004      	b.n	8001ad2 <HAL_GPIO_Init+0x1d6>
 8001ac8:	2307      	movs	r3, #7
 8001aca:	e002      	b.n	8001ad2 <HAL_GPIO_Init+0x1d6>
 8001acc:	2301      	movs	r3, #1
 8001ace:	e000      	b.n	8001ad2 <HAL_GPIO_Init+0x1d6>
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	697a      	ldr	r2, [r7, #20]
 8001ad4:	f002 0203 	and.w	r2, r2, #3
 8001ad8:	0092      	lsls	r2, r2, #2
 8001ada:	4093      	lsls	r3, r2
 8001adc:	693a      	ldr	r2, [r7, #16]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ae2:	4937      	ldr	r1, [pc, #220]	@ (8001bc0 <HAL_GPIO_Init+0x2c4>)
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	089b      	lsrs	r3, r3, #2
 8001ae8:	3302      	adds	r3, #2
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001af0:	4b36      	ldr	r3, [pc, #216]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	43db      	mvns	r3, r3
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	4013      	ands	r3, r2
 8001afe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d003      	beq.n	8001b14 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b14:	4a2d      	ldr	r2, [pc, #180]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b1a:	4b2c      	ldr	r3, [pc, #176]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	43db      	mvns	r3, r3
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	4013      	ands	r3, r2
 8001b28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d003      	beq.n	8001b3e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b3e:	4a23      	ldr	r2, [pc, #140]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001b44:	4b21      	ldr	r3, [pc, #132]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	4013      	ands	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d003      	beq.n	8001b68 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001b60:	693a      	ldr	r2, [r7, #16]
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	4313      	orrs	r3, r2
 8001b66:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b68:	4a18      	ldr	r2, [pc, #96]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001b6e:	4b17      	ldr	r3, [pc, #92]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	43db      	mvns	r3, r3
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d003      	beq.n	8001b92 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001b8a:	693a      	ldr	r2, [r7, #16]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b92:	4a0e      	ldr	r2, [pc, #56]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	f47f aeaf 	bne.w	800190c <HAL_GPIO_Init+0x10>
  }
}
 8001bae:	bf00      	nop
 8001bb0:	bf00      	nop
 8001bb2:	371c      	adds	r7, #28
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	40010000 	.word	0x40010000
 8001bc4:	48000400 	.word	0x48000400
 8001bc8:	48000800 	.word	0x48000800
 8001bcc:	40010400 	.word	0x40010400

08001bd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	460b      	mov	r3, r1
 8001bda:	807b      	strh	r3, [r7, #2]
 8001bdc:	4613      	mov	r3, r2
 8001bde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001be0:	787b      	ldrb	r3, [r7, #1]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d003      	beq.n	8001bee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001be6:	887a      	ldrh	r2, [r7, #2]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001bec:	e002      	b.n	8001bf4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001bee:	887a      	ldrh	r2, [r7, #2]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c04:	4b05      	ldr	r3, [pc, #20]	@ (8001c1c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a04      	ldr	r2, [pc, #16]	@ (8001c1c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001c0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c0e:	6013      	str	r3, [r2, #0]
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	40007000 	.word	0x40007000

08001c20 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001c24:	4b04      	ldr	r3, [pc, #16]	@ (8001c38 <HAL_PWREx_GetVoltageRange+0x18>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	40007000 	.word	0x40007000

08001c3c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b085      	sub	sp, #20
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c4a:	d130      	bne.n	8001cae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c4c:	4b23      	ldr	r3, [pc, #140]	@ (8001cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c58:	d038      	beq.n	8001ccc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c5a:	4b20      	ldr	r3, [pc, #128]	@ (8001cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c62:	4a1e      	ldr	r2, [pc, #120]	@ (8001cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c68:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c6a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ce0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	2232      	movs	r2, #50	@ 0x32
 8001c70:	fb02 f303 	mul.w	r3, r2, r3
 8001c74:	4a1b      	ldr	r2, [pc, #108]	@ (8001ce4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001c76:	fba2 2303 	umull	r2, r3, r2, r3
 8001c7a:	0c9b      	lsrs	r3, r3, #18
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c80:	e002      	b.n	8001c88 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	3b01      	subs	r3, #1
 8001c86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c88:	4b14      	ldr	r3, [pc, #80]	@ (8001cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c8a:	695b      	ldr	r3, [r3, #20]
 8001c8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c94:	d102      	bne.n	8001c9c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d1f2      	bne.n	8001c82 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c9e:	695b      	ldr	r3, [r3, #20]
 8001ca0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ca4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ca8:	d110      	bne.n	8001ccc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e00f      	b.n	8001cce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001cae:	4b0b      	ldr	r3, [pc, #44]	@ (8001cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001cb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cba:	d007      	beq.n	8001ccc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001cbc:	4b07      	ldr	r3, [pc, #28]	@ (8001cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001cc4:	4a05      	ldr	r2, [pc, #20]	@ (8001cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3714      	adds	r7, #20
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	40007000 	.word	0x40007000
 8001ce0:	20000000 	.word	0x20000000
 8001ce4:	431bde83 	.word	0x431bde83

08001ce8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b088      	sub	sp, #32
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d102      	bne.n	8001cfc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	f000 bc02 	b.w	8002500 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cfc:	4b96      	ldr	r3, [pc, #600]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f003 030c 	and.w	r3, r3, #12
 8001d04:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d06:	4b94      	ldr	r3, [pc, #592]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001d08:	68db      	ldr	r3, [r3, #12]
 8001d0a:	f003 0303 	and.w	r3, r3, #3
 8001d0e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0310 	and.w	r3, r3, #16
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	f000 80e4 	beq.w	8001ee6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d007      	beq.n	8001d34 <HAL_RCC_OscConfig+0x4c>
 8001d24:	69bb      	ldr	r3, [r7, #24]
 8001d26:	2b0c      	cmp	r3, #12
 8001d28:	f040 808b 	bne.w	8001e42 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	f040 8087 	bne.w	8001e42 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d34:	4b88      	ldr	r3, [pc, #544]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d005      	beq.n	8001d4c <HAL_RCC_OscConfig+0x64>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d101      	bne.n	8001d4c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e3d9      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a1a      	ldr	r2, [r3, #32]
 8001d50:	4b81      	ldr	r3, [pc, #516]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0308 	and.w	r3, r3, #8
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d004      	beq.n	8001d66 <HAL_RCC_OscConfig+0x7e>
 8001d5c:	4b7e      	ldr	r3, [pc, #504]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d64:	e005      	b.n	8001d72 <HAL_RCC_OscConfig+0x8a>
 8001d66:	4b7c      	ldr	r3, [pc, #496]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001d68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d6c:	091b      	lsrs	r3, r3, #4
 8001d6e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d223      	bcs.n	8001dbe <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6a1b      	ldr	r3, [r3, #32]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f000 fd8c 	bl	8002898 <RCC_SetFlashLatencyFromMSIRange>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e3ba      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d8a:	4b73      	ldr	r3, [pc, #460]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a72      	ldr	r2, [pc, #456]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001d90:	f043 0308 	orr.w	r3, r3, #8
 8001d94:	6013      	str	r3, [r2, #0]
 8001d96:	4b70      	ldr	r3, [pc, #448]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a1b      	ldr	r3, [r3, #32]
 8001da2:	496d      	ldr	r1, [pc, #436]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001da4:	4313      	orrs	r3, r2
 8001da6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001da8:	4b6b      	ldr	r3, [pc, #428]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	69db      	ldr	r3, [r3, #28]
 8001db4:	021b      	lsls	r3, r3, #8
 8001db6:	4968      	ldr	r1, [pc, #416]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001db8:	4313      	orrs	r3, r2
 8001dba:	604b      	str	r3, [r1, #4]
 8001dbc:	e025      	b.n	8001e0a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001dbe:	4b66      	ldr	r3, [pc, #408]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a65      	ldr	r2, [pc, #404]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001dc4:	f043 0308 	orr.w	r3, r3, #8
 8001dc8:	6013      	str	r3, [r2, #0]
 8001dca:	4b63      	ldr	r3, [pc, #396]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6a1b      	ldr	r3, [r3, #32]
 8001dd6:	4960      	ldr	r1, [pc, #384]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ddc:	4b5e      	ldr	r3, [pc, #376]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	69db      	ldr	r3, [r3, #28]
 8001de8:	021b      	lsls	r3, r3, #8
 8001dea:	495b      	ldr	r1, [pc, #364]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001dec:	4313      	orrs	r3, r2
 8001dee:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d109      	bne.n	8001e0a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6a1b      	ldr	r3, [r3, #32]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f000 fd4c 	bl	8002898 <RCC_SetFlashLatencyFromMSIRange>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e37a      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e0a:	f000 fc81 	bl	8002710 <HAL_RCC_GetSysClockFreq>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	4b51      	ldr	r3, [pc, #324]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	091b      	lsrs	r3, r3, #4
 8001e16:	f003 030f 	and.w	r3, r3, #15
 8001e1a:	4950      	ldr	r1, [pc, #320]	@ (8001f5c <HAL_RCC_OscConfig+0x274>)
 8001e1c:	5ccb      	ldrb	r3, [r1, r3]
 8001e1e:	f003 031f 	and.w	r3, r3, #31
 8001e22:	fa22 f303 	lsr.w	r3, r2, r3
 8001e26:	4a4e      	ldr	r2, [pc, #312]	@ (8001f60 <HAL_RCC_OscConfig+0x278>)
 8001e28:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e2a:	4b4e      	ldr	r3, [pc, #312]	@ (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff f942 	bl	80010b8 <HAL_InitTick>
 8001e34:	4603      	mov	r3, r0
 8001e36:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001e38:	7bfb      	ldrb	r3, [r7, #15]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d052      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001e3e:	7bfb      	ldrb	r3, [r7, #15]
 8001e40:	e35e      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	699b      	ldr	r3, [r3, #24]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d032      	beq.n	8001eb0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e4a:	4b43      	ldr	r3, [pc, #268]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a42      	ldr	r2, [pc, #264]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001e50:	f043 0301 	orr.w	r3, r3, #1
 8001e54:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e56:	f7ff f97f 	bl	8001158 <HAL_GetTick>
 8001e5a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e5c:	e008      	b.n	8001e70 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e5e:	f7ff f97b 	bl	8001158 <HAL_GetTick>
 8001e62:	4602      	mov	r2, r0
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	1ad3      	subs	r3, r2, r3
 8001e68:	2b02      	cmp	r3, #2
 8001e6a:	d901      	bls.n	8001e70 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e347      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e70:	4b39      	ldr	r3, [pc, #228]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0302 	and.w	r3, r3, #2
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d0f0      	beq.n	8001e5e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e7c:	4b36      	ldr	r3, [pc, #216]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a35      	ldr	r2, [pc, #212]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001e82:	f043 0308 	orr.w	r3, r3, #8
 8001e86:	6013      	str	r3, [r2, #0]
 8001e88:	4b33      	ldr	r3, [pc, #204]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a1b      	ldr	r3, [r3, #32]
 8001e94:	4930      	ldr	r1, [pc, #192]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001e96:	4313      	orrs	r3, r2
 8001e98:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	69db      	ldr	r3, [r3, #28]
 8001ea6:	021b      	lsls	r3, r3, #8
 8001ea8:	492b      	ldr	r1, [pc, #172]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	604b      	str	r3, [r1, #4]
 8001eae:	e01a      	b.n	8001ee6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001eb0:	4b29      	ldr	r3, [pc, #164]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a28      	ldr	r2, [pc, #160]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001eb6:	f023 0301 	bic.w	r3, r3, #1
 8001eba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ebc:	f7ff f94c 	bl	8001158 <HAL_GetTick>
 8001ec0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ec2:	e008      	b.n	8001ed6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ec4:	f7ff f948 	bl	8001158 <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d901      	bls.n	8001ed6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e314      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ed6:	4b20      	ldr	r3, [pc, #128]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d1f0      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x1dc>
 8001ee2:	e000      	b.n	8001ee6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ee4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d073      	beq.n	8001fda <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	2b08      	cmp	r3, #8
 8001ef6:	d005      	beq.n	8001f04 <HAL_RCC_OscConfig+0x21c>
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	2b0c      	cmp	r3, #12
 8001efc:	d10e      	bne.n	8001f1c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	2b03      	cmp	r3, #3
 8001f02:	d10b      	bne.n	8001f1c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f04:	4b14      	ldr	r3, [pc, #80]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d063      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x2f0>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d15f      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e2f1      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f24:	d106      	bne.n	8001f34 <HAL_RCC_OscConfig+0x24c>
 8001f26:	4b0c      	ldr	r3, [pc, #48]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a0b      	ldr	r2, [pc, #44]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f30:	6013      	str	r3, [r2, #0]
 8001f32:	e025      	b.n	8001f80 <HAL_RCC_OscConfig+0x298>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f3c:	d114      	bne.n	8001f68 <HAL_RCC_OscConfig+0x280>
 8001f3e:	4b06      	ldr	r3, [pc, #24]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a05      	ldr	r2, [pc, #20]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001f44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f48:	6013      	str	r3, [r2, #0]
 8001f4a:	4b03      	ldr	r3, [pc, #12]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a02      	ldr	r2, [pc, #8]	@ (8001f58 <HAL_RCC_OscConfig+0x270>)
 8001f50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f54:	6013      	str	r3, [r2, #0]
 8001f56:	e013      	b.n	8001f80 <HAL_RCC_OscConfig+0x298>
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	08004370 	.word	0x08004370
 8001f60:	20000000 	.word	0x20000000
 8001f64:	20000004 	.word	0x20000004
 8001f68:	4ba0      	ldr	r3, [pc, #640]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a9f      	ldr	r2, [pc, #636]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8001f6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f72:	6013      	str	r3, [r2, #0]
 8001f74:	4b9d      	ldr	r3, [pc, #628]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a9c      	ldr	r2, [pc, #624]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8001f7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d013      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f88:	f7ff f8e6 	bl	8001158 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f90:	f7ff f8e2 	bl	8001158 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b64      	cmp	r3, #100	@ 0x64
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e2ae      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fa2:	4b92      	ldr	r3, [pc, #584]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d0f0      	beq.n	8001f90 <HAL_RCC_OscConfig+0x2a8>
 8001fae:	e014      	b.n	8001fda <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb0:	f7ff f8d2 	bl	8001158 <HAL_GetTick>
 8001fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fb6:	e008      	b.n	8001fca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fb8:	f7ff f8ce 	bl	8001158 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b64      	cmp	r3, #100	@ 0x64
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e29a      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fca:	4b88      	ldr	r3, [pc, #544]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d1f0      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x2d0>
 8001fd6:	e000      	b.n	8001fda <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d060      	beq.n	80020a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001fe6:	69bb      	ldr	r3, [r7, #24]
 8001fe8:	2b04      	cmp	r3, #4
 8001fea:	d005      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x310>
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	2b0c      	cmp	r3, #12
 8001ff0:	d119      	bne.n	8002026 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d116      	bne.n	8002026 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ff8:	4b7c      	ldr	r3, [pc, #496]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002000:	2b00      	cmp	r3, #0
 8002002:	d005      	beq.n	8002010 <HAL_RCC_OscConfig+0x328>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e277      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002010:	4b76      	ldr	r3, [pc, #472]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	691b      	ldr	r3, [r3, #16]
 800201c:	061b      	lsls	r3, r3, #24
 800201e:	4973      	ldr	r1, [pc, #460]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8002020:	4313      	orrs	r3, r2
 8002022:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002024:	e040      	b.n	80020a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	68db      	ldr	r3, [r3, #12]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d023      	beq.n	8002076 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800202e:	4b6f      	ldr	r3, [pc, #444]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a6e      	ldr	r2, [pc, #440]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8002034:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002038:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800203a:	f7ff f88d 	bl	8001158 <HAL_GetTick>
 800203e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002040:	e008      	b.n	8002054 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002042:	f7ff f889 	bl	8001158 <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	2b02      	cmp	r3, #2
 800204e:	d901      	bls.n	8002054 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e255      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002054:	4b65      	ldr	r3, [pc, #404]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800205c:	2b00      	cmp	r3, #0
 800205e:	d0f0      	beq.n	8002042 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002060:	4b62      	ldr	r3, [pc, #392]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	061b      	lsls	r3, r3, #24
 800206e:	495f      	ldr	r1, [pc, #380]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8002070:	4313      	orrs	r3, r2
 8002072:	604b      	str	r3, [r1, #4]
 8002074:	e018      	b.n	80020a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002076:	4b5d      	ldr	r3, [pc, #372]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a5c      	ldr	r2, [pc, #368]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 800207c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002080:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002082:	f7ff f869 	bl	8001158 <HAL_GetTick>
 8002086:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002088:	e008      	b.n	800209c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800208a:	f7ff f865 	bl	8001158 <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	2b02      	cmp	r3, #2
 8002096:	d901      	bls.n	800209c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e231      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800209c:	4b53      	ldr	r3, [pc, #332]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d1f0      	bne.n	800208a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f003 0308 	and.w	r3, r3, #8
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d03c      	beq.n	800212e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	695b      	ldr	r3, [r3, #20]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d01c      	beq.n	80020f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020bc:	4b4b      	ldr	r3, [pc, #300]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 80020be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020c2:	4a4a      	ldr	r2, [pc, #296]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 80020c4:	f043 0301 	orr.w	r3, r3, #1
 80020c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020cc:	f7ff f844 	bl	8001158 <HAL_GetTick>
 80020d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020d2:	e008      	b.n	80020e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020d4:	f7ff f840 	bl	8001158 <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e20c      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020e6:	4b41      	ldr	r3, [pc, #260]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 80020e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020ec:	f003 0302 	and.w	r3, r3, #2
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d0ef      	beq.n	80020d4 <HAL_RCC_OscConfig+0x3ec>
 80020f4:	e01b      	b.n	800212e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020f6:	4b3d      	ldr	r3, [pc, #244]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 80020f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020fc:	4a3b      	ldr	r2, [pc, #236]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 80020fe:	f023 0301 	bic.w	r3, r3, #1
 8002102:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002106:	f7ff f827 	bl	8001158 <HAL_GetTick>
 800210a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800210c:	e008      	b.n	8002120 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800210e:	f7ff f823 	bl	8001158 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d901      	bls.n	8002120 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800211c:	2303      	movs	r3, #3
 800211e:	e1ef      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002120:	4b32      	ldr	r3, [pc, #200]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8002122:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002126:	f003 0302 	and.w	r3, r3, #2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d1ef      	bne.n	800210e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0304 	and.w	r3, r3, #4
 8002136:	2b00      	cmp	r3, #0
 8002138:	f000 80a6 	beq.w	8002288 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800213c:	2300      	movs	r3, #0
 800213e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002140:	4b2a      	ldr	r3, [pc, #168]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8002142:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002144:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d10d      	bne.n	8002168 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800214c:	4b27      	ldr	r3, [pc, #156]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 800214e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002150:	4a26      	ldr	r2, [pc, #152]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 8002152:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002156:	6593      	str	r3, [r2, #88]	@ 0x58
 8002158:	4b24      	ldr	r3, [pc, #144]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 800215a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800215c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002160:	60bb      	str	r3, [r7, #8]
 8002162:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002164:	2301      	movs	r3, #1
 8002166:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002168:	4b21      	ldr	r3, [pc, #132]	@ (80021f0 <HAL_RCC_OscConfig+0x508>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002170:	2b00      	cmp	r3, #0
 8002172:	d118      	bne.n	80021a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002174:	4b1e      	ldr	r3, [pc, #120]	@ (80021f0 <HAL_RCC_OscConfig+0x508>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a1d      	ldr	r2, [pc, #116]	@ (80021f0 <HAL_RCC_OscConfig+0x508>)
 800217a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800217e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002180:	f7fe ffea 	bl	8001158 <HAL_GetTick>
 8002184:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002186:	e008      	b.n	800219a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002188:	f7fe ffe6 	bl	8001158 <HAL_GetTick>
 800218c:	4602      	mov	r2, r0
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	2b02      	cmp	r3, #2
 8002194:	d901      	bls.n	800219a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002196:	2303      	movs	r3, #3
 8002198:	e1b2      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800219a:	4b15      	ldr	r3, [pc, #84]	@ (80021f0 <HAL_RCC_OscConfig+0x508>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d0f0      	beq.n	8002188 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d108      	bne.n	80021c0 <HAL_RCC_OscConfig+0x4d8>
 80021ae:	4b0f      	ldr	r3, [pc, #60]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 80021b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021b4:	4a0d      	ldr	r2, [pc, #52]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 80021b6:	f043 0301 	orr.w	r3, r3, #1
 80021ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021be:	e029      	b.n	8002214 <HAL_RCC_OscConfig+0x52c>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	2b05      	cmp	r3, #5
 80021c6:	d115      	bne.n	80021f4 <HAL_RCC_OscConfig+0x50c>
 80021c8:	4b08      	ldr	r3, [pc, #32]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 80021ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021ce:	4a07      	ldr	r2, [pc, #28]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 80021d0:	f043 0304 	orr.w	r3, r3, #4
 80021d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021d8:	4b04      	ldr	r3, [pc, #16]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 80021da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021de:	4a03      	ldr	r2, [pc, #12]	@ (80021ec <HAL_RCC_OscConfig+0x504>)
 80021e0:	f043 0301 	orr.w	r3, r3, #1
 80021e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021e8:	e014      	b.n	8002214 <HAL_RCC_OscConfig+0x52c>
 80021ea:	bf00      	nop
 80021ec:	40021000 	.word	0x40021000
 80021f0:	40007000 	.word	0x40007000
 80021f4:	4b9a      	ldr	r3, [pc, #616]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 80021f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021fa:	4a99      	ldr	r2, [pc, #612]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 80021fc:	f023 0301 	bic.w	r3, r3, #1
 8002200:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002204:	4b96      	ldr	r3, [pc, #600]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 8002206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800220a:	4a95      	ldr	r2, [pc, #596]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 800220c:	f023 0304 	bic.w	r3, r3, #4
 8002210:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d016      	beq.n	800224a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800221c:	f7fe ff9c 	bl	8001158 <HAL_GetTick>
 8002220:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002222:	e00a      	b.n	800223a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002224:	f7fe ff98 	bl	8001158 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002232:	4293      	cmp	r3, r2
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e162      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800223a:	4b89      	ldr	r3, [pc, #548]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 800223c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d0ed      	beq.n	8002224 <HAL_RCC_OscConfig+0x53c>
 8002248:	e015      	b.n	8002276 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800224a:	f7fe ff85 	bl	8001158 <HAL_GetTick>
 800224e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002250:	e00a      	b.n	8002268 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002252:	f7fe ff81 	bl	8001158 <HAL_GetTick>
 8002256:	4602      	mov	r2, r0
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	1ad3      	subs	r3, r2, r3
 800225c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002260:	4293      	cmp	r3, r2
 8002262:	d901      	bls.n	8002268 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002264:	2303      	movs	r3, #3
 8002266:	e14b      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002268:	4b7d      	ldr	r3, [pc, #500]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 800226a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1ed      	bne.n	8002252 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002276:	7ffb      	ldrb	r3, [r7, #31]
 8002278:	2b01      	cmp	r3, #1
 800227a:	d105      	bne.n	8002288 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800227c:	4b78      	ldr	r3, [pc, #480]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 800227e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002280:	4a77      	ldr	r2, [pc, #476]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 8002282:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002286:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0320 	and.w	r3, r3, #32
 8002290:	2b00      	cmp	r3, #0
 8002292:	d03c      	beq.n	800230e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002298:	2b00      	cmp	r3, #0
 800229a:	d01c      	beq.n	80022d6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800229c:	4b70      	ldr	r3, [pc, #448]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 800229e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022a2:	4a6f      	ldr	r2, [pc, #444]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 80022a4:	f043 0301 	orr.w	r3, r3, #1
 80022a8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022ac:	f7fe ff54 	bl	8001158 <HAL_GetTick>
 80022b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022b2:	e008      	b.n	80022c6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022b4:	f7fe ff50 	bl	8001158 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d901      	bls.n	80022c6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	e11c      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022c6:	4b66      	ldr	r3, [pc, #408]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 80022c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0ef      	beq.n	80022b4 <HAL_RCC_OscConfig+0x5cc>
 80022d4:	e01b      	b.n	800230e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80022d6:	4b62      	ldr	r3, [pc, #392]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 80022d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022dc:	4a60      	ldr	r2, [pc, #384]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 80022de:	f023 0301 	bic.w	r3, r3, #1
 80022e2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022e6:	f7fe ff37 	bl	8001158 <HAL_GetTick>
 80022ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80022ec:	e008      	b.n	8002300 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022ee:	f7fe ff33 	bl	8001158 <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e0ff      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002300:	4b57      	ldr	r3, [pc, #348]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 8002302:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002306:	f003 0302 	and.w	r3, r3, #2
 800230a:	2b00      	cmp	r3, #0
 800230c:	d1ef      	bne.n	80022ee <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002312:	2b00      	cmp	r3, #0
 8002314:	f000 80f3 	beq.w	80024fe <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231c:	2b02      	cmp	r3, #2
 800231e:	f040 80c9 	bne.w	80024b4 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002322:	4b4f      	ldr	r3, [pc, #316]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	f003 0203 	and.w	r2, r3, #3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002332:	429a      	cmp	r2, r3
 8002334:	d12c      	bne.n	8002390 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002340:	3b01      	subs	r3, #1
 8002342:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002344:	429a      	cmp	r2, r3
 8002346:	d123      	bne.n	8002390 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002352:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002354:	429a      	cmp	r2, r3
 8002356:	d11b      	bne.n	8002390 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002362:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002364:	429a      	cmp	r2, r3
 8002366:	d113      	bne.n	8002390 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002372:	085b      	lsrs	r3, r3, #1
 8002374:	3b01      	subs	r3, #1
 8002376:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002378:	429a      	cmp	r2, r3
 800237a:	d109      	bne.n	8002390 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002386:	085b      	lsrs	r3, r3, #1
 8002388:	3b01      	subs	r3, #1
 800238a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800238c:	429a      	cmp	r2, r3
 800238e:	d06b      	beq.n	8002468 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	2b0c      	cmp	r3, #12
 8002394:	d062      	beq.n	800245c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002396:	4b32      	ldr	r3, [pc, #200]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e0ac      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80023a6:	4b2e      	ldr	r3, [pc, #184]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a2d      	ldr	r2, [pc, #180]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 80023ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023b0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80023b2:	f7fe fed1 	bl	8001158 <HAL_GetTick>
 80023b6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023b8:	e008      	b.n	80023cc <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ba:	f7fe fecd 	bl	8001158 <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d901      	bls.n	80023cc <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e099      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023cc:	4b24      	ldr	r3, [pc, #144]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d1f0      	bne.n	80023ba <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023d8:	4b21      	ldr	r3, [pc, #132]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 80023da:	68da      	ldr	r2, [r3, #12]
 80023dc:	4b21      	ldr	r3, [pc, #132]	@ (8002464 <HAL_RCC_OscConfig+0x77c>)
 80023de:	4013      	ands	r3, r2
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80023e8:	3a01      	subs	r2, #1
 80023ea:	0112      	lsls	r2, r2, #4
 80023ec:	4311      	orrs	r1, r2
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80023f2:	0212      	lsls	r2, r2, #8
 80023f4:	4311      	orrs	r1, r2
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80023fa:	0852      	lsrs	r2, r2, #1
 80023fc:	3a01      	subs	r2, #1
 80023fe:	0552      	lsls	r2, r2, #21
 8002400:	4311      	orrs	r1, r2
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002406:	0852      	lsrs	r2, r2, #1
 8002408:	3a01      	subs	r2, #1
 800240a:	0652      	lsls	r2, r2, #25
 800240c:	4311      	orrs	r1, r2
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002412:	06d2      	lsls	r2, r2, #27
 8002414:	430a      	orrs	r2, r1
 8002416:	4912      	ldr	r1, [pc, #72]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 8002418:	4313      	orrs	r3, r2
 800241a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800241c:	4b10      	ldr	r3, [pc, #64]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a0f      	ldr	r2, [pc, #60]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 8002422:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002426:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002428:	4b0d      	ldr	r3, [pc, #52]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	4a0c      	ldr	r2, [pc, #48]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 800242e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002432:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002434:	f7fe fe90 	bl	8001158 <HAL_GetTick>
 8002438:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800243c:	f7fe fe8c 	bl	8001158 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e058      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800244e:	4b04      	ldr	r3, [pc, #16]	@ (8002460 <HAL_RCC_OscConfig+0x778>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d0f0      	beq.n	800243c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800245a:	e050      	b.n	80024fe <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e04f      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
 8002460:	40021000 	.word	0x40021000
 8002464:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002468:	4b27      	ldr	r3, [pc, #156]	@ (8002508 <HAL_RCC_OscConfig+0x820>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d144      	bne.n	80024fe <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002474:	4b24      	ldr	r3, [pc, #144]	@ (8002508 <HAL_RCC_OscConfig+0x820>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a23      	ldr	r2, [pc, #140]	@ (8002508 <HAL_RCC_OscConfig+0x820>)
 800247a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800247e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002480:	4b21      	ldr	r3, [pc, #132]	@ (8002508 <HAL_RCC_OscConfig+0x820>)
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	4a20      	ldr	r2, [pc, #128]	@ (8002508 <HAL_RCC_OscConfig+0x820>)
 8002486:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800248a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800248c:	f7fe fe64 	bl	8001158 <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002494:	f7fe fe60 	bl	8001158 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e02c      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024a6:	4b18      	ldr	r3, [pc, #96]	@ (8002508 <HAL_RCC_OscConfig+0x820>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d0f0      	beq.n	8002494 <HAL_RCC_OscConfig+0x7ac>
 80024b2:	e024      	b.n	80024fe <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	2b0c      	cmp	r3, #12
 80024b8:	d01f      	beq.n	80024fa <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024ba:	4b13      	ldr	r3, [pc, #76]	@ (8002508 <HAL_RCC_OscConfig+0x820>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a12      	ldr	r2, [pc, #72]	@ (8002508 <HAL_RCC_OscConfig+0x820>)
 80024c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80024c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c6:	f7fe fe47 	bl	8001158 <HAL_GetTick>
 80024ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024cc:	e008      	b.n	80024e0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024ce:	f7fe fe43 	bl	8001158 <HAL_GetTick>
 80024d2:	4602      	mov	r2, r0
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d901      	bls.n	80024e0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e00f      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024e0:	4b09      	ldr	r3, [pc, #36]	@ (8002508 <HAL_RCC_OscConfig+0x820>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d1f0      	bne.n	80024ce <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80024ec:	4b06      	ldr	r3, [pc, #24]	@ (8002508 <HAL_RCC_OscConfig+0x820>)
 80024ee:	68da      	ldr	r2, [r3, #12]
 80024f0:	4905      	ldr	r1, [pc, #20]	@ (8002508 <HAL_RCC_OscConfig+0x820>)
 80024f2:	4b06      	ldr	r3, [pc, #24]	@ (800250c <HAL_RCC_OscConfig+0x824>)
 80024f4:	4013      	ands	r3, r2
 80024f6:	60cb      	str	r3, [r1, #12]
 80024f8:	e001      	b.n	80024fe <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e000      	b.n	8002500 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80024fe:	2300      	movs	r3, #0
}
 8002500:	4618      	mov	r0, r3
 8002502:	3720      	adds	r7, #32
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	40021000 	.word	0x40021000
 800250c:	feeefffc 	.word	0xfeeefffc

08002510 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e0e7      	b.n	80026f4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002524:	4b75      	ldr	r3, [pc, #468]	@ (80026fc <HAL_RCC_ClockConfig+0x1ec>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0307 	and.w	r3, r3, #7
 800252c:	683a      	ldr	r2, [r7, #0]
 800252e:	429a      	cmp	r2, r3
 8002530:	d910      	bls.n	8002554 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002532:	4b72      	ldr	r3, [pc, #456]	@ (80026fc <HAL_RCC_ClockConfig+0x1ec>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f023 0207 	bic.w	r2, r3, #7
 800253a:	4970      	ldr	r1, [pc, #448]	@ (80026fc <HAL_RCC_ClockConfig+0x1ec>)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	4313      	orrs	r3, r2
 8002540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002542:	4b6e      	ldr	r3, [pc, #440]	@ (80026fc <HAL_RCC_ClockConfig+0x1ec>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0307 	and.w	r3, r3, #7
 800254a:	683a      	ldr	r2, [r7, #0]
 800254c:	429a      	cmp	r2, r3
 800254e:	d001      	beq.n	8002554 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e0cf      	b.n	80026f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0302 	and.w	r3, r3, #2
 800255c:	2b00      	cmp	r3, #0
 800255e:	d010      	beq.n	8002582 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	4b66      	ldr	r3, [pc, #408]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800256c:	429a      	cmp	r2, r3
 800256e:	d908      	bls.n	8002582 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002570:	4b63      	ldr	r3, [pc, #396]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	4960      	ldr	r1, [pc, #384]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 800257e:	4313      	orrs	r3, r2
 8002580:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b00      	cmp	r3, #0
 800258c:	d04c      	beq.n	8002628 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	2b03      	cmp	r3, #3
 8002594:	d107      	bne.n	80025a6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002596:	4b5a      	ldr	r3, [pc, #360]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d121      	bne.n	80025e6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e0a6      	b.n	80026f4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d107      	bne.n	80025be <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025ae:	4b54      	ldr	r3, [pc, #336]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d115      	bne.n	80025e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e09a      	b.n	80026f4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d107      	bne.n	80025d6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80025c6:	4b4e      	ldr	r3, [pc, #312]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0302 	and.w	r3, r3, #2
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d109      	bne.n	80025e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e08e      	b.n	80026f4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025d6:	4b4a      	ldr	r3, [pc, #296]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d101      	bne.n	80025e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e086      	b.n	80026f4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025e6:	4b46      	ldr	r3, [pc, #280]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f023 0203 	bic.w	r2, r3, #3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	4943      	ldr	r1, [pc, #268]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 80025f4:	4313      	orrs	r3, r2
 80025f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025f8:	f7fe fdae 	bl	8001158 <HAL_GetTick>
 80025fc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025fe:	e00a      	b.n	8002616 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002600:	f7fe fdaa 	bl	8001158 <HAL_GetTick>
 8002604:	4602      	mov	r2, r0
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800260e:	4293      	cmp	r3, r2
 8002610:	d901      	bls.n	8002616 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e06e      	b.n	80026f4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002616:	4b3a      	ldr	r3, [pc, #232]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f003 020c 	and.w	r2, r3, #12
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	429a      	cmp	r2, r3
 8002626:	d1eb      	bne.n	8002600 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d010      	beq.n	8002656 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	4b31      	ldr	r3, [pc, #196]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002640:	429a      	cmp	r2, r3
 8002642:	d208      	bcs.n	8002656 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002644:	4b2e      	ldr	r3, [pc, #184]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	492b      	ldr	r1, [pc, #172]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 8002652:	4313      	orrs	r3, r2
 8002654:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002656:	4b29      	ldr	r3, [pc, #164]	@ (80026fc <HAL_RCC_ClockConfig+0x1ec>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 0307 	and.w	r3, r3, #7
 800265e:	683a      	ldr	r2, [r7, #0]
 8002660:	429a      	cmp	r2, r3
 8002662:	d210      	bcs.n	8002686 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002664:	4b25      	ldr	r3, [pc, #148]	@ (80026fc <HAL_RCC_ClockConfig+0x1ec>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f023 0207 	bic.w	r2, r3, #7
 800266c:	4923      	ldr	r1, [pc, #140]	@ (80026fc <HAL_RCC_ClockConfig+0x1ec>)
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	4313      	orrs	r3, r2
 8002672:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002674:	4b21      	ldr	r3, [pc, #132]	@ (80026fc <HAL_RCC_ClockConfig+0x1ec>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0307 	and.w	r3, r3, #7
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	429a      	cmp	r2, r3
 8002680:	d001      	beq.n	8002686 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e036      	b.n	80026f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0304 	and.w	r3, r3, #4
 800268e:	2b00      	cmp	r3, #0
 8002690:	d008      	beq.n	80026a4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002692:	4b1b      	ldr	r3, [pc, #108]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	4918      	ldr	r1, [pc, #96]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 80026a0:	4313      	orrs	r3, r2
 80026a2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0308 	and.w	r3, r3, #8
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d009      	beq.n	80026c4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026b0:	4b13      	ldr	r3, [pc, #76]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	00db      	lsls	r3, r3, #3
 80026be:	4910      	ldr	r1, [pc, #64]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026c4:	f000 f824 	bl	8002710 <HAL_RCC_GetSysClockFreq>
 80026c8:	4602      	mov	r2, r0
 80026ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002700 <HAL_RCC_ClockConfig+0x1f0>)
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	091b      	lsrs	r3, r3, #4
 80026d0:	f003 030f 	and.w	r3, r3, #15
 80026d4:	490b      	ldr	r1, [pc, #44]	@ (8002704 <HAL_RCC_ClockConfig+0x1f4>)
 80026d6:	5ccb      	ldrb	r3, [r1, r3]
 80026d8:	f003 031f 	and.w	r3, r3, #31
 80026dc:	fa22 f303 	lsr.w	r3, r2, r3
 80026e0:	4a09      	ldr	r2, [pc, #36]	@ (8002708 <HAL_RCC_ClockConfig+0x1f8>)
 80026e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80026e4:	4b09      	ldr	r3, [pc, #36]	@ (800270c <HAL_RCC_ClockConfig+0x1fc>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7fe fce5 	bl	80010b8 <HAL_InitTick>
 80026ee:	4603      	mov	r3, r0
 80026f0:	72fb      	strb	r3, [r7, #11]

  return status;
 80026f2:	7afb      	ldrb	r3, [r7, #11]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3710      	adds	r7, #16
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40022000 	.word	0x40022000
 8002700:	40021000 	.word	0x40021000
 8002704:	08004370 	.word	0x08004370
 8002708:	20000000 	.word	0x20000000
 800270c:	20000004 	.word	0x20000004

08002710 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002710:	b480      	push	{r7}
 8002712:	b089      	sub	sp, #36	@ 0x24
 8002714:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002716:	2300      	movs	r3, #0
 8002718:	61fb      	str	r3, [r7, #28]
 800271a:	2300      	movs	r3, #0
 800271c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800271e:	4b3e      	ldr	r3, [pc, #248]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x108>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f003 030c 	and.w	r3, r3, #12
 8002726:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002728:	4b3b      	ldr	r3, [pc, #236]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x108>)
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	f003 0303 	and.w	r3, r3, #3
 8002730:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d005      	beq.n	8002744 <HAL_RCC_GetSysClockFreq+0x34>
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	2b0c      	cmp	r3, #12
 800273c:	d121      	bne.n	8002782 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2b01      	cmp	r3, #1
 8002742:	d11e      	bne.n	8002782 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002744:	4b34      	ldr	r3, [pc, #208]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x108>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0308 	and.w	r3, r3, #8
 800274c:	2b00      	cmp	r3, #0
 800274e:	d107      	bne.n	8002760 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002750:	4b31      	ldr	r3, [pc, #196]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x108>)
 8002752:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002756:	0a1b      	lsrs	r3, r3, #8
 8002758:	f003 030f 	and.w	r3, r3, #15
 800275c:	61fb      	str	r3, [r7, #28]
 800275e:	e005      	b.n	800276c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002760:	4b2d      	ldr	r3, [pc, #180]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x108>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	091b      	lsrs	r3, r3, #4
 8002766:	f003 030f 	and.w	r3, r3, #15
 800276a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800276c:	4a2b      	ldr	r2, [pc, #172]	@ (800281c <HAL_RCC_GetSysClockFreq+0x10c>)
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002774:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d10d      	bne.n	8002798 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002780:	e00a      	b.n	8002798 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	2b04      	cmp	r3, #4
 8002786:	d102      	bne.n	800278e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002788:	4b25      	ldr	r3, [pc, #148]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x110>)
 800278a:	61bb      	str	r3, [r7, #24]
 800278c:	e004      	b.n	8002798 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	2b08      	cmp	r3, #8
 8002792:	d101      	bne.n	8002798 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002794:	4b23      	ldr	r3, [pc, #140]	@ (8002824 <HAL_RCC_GetSysClockFreq+0x114>)
 8002796:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	2b0c      	cmp	r3, #12
 800279c:	d134      	bne.n	8002808 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800279e:	4b1e      	ldr	r3, [pc, #120]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x108>)
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	f003 0303 	and.w	r3, r3, #3
 80027a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d003      	beq.n	80027b6 <HAL_RCC_GetSysClockFreq+0xa6>
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	2b03      	cmp	r3, #3
 80027b2:	d003      	beq.n	80027bc <HAL_RCC_GetSysClockFreq+0xac>
 80027b4:	e005      	b.n	80027c2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80027b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x110>)
 80027b8:	617b      	str	r3, [r7, #20]
      break;
 80027ba:	e005      	b.n	80027c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80027bc:	4b19      	ldr	r3, [pc, #100]	@ (8002824 <HAL_RCC_GetSysClockFreq+0x114>)
 80027be:	617b      	str	r3, [r7, #20]
      break;
 80027c0:	e002      	b.n	80027c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	617b      	str	r3, [r7, #20]
      break;
 80027c6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80027c8:	4b13      	ldr	r3, [pc, #76]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x108>)
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	091b      	lsrs	r3, r3, #4
 80027ce:	f003 0307 	and.w	r3, r3, #7
 80027d2:	3301      	adds	r3, #1
 80027d4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80027d6:	4b10      	ldr	r3, [pc, #64]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x108>)
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	0a1b      	lsrs	r3, r3, #8
 80027dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80027e0:	697a      	ldr	r2, [r7, #20]
 80027e2:	fb03 f202 	mul.w	r2, r3, r2
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80027ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x108>)
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	0e5b      	lsrs	r3, r3, #25
 80027f4:	f003 0303 	and.w	r3, r3, #3
 80027f8:	3301      	adds	r3, #1
 80027fa:	005b      	lsls	r3, r3, #1
 80027fc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	fbb2 f3f3 	udiv	r3, r2, r3
 8002806:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002808:	69bb      	ldr	r3, [r7, #24]
}
 800280a:	4618      	mov	r0, r3
 800280c:	3724      	adds	r7, #36	@ 0x24
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	40021000 	.word	0x40021000
 800281c:	08004388 	.word	0x08004388
 8002820:	00f42400 	.word	0x00f42400
 8002824:	007a1200 	.word	0x007a1200

08002828 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002828:	b480      	push	{r7}
 800282a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800282c:	4b03      	ldr	r3, [pc, #12]	@ (800283c <HAL_RCC_GetHCLKFreq+0x14>)
 800282e:	681b      	ldr	r3, [r3, #0]
}
 8002830:	4618      	mov	r0, r3
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	20000000 	.word	0x20000000

08002840 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002844:	f7ff fff0 	bl	8002828 <HAL_RCC_GetHCLKFreq>
 8002848:	4602      	mov	r2, r0
 800284a:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <HAL_RCC_GetPCLK1Freq+0x24>)
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	0a1b      	lsrs	r3, r3, #8
 8002850:	f003 0307 	and.w	r3, r3, #7
 8002854:	4904      	ldr	r1, [pc, #16]	@ (8002868 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002856:	5ccb      	ldrb	r3, [r1, r3]
 8002858:	f003 031f 	and.w	r3, r3, #31
 800285c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002860:	4618      	mov	r0, r3
 8002862:	bd80      	pop	{r7, pc}
 8002864:	40021000 	.word	0x40021000
 8002868:	08004380 	.word	0x08004380

0800286c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002870:	f7ff ffda 	bl	8002828 <HAL_RCC_GetHCLKFreq>
 8002874:	4602      	mov	r2, r0
 8002876:	4b06      	ldr	r3, [pc, #24]	@ (8002890 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	0adb      	lsrs	r3, r3, #11
 800287c:	f003 0307 	and.w	r3, r3, #7
 8002880:	4904      	ldr	r1, [pc, #16]	@ (8002894 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002882:	5ccb      	ldrb	r3, [r1, r3]
 8002884:	f003 031f 	and.w	r3, r3, #31
 8002888:	fa22 f303 	lsr.w	r3, r2, r3
}
 800288c:	4618      	mov	r0, r3
 800288e:	bd80      	pop	{r7, pc}
 8002890:	40021000 	.word	0x40021000
 8002894:	08004380 	.word	0x08004380

08002898 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b086      	sub	sp, #24
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80028a0:	2300      	movs	r3, #0
 80028a2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80028a4:	4b2a      	ldr	r3, [pc, #168]	@ (8002950 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d003      	beq.n	80028b8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80028b0:	f7ff f9b6 	bl	8001c20 <HAL_PWREx_GetVoltageRange>
 80028b4:	6178      	str	r0, [r7, #20]
 80028b6:	e014      	b.n	80028e2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80028b8:	4b25      	ldr	r3, [pc, #148]	@ (8002950 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028bc:	4a24      	ldr	r2, [pc, #144]	@ (8002950 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80028c4:	4b22      	ldr	r3, [pc, #136]	@ (8002950 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028cc:	60fb      	str	r3, [r7, #12]
 80028ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80028d0:	f7ff f9a6 	bl	8001c20 <HAL_PWREx_GetVoltageRange>
 80028d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80028d6:	4b1e      	ldr	r3, [pc, #120]	@ (8002950 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028da:	4a1d      	ldr	r2, [pc, #116]	@ (8002950 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028e8:	d10b      	bne.n	8002902 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2b80      	cmp	r3, #128	@ 0x80
 80028ee:	d919      	bls.n	8002924 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2ba0      	cmp	r3, #160	@ 0xa0
 80028f4:	d902      	bls.n	80028fc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028f6:	2302      	movs	r3, #2
 80028f8:	613b      	str	r3, [r7, #16]
 80028fa:	e013      	b.n	8002924 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028fc:	2301      	movs	r3, #1
 80028fe:	613b      	str	r3, [r7, #16]
 8002900:	e010      	b.n	8002924 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2b80      	cmp	r3, #128	@ 0x80
 8002906:	d902      	bls.n	800290e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002908:	2303      	movs	r3, #3
 800290a:	613b      	str	r3, [r7, #16]
 800290c:	e00a      	b.n	8002924 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2b80      	cmp	r3, #128	@ 0x80
 8002912:	d102      	bne.n	800291a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002914:	2302      	movs	r3, #2
 8002916:	613b      	str	r3, [r7, #16]
 8002918:	e004      	b.n	8002924 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2b70      	cmp	r3, #112	@ 0x70
 800291e:	d101      	bne.n	8002924 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002920:	2301      	movs	r3, #1
 8002922:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002924:	4b0b      	ldr	r3, [pc, #44]	@ (8002954 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f023 0207 	bic.w	r2, r3, #7
 800292c:	4909      	ldr	r1, [pc, #36]	@ (8002954 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	4313      	orrs	r3, r2
 8002932:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002934:	4b07      	ldr	r3, [pc, #28]	@ (8002954 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0307 	and.w	r3, r3, #7
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	429a      	cmp	r2, r3
 8002940:	d001      	beq.n	8002946 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e000      	b.n	8002948 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3718      	adds	r7, #24
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	40021000 	.word	0x40021000
 8002954:	40022000 	.word	0x40022000

08002958 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b086      	sub	sp, #24
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002960:	2300      	movs	r3, #0
 8002962:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002964:	2300      	movs	r3, #0
 8002966:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002970:	2b00      	cmp	r3, #0
 8002972:	d031      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002978:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800297c:	d01a      	beq.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800297e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002982:	d814      	bhi.n	80029ae <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002984:	2b00      	cmp	r3, #0
 8002986:	d009      	beq.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002988:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800298c:	d10f      	bne.n	80029ae <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800298e:	4b5d      	ldr	r3, [pc, #372]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	4a5c      	ldr	r2, [pc, #368]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002998:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800299a:	e00c      	b.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	3304      	adds	r3, #4
 80029a0:	2100      	movs	r1, #0
 80029a2:	4618      	mov	r0, r3
 80029a4:	f000 f9de 	bl	8002d64 <RCCEx_PLLSAI1_Config>
 80029a8:	4603      	mov	r3, r0
 80029aa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80029ac:	e003      	b.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	74fb      	strb	r3, [r7, #19]
      break;
 80029b2:	e000      	b.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80029b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80029b6:	7cfb      	ldrb	r3, [r7, #19]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d10b      	bne.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80029bc:	4b51      	ldr	r3, [pc, #324]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80029be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029c2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029ca:	494e      	ldr	r1, [pc, #312]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80029cc:	4313      	orrs	r3, r2
 80029ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80029d2:	e001      	b.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029d4:	7cfb      	ldrb	r3, [r7, #19]
 80029d6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	f000 809e 	beq.w	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029e6:	2300      	movs	r3, #0
 80029e8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80029ea:	4b46      	ldr	r3, [pc, #280]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80029ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80029f6:	2301      	movs	r3, #1
 80029f8:	e000      	b.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80029fa:	2300      	movs	r3, #0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d00d      	beq.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a00:	4b40      	ldr	r3, [pc, #256]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a04:	4a3f      	ldr	r2, [pc, #252]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a0c:	4b3d      	ldr	r3, [pc, #244]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a14:	60bb      	str	r3, [r7, #8]
 8002a16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a1c:	4b3a      	ldr	r3, [pc, #232]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a39      	ldr	r2, [pc, #228]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002a22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a26:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a28:	f7fe fb96 	bl	8001158 <HAL_GetTick>
 8002a2c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a2e:	e009      	b.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a30:	f7fe fb92 	bl	8001158 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d902      	bls.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	74fb      	strb	r3, [r7, #19]
        break;
 8002a42:	e005      	b.n	8002a50 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a44:	4b30      	ldr	r3, [pc, #192]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d0ef      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002a50:	7cfb      	ldrb	r3, [r7, #19]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d15a      	bne.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a56:	4b2b      	ldr	r3, [pc, #172]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a60:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d01e      	beq.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a6c:	697a      	ldr	r2, [r7, #20]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d019      	beq.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a72:	4b24      	ldr	r3, [pc, #144]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a7c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a7e:	4b21      	ldr	r3, [pc, #132]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a84:	4a1f      	ldr	r2, [pc, #124]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a94:	4a1b      	ldr	r2, [pc, #108]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a9e:	4a19      	ldr	r2, [pc, #100]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d016      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab0:	f7fe fb52 	bl	8001158 <HAL_GetTick>
 8002ab4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ab6:	e00b      	b.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ab8:	f7fe fb4e 	bl	8001158 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d902      	bls.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	74fb      	strb	r3, [r7, #19]
            break;
 8002ace:	e006      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d0ec      	beq.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002ade:	7cfb      	ldrb	r3, [r7, #19]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d10b      	bne.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ae4:	4b07      	ldr	r3, [pc, #28]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002af2:	4904      	ldr	r1, [pc, #16]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002afa:	e009      	b.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002afc:	7cfb      	ldrb	r3, [r7, #19]
 8002afe:	74bb      	strb	r3, [r7, #18]
 8002b00:	e006      	b.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002b02:	bf00      	nop
 8002b04:	40021000 	.word	0x40021000
 8002b08:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b0c:	7cfb      	ldrb	r3, [r7, #19]
 8002b0e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b10:	7c7b      	ldrb	r3, [r7, #17]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d105      	bne.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b16:	4b8a      	ldr	r3, [pc, #552]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b1a:	4a89      	ldr	r2, [pc, #548]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002b1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b20:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0301 	and.w	r3, r3, #1
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d00a      	beq.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b2e:	4b84      	ldr	r3, [pc, #528]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b34:	f023 0203 	bic.w	r2, r3, #3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	4980      	ldr	r1, [pc, #512]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d00a      	beq.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b50:	4b7b      	ldr	r3, [pc, #492]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b56:	f023 020c 	bic.w	r2, r3, #12
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b5e:	4978      	ldr	r1, [pc, #480]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0320 	and.w	r3, r3, #32
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00a      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b72:	4b73      	ldr	r3, [pc, #460]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b78:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b80:	496f      	ldr	r1, [pc, #444]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d00a      	beq.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002b94:	4b6a      	ldr	r3, [pc, #424]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b9a:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ba2:	4967      	ldr	r1, [pc, #412]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d00a      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002bb6:	4b62      	ldr	r3, [pc, #392]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bbc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bc4:	495e      	ldr	r1, [pc, #376]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00a      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002bd8:	4b59      	ldr	r3, [pc, #356]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bde:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be6:	4956      	ldr	r1, [pc, #344]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00a      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002bfa:	4b51      	ldr	r3, [pc, #324]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c00:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c08:	494d      	ldr	r1, [pc, #308]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d028      	beq.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c1c:	4b48      	ldr	r3, [pc, #288]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c22:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2a:	4945      	ldr	r1, [pc, #276]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c3a:	d106      	bne.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c3c:	4b40      	ldr	r3, [pc, #256]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	4a3f      	ldr	r2, [pc, #252]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002c42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c46:	60d3      	str	r3, [r2, #12]
 8002c48:	e011      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c52:	d10c      	bne.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	3304      	adds	r3, #4
 8002c58:	2101      	movs	r1, #1
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f000 f882 	bl	8002d64 <RCCEx_PLLSAI1_Config>
 8002c60:	4603      	mov	r3, r0
 8002c62:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002c64:	7cfb      	ldrb	r3, [r7, #19]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d001      	beq.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8002c6a:	7cfb      	ldrb	r3, [r7, #19]
 8002c6c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d028      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002c7a:	4b31      	ldr	r3, [pc, #196]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c80:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c88:	492d      	ldr	r1, [pc, #180]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c98:	d106      	bne.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c9a:	4b29      	ldr	r3, [pc, #164]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	4a28      	ldr	r2, [pc, #160]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ca0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ca4:	60d3      	str	r3, [r2, #12]
 8002ca6:	e011      	b.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002cb0:	d10c      	bne.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	3304      	adds	r3, #4
 8002cb6:	2101      	movs	r1, #1
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f000 f853 	bl	8002d64 <RCCEx_PLLSAI1_Config>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002cc2:	7cfb      	ldrb	r3, [r7, #19]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d001      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8002cc8:	7cfb      	ldrb	r3, [r7, #19]
 8002cca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d01c      	beq.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002cd8:	4b19      	ldr	r3, [pc, #100]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cde:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ce6:	4916      	ldr	r1, [pc, #88]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cf2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002cf6:	d10c      	bne.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	3304      	adds	r3, #4
 8002cfc:	2102      	movs	r1, #2
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f000 f830 	bl	8002d64 <RCCEx_PLLSAI1_Config>
 8002d04:	4603      	mov	r3, r0
 8002d06:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d08:	7cfb      	ldrb	r3, [r7, #19]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8002d0e:	7cfb      	ldrb	r3, [r7, #19]
 8002d10:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d00a      	beq.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002d1e:	4b08      	ldr	r3, [pc, #32]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d24:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d2c:	4904      	ldr	r1, [pc, #16]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002d34:	7cbb      	ldrb	r3, [r7, #18]
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3718      	adds	r7, #24
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	40021000 	.word	0x40021000

08002d44 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002d48:	4b05      	ldr	r3, [pc, #20]	@ (8002d60 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a04      	ldr	r2, [pc, #16]	@ (8002d60 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002d4e:	f043 0304 	orr.w	r3, r3, #4
 8002d52:	6013      	str	r3, [r2, #0]
}
 8002d54:	bf00      	nop
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
 8002d5e:	bf00      	nop
 8002d60:	40021000 	.word	0x40021000

08002d64 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002d72:	4b74      	ldr	r3, [pc, #464]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	f003 0303 	and.w	r3, r3, #3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d018      	beq.n	8002db0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002d7e:	4b71      	ldr	r3, [pc, #452]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	f003 0203 	and.w	r2, r3, #3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d10d      	bne.n	8002daa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
       ||
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d009      	beq.n	8002daa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002d96:	4b6b      	ldr	r3, [pc, #428]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	091b      	lsrs	r3, r3, #4
 8002d9c:	f003 0307 	and.w	r3, r3, #7
 8002da0:	1c5a      	adds	r2, r3, #1
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
       ||
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d047      	beq.n	8002e3a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	73fb      	strb	r3, [r7, #15]
 8002dae:	e044      	b.n	8002e3a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2b03      	cmp	r3, #3
 8002db6:	d018      	beq.n	8002dea <RCCEx_PLLSAI1_Config+0x86>
 8002db8:	2b03      	cmp	r3, #3
 8002dba:	d825      	bhi.n	8002e08 <RCCEx_PLLSAI1_Config+0xa4>
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d002      	beq.n	8002dc6 <RCCEx_PLLSAI1_Config+0x62>
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d009      	beq.n	8002dd8 <RCCEx_PLLSAI1_Config+0x74>
 8002dc4:	e020      	b.n	8002e08 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002dc6:	4b5f      	ldr	r3, [pc, #380]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d11d      	bne.n	8002e0e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dd6:	e01a      	b.n	8002e0e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002dd8:	4b5a      	ldr	r3, [pc, #360]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d116      	bne.n	8002e12 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002de8:	e013      	b.n	8002e12 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002dea:	4b56      	ldr	r3, [pc, #344]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d10f      	bne.n	8002e16 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002df6:	4b53      	ldr	r3, [pc, #332]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d109      	bne.n	8002e16 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002e06:	e006      	b.n	8002e16 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e0c:	e004      	b.n	8002e18 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002e0e:	bf00      	nop
 8002e10:	e002      	b.n	8002e18 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002e12:	bf00      	nop
 8002e14:	e000      	b.n	8002e18 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002e16:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e18:	7bfb      	ldrb	r3, [r7, #15]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10d      	bne.n	8002e3a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e1e:	4b49      	ldr	r3, [pc, #292]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6819      	ldr	r1, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	011b      	lsls	r3, r3, #4
 8002e32:	430b      	orrs	r3, r1
 8002e34:	4943      	ldr	r1, [pc, #268]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e36:	4313      	orrs	r3, r2
 8002e38:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002e3a:	7bfb      	ldrb	r3, [r7, #15]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d17c      	bne.n	8002f3a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002e40:	4b40      	ldr	r3, [pc, #256]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a3f      	ldr	r2, [pc, #252]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e46:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002e4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e4c:	f7fe f984 	bl	8001158 <HAL_GetTick>
 8002e50:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002e52:	e009      	b.n	8002e68 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e54:	f7fe f980 	bl	8001158 <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d902      	bls.n	8002e68 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	73fb      	strb	r3, [r7, #15]
        break;
 8002e66:	e005      	b.n	8002e74 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002e68:	4b36      	ldr	r3, [pc, #216]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d1ef      	bne.n	8002e54 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002e74:	7bfb      	ldrb	r3, [r7, #15]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d15f      	bne.n	8002f3a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d110      	bne.n	8002ea2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e80:	4b30      	ldr	r3, [pc, #192]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8002e88:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	6892      	ldr	r2, [r2, #8]
 8002e90:	0211      	lsls	r1, r2, #8
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	68d2      	ldr	r2, [r2, #12]
 8002e96:	06d2      	lsls	r2, r2, #27
 8002e98:	430a      	orrs	r2, r1
 8002e9a:	492a      	ldr	r1, [pc, #168]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	610b      	str	r3, [r1, #16]
 8002ea0:	e027      	b.n	8002ef2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d112      	bne.n	8002ece <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ea8:	4b26      	ldr	r3, [pc, #152]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002eb0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	6892      	ldr	r2, [r2, #8]
 8002eb8:	0211      	lsls	r1, r2, #8
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	6912      	ldr	r2, [r2, #16]
 8002ebe:	0852      	lsrs	r2, r2, #1
 8002ec0:	3a01      	subs	r2, #1
 8002ec2:	0552      	lsls	r2, r2, #21
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	491f      	ldr	r1, [pc, #124]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	610b      	str	r3, [r1, #16]
 8002ecc:	e011      	b.n	8002ef2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ece:	4b1d      	ldr	r3, [pc, #116]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002ed6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	6892      	ldr	r2, [r2, #8]
 8002ede:	0211      	lsls	r1, r2, #8
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	6952      	ldr	r2, [r2, #20]
 8002ee4:	0852      	lsrs	r2, r2, #1
 8002ee6:	3a01      	subs	r2, #1
 8002ee8:	0652      	lsls	r2, r2, #25
 8002eea:	430a      	orrs	r2, r1
 8002eec:	4915      	ldr	r1, [pc, #84]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002ef2:	4b14      	ldr	r3, [pc, #80]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a13      	ldr	r2, [pc, #76]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ef8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002efc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002efe:	f7fe f92b 	bl	8001158 <HAL_GetTick>
 8002f02:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f04:	e009      	b.n	8002f1a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f06:	f7fe f927 	bl	8001158 <HAL_GetTick>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	1ad3      	subs	r3, r2, r3
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d902      	bls.n	8002f1a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	73fb      	strb	r3, [r7, #15]
          break;
 8002f18:	e005      	b.n	8002f26 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d0ef      	beq.n	8002f06 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002f26:	7bfb      	ldrb	r3, [r7, #15]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d106      	bne.n	8002f3a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002f2c:	4b05      	ldr	r3, [pc, #20]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f2e:	691a      	ldr	r2, [r3, #16]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	699b      	ldr	r3, [r3, #24]
 8002f34:	4903      	ldr	r1, [pc, #12]	@ (8002f44 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3710      	adds	r7, #16
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	40021000 	.word	0x40021000

08002f48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d101      	bne.n	8002f5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e040      	b.n	8002fdc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d106      	bne.n	8002f70 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f7fd fd8c 	bl	8000a88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2224      	movs	r2, #36	@ 0x24
 8002f74:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f022 0201 	bic.w	r2, r2, #1
 8002f84:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d002      	beq.n	8002f94 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 fade 	bl	8003550 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 f8af 	bl	80030f8 <UART_SetConfig>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d101      	bne.n	8002fa4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e01b      	b.n	8002fdc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	685a      	ldr	r2, [r3, #4]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002fb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	689a      	ldr	r2, [r3, #8]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002fc2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f042 0201 	orr.w	r2, r2, #1
 8002fd2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f000 fb5d 	bl	8003694 <UART_CheckIdleState>
 8002fda:	4603      	mov	r3, r0
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3708      	adds	r7, #8
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b08a      	sub	sp, #40	@ 0x28
 8002fe8:	af02      	add	r7, sp, #8
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	603b      	str	r3, [r7, #0]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ff8:	2b20      	cmp	r3, #32
 8002ffa:	d177      	bne.n	80030ec <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d002      	beq.n	8003008 <HAL_UART_Transmit+0x24>
 8003002:	88fb      	ldrh	r3, [r7, #6]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d101      	bne.n	800300c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e070      	b.n	80030ee <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2221      	movs	r2, #33	@ 0x21
 8003018:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800301a:	f7fe f89d 	bl	8001158 <HAL_GetTick>
 800301e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	88fa      	ldrh	r2, [r7, #6]
 8003024:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	88fa      	ldrh	r2, [r7, #6]
 800302c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003038:	d108      	bne.n	800304c <HAL_UART_Transmit+0x68>
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d104      	bne.n	800304c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003042:	2300      	movs	r3, #0
 8003044:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	61bb      	str	r3, [r7, #24]
 800304a:	e003      	b.n	8003054 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003050:	2300      	movs	r3, #0
 8003052:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003054:	e02f      	b.n	80030b6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	9300      	str	r3, [sp, #0]
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	2200      	movs	r2, #0
 800305e:	2180      	movs	r1, #128	@ 0x80
 8003060:	68f8      	ldr	r0, [r7, #12]
 8003062:	f000 fbbf 	bl	80037e4 <UART_WaitOnFlagUntilTimeout>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d004      	beq.n	8003076 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2220      	movs	r2, #32
 8003070:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e03b      	b.n	80030ee <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d10b      	bne.n	8003094 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	881a      	ldrh	r2, [r3, #0]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003088:	b292      	uxth	r2, r2
 800308a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	3302      	adds	r3, #2
 8003090:	61bb      	str	r3, [r7, #24]
 8003092:	e007      	b.n	80030a4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	781a      	ldrb	r2, [r3, #0]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	3301      	adds	r3, #1
 80030a2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	3b01      	subs	r3, #1
 80030ae:	b29a      	uxth	r2, r3
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80030bc:	b29b      	uxth	r3, r3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d1c9      	bne.n	8003056 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	9300      	str	r3, [sp, #0]
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	2200      	movs	r2, #0
 80030ca:	2140      	movs	r1, #64	@ 0x40
 80030cc:	68f8      	ldr	r0, [r7, #12]
 80030ce:	f000 fb89 	bl	80037e4 <UART_WaitOnFlagUntilTimeout>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d004      	beq.n	80030e2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2220      	movs	r2, #32
 80030dc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e005      	b.n	80030ee <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2220      	movs	r2, #32
 80030e6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80030e8:	2300      	movs	r3, #0
 80030ea:	e000      	b.n	80030ee <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80030ec:	2302      	movs	r3, #2
  }
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3720      	adds	r7, #32
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
	...

080030f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030fc:	b08a      	sub	sp, #40	@ 0x28
 80030fe:	af00      	add	r7, sp, #0
 8003100:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003102:	2300      	movs	r3, #0
 8003104:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	689a      	ldr	r2, [r3, #8]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	691b      	ldr	r3, [r3, #16]
 8003110:	431a      	orrs	r2, r3
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	695b      	ldr	r3, [r3, #20]
 8003116:	431a      	orrs	r2, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	69db      	ldr	r3, [r3, #28]
 800311c:	4313      	orrs	r3, r2
 800311e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	4bb4      	ldr	r3, [pc, #720]	@ (80033f8 <UART_SetConfig+0x300>)
 8003128:	4013      	ands	r3, r2
 800312a:	68fa      	ldr	r2, [r7, #12]
 800312c:	6812      	ldr	r2, [r2, #0]
 800312e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003130:	430b      	orrs	r3, r1
 8003132:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	68da      	ldr	r2, [r3, #12]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	430a      	orrs	r2, r1
 8003148:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4aa9      	ldr	r2, [pc, #676]	@ (80033fc <UART_SetConfig+0x304>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d004      	beq.n	8003164 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6a1b      	ldr	r3, [r3, #32]
 800315e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003160:	4313      	orrs	r3, r2
 8003162:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003174:	430a      	orrs	r2, r1
 8003176:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4aa0      	ldr	r2, [pc, #640]	@ (8003400 <UART_SetConfig+0x308>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d126      	bne.n	80031d0 <UART_SetConfig+0xd8>
 8003182:	4ba0      	ldr	r3, [pc, #640]	@ (8003404 <UART_SetConfig+0x30c>)
 8003184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003188:	f003 0303 	and.w	r3, r3, #3
 800318c:	2b03      	cmp	r3, #3
 800318e:	d81b      	bhi.n	80031c8 <UART_SetConfig+0xd0>
 8003190:	a201      	add	r2, pc, #4	@ (adr r2, 8003198 <UART_SetConfig+0xa0>)
 8003192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003196:	bf00      	nop
 8003198:	080031a9 	.word	0x080031a9
 800319c:	080031b9 	.word	0x080031b9
 80031a0:	080031b1 	.word	0x080031b1
 80031a4:	080031c1 	.word	0x080031c1
 80031a8:	2301      	movs	r3, #1
 80031aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031ae:	e080      	b.n	80032b2 <UART_SetConfig+0x1ba>
 80031b0:	2302      	movs	r3, #2
 80031b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031b6:	e07c      	b.n	80032b2 <UART_SetConfig+0x1ba>
 80031b8:	2304      	movs	r3, #4
 80031ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031be:	e078      	b.n	80032b2 <UART_SetConfig+0x1ba>
 80031c0:	2308      	movs	r3, #8
 80031c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031c6:	e074      	b.n	80032b2 <UART_SetConfig+0x1ba>
 80031c8:	2310      	movs	r3, #16
 80031ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031ce:	e070      	b.n	80032b2 <UART_SetConfig+0x1ba>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a8c      	ldr	r2, [pc, #560]	@ (8003408 <UART_SetConfig+0x310>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d138      	bne.n	800324c <UART_SetConfig+0x154>
 80031da:	4b8a      	ldr	r3, [pc, #552]	@ (8003404 <UART_SetConfig+0x30c>)
 80031dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031e0:	f003 030c 	and.w	r3, r3, #12
 80031e4:	2b0c      	cmp	r3, #12
 80031e6:	d82d      	bhi.n	8003244 <UART_SetConfig+0x14c>
 80031e8:	a201      	add	r2, pc, #4	@ (adr r2, 80031f0 <UART_SetConfig+0xf8>)
 80031ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ee:	bf00      	nop
 80031f0:	08003225 	.word	0x08003225
 80031f4:	08003245 	.word	0x08003245
 80031f8:	08003245 	.word	0x08003245
 80031fc:	08003245 	.word	0x08003245
 8003200:	08003235 	.word	0x08003235
 8003204:	08003245 	.word	0x08003245
 8003208:	08003245 	.word	0x08003245
 800320c:	08003245 	.word	0x08003245
 8003210:	0800322d 	.word	0x0800322d
 8003214:	08003245 	.word	0x08003245
 8003218:	08003245 	.word	0x08003245
 800321c:	08003245 	.word	0x08003245
 8003220:	0800323d 	.word	0x0800323d
 8003224:	2300      	movs	r3, #0
 8003226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800322a:	e042      	b.n	80032b2 <UART_SetConfig+0x1ba>
 800322c:	2302      	movs	r3, #2
 800322e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003232:	e03e      	b.n	80032b2 <UART_SetConfig+0x1ba>
 8003234:	2304      	movs	r3, #4
 8003236:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800323a:	e03a      	b.n	80032b2 <UART_SetConfig+0x1ba>
 800323c:	2308      	movs	r3, #8
 800323e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003242:	e036      	b.n	80032b2 <UART_SetConfig+0x1ba>
 8003244:	2310      	movs	r3, #16
 8003246:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800324a:	e032      	b.n	80032b2 <UART_SetConfig+0x1ba>
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a6a      	ldr	r2, [pc, #424]	@ (80033fc <UART_SetConfig+0x304>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d12a      	bne.n	80032ac <UART_SetConfig+0x1b4>
 8003256:	4b6b      	ldr	r3, [pc, #428]	@ (8003404 <UART_SetConfig+0x30c>)
 8003258:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800325c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003260:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003264:	d01a      	beq.n	800329c <UART_SetConfig+0x1a4>
 8003266:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800326a:	d81b      	bhi.n	80032a4 <UART_SetConfig+0x1ac>
 800326c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003270:	d00c      	beq.n	800328c <UART_SetConfig+0x194>
 8003272:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003276:	d815      	bhi.n	80032a4 <UART_SetConfig+0x1ac>
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <UART_SetConfig+0x18c>
 800327c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003280:	d008      	beq.n	8003294 <UART_SetConfig+0x19c>
 8003282:	e00f      	b.n	80032a4 <UART_SetConfig+0x1ac>
 8003284:	2300      	movs	r3, #0
 8003286:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800328a:	e012      	b.n	80032b2 <UART_SetConfig+0x1ba>
 800328c:	2302      	movs	r3, #2
 800328e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003292:	e00e      	b.n	80032b2 <UART_SetConfig+0x1ba>
 8003294:	2304      	movs	r3, #4
 8003296:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800329a:	e00a      	b.n	80032b2 <UART_SetConfig+0x1ba>
 800329c:	2308      	movs	r3, #8
 800329e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032a2:	e006      	b.n	80032b2 <UART_SetConfig+0x1ba>
 80032a4:	2310      	movs	r3, #16
 80032a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032aa:	e002      	b.n	80032b2 <UART_SetConfig+0x1ba>
 80032ac:	2310      	movs	r3, #16
 80032ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a51      	ldr	r2, [pc, #324]	@ (80033fc <UART_SetConfig+0x304>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d17a      	bne.n	80033b2 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80032bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80032c0:	2b08      	cmp	r3, #8
 80032c2:	d824      	bhi.n	800330e <UART_SetConfig+0x216>
 80032c4:	a201      	add	r2, pc, #4	@ (adr r2, 80032cc <UART_SetConfig+0x1d4>)
 80032c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ca:	bf00      	nop
 80032cc:	080032f1 	.word	0x080032f1
 80032d0:	0800330f 	.word	0x0800330f
 80032d4:	080032f9 	.word	0x080032f9
 80032d8:	0800330f 	.word	0x0800330f
 80032dc:	080032ff 	.word	0x080032ff
 80032e0:	0800330f 	.word	0x0800330f
 80032e4:	0800330f 	.word	0x0800330f
 80032e8:	0800330f 	.word	0x0800330f
 80032ec:	08003307 	.word	0x08003307
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032f0:	f7ff faa6 	bl	8002840 <HAL_RCC_GetPCLK1Freq>
 80032f4:	61f8      	str	r0, [r7, #28]
        break;
 80032f6:	e010      	b.n	800331a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032f8:	4b44      	ldr	r3, [pc, #272]	@ (800340c <UART_SetConfig+0x314>)
 80032fa:	61fb      	str	r3, [r7, #28]
        break;
 80032fc:	e00d      	b.n	800331a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032fe:	f7ff fa07 	bl	8002710 <HAL_RCC_GetSysClockFreq>
 8003302:	61f8      	str	r0, [r7, #28]
        break;
 8003304:	e009      	b.n	800331a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003306:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800330a:	61fb      	str	r3, [r7, #28]
        break;
 800330c:	e005      	b.n	800331a <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800330e:	2300      	movs	r3, #0
 8003310:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003318:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	2b00      	cmp	r3, #0
 800331e:	f000 8107 	beq.w	8003530 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	685a      	ldr	r2, [r3, #4]
 8003326:	4613      	mov	r3, r2
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	4413      	add	r3, r2
 800332c:	69fa      	ldr	r2, [r7, #28]
 800332e:	429a      	cmp	r2, r3
 8003330:	d305      	bcc.n	800333e <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003338:	69fa      	ldr	r2, [r7, #28]
 800333a:	429a      	cmp	r2, r3
 800333c:	d903      	bls.n	8003346 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003344:	e0f4      	b.n	8003530 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	2200      	movs	r2, #0
 800334a:	461c      	mov	r4, r3
 800334c:	4615      	mov	r5, r2
 800334e:	f04f 0200 	mov.w	r2, #0
 8003352:	f04f 0300 	mov.w	r3, #0
 8003356:	022b      	lsls	r3, r5, #8
 8003358:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800335c:	0222      	lsls	r2, r4, #8
 800335e:	68f9      	ldr	r1, [r7, #12]
 8003360:	6849      	ldr	r1, [r1, #4]
 8003362:	0849      	lsrs	r1, r1, #1
 8003364:	2000      	movs	r0, #0
 8003366:	4688      	mov	r8, r1
 8003368:	4681      	mov	r9, r0
 800336a:	eb12 0a08 	adds.w	sl, r2, r8
 800336e:	eb43 0b09 	adc.w	fp, r3, r9
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	603b      	str	r3, [r7, #0]
 800337a:	607a      	str	r2, [r7, #4]
 800337c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003380:	4650      	mov	r0, sl
 8003382:	4659      	mov	r1, fp
 8003384:	f7fc ff22 	bl	80001cc <__aeabi_uldivmod>
 8003388:	4602      	mov	r2, r0
 800338a:	460b      	mov	r3, r1
 800338c:	4613      	mov	r3, r2
 800338e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003396:	d308      	bcc.n	80033aa <UART_SetConfig+0x2b2>
 8003398:	69bb      	ldr	r3, [r7, #24]
 800339a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800339e:	d204      	bcs.n	80033aa <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	60da      	str	r2, [r3, #12]
 80033a8:	e0c2      	b.n	8003530 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80033b0:	e0be      	b.n	8003530 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	69db      	ldr	r3, [r3, #28]
 80033b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033ba:	d16a      	bne.n	8003492 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80033bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80033c0:	2b08      	cmp	r3, #8
 80033c2:	d834      	bhi.n	800342e <UART_SetConfig+0x336>
 80033c4:	a201      	add	r2, pc, #4	@ (adr r2, 80033cc <UART_SetConfig+0x2d4>)
 80033c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ca:	bf00      	nop
 80033cc:	080033f1 	.word	0x080033f1
 80033d0:	08003411 	.word	0x08003411
 80033d4:	08003419 	.word	0x08003419
 80033d8:	0800342f 	.word	0x0800342f
 80033dc:	0800341f 	.word	0x0800341f
 80033e0:	0800342f 	.word	0x0800342f
 80033e4:	0800342f 	.word	0x0800342f
 80033e8:	0800342f 	.word	0x0800342f
 80033ec:	08003427 	.word	0x08003427
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033f0:	f7ff fa26 	bl	8002840 <HAL_RCC_GetPCLK1Freq>
 80033f4:	61f8      	str	r0, [r7, #28]
        break;
 80033f6:	e020      	b.n	800343a <UART_SetConfig+0x342>
 80033f8:	efff69f3 	.word	0xefff69f3
 80033fc:	40008000 	.word	0x40008000
 8003400:	40013800 	.word	0x40013800
 8003404:	40021000 	.word	0x40021000
 8003408:	40004400 	.word	0x40004400
 800340c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003410:	f7ff fa2c 	bl	800286c <HAL_RCC_GetPCLK2Freq>
 8003414:	61f8      	str	r0, [r7, #28]
        break;
 8003416:	e010      	b.n	800343a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003418:	4b4c      	ldr	r3, [pc, #304]	@ (800354c <UART_SetConfig+0x454>)
 800341a:	61fb      	str	r3, [r7, #28]
        break;
 800341c:	e00d      	b.n	800343a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800341e:	f7ff f977 	bl	8002710 <HAL_RCC_GetSysClockFreq>
 8003422:	61f8      	str	r0, [r7, #28]
        break;
 8003424:	e009      	b.n	800343a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003426:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800342a:	61fb      	str	r3, [r7, #28]
        break;
 800342c:	e005      	b.n	800343a <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800342e:	2300      	movs	r3, #0
 8003430:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003438:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d077      	beq.n	8003530 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	005a      	lsls	r2, r3, #1
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	085b      	lsrs	r3, r3, #1
 800344a:	441a      	add	r2, r3
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	fbb2 f3f3 	udiv	r3, r2, r3
 8003454:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	2b0f      	cmp	r3, #15
 800345a:	d916      	bls.n	800348a <UART_SetConfig+0x392>
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003462:	d212      	bcs.n	800348a <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	b29b      	uxth	r3, r3
 8003468:	f023 030f 	bic.w	r3, r3, #15
 800346c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800346e:	69bb      	ldr	r3, [r7, #24]
 8003470:	085b      	lsrs	r3, r3, #1
 8003472:	b29b      	uxth	r3, r3
 8003474:	f003 0307 	and.w	r3, r3, #7
 8003478:	b29a      	uxth	r2, r3
 800347a:	8afb      	ldrh	r3, [r7, #22]
 800347c:	4313      	orrs	r3, r2
 800347e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	8afa      	ldrh	r2, [r7, #22]
 8003486:	60da      	str	r2, [r3, #12]
 8003488:	e052      	b.n	8003530 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003490:	e04e      	b.n	8003530 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003492:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003496:	2b08      	cmp	r3, #8
 8003498:	d827      	bhi.n	80034ea <UART_SetConfig+0x3f2>
 800349a:	a201      	add	r2, pc, #4	@ (adr r2, 80034a0 <UART_SetConfig+0x3a8>)
 800349c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034a0:	080034c5 	.word	0x080034c5
 80034a4:	080034cd 	.word	0x080034cd
 80034a8:	080034d5 	.word	0x080034d5
 80034ac:	080034eb 	.word	0x080034eb
 80034b0:	080034db 	.word	0x080034db
 80034b4:	080034eb 	.word	0x080034eb
 80034b8:	080034eb 	.word	0x080034eb
 80034bc:	080034eb 	.word	0x080034eb
 80034c0:	080034e3 	.word	0x080034e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034c4:	f7ff f9bc 	bl	8002840 <HAL_RCC_GetPCLK1Freq>
 80034c8:	61f8      	str	r0, [r7, #28]
        break;
 80034ca:	e014      	b.n	80034f6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034cc:	f7ff f9ce 	bl	800286c <HAL_RCC_GetPCLK2Freq>
 80034d0:	61f8      	str	r0, [r7, #28]
        break;
 80034d2:	e010      	b.n	80034f6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034d4:	4b1d      	ldr	r3, [pc, #116]	@ (800354c <UART_SetConfig+0x454>)
 80034d6:	61fb      	str	r3, [r7, #28]
        break;
 80034d8:	e00d      	b.n	80034f6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034da:	f7ff f919 	bl	8002710 <HAL_RCC_GetSysClockFreq>
 80034de:	61f8      	str	r0, [r7, #28]
        break;
 80034e0:	e009      	b.n	80034f6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034e6:	61fb      	str	r3, [r7, #28]
        break;
 80034e8:	e005      	b.n	80034f6 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80034ea:	2300      	movs	r3, #0
 80034ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80034f4:	bf00      	nop
    }

    if (pclk != 0U)
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d019      	beq.n	8003530 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	085a      	lsrs	r2, r3, #1
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	441a      	add	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	fbb2 f3f3 	udiv	r3, r2, r3
 800350e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	2b0f      	cmp	r3, #15
 8003514:	d909      	bls.n	800352a <UART_SetConfig+0x432>
 8003516:	69bb      	ldr	r3, [r7, #24]
 8003518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800351c:	d205      	bcs.n	800352a <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	b29a      	uxth	r2, r3
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	60da      	str	r2, [r3, #12]
 8003528:	e002      	b.n	8003530 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2200      	movs	r2, #0
 8003534:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800353c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003540:	4618      	mov	r0, r3
 8003542:	3728      	adds	r7, #40	@ 0x28
 8003544:	46bd      	mov	sp, r7
 8003546:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800354a:	bf00      	nop
 800354c:	00f42400 	.word	0x00f42400

08003550 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355c:	f003 0308 	and.w	r3, r3, #8
 8003560:	2b00      	cmp	r3, #0
 8003562:	d00a      	beq.n	800357a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	430a      	orrs	r2, r1
 8003578:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	2b00      	cmp	r3, #0
 8003584:	d00a      	beq.n	800359c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	430a      	orrs	r2, r1
 800359a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d00a      	beq.n	80035be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	430a      	orrs	r2, r1
 80035bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c2:	f003 0304 	and.w	r3, r3, #4
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00a      	beq.n	80035e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	430a      	orrs	r2, r1
 80035de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e4:	f003 0310 	and.w	r3, r3, #16
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00a      	beq.n	8003602 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	430a      	orrs	r2, r1
 8003600:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003606:	f003 0320 	and.w	r3, r3, #32
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00a      	beq.n	8003624 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	430a      	orrs	r2, r1
 8003622:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003628:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800362c:	2b00      	cmp	r3, #0
 800362e:	d01a      	beq.n	8003666 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	430a      	orrs	r2, r1
 8003644:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800364e:	d10a      	bne.n	8003666 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	430a      	orrs	r2, r1
 8003664:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800366e:	2b00      	cmp	r3, #0
 8003670:	d00a      	beq.n	8003688 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	430a      	orrs	r2, r1
 8003686:	605a      	str	r2, [r3, #4]
  }
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b098      	sub	sp, #96	@ 0x60
 8003698:	af02      	add	r7, sp, #8
 800369a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80036a4:	f7fd fd58 	bl	8001158 <HAL_GetTick>
 80036a8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0308 	and.w	r3, r3, #8
 80036b4:	2b08      	cmp	r3, #8
 80036b6:	d12e      	bne.n	8003716 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80036bc:	9300      	str	r3, [sp, #0]
 80036be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036c0:	2200      	movs	r2, #0
 80036c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f000 f88c 	bl	80037e4 <UART_WaitOnFlagUntilTimeout>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d021      	beq.n	8003716 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036da:	e853 3f00 	ldrex	r3, [r3]
 80036de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80036e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	461a      	mov	r2, r3
 80036ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80036f2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80036f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80036f8:	e841 2300 	strex	r3, r2, [r1]
 80036fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80036fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003700:	2b00      	cmp	r3, #0
 8003702:	d1e6      	bne.n	80036d2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2220      	movs	r2, #32
 8003708:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003712:	2303      	movs	r3, #3
 8003714:	e062      	b.n	80037dc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0304 	and.w	r3, r3, #4
 8003720:	2b04      	cmp	r3, #4
 8003722:	d149      	bne.n	80037b8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003724:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003728:	9300      	str	r3, [sp, #0]
 800372a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800372c:	2200      	movs	r2, #0
 800372e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 f856 	bl	80037e4 <UART_WaitOnFlagUntilTimeout>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d03c      	beq.n	80037b8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003746:	e853 3f00 	ldrex	r3, [r3]
 800374a:	623b      	str	r3, [r7, #32]
   return(result);
 800374c:	6a3b      	ldr	r3, [r7, #32]
 800374e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003752:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	461a      	mov	r2, r3
 800375a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800375c:	633b      	str	r3, [r7, #48]	@ 0x30
 800375e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003760:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003762:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003764:	e841 2300 	strex	r3, r2, [r1]
 8003768:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800376a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800376c:	2b00      	cmp	r3, #0
 800376e:	d1e6      	bne.n	800373e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	3308      	adds	r3, #8
 8003776:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	e853 3f00 	ldrex	r3, [r3]
 800377e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f023 0301 	bic.w	r3, r3, #1
 8003786:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	3308      	adds	r3, #8
 800378e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003790:	61fa      	str	r2, [r7, #28]
 8003792:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003794:	69b9      	ldr	r1, [r7, #24]
 8003796:	69fa      	ldr	r2, [r7, #28]
 8003798:	e841 2300 	strex	r3, r2, [r1]
 800379c:	617b      	str	r3, [r7, #20]
   return(result);
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d1e5      	bne.n	8003770 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2220      	movs	r2, #32
 80037a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037b4:	2303      	movs	r3, #3
 80037b6:	e011      	b.n	80037dc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2220      	movs	r2, #32
 80037bc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2220      	movs	r2, #32
 80037c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80037da:	2300      	movs	r3, #0
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3758      	adds	r7, #88	@ 0x58
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	603b      	str	r3, [r7, #0]
 80037f0:	4613      	mov	r3, r2
 80037f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037f4:	e04f      	b.n	8003896 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037fc:	d04b      	beq.n	8003896 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037fe:	f7fd fcab 	bl	8001158 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	69ba      	ldr	r2, [r7, #24]
 800380a:	429a      	cmp	r2, r3
 800380c:	d302      	bcc.n	8003814 <UART_WaitOnFlagUntilTimeout+0x30>
 800380e:	69bb      	ldr	r3, [r7, #24]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d101      	bne.n	8003818 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	e04e      	b.n	80038b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0304 	and.w	r3, r3, #4
 8003822:	2b00      	cmp	r3, #0
 8003824:	d037      	beq.n	8003896 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	2b80      	cmp	r3, #128	@ 0x80
 800382a:	d034      	beq.n	8003896 <UART_WaitOnFlagUntilTimeout+0xb2>
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	2b40      	cmp	r3, #64	@ 0x40
 8003830:	d031      	beq.n	8003896 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	69db      	ldr	r3, [r3, #28]
 8003838:	f003 0308 	and.w	r3, r3, #8
 800383c:	2b08      	cmp	r3, #8
 800383e:	d110      	bne.n	8003862 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2208      	movs	r2, #8
 8003846:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003848:	68f8      	ldr	r0, [r7, #12]
 800384a:	f000 f838 	bl	80038be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2208      	movs	r2, #8
 8003852:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e029      	b.n	80038b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	69db      	ldr	r3, [r3, #28]
 8003868:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800386c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003870:	d111      	bne.n	8003896 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800387a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800387c:	68f8      	ldr	r0, [r7, #12]
 800387e:	f000 f81e 	bl	80038be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2220      	movs	r2, #32
 8003886:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e00f      	b.n	80038b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	69da      	ldr	r2, [r3, #28]
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	4013      	ands	r3, r2
 80038a0:	68ba      	ldr	r2, [r7, #8]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	bf0c      	ite	eq
 80038a6:	2301      	moveq	r3, #1
 80038a8:	2300      	movne	r3, #0
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	461a      	mov	r2, r3
 80038ae:	79fb      	ldrb	r3, [r7, #7]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d0a0      	beq.n	80037f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3710      	adds	r7, #16
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038be:	b480      	push	{r7}
 80038c0:	b095      	sub	sp, #84	@ 0x54
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038ce:	e853 3f00 	ldrex	r3, [r3]
 80038d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80038d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	461a      	mov	r2, r3
 80038e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80038e6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80038ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80038ec:	e841 2300 	strex	r3, r2, [r1]
 80038f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80038f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1e6      	bne.n	80038c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	3308      	adds	r3, #8
 80038fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003900:	6a3b      	ldr	r3, [r7, #32]
 8003902:	e853 3f00 	ldrex	r3, [r3]
 8003906:	61fb      	str	r3, [r7, #28]
   return(result);
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	f023 0301 	bic.w	r3, r3, #1
 800390e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	3308      	adds	r3, #8
 8003916:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003918:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800391a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800391c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800391e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003920:	e841 2300 	strex	r3, r2, [r1]
 8003924:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003928:	2b00      	cmp	r3, #0
 800392a:	d1e5      	bne.n	80038f8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003930:	2b01      	cmp	r3, #1
 8003932:	d118      	bne.n	8003966 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	e853 3f00 	ldrex	r3, [r3]
 8003940:	60bb      	str	r3, [r7, #8]
   return(result);
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	f023 0310 	bic.w	r3, r3, #16
 8003948:	647b      	str	r3, [r7, #68]	@ 0x44
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	461a      	mov	r2, r3
 8003950:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003952:	61bb      	str	r3, [r7, #24]
 8003954:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003956:	6979      	ldr	r1, [r7, #20]
 8003958:	69ba      	ldr	r2, [r7, #24]
 800395a:	e841 2300 	strex	r3, r2, [r1]
 800395e:	613b      	str	r3, [r7, #16]
   return(result);
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d1e6      	bne.n	8003934 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2220      	movs	r2, #32
 800396a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800397a:	bf00      	nop
 800397c:	3754      	adds	r7, #84	@ 0x54
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
	...

08003988 <std>:
 8003988:	2300      	movs	r3, #0
 800398a:	b510      	push	{r4, lr}
 800398c:	4604      	mov	r4, r0
 800398e:	e9c0 3300 	strd	r3, r3, [r0]
 8003992:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003996:	6083      	str	r3, [r0, #8]
 8003998:	8181      	strh	r1, [r0, #12]
 800399a:	6643      	str	r3, [r0, #100]	@ 0x64
 800399c:	81c2      	strh	r2, [r0, #14]
 800399e:	6183      	str	r3, [r0, #24]
 80039a0:	4619      	mov	r1, r3
 80039a2:	2208      	movs	r2, #8
 80039a4:	305c      	adds	r0, #92	@ 0x5c
 80039a6:	f000 f9e7 	bl	8003d78 <memset>
 80039aa:	4b0d      	ldr	r3, [pc, #52]	@ (80039e0 <std+0x58>)
 80039ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80039ae:	4b0d      	ldr	r3, [pc, #52]	@ (80039e4 <std+0x5c>)
 80039b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80039b2:	4b0d      	ldr	r3, [pc, #52]	@ (80039e8 <std+0x60>)
 80039b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80039b6:	4b0d      	ldr	r3, [pc, #52]	@ (80039ec <std+0x64>)
 80039b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80039ba:	4b0d      	ldr	r3, [pc, #52]	@ (80039f0 <std+0x68>)
 80039bc:	6224      	str	r4, [r4, #32]
 80039be:	429c      	cmp	r4, r3
 80039c0:	d006      	beq.n	80039d0 <std+0x48>
 80039c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80039c6:	4294      	cmp	r4, r2
 80039c8:	d002      	beq.n	80039d0 <std+0x48>
 80039ca:	33d0      	adds	r3, #208	@ 0xd0
 80039cc:	429c      	cmp	r4, r3
 80039ce:	d105      	bne.n	80039dc <std+0x54>
 80039d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80039d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039d8:	f000 ba46 	b.w	8003e68 <__retarget_lock_init_recursive>
 80039dc:	bd10      	pop	{r4, pc}
 80039de:	bf00      	nop
 80039e0:	08003bc9 	.word	0x08003bc9
 80039e4:	08003beb 	.word	0x08003beb
 80039e8:	08003c23 	.word	0x08003c23
 80039ec:	08003c47 	.word	0x08003c47
 80039f0:	200001bc 	.word	0x200001bc

080039f4 <stdio_exit_handler>:
 80039f4:	4a02      	ldr	r2, [pc, #8]	@ (8003a00 <stdio_exit_handler+0xc>)
 80039f6:	4903      	ldr	r1, [pc, #12]	@ (8003a04 <stdio_exit_handler+0x10>)
 80039f8:	4803      	ldr	r0, [pc, #12]	@ (8003a08 <stdio_exit_handler+0x14>)
 80039fa:	f000 b869 	b.w	8003ad0 <_fwalk_sglue>
 80039fe:	bf00      	nop
 8003a00:	2000000c 	.word	0x2000000c
 8003a04:	08004169 	.word	0x08004169
 8003a08:	2000001c 	.word	0x2000001c

08003a0c <cleanup_stdio>:
 8003a0c:	6841      	ldr	r1, [r0, #4]
 8003a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8003a40 <cleanup_stdio+0x34>)
 8003a10:	4299      	cmp	r1, r3
 8003a12:	b510      	push	{r4, lr}
 8003a14:	4604      	mov	r4, r0
 8003a16:	d001      	beq.n	8003a1c <cleanup_stdio+0x10>
 8003a18:	f000 fba6 	bl	8004168 <_fflush_r>
 8003a1c:	68a1      	ldr	r1, [r4, #8]
 8003a1e:	4b09      	ldr	r3, [pc, #36]	@ (8003a44 <cleanup_stdio+0x38>)
 8003a20:	4299      	cmp	r1, r3
 8003a22:	d002      	beq.n	8003a2a <cleanup_stdio+0x1e>
 8003a24:	4620      	mov	r0, r4
 8003a26:	f000 fb9f 	bl	8004168 <_fflush_r>
 8003a2a:	68e1      	ldr	r1, [r4, #12]
 8003a2c:	4b06      	ldr	r3, [pc, #24]	@ (8003a48 <cleanup_stdio+0x3c>)
 8003a2e:	4299      	cmp	r1, r3
 8003a30:	d004      	beq.n	8003a3c <cleanup_stdio+0x30>
 8003a32:	4620      	mov	r0, r4
 8003a34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a38:	f000 bb96 	b.w	8004168 <_fflush_r>
 8003a3c:	bd10      	pop	{r4, pc}
 8003a3e:	bf00      	nop
 8003a40:	200001bc 	.word	0x200001bc
 8003a44:	20000224 	.word	0x20000224
 8003a48:	2000028c 	.word	0x2000028c

08003a4c <global_stdio_init.part.0>:
 8003a4c:	b510      	push	{r4, lr}
 8003a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a7c <global_stdio_init.part.0+0x30>)
 8003a50:	4c0b      	ldr	r4, [pc, #44]	@ (8003a80 <global_stdio_init.part.0+0x34>)
 8003a52:	4a0c      	ldr	r2, [pc, #48]	@ (8003a84 <global_stdio_init.part.0+0x38>)
 8003a54:	601a      	str	r2, [r3, #0]
 8003a56:	4620      	mov	r0, r4
 8003a58:	2200      	movs	r2, #0
 8003a5a:	2104      	movs	r1, #4
 8003a5c:	f7ff ff94 	bl	8003988 <std>
 8003a60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003a64:	2201      	movs	r2, #1
 8003a66:	2109      	movs	r1, #9
 8003a68:	f7ff ff8e 	bl	8003988 <std>
 8003a6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003a70:	2202      	movs	r2, #2
 8003a72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a76:	2112      	movs	r1, #18
 8003a78:	f7ff bf86 	b.w	8003988 <std>
 8003a7c:	200002f4 	.word	0x200002f4
 8003a80:	200001bc 	.word	0x200001bc
 8003a84:	080039f5 	.word	0x080039f5

08003a88 <__sfp_lock_acquire>:
 8003a88:	4801      	ldr	r0, [pc, #4]	@ (8003a90 <__sfp_lock_acquire+0x8>)
 8003a8a:	f000 b9ee 	b.w	8003e6a <__retarget_lock_acquire_recursive>
 8003a8e:	bf00      	nop
 8003a90:	200002fd 	.word	0x200002fd

08003a94 <__sfp_lock_release>:
 8003a94:	4801      	ldr	r0, [pc, #4]	@ (8003a9c <__sfp_lock_release+0x8>)
 8003a96:	f000 b9e9 	b.w	8003e6c <__retarget_lock_release_recursive>
 8003a9a:	bf00      	nop
 8003a9c:	200002fd 	.word	0x200002fd

08003aa0 <__sinit>:
 8003aa0:	b510      	push	{r4, lr}
 8003aa2:	4604      	mov	r4, r0
 8003aa4:	f7ff fff0 	bl	8003a88 <__sfp_lock_acquire>
 8003aa8:	6a23      	ldr	r3, [r4, #32]
 8003aaa:	b11b      	cbz	r3, 8003ab4 <__sinit+0x14>
 8003aac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ab0:	f7ff bff0 	b.w	8003a94 <__sfp_lock_release>
 8003ab4:	4b04      	ldr	r3, [pc, #16]	@ (8003ac8 <__sinit+0x28>)
 8003ab6:	6223      	str	r3, [r4, #32]
 8003ab8:	4b04      	ldr	r3, [pc, #16]	@ (8003acc <__sinit+0x2c>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d1f5      	bne.n	8003aac <__sinit+0xc>
 8003ac0:	f7ff ffc4 	bl	8003a4c <global_stdio_init.part.0>
 8003ac4:	e7f2      	b.n	8003aac <__sinit+0xc>
 8003ac6:	bf00      	nop
 8003ac8:	08003a0d 	.word	0x08003a0d
 8003acc:	200002f4 	.word	0x200002f4

08003ad0 <_fwalk_sglue>:
 8003ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ad4:	4607      	mov	r7, r0
 8003ad6:	4688      	mov	r8, r1
 8003ad8:	4614      	mov	r4, r2
 8003ada:	2600      	movs	r6, #0
 8003adc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003ae0:	f1b9 0901 	subs.w	r9, r9, #1
 8003ae4:	d505      	bpl.n	8003af2 <_fwalk_sglue+0x22>
 8003ae6:	6824      	ldr	r4, [r4, #0]
 8003ae8:	2c00      	cmp	r4, #0
 8003aea:	d1f7      	bne.n	8003adc <_fwalk_sglue+0xc>
 8003aec:	4630      	mov	r0, r6
 8003aee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003af2:	89ab      	ldrh	r3, [r5, #12]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d907      	bls.n	8003b08 <_fwalk_sglue+0x38>
 8003af8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003afc:	3301      	adds	r3, #1
 8003afe:	d003      	beq.n	8003b08 <_fwalk_sglue+0x38>
 8003b00:	4629      	mov	r1, r5
 8003b02:	4638      	mov	r0, r7
 8003b04:	47c0      	blx	r8
 8003b06:	4306      	orrs	r6, r0
 8003b08:	3568      	adds	r5, #104	@ 0x68
 8003b0a:	e7e9      	b.n	8003ae0 <_fwalk_sglue+0x10>

08003b0c <_puts_r>:
 8003b0c:	6a03      	ldr	r3, [r0, #32]
 8003b0e:	b570      	push	{r4, r5, r6, lr}
 8003b10:	6884      	ldr	r4, [r0, #8]
 8003b12:	4605      	mov	r5, r0
 8003b14:	460e      	mov	r6, r1
 8003b16:	b90b      	cbnz	r3, 8003b1c <_puts_r+0x10>
 8003b18:	f7ff ffc2 	bl	8003aa0 <__sinit>
 8003b1c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003b1e:	07db      	lsls	r3, r3, #31
 8003b20:	d405      	bmi.n	8003b2e <_puts_r+0x22>
 8003b22:	89a3      	ldrh	r3, [r4, #12]
 8003b24:	0598      	lsls	r0, r3, #22
 8003b26:	d402      	bmi.n	8003b2e <_puts_r+0x22>
 8003b28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003b2a:	f000 f99e 	bl	8003e6a <__retarget_lock_acquire_recursive>
 8003b2e:	89a3      	ldrh	r3, [r4, #12]
 8003b30:	0719      	lsls	r1, r3, #28
 8003b32:	d502      	bpl.n	8003b3a <_puts_r+0x2e>
 8003b34:	6923      	ldr	r3, [r4, #16]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d135      	bne.n	8003ba6 <_puts_r+0x9a>
 8003b3a:	4621      	mov	r1, r4
 8003b3c:	4628      	mov	r0, r5
 8003b3e:	f000 f8c5 	bl	8003ccc <__swsetup_r>
 8003b42:	b380      	cbz	r0, 8003ba6 <_puts_r+0x9a>
 8003b44:	f04f 35ff 	mov.w	r5, #4294967295
 8003b48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003b4a:	07da      	lsls	r2, r3, #31
 8003b4c:	d405      	bmi.n	8003b5a <_puts_r+0x4e>
 8003b4e:	89a3      	ldrh	r3, [r4, #12]
 8003b50:	059b      	lsls	r3, r3, #22
 8003b52:	d402      	bmi.n	8003b5a <_puts_r+0x4e>
 8003b54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003b56:	f000 f989 	bl	8003e6c <__retarget_lock_release_recursive>
 8003b5a:	4628      	mov	r0, r5
 8003b5c:	bd70      	pop	{r4, r5, r6, pc}
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	da04      	bge.n	8003b6c <_puts_r+0x60>
 8003b62:	69a2      	ldr	r2, [r4, #24]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	dc17      	bgt.n	8003b98 <_puts_r+0x8c>
 8003b68:	290a      	cmp	r1, #10
 8003b6a:	d015      	beq.n	8003b98 <_puts_r+0x8c>
 8003b6c:	6823      	ldr	r3, [r4, #0]
 8003b6e:	1c5a      	adds	r2, r3, #1
 8003b70:	6022      	str	r2, [r4, #0]
 8003b72:	7019      	strb	r1, [r3, #0]
 8003b74:	68a3      	ldr	r3, [r4, #8]
 8003b76:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	60a3      	str	r3, [r4, #8]
 8003b7e:	2900      	cmp	r1, #0
 8003b80:	d1ed      	bne.n	8003b5e <_puts_r+0x52>
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	da11      	bge.n	8003baa <_puts_r+0x9e>
 8003b86:	4622      	mov	r2, r4
 8003b88:	210a      	movs	r1, #10
 8003b8a:	4628      	mov	r0, r5
 8003b8c:	f000 f85f 	bl	8003c4e <__swbuf_r>
 8003b90:	3001      	adds	r0, #1
 8003b92:	d0d7      	beq.n	8003b44 <_puts_r+0x38>
 8003b94:	250a      	movs	r5, #10
 8003b96:	e7d7      	b.n	8003b48 <_puts_r+0x3c>
 8003b98:	4622      	mov	r2, r4
 8003b9a:	4628      	mov	r0, r5
 8003b9c:	f000 f857 	bl	8003c4e <__swbuf_r>
 8003ba0:	3001      	adds	r0, #1
 8003ba2:	d1e7      	bne.n	8003b74 <_puts_r+0x68>
 8003ba4:	e7ce      	b.n	8003b44 <_puts_r+0x38>
 8003ba6:	3e01      	subs	r6, #1
 8003ba8:	e7e4      	b.n	8003b74 <_puts_r+0x68>
 8003baa:	6823      	ldr	r3, [r4, #0]
 8003bac:	1c5a      	adds	r2, r3, #1
 8003bae:	6022      	str	r2, [r4, #0]
 8003bb0:	220a      	movs	r2, #10
 8003bb2:	701a      	strb	r2, [r3, #0]
 8003bb4:	e7ee      	b.n	8003b94 <_puts_r+0x88>
	...

08003bb8 <puts>:
 8003bb8:	4b02      	ldr	r3, [pc, #8]	@ (8003bc4 <puts+0xc>)
 8003bba:	4601      	mov	r1, r0
 8003bbc:	6818      	ldr	r0, [r3, #0]
 8003bbe:	f7ff bfa5 	b.w	8003b0c <_puts_r>
 8003bc2:	bf00      	nop
 8003bc4:	20000018 	.word	0x20000018

08003bc8 <__sread>:
 8003bc8:	b510      	push	{r4, lr}
 8003bca:	460c      	mov	r4, r1
 8003bcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bd0:	f000 f8fc 	bl	8003dcc <_read_r>
 8003bd4:	2800      	cmp	r0, #0
 8003bd6:	bfab      	itete	ge
 8003bd8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003bda:	89a3      	ldrhlt	r3, [r4, #12]
 8003bdc:	181b      	addge	r3, r3, r0
 8003bde:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003be2:	bfac      	ite	ge
 8003be4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003be6:	81a3      	strhlt	r3, [r4, #12]
 8003be8:	bd10      	pop	{r4, pc}

08003bea <__swrite>:
 8003bea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bee:	461f      	mov	r7, r3
 8003bf0:	898b      	ldrh	r3, [r1, #12]
 8003bf2:	05db      	lsls	r3, r3, #23
 8003bf4:	4605      	mov	r5, r0
 8003bf6:	460c      	mov	r4, r1
 8003bf8:	4616      	mov	r6, r2
 8003bfa:	d505      	bpl.n	8003c08 <__swrite+0x1e>
 8003bfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c00:	2302      	movs	r3, #2
 8003c02:	2200      	movs	r2, #0
 8003c04:	f000 f8d0 	bl	8003da8 <_lseek_r>
 8003c08:	89a3      	ldrh	r3, [r4, #12]
 8003c0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c0e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c12:	81a3      	strh	r3, [r4, #12]
 8003c14:	4632      	mov	r2, r6
 8003c16:	463b      	mov	r3, r7
 8003c18:	4628      	mov	r0, r5
 8003c1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c1e:	f000 b8e7 	b.w	8003df0 <_write_r>

08003c22 <__sseek>:
 8003c22:	b510      	push	{r4, lr}
 8003c24:	460c      	mov	r4, r1
 8003c26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c2a:	f000 f8bd 	bl	8003da8 <_lseek_r>
 8003c2e:	1c43      	adds	r3, r0, #1
 8003c30:	89a3      	ldrh	r3, [r4, #12]
 8003c32:	bf15      	itete	ne
 8003c34:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003c36:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003c3a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003c3e:	81a3      	strheq	r3, [r4, #12]
 8003c40:	bf18      	it	ne
 8003c42:	81a3      	strhne	r3, [r4, #12]
 8003c44:	bd10      	pop	{r4, pc}

08003c46 <__sclose>:
 8003c46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c4a:	f000 b89d 	b.w	8003d88 <_close_r>

08003c4e <__swbuf_r>:
 8003c4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c50:	460e      	mov	r6, r1
 8003c52:	4614      	mov	r4, r2
 8003c54:	4605      	mov	r5, r0
 8003c56:	b118      	cbz	r0, 8003c60 <__swbuf_r+0x12>
 8003c58:	6a03      	ldr	r3, [r0, #32]
 8003c5a:	b90b      	cbnz	r3, 8003c60 <__swbuf_r+0x12>
 8003c5c:	f7ff ff20 	bl	8003aa0 <__sinit>
 8003c60:	69a3      	ldr	r3, [r4, #24]
 8003c62:	60a3      	str	r3, [r4, #8]
 8003c64:	89a3      	ldrh	r3, [r4, #12]
 8003c66:	071a      	lsls	r2, r3, #28
 8003c68:	d501      	bpl.n	8003c6e <__swbuf_r+0x20>
 8003c6a:	6923      	ldr	r3, [r4, #16]
 8003c6c:	b943      	cbnz	r3, 8003c80 <__swbuf_r+0x32>
 8003c6e:	4621      	mov	r1, r4
 8003c70:	4628      	mov	r0, r5
 8003c72:	f000 f82b 	bl	8003ccc <__swsetup_r>
 8003c76:	b118      	cbz	r0, 8003c80 <__swbuf_r+0x32>
 8003c78:	f04f 37ff 	mov.w	r7, #4294967295
 8003c7c:	4638      	mov	r0, r7
 8003c7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c80:	6823      	ldr	r3, [r4, #0]
 8003c82:	6922      	ldr	r2, [r4, #16]
 8003c84:	1a98      	subs	r0, r3, r2
 8003c86:	6963      	ldr	r3, [r4, #20]
 8003c88:	b2f6      	uxtb	r6, r6
 8003c8a:	4283      	cmp	r3, r0
 8003c8c:	4637      	mov	r7, r6
 8003c8e:	dc05      	bgt.n	8003c9c <__swbuf_r+0x4e>
 8003c90:	4621      	mov	r1, r4
 8003c92:	4628      	mov	r0, r5
 8003c94:	f000 fa68 	bl	8004168 <_fflush_r>
 8003c98:	2800      	cmp	r0, #0
 8003c9a:	d1ed      	bne.n	8003c78 <__swbuf_r+0x2a>
 8003c9c:	68a3      	ldr	r3, [r4, #8]
 8003c9e:	3b01      	subs	r3, #1
 8003ca0:	60a3      	str	r3, [r4, #8]
 8003ca2:	6823      	ldr	r3, [r4, #0]
 8003ca4:	1c5a      	adds	r2, r3, #1
 8003ca6:	6022      	str	r2, [r4, #0]
 8003ca8:	701e      	strb	r6, [r3, #0]
 8003caa:	6962      	ldr	r2, [r4, #20]
 8003cac:	1c43      	adds	r3, r0, #1
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d004      	beq.n	8003cbc <__swbuf_r+0x6e>
 8003cb2:	89a3      	ldrh	r3, [r4, #12]
 8003cb4:	07db      	lsls	r3, r3, #31
 8003cb6:	d5e1      	bpl.n	8003c7c <__swbuf_r+0x2e>
 8003cb8:	2e0a      	cmp	r6, #10
 8003cba:	d1df      	bne.n	8003c7c <__swbuf_r+0x2e>
 8003cbc:	4621      	mov	r1, r4
 8003cbe:	4628      	mov	r0, r5
 8003cc0:	f000 fa52 	bl	8004168 <_fflush_r>
 8003cc4:	2800      	cmp	r0, #0
 8003cc6:	d0d9      	beq.n	8003c7c <__swbuf_r+0x2e>
 8003cc8:	e7d6      	b.n	8003c78 <__swbuf_r+0x2a>
	...

08003ccc <__swsetup_r>:
 8003ccc:	b538      	push	{r3, r4, r5, lr}
 8003cce:	4b29      	ldr	r3, [pc, #164]	@ (8003d74 <__swsetup_r+0xa8>)
 8003cd0:	4605      	mov	r5, r0
 8003cd2:	6818      	ldr	r0, [r3, #0]
 8003cd4:	460c      	mov	r4, r1
 8003cd6:	b118      	cbz	r0, 8003ce0 <__swsetup_r+0x14>
 8003cd8:	6a03      	ldr	r3, [r0, #32]
 8003cda:	b90b      	cbnz	r3, 8003ce0 <__swsetup_r+0x14>
 8003cdc:	f7ff fee0 	bl	8003aa0 <__sinit>
 8003ce0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ce4:	0719      	lsls	r1, r3, #28
 8003ce6:	d422      	bmi.n	8003d2e <__swsetup_r+0x62>
 8003ce8:	06da      	lsls	r2, r3, #27
 8003cea:	d407      	bmi.n	8003cfc <__swsetup_r+0x30>
 8003cec:	2209      	movs	r2, #9
 8003cee:	602a      	str	r2, [r5, #0]
 8003cf0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003cf4:	81a3      	strh	r3, [r4, #12]
 8003cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8003cfa:	e033      	b.n	8003d64 <__swsetup_r+0x98>
 8003cfc:	0758      	lsls	r0, r3, #29
 8003cfe:	d512      	bpl.n	8003d26 <__swsetup_r+0x5a>
 8003d00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d02:	b141      	cbz	r1, 8003d16 <__swsetup_r+0x4a>
 8003d04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003d08:	4299      	cmp	r1, r3
 8003d0a:	d002      	beq.n	8003d12 <__swsetup_r+0x46>
 8003d0c:	4628      	mov	r0, r5
 8003d0e:	f000 f8af 	bl	8003e70 <_free_r>
 8003d12:	2300      	movs	r3, #0
 8003d14:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d16:	89a3      	ldrh	r3, [r4, #12]
 8003d18:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003d1c:	81a3      	strh	r3, [r4, #12]
 8003d1e:	2300      	movs	r3, #0
 8003d20:	6063      	str	r3, [r4, #4]
 8003d22:	6923      	ldr	r3, [r4, #16]
 8003d24:	6023      	str	r3, [r4, #0]
 8003d26:	89a3      	ldrh	r3, [r4, #12]
 8003d28:	f043 0308 	orr.w	r3, r3, #8
 8003d2c:	81a3      	strh	r3, [r4, #12]
 8003d2e:	6923      	ldr	r3, [r4, #16]
 8003d30:	b94b      	cbnz	r3, 8003d46 <__swsetup_r+0x7a>
 8003d32:	89a3      	ldrh	r3, [r4, #12]
 8003d34:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003d38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d3c:	d003      	beq.n	8003d46 <__swsetup_r+0x7a>
 8003d3e:	4621      	mov	r1, r4
 8003d40:	4628      	mov	r0, r5
 8003d42:	f000 fa5f 	bl	8004204 <__smakebuf_r>
 8003d46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d4a:	f013 0201 	ands.w	r2, r3, #1
 8003d4e:	d00a      	beq.n	8003d66 <__swsetup_r+0x9a>
 8003d50:	2200      	movs	r2, #0
 8003d52:	60a2      	str	r2, [r4, #8]
 8003d54:	6962      	ldr	r2, [r4, #20]
 8003d56:	4252      	negs	r2, r2
 8003d58:	61a2      	str	r2, [r4, #24]
 8003d5a:	6922      	ldr	r2, [r4, #16]
 8003d5c:	b942      	cbnz	r2, 8003d70 <__swsetup_r+0xa4>
 8003d5e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003d62:	d1c5      	bne.n	8003cf0 <__swsetup_r+0x24>
 8003d64:	bd38      	pop	{r3, r4, r5, pc}
 8003d66:	0799      	lsls	r1, r3, #30
 8003d68:	bf58      	it	pl
 8003d6a:	6962      	ldrpl	r2, [r4, #20]
 8003d6c:	60a2      	str	r2, [r4, #8]
 8003d6e:	e7f4      	b.n	8003d5a <__swsetup_r+0x8e>
 8003d70:	2000      	movs	r0, #0
 8003d72:	e7f7      	b.n	8003d64 <__swsetup_r+0x98>
 8003d74:	20000018 	.word	0x20000018

08003d78 <memset>:
 8003d78:	4402      	add	r2, r0
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d100      	bne.n	8003d82 <memset+0xa>
 8003d80:	4770      	bx	lr
 8003d82:	f803 1b01 	strb.w	r1, [r3], #1
 8003d86:	e7f9      	b.n	8003d7c <memset+0x4>

08003d88 <_close_r>:
 8003d88:	b538      	push	{r3, r4, r5, lr}
 8003d8a:	4d06      	ldr	r5, [pc, #24]	@ (8003da4 <_close_r+0x1c>)
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	4604      	mov	r4, r0
 8003d90:	4608      	mov	r0, r1
 8003d92:	602b      	str	r3, [r5, #0]
 8003d94:	f7fc ff2e 	bl	8000bf4 <_close>
 8003d98:	1c43      	adds	r3, r0, #1
 8003d9a:	d102      	bne.n	8003da2 <_close_r+0x1a>
 8003d9c:	682b      	ldr	r3, [r5, #0]
 8003d9e:	b103      	cbz	r3, 8003da2 <_close_r+0x1a>
 8003da0:	6023      	str	r3, [r4, #0]
 8003da2:	bd38      	pop	{r3, r4, r5, pc}
 8003da4:	200002f8 	.word	0x200002f8

08003da8 <_lseek_r>:
 8003da8:	b538      	push	{r3, r4, r5, lr}
 8003daa:	4d07      	ldr	r5, [pc, #28]	@ (8003dc8 <_lseek_r+0x20>)
 8003dac:	4604      	mov	r4, r0
 8003dae:	4608      	mov	r0, r1
 8003db0:	4611      	mov	r1, r2
 8003db2:	2200      	movs	r2, #0
 8003db4:	602a      	str	r2, [r5, #0]
 8003db6:	461a      	mov	r2, r3
 8003db8:	f7fc ff43 	bl	8000c42 <_lseek>
 8003dbc:	1c43      	adds	r3, r0, #1
 8003dbe:	d102      	bne.n	8003dc6 <_lseek_r+0x1e>
 8003dc0:	682b      	ldr	r3, [r5, #0]
 8003dc2:	b103      	cbz	r3, 8003dc6 <_lseek_r+0x1e>
 8003dc4:	6023      	str	r3, [r4, #0]
 8003dc6:	bd38      	pop	{r3, r4, r5, pc}
 8003dc8:	200002f8 	.word	0x200002f8

08003dcc <_read_r>:
 8003dcc:	b538      	push	{r3, r4, r5, lr}
 8003dce:	4d07      	ldr	r5, [pc, #28]	@ (8003dec <_read_r+0x20>)
 8003dd0:	4604      	mov	r4, r0
 8003dd2:	4608      	mov	r0, r1
 8003dd4:	4611      	mov	r1, r2
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	602a      	str	r2, [r5, #0]
 8003dda:	461a      	mov	r2, r3
 8003ddc:	f7fc feed 	bl	8000bba <_read>
 8003de0:	1c43      	adds	r3, r0, #1
 8003de2:	d102      	bne.n	8003dea <_read_r+0x1e>
 8003de4:	682b      	ldr	r3, [r5, #0]
 8003de6:	b103      	cbz	r3, 8003dea <_read_r+0x1e>
 8003de8:	6023      	str	r3, [r4, #0]
 8003dea:	bd38      	pop	{r3, r4, r5, pc}
 8003dec:	200002f8 	.word	0x200002f8

08003df0 <_write_r>:
 8003df0:	b538      	push	{r3, r4, r5, lr}
 8003df2:	4d07      	ldr	r5, [pc, #28]	@ (8003e10 <_write_r+0x20>)
 8003df4:	4604      	mov	r4, r0
 8003df6:	4608      	mov	r0, r1
 8003df8:	4611      	mov	r1, r2
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	602a      	str	r2, [r5, #0]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	f7fc fc94 	bl	800072c <_write>
 8003e04:	1c43      	adds	r3, r0, #1
 8003e06:	d102      	bne.n	8003e0e <_write_r+0x1e>
 8003e08:	682b      	ldr	r3, [r5, #0]
 8003e0a:	b103      	cbz	r3, 8003e0e <_write_r+0x1e>
 8003e0c:	6023      	str	r3, [r4, #0]
 8003e0e:	bd38      	pop	{r3, r4, r5, pc}
 8003e10:	200002f8 	.word	0x200002f8

08003e14 <__errno>:
 8003e14:	4b01      	ldr	r3, [pc, #4]	@ (8003e1c <__errno+0x8>)
 8003e16:	6818      	ldr	r0, [r3, #0]
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	20000018 	.word	0x20000018

08003e20 <__libc_init_array>:
 8003e20:	b570      	push	{r4, r5, r6, lr}
 8003e22:	4d0d      	ldr	r5, [pc, #52]	@ (8003e58 <__libc_init_array+0x38>)
 8003e24:	4c0d      	ldr	r4, [pc, #52]	@ (8003e5c <__libc_init_array+0x3c>)
 8003e26:	1b64      	subs	r4, r4, r5
 8003e28:	10a4      	asrs	r4, r4, #2
 8003e2a:	2600      	movs	r6, #0
 8003e2c:	42a6      	cmp	r6, r4
 8003e2e:	d109      	bne.n	8003e44 <__libc_init_array+0x24>
 8003e30:	4d0b      	ldr	r5, [pc, #44]	@ (8003e60 <__libc_init_array+0x40>)
 8003e32:	4c0c      	ldr	r4, [pc, #48]	@ (8003e64 <__libc_init_array+0x44>)
 8003e34:	f000 fa54 	bl	80042e0 <_init>
 8003e38:	1b64      	subs	r4, r4, r5
 8003e3a:	10a4      	asrs	r4, r4, #2
 8003e3c:	2600      	movs	r6, #0
 8003e3e:	42a6      	cmp	r6, r4
 8003e40:	d105      	bne.n	8003e4e <__libc_init_array+0x2e>
 8003e42:	bd70      	pop	{r4, r5, r6, pc}
 8003e44:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e48:	4798      	blx	r3
 8003e4a:	3601      	adds	r6, #1
 8003e4c:	e7ee      	b.n	8003e2c <__libc_init_array+0xc>
 8003e4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e52:	4798      	blx	r3
 8003e54:	3601      	adds	r6, #1
 8003e56:	e7f2      	b.n	8003e3e <__libc_init_array+0x1e>
 8003e58:	080043c0 	.word	0x080043c0
 8003e5c:	080043c0 	.word	0x080043c0
 8003e60:	080043c0 	.word	0x080043c0
 8003e64:	080043c4 	.word	0x080043c4

08003e68 <__retarget_lock_init_recursive>:
 8003e68:	4770      	bx	lr

08003e6a <__retarget_lock_acquire_recursive>:
 8003e6a:	4770      	bx	lr

08003e6c <__retarget_lock_release_recursive>:
 8003e6c:	4770      	bx	lr
	...

08003e70 <_free_r>:
 8003e70:	b538      	push	{r3, r4, r5, lr}
 8003e72:	4605      	mov	r5, r0
 8003e74:	2900      	cmp	r1, #0
 8003e76:	d041      	beq.n	8003efc <_free_r+0x8c>
 8003e78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e7c:	1f0c      	subs	r4, r1, #4
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	bfb8      	it	lt
 8003e82:	18e4      	addlt	r4, r4, r3
 8003e84:	f000 f8e0 	bl	8004048 <__malloc_lock>
 8003e88:	4a1d      	ldr	r2, [pc, #116]	@ (8003f00 <_free_r+0x90>)
 8003e8a:	6813      	ldr	r3, [r2, #0]
 8003e8c:	b933      	cbnz	r3, 8003e9c <_free_r+0x2c>
 8003e8e:	6063      	str	r3, [r4, #4]
 8003e90:	6014      	str	r4, [r2, #0]
 8003e92:	4628      	mov	r0, r5
 8003e94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e98:	f000 b8dc 	b.w	8004054 <__malloc_unlock>
 8003e9c:	42a3      	cmp	r3, r4
 8003e9e:	d908      	bls.n	8003eb2 <_free_r+0x42>
 8003ea0:	6820      	ldr	r0, [r4, #0]
 8003ea2:	1821      	adds	r1, r4, r0
 8003ea4:	428b      	cmp	r3, r1
 8003ea6:	bf01      	itttt	eq
 8003ea8:	6819      	ldreq	r1, [r3, #0]
 8003eaa:	685b      	ldreq	r3, [r3, #4]
 8003eac:	1809      	addeq	r1, r1, r0
 8003eae:	6021      	streq	r1, [r4, #0]
 8003eb0:	e7ed      	b.n	8003e8e <_free_r+0x1e>
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	b10b      	cbz	r3, 8003ebc <_free_r+0x4c>
 8003eb8:	42a3      	cmp	r3, r4
 8003eba:	d9fa      	bls.n	8003eb2 <_free_r+0x42>
 8003ebc:	6811      	ldr	r1, [r2, #0]
 8003ebe:	1850      	adds	r0, r2, r1
 8003ec0:	42a0      	cmp	r0, r4
 8003ec2:	d10b      	bne.n	8003edc <_free_r+0x6c>
 8003ec4:	6820      	ldr	r0, [r4, #0]
 8003ec6:	4401      	add	r1, r0
 8003ec8:	1850      	adds	r0, r2, r1
 8003eca:	4283      	cmp	r3, r0
 8003ecc:	6011      	str	r1, [r2, #0]
 8003ece:	d1e0      	bne.n	8003e92 <_free_r+0x22>
 8003ed0:	6818      	ldr	r0, [r3, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	6053      	str	r3, [r2, #4]
 8003ed6:	4408      	add	r0, r1
 8003ed8:	6010      	str	r0, [r2, #0]
 8003eda:	e7da      	b.n	8003e92 <_free_r+0x22>
 8003edc:	d902      	bls.n	8003ee4 <_free_r+0x74>
 8003ede:	230c      	movs	r3, #12
 8003ee0:	602b      	str	r3, [r5, #0]
 8003ee2:	e7d6      	b.n	8003e92 <_free_r+0x22>
 8003ee4:	6820      	ldr	r0, [r4, #0]
 8003ee6:	1821      	adds	r1, r4, r0
 8003ee8:	428b      	cmp	r3, r1
 8003eea:	bf04      	itt	eq
 8003eec:	6819      	ldreq	r1, [r3, #0]
 8003eee:	685b      	ldreq	r3, [r3, #4]
 8003ef0:	6063      	str	r3, [r4, #4]
 8003ef2:	bf04      	itt	eq
 8003ef4:	1809      	addeq	r1, r1, r0
 8003ef6:	6021      	streq	r1, [r4, #0]
 8003ef8:	6054      	str	r4, [r2, #4]
 8003efa:	e7ca      	b.n	8003e92 <_free_r+0x22>
 8003efc:	bd38      	pop	{r3, r4, r5, pc}
 8003efe:	bf00      	nop
 8003f00:	20000304 	.word	0x20000304

08003f04 <sbrk_aligned>:
 8003f04:	b570      	push	{r4, r5, r6, lr}
 8003f06:	4e0f      	ldr	r6, [pc, #60]	@ (8003f44 <sbrk_aligned+0x40>)
 8003f08:	460c      	mov	r4, r1
 8003f0a:	6831      	ldr	r1, [r6, #0]
 8003f0c:	4605      	mov	r5, r0
 8003f0e:	b911      	cbnz	r1, 8003f16 <sbrk_aligned+0x12>
 8003f10:	f000 f9d6 	bl	80042c0 <_sbrk_r>
 8003f14:	6030      	str	r0, [r6, #0]
 8003f16:	4621      	mov	r1, r4
 8003f18:	4628      	mov	r0, r5
 8003f1a:	f000 f9d1 	bl	80042c0 <_sbrk_r>
 8003f1e:	1c43      	adds	r3, r0, #1
 8003f20:	d103      	bne.n	8003f2a <sbrk_aligned+0x26>
 8003f22:	f04f 34ff 	mov.w	r4, #4294967295
 8003f26:	4620      	mov	r0, r4
 8003f28:	bd70      	pop	{r4, r5, r6, pc}
 8003f2a:	1cc4      	adds	r4, r0, #3
 8003f2c:	f024 0403 	bic.w	r4, r4, #3
 8003f30:	42a0      	cmp	r0, r4
 8003f32:	d0f8      	beq.n	8003f26 <sbrk_aligned+0x22>
 8003f34:	1a21      	subs	r1, r4, r0
 8003f36:	4628      	mov	r0, r5
 8003f38:	f000 f9c2 	bl	80042c0 <_sbrk_r>
 8003f3c:	3001      	adds	r0, #1
 8003f3e:	d1f2      	bne.n	8003f26 <sbrk_aligned+0x22>
 8003f40:	e7ef      	b.n	8003f22 <sbrk_aligned+0x1e>
 8003f42:	bf00      	nop
 8003f44:	20000300 	.word	0x20000300

08003f48 <_malloc_r>:
 8003f48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f4c:	1ccd      	adds	r5, r1, #3
 8003f4e:	f025 0503 	bic.w	r5, r5, #3
 8003f52:	3508      	adds	r5, #8
 8003f54:	2d0c      	cmp	r5, #12
 8003f56:	bf38      	it	cc
 8003f58:	250c      	movcc	r5, #12
 8003f5a:	2d00      	cmp	r5, #0
 8003f5c:	4606      	mov	r6, r0
 8003f5e:	db01      	blt.n	8003f64 <_malloc_r+0x1c>
 8003f60:	42a9      	cmp	r1, r5
 8003f62:	d904      	bls.n	8003f6e <_malloc_r+0x26>
 8003f64:	230c      	movs	r3, #12
 8003f66:	6033      	str	r3, [r6, #0]
 8003f68:	2000      	movs	r0, #0
 8003f6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004044 <_malloc_r+0xfc>
 8003f72:	f000 f869 	bl	8004048 <__malloc_lock>
 8003f76:	f8d8 3000 	ldr.w	r3, [r8]
 8003f7a:	461c      	mov	r4, r3
 8003f7c:	bb44      	cbnz	r4, 8003fd0 <_malloc_r+0x88>
 8003f7e:	4629      	mov	r1, r5
 8003f80:	4630      	mov	r0, r6
 8003f82:	f7ff ffbf 	bl	8003f04 <sbrk_aligned>
 8003f86:	1c43      	adds	r3, r0, #1
 8003f88:	4604      	mov	r4, r0
 8003f8a:	d158      	bne.n	800403e <_malloc_r+0xf6>
 8003f8c:	f8d8 4000 	ldr.w	r4, [r8]
 8003f90:	4627      	mov	r7, r4
 8003f92:	2f00      	cmp	r7, #0
 8003f94:	d143      	bne.n	800401e <_malloc_r+0xd6>
 8003f96:	2c00      	cmp	r4, #0
 8003f98:	d04b      	beq.n	8004032 <_malloc_r+0xea>
 8003f9a:	6823      	ldr	r3, [r4, #0]
 8003f9c:	4639      	mov	r1, r7
 8003f9e:	4630      	mov	r0, r6
 8003fa0:	eb04 0903 	add.w	r9, r4, r3
 8003fa4:	f000 f98c 	bl	80042c0 <_sbrk_r>
 8003fa8:	4581      	cmp	r9, r0
 8003faa:	d142      	bne.n	8004032 <_malloc_r+0xea>
 8003fac:	6821      	ldr	r1, [r4, #0]
 8003fae:	1a6d      	subs	r5, r5, r1
 8003fb0:	4629      	mov	r1, r5
 8003fb2:	4630      	mov	r0, r6
 8003fb4:	f7ff ffa6 	bl	8003f04 <sbrk_aligned>
 8003fb8:	3001      	adds	r0, #1
 8003fba:	d03a      	beq.n	8004032 <_malloc_r+0xea>
 8003fbc:	6823      	ldr	r3, [r4, #0]
 8003fbe:	442b      	add	r3, r5
 8003fc0:	6023      	str	r3, [r4, #0]
 8003fc2:	f8d8 3000 	ldr.w	r3, [r8]
 8003fc6:	685a      	ldr	r2, [r3, #4]
 8003fc8:	bb62      	cbnz	r2, 8004024 <_malloc_r+0xdc>
 8003fca:	f8c8 7000 	str.w	r7, [r8]
 8003fce:	e00f      	b.n	8003ff0 <_malloc_r+0xa8>
 8003fd0:	6822      	ldr	r2, [r4, #0]
 8003fd2:	1b52      	subs	r2, r2, r5
 8003fd4:	d420      	bmi.n	8004018 <_malloc_r+0xd0>
 8003fd6:	2a0b      	cmp	r2, #11
 8003fd8:	d917      	bls.n	800400a <_malloc_r+0xc2>
 8003fda:	1961      	adds	r1, r4, r5
 8003fdc:	42a3      	cmp	r3, r4
 8003fde:	6025      	str	r5, [r4, #0]
 8003fe0:	bf18      	it	ne
 8003fe2:	6059      	strne	r1, [r3, #4]
 8003fe4:	6863      	ldr	r3, [r4, #4]
 8003fe6:	bf08      	it	eq
 8003fe8:	f8c8 1000 	streq.w	r1, [r8]
 8003fec:	5162      	str	r2, [r4, r5]
 8003fee:	604b      	str	r3, [r1, #4]
 8003ff0:	4630      	mov	r0, r6
 8003ff2:	f000 f82f 	bl	8004054 <__malloc_unlock>
 8003ff6:	f104 000b 	add.w	r0, r4, #11
 8003ffa:	1d23      	adds	r3, r4, #4
 8003ffc:	f020 0007 	bic.w	r0, r0, #7
 8004000:	1ac2      	subs	r2, r0, r3
 8004002:	bf1c      	itt	ne
 8004004:	1a1b      	subne	r3, r3, r0
 8004006:	50a3      	strne	r3, [r4, r2]
 8004008:	e7af      	b.n	8003f6a <_malloc_r+0x22>
 800400a:	6862      	ldr	r2, [r4, #4]
 800400c:	42a3      	cmp	r3, r4
 800400e:	bf0c      	ite	eq
 8004010:	f8c8 2000 	streq.w	r2, [r8]
 8004014:	605a      	strne	r2, [r3, #4]
 8004016:	e7eb      	b.n	8003ff0 <_malloc_r+0xa8>
 8004018:	4623      	mov	r3, r4
 800401a:	6864      	ldr	r4, [r4, #4]
 800401c:	e7ae      	b.n	8003f7c <_malloc_r+0x34>
 800401e:	463c      	mov	r4, r7
 8004020:	687f      	ldr	r7, [r7, #4]
 8004022:	e7b6      	b.n	8003f92 <_malloc_r+0x4a>
 8004024:	461a      	mov	r2, r3
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	42a3      	cmp	r3, r4
 800402a:	d1fb      	bne.n	8004024 <_malloc_r+0xdc>
 800402c:	2300      	movs	r3, #0
 800402e:	6053      	str	r3, [r2, #4]
 8004030:	e7de      	b.n	8003ff0 <_malloc_r+0xa8>
 8004032:	230c      	movs	r3, #12
 8004034:	6033      	str	r3, [r6, #0]
 8004036:	4630      	mov	r0, r6
 8004038:	f000 f80c 	bl	8004054 <__malloc_unlock>
 800403c:	e794      	b.n	8003f68 <_malloc_r+0x20>
 800403e:	6005      	str	r5, [r0, #0]
 8004040:	e7d6      	b.n	8003ff0 <_malloc_r+0xa8>
 8004042:	bf00      	nop
 8004044:	20000304 	.word	0x20000304

08004048 <__malloc_lock>:
 8004048:	4801      	ldr	r0, [pc, #4]	@ (8004050 <__malloc_lock+0x8>)
 800404a:	f7ff bf0e 	b.w	8003e6a <__retarget_lock_acquire_recursive>
 800404e:	bf00      	nop
 8004050:	200002fc 	.word	0x200002fc

08004054 <__malloc_unlock>:
 8004054:	4801      	ldr	r0, [pc, #4]	@ (800405c <__malloc_unlock+0x8>)
 8004056:	f7ff bf09 	b.w	8003e6c <__retarget_lock_release_recursive>
 800405a:	bf00      	nop
 800405c:	200002fc 	.word	0x200002fc

08004060 <__sflush_r>:
 8004060:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004068:	0716      	lsls	r6, r2, #28
 800406a:	4605      	mov	r5, r0
 800406c:	460c      	mov	r4, r1
 800406e:	d454      	bmi.n	800411a <__sflush_r+0xba>
 8004070:	684b      	ldr	r3, [r1, #4]
 8004072:	2b00      	cmp	r3, #0
 8004074:	dc02      	bgt.n	800407c <__sflush_r+0x1c>
 8004076:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004078:	2b00      	cmp	r3, #0
 800407a:	dd48      	ble.n	800410e <__sflush_r+0xae>
 800407c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800407e:	2e00      	cmp	r6, #0
 8004080:	d045      	beq.n	800410e <__sflush_r+0xae>
 8004082:	2300      	movs	r3, #0
 8004084:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004088:	682f      	ldr	r7, [r5, #0]
 800408a:	6a21      	ldr	r1, [r4, #32]
 800408c:	602b      	str	r3, [r5, #0]
 800408e:	d030      	beq.n	80040f2 <__sflush_r+0x92>
 8004090:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004092:	89a3      	ldrh	r3, [r4, #12]
 8004094:	0759      	lsls	r1, r3, #29
 8004096:	d505      	bpl.n	80040a4 <__sflush_r+0x44>
 8004098:	6863      	ldr	r3, [r4, #4]
 800409a:	1ad2      	subs	r2, r2, r3
 800409c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800409e:	b10b      	cbz	r3, 80040a4 <__sflush_r+0x44>
 80040a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80040a2:	1ad2      	subs	r2, r2, r3
 80040a4:	2300      	movs	r3, #0
 80040a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80040a8:	6a21      	ldr	r1, [r4, #32]
 80040aa:	4628      	mov	r0, r5
 80040ac:	47b0      	blx	r6
 80040ae:	1c43      	adds	r3, r0, #1
 80040b0:	89a3      	ldrh	r3, [r4, #12]
 80040b2:	d106      	bne.n	80040c2 <__sflush_r+0x62>
 80040b4:	6829      	ldr	r1, [r5, #0]
 80040b6:	291d      	cmp	r1, #29
 80040b8:	d82b      	bhi.n	8004112 <__sflush_r+0xb2>
 80040ba:	4a2a      	ldr	r2, [pc, #168]	@ (8004164 <__sflush_r+0x104>)
 80040bc:	40ca      	lsrs	r2, r1
 80040be:	07d6      	lsls	r6, r2, #31
 80040c0:	d527      	bpl.n	8004112 <__sflush_r+0xb2>
 80040c2:	2200      	movs	r2, #0
 80040c4:	6062      	str	r2, [r4, #4]
 80040c6:	04d9      	lsls	r1, r3, #19
 80040c8:	6922      	ldr	r2, [r4, #16]
 80040ca:	6022      	str	r2, [r4, #0]
 80040cc:	d504      	bpl.n	80040d8 <__sflush_r+0x78>
 80040ce:	1c42      	adds	r2, r0, #1
 80040d0:	d101      	bne.n	80040d6 <__sflush_r+0x76>
 80040d2:	682b      	ldr	r3, [r5, #0]
 80040d4:	b903      	cbnz	r3, 80040d8 <__sflush_r+0x78>
 80040d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80040d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80040da:	602f      	str	r7, [r5, #0]
 80040dc:	b1b9      	cbz	r1, 800410e <__sflush_r+0xae>
 80040de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80040e2:	4299      	cmp	r1, r3
 80040e4:	d002      	beq.n	80040ec <__sflush_r+0x8c>
 80040e6:	4628      	mov	r0, r5
 80040e8:	f7ff fec2 	bl	8003e70 <_free_r>
 80040ec:	2300      	movs	r3, #0
 80040ee:	6363      	str	r3, [r4, #52]	@ 0x34
 80040f0:	e00d      	b.n	800410e <__sflush_r+0xae>
 80040f2:	2301      	movs	r3, #1
 80040f4:	4628      	mov	r0, r5
 80040f6:	47b0      	blx	r6
 80040f8:	4602      	mov	r2, r0
 80040fa:	1c50      	adds	r0, r2, #1
 80040fc:	d1c9      	bne.n	8004092 <__sflush_r+0x32>
 80040fe:	682b      	ldr	r3, [r5, #0]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d0c6      	beq.n	8004092 <__sflush_r+0x32>
 8004104:	2b1d      	cmp	r3, #29
 8004106:	d001      	beq.n	800410c <__sflush_r+0xac>
 8004108:	2b16      	cmp	r3, #22
 800410a:	d11e      	bne.n	800414a <__sflush_r+0xea>
 800410c:	602f      	str	r7, [r5, #0]
 800410e:	2000      	movs	r0, #0
 8004110:	e022      	b.n	8004158 <__sflush_r+0xf8>
 8004112:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004116:	b21b      	sxth	r3, r3
 8004118:	e01b      	b.n	8004152 <__sflush_r+0xf2>
 800411a:	690f      	ldr	r7, [r1, #16]
 800411c:	2f00      	cmp	r7, #0
 800411e:	d0f6      	beq.n	800410e <__sflush_r+0xae>
 8004120:	0793      	lsls	r3, r2, #30
 8004122:	680e      	ldr	r6, [r1, #0]
 8004124:	bf08      	it	eq
 8004126:	694b      	ldreq	r3, [r1, #20]
 8004128:	600f      	str	r7, [r1, #0]
 800412a:	bf18      	it	ne
 800412c:	2300      	movne	r3, #0
 800412e:	eba6 0807 	sub.w	r8, r6, r7
 8004132:	608b      	str	r3, [r1, #8]
 8004134:	f1b8 0f00 	cmp.w	r8, #0
 8004138:	dde9      	ble.n	800410e <__sflush_r+0xae>
 800413a:	6a21      	ldr	r1, [r4, #32]
 800413c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800413e:	4643      	mov	r3, r8
 8004140:	463a      	mov	r2, r7
 8004142:	4628      	mov	r0, r5
 8004144:	47b0      	blx	r6
 8004146:	2800      	cmp	r0, #0
 8004148:	dc08      	bgt.n	800415c <__sflush_r+0xfc>
 800414a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800414e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004152:	81a3      	strh	r3, [r4, #12]
 8004154:	f04f 30ff 	mov.w	r0, #4294967295
 8004158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800415c:	4407      	add	r7, r0
 800415e:	eba8 0800 	sub.w	r8, r8, r0
 8004162:	e7e7      	b.n	8004134 <__sflush_r+0xd4>
 8004164:	20400001 	.word	0x20400001

08004168 <_fflush_r>:
 8004168:	b538      	push	{r3, r4, r5, lr}
 800416a:	690b      	ldr	r3, [r1, #16]
 800416c:	4605      	mov	r5, r0
 800416e:	460c      	mov	r4, r1
 8004170:	b913      	cbnz	r3, 8004178 <_fflush_r+0x10>
 8004172:	2500      	movs	r5, #0
 8004174:	4628      	mov	r0, r5
 8004176:	bd38      	pop	{r3, r4, r5, pc}
 8004178:	b118      	cbz	r0, 8004182 <_fflush_r+0x1a>
 800417a:	6a03      	ldr	r3, [r0, #32]
 800417c:	b90b      	cbnz	r3, 8004182 <_fflush_r+0x1a>
 800417e:	f7ff fc8f 	bl	8003aa0 <__sinit>
 8004182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d0f3      	beq.n	8004172 <_fflush_r+0xa>
 800418a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800418c:	07d0      	lsls	r0, r2, #31
 800418e:	d404      	bmi.n	800419a <_fflush_r+0x32>
 8004190:	0599      	lsls	r1, r3, #22
 8004192:	d402      	bmi.n	800419a <_fflush_r+0x32>
 8004194:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004196:	f7ff fe68 	bl	8003e6a <__retarget_lock_acquire_recursive>
 800419a:	4628      	mov	r0, r5
 800419c:	4621      	mov	r1, r4
 800419e:	f7ff ff5f 	bl	8004060 <__sflush_r>
 80041a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80041a4:	07da      	lsls	r2, r3, #31
 80041a6:	4605      	mov	r5, r0
 80041a8:	d4e4      	bmi.n	8004174 <_fflush_r+0xc>
 80041aa:	89a3      	ldrh	r3, [r4, #12]
 80041ac:	059b      	lsls	r3, r3, #22
 80041ae:	d4e1      	bmi.n	8004174 <_fflush_r+0xc>
 80041b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80041b2:	f7ff fe5b 	bl	8003e6c <__retarget_lock_release_recursive>
 80041b6:	e7dd      	b.n	8004174 <_fflush_r+0xc>

080041b8 <__swhatbuf_r>:
 80041b8:	b570      	push	{r4, r5, r6, lr}
 80041ba:	460c      	mov	r4, r1
 80041bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041c0:	2900      	cmp	r1, #0
 80041c2:	b096      	sub	sp, #88	@ 0x58
 80041c4:	4615      	mov	r5, r2
 80041c6:	461e      	mov	r6, r3
 80041c8:	da0d      	bge.n	80041e6 <__swhatbuf_r+0x2e>
 80041ca:	89a3      	ldrh	r3, [r4, #12]
 80041cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80041d0:	f04f 0100 	mov.w	r1, #0
 80041d4:	bf14      	ite	ne
 80041d6:	2340      	movne	r3, #64	@ 0x40
 80041d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80041dc:	2000      	movs	r0, #0
 80041de:	6031      	str	r1, [r6, #0]
 80041e0:	602b      	str	r3, [r5, #0]
 80041e2:	b016      	add	sp, #88	@ 0x58
 80041e4:	bd70      	pop	{r4, r5, r6, pc}
 80041e6:	466a      	mov	r2, sp
 80041e8:	f000 f848 	bl	800427c <_fstat_r>
 80041ec:	2800      	cmp	r0, #0
 80041ee:	dbec      	blt.n	80041ca <__swhatbuf_r+0x12>
 80041f0:	9901      	ldr	r1, [sp, #4]
 80041f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80041f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80041fa:	4259      	negs	r1, r3
 80041fc:	4159      	adcs	r1, r3
 80041fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004202:	e7eb      	b.n	80041dc <__swhatbuf_r+0x24>

08004204 <__smakebuf_r>:
 8004204:	898b      	ldrh	r3, [r1, #12]
 8004206:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004208:	079d      	lsls	r5, r3, #30
 800420a:	4606      	mov	r6, r0
 800420c:	460c      	mov	r4, r1
 800420e:	d507      	bpl.n	8004220 <__smakebuf_r+0x1c>
 8004210:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004214:	6023      	str	r3, [r4, #0]
 8004216:	6123      	str	r3, [r4, #16]
 8004218:	2301      	movs	r3, #1
 800421a:	6163      	str	r3, [r4, #20]
 800421c:	b003      	add	sp, #12
 800421e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004220:	ab01      	add	r3, sp, #4
 8004222:	466a      	mov	r2, sp
 8004224:	f7ff ffc8 	bl	80041b8 <__swhatbuf_r>
 8004228:	9f00      	ldr	r7, [sp, #0]
 800422a:	4605      	mov	r5, r0
 800422c:	4639      	mov	r1, r7
 800422e:	4630      	mov	r0, r6
 8004230:	f7ff fe8a 	bl	8003f48 <_malloc_r>
 8004234:	b948      	cbnz	r0, 800424a <__smakebuf_r+0x46>
 8004236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800423a:	059a      	lsls	r2, r3, #22
 800423c:	d4ee      	bmi.n	800421c <__smakebuf_r+0x18>
 800423e:	f023 0303 	bic.w	r3, r3, #3
 8004242:	f043 0302 	orr.w	r3, r3, #2
 8004246:	81a3      	strh	r3, [r4, #12]
 8004248:	e7e2      	b.n	8004210 <__smakebuf_r+0xc>
 800424a:	89a3      	ldrh	r3, [r4, #12]
 800424c:	6020      	str	r0, [r4, #0]
 800424e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004252:	81a3      	strh	r3, [r4, #12]
 8004254:	9b01      	ldr	r3, [sp, #4]
 8004256:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800425a:	b15b      	cbz	r3, 8004274 <__smakebuf_r+0x70>
 800425c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004260:	4630      	mov	r0, r6
 8004262:	f000 f81d 	bl	80042a0 <_isatty_r>
 8004266:	b128      	cbz	r0, 8004274 <__smakebuf_r+0x70>
 8004268:	89a3      	ldrh	r3, [r4, #12]
 800426a:	f023 0303 	bic.w	r3, r3, #3
 800426e:	f043 0301 	orr.w	r3, r3, #1
 8004272:	81a3      	strh	r3, [r4, #12]
 8004274:	89a3      	ldrh	r3, [r4, #12]
 8004276:	431d      	orrs	r5, r3
 8004278:	81a5      	strh	r5, [r4, #12]
 800427a:	e7cf      	b.n	800421c <__smakebuf_r+0x18>

0800427c <_fstat_r>:
 800427c:	b538      	push	{r3, r4, r5, lr}
 800427e:	4d07      	ldr	r5, [pc, #28]	@ (800429c <_fstat_r+0x20>)
 8004280:	2300      	movs	r3, #0
 8004282:	4604      	mov	r4, r0
 8004284:	4608      	mov	r0, r1
 8004286:	4611      	mov	r1, r2
 8004288:	602b      	str	r3, [r5, #0]
 800428a:	f7fc fcbf 	bl	8000c0c <_fstat>
 800428e:	1c43      	adds	r3, r0, #1
 8004290:	d102      	bne.n	8004298 <_fstat_r+0x1c>
 8004292:	682b      	ldr	r3, [r5, #0]
 8004294:	b103      	cbz	r3, 8004298 <_fstat_r+0x1c>
 8004296:	6023      	str	r3, [r4, #0]
 8004298:	bd38      	pop	{r3, r4, r5, pc}
 800429a:	bf00      	nop
 800429c:	200002f8 	.word	0x200002f8

080042a0 <_isatty_r>:
 80042a0:	b538      	push	{r3, r4, r5, lr}
 80042a2:	4d06      	ldr	r5, [pc, #24]	@ (80042bc <_isatty_r+0x1c>)
 80042a4:	2300      	movs	r3, #0
 80042a6:	4604      	mov	r4, r0
 80042a8:	4608      	mov	r0, r1
 80042aa:	602b      	str	r3, [r5, #0]
 80042ac:	f7fc fcbe 	bl	8000c2c <_isatty>
 80042b0:	1c43      	adds	r3, r0, #1
 80042b2:	d102      	bne.n	80042ba <_isatty_r+0x1a>
 80042b4:	682b      	ldr	r3, [r5, #0]
 80042b6:	b103      	cbz	r3, 80042ba <_isatty_r+0x1a>
 80042b8:	6023      	str	r3, [r4, #0]
 80042ba:	bd38      	pop	{r3, r4, r5, pc}
 80042bc:	200002f8 	.word	0x200002f8

080042c0 <_sbrk_r>:
 80042c0:	b538      	push	{r3, r4, r5, lr}
 80042c2:	4d06      	ldr	r5, [pc, #24]	@ (80042dc <_sbrk_r+0x1c>)
 80042c4:	2300      	movs	r3, #0
 80042c6:	4604      	mov	r4, r0
 80042c8:	4608      	mov	r0, r1
 80042ca:	602b      	str	r3, [r5, #0]
 80042cc:	f7fc fcc6 	bl	8000c5c <_sbrk>
 80042d0:	1c43      	adds	r3, r0, #1
 80042d2:	d102      	bne.n	80042da <_sbrk_r+0x1a>
 80042d4:	682b      	ldr	r3, [r5, #0]
 80042d6:	b103      	cbz	r3, 80042da <_sbrk_r+0x1a>
 80042d8:	6023      	str	r3, [r4, #0]
 80042da:	bd38      	pop	{r3, r4, r5, pc}
 80042dc:	200002f8 	.word	0x200002f8

080042e0 <_init>:
 80042e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042e2:	bf00      	nop
 80042e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042e6:	bc08      	pop	{r3}
 80042e8:	469e      	mov	lr, r3
 80042ea:	4770      	bx	lr

080042ec <_fini>:
 80042ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042ee:	bf00      	nop
 80042f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042f2:	bc08      	pop	{r3}
 80042f4:	469e      	mov	lr, r3
 80042f6:	4770      	bx	lr
