
car1_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a9ac  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008ec  0800ab98  0800ab98  0000bb98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b484  0800b484  0000d1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b484  0800b484  0000c484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b48c  0800b48c  0000d1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b48c  0800b48c  0000c48c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b490  0800b490  0000c490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800b494  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003dc  200001dc  0800b670  0000d1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005b8  0800b670  0000d5b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e0fb  00000000  00000000  0000d205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029cf  00000000  00000000  0001b300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd0  00000000  00000000  0001dcd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ab6  00000000  00000000  0001eaa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b988  00000000  00000000  0001f556  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011e1e  00000000  00000000  0003aede  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b272  00000000  00000000  0004ccfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7f6e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005380  00000000  00000000  000e7fb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000ed334  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001dc 	.word	0x200001dc
 8000204:	00000000 	.word	0x00000000
 8000208:	0800ab7c 	.word	0x0800ab7c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e0 	.word	0x200001e0
 8000224:	0800ab7c 	.word	0x0800ab7c

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	@ 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000eae:	2afd      	cmp	r2, #253	@ 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	@ 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	@ 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	@ 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__gesf2>:
 80010fc:	f04f 3cff 	mov.w	ip, #4294967295
 8001100:	e006      	b.n	8001110 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__lesf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	e002      	b.n	8001110 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__cmpsf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001114:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001118:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800111c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001120:	bf18      	it	ne
 8001122:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001126:	d011      	beq.n	800114c <__cmpsf2+0x40>
 8001128:	b001      	add	sp, #4
 800112a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800112e:	bf18      	it	ne
 8001130:	ea90 0f01 	teqne	r0, r1
 8001134:	bf58      	it	pl
 8001136:	ebb2 0003 	subspl.w	r0, r2, r3
 800113a:	bf88      	it	hi
 800113c:	17c8      	asrhi	r0, r1, #31
 800113e:	bf38      	it	cc
 8001140:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001144:	bf18      	it	ne
 8001146:	f040 0001 	orrne.w	r0, r0, #1
 800114a:	4770      	bx	lr
 800114c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001150:	d102      	bne.n	8001158 <__cmpsf2+0x4c>
 8001152:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001156:	d105      	bne.n	8001164 <__cmpsf2+0x58>
 8001158:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800115c:	d1e4      	bne.n	8001128 <__cmpsf2+0x1c>
 800115e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001162:	d0e1      	beq.n	8001128 <__cmpsf2+0x1c>
 8001164:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <__aeabi_cfrcmple>:
 800116c:	4684      	mov	ip, r0
 800116e:	4608      	mov	r0, r1
 8001170:	4661      	mov	r1, ip
 8001172:	e7ff      	b.n	8001174 <__aeabi_cfcmpeq>

08001174 <__aeabi_cfcmpeq>:
 8001174:	b50f      	push	{r0, r1, r2, r3, lr}
 8001176:	f7ff ffc9 	bl	800110c <__cmpsf2>
 800117a:	2800      	cmp	r0, #0
 800117c:	bf48      	it	mi
 800117e:	f110 0f00 	cmnmi.w	r0, #0
 8001182:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001184 <__aeabi_fcmpeq>:
 8001184:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001188:	f7ff fff4 	bl	8001174 <__aeabi_cfcmpeq>
 800118c:	bf0c      	ite	eq
 800118e:	2001      	moveq	r0, #1
 8001190:	2000      	movne	r0, #0
 8001192:	f85d fb08 	ldr.w	pc, [sp], #8
 8001196:	bf00      	nop

08001198 <__aeabi_fcmplt>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff ffea 	bl	8001174 <__aeabi_cfcmpeq>
 80011a0:	bf34      	ite	cc
 80011a2:	2001      	movcc	r0, #1
 80011a4:	2000      	movcs	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmple>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffe0 	bl	8001174 <__aeabi_cfcmpeq>
 80011b4:	bf94      	ite	ls
 80011b6:	2001      	movls	r0, #1
 80011b8:	2000      	movhi	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_fcmpge>:
 80011c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c4:	f7ff ffd2 	bl	800116c <__aeabi_cfrcmple>
 80011c8:	bf94      	ite	ls
 80011ca:	2001      	movls	r0, #1
 80011cc:	2000      	movhi	r0, #0
 80011ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80011d2:	bf00      	nop

080011d4 <__aeabi_fcmpgt>:
 80011d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d8:	f7ff ffc8 	bl	800116c <__aeabi_cfrcmple>
 80011dc:	bf34      	ite	cc
 80011de:	2001      	movcc	r0, #1
 80011e0:	2000      	movcs	r0, #0
 80011e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e6:	bf00      	nop

080011e8 <__aeabi_fcmpun>:
 80011e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011ec:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80011f0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80011f4:	d102      	bne.n	80011fc <__aeabi_fcmpun+0x14>
 80011f6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80011fa:	d108      	bne.n	800120e <__aeabi_fcmpun+0x26>
 80011fc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001200:	d102      	bne.n	8001208 <__aeabi_fcmpun+0x20>
 8001202:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001206:	d102      	bne.n	800120e <__aeabi_fcmpun+0x26>
 8001208:	f04f 0000 	mov.w	r0, #0
 800120c:	4770      	bx	lr
 800120e:	f04f 0001 	mov.w	r0, #1
 8001212:	4770      	bx	lr

08001214 <__aeabi_f2iz>:
 8001214:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001218:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800121c:	d30f      	bcc.n	800123e <__aeabi_f2iz+0x2a>
 800121e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001222:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001226:	d90d      	bls.n	8001244 <__aeabi_f2iz+0x30>
 8001228:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800122c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001230:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001234:	fa23 f002 	lsr.w	r0, r3, r2
 8001238:	bf18      	it	ne
 800123a:	4240      	negne	r0, r0
 800123c:	4770      	bx	lr
 800123e:	f04f 0000 	mov.w	r0, #0
 8001242:	4770      	bx	lr
 8001244:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001248:	d101      	bne.n	800124e <__aeabi_f2iz+0x3a>
 800124a:	0242      	lsls	r2, r0, #9
 800124c:	d105      	bne.n	800125a <__aeabi_f2iz+0x46>
 800124e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001252:	bf08      	it	eq
 8001254:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001258:	4770      	bx	lr
 800125a:	f04f 0000 	mov.w	r0, #0
 800125e:	4770      	bx	lr

08001260 <__aeabi_f2uiz>:
 8001260:	0042      	lsls	r2, r0, #1
 8001262:	d20e      	bcs.n	8001282 <__aeabi_f2uiz+0x22>
 8001264:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001268:	d30b      	bcc.n	8001282 <__aeabi_f2uiz+0x22>
 800126a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800126e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001272:	d409      	bmi.n	8001288 <__aeabi_f2uiz+0x28>
 8001274:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001278:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800127c:	fa23 f002 	lsr.w	r0, r3, r2
 8001280:	4770      	bx	lr
 8001282:	f04f 0000 	mov.w	r0, #0
 8001286:	4770      	bx	lr
 8001288:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800128c:	d101      	bne.n	8001292 <__aeabi_f2uiz+0x32>
 800128e:	0242      	lsls	r2, r0, #9
 8001290:	d102      	bne.n	8001298 <__aeabi_f2uiz+0x38>
 8001292:	f04f 30ff 	mov.w	r0, #4294967295
 8001296:	4770      	bx	lr
 8001298:	f04f 0000 	mov.w	r0, #0
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop

080012a0 <__aeabi_d2lz>:
 80012a0:	b538      	push	{r3, r4, r5, lr}
 80012a2:	2200      	movs	r2, #0
 80012a4:	2300      	movs	r3, #0
 80012a6:	4604      	mov	r4, r0
 80012a8:	460d      	mov	r5, r1
 80012aa:	f7ff fbf3 	bl	8000a94 <__aeabi_dcmplt>
 80012ae:	b928      	cbnz	r0, 80012bc <__aeabi_d2lz+0x1c>
 80012b0:	4620      	mov	r0, r4
 80012b2:	4629      	mov	r1, r5
 80012b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80012b8:	f000 b80a 	b.w	80012d0 <__aeabi_d2ulz>
 80012bc:	4620      	mov	r0, r4
 80012be:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 80012c2:	f000 f805 	bl	80012d0 <__aeabi_d2ulz>
 80012c6:	4240      	negs	r0, r0
 80012c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012cc:	bd38      	pop	{r3, r4, r5, pc}
 80012ce:	bf00      	nop

080012d0 <__aeabi_d2ulz>:
 80012d0:	b5d0      	push	{r4, r6, r7, lr}
 80012d2:	2200      	movs	r2, #0
 80012d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001304 <__aeabi_d2ulz+0x34>)
 80012d6:	4606      	mov	r6, r0
 80012d8:	460f      	mov	r7, r1
 80012da:	f7ff f969 	bl	80005b0 <__aeabi_dmul>
 80012de:	f7ff fc3f 	bl	8000b60 <__aeabi_d2uiz>
 80012e2:	4604      	mov	r4, r0
 80012e4:	f7ff f8ea 	bl	80004bc <__aeabi_ui2d>
 80012e8:	2200      	movs	r2, #0
 80012ea:	4b07      	ldr	r3, [pc, #28]	@ (8001308 <__aeabi_d2ulz+0x38>)
 80012ec:	f7ff f960 	bl	80005b0 <__aeabi_dmul>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	4630      	mov	r0, r6
 80012f6:	4639      	mov	r1, r7
 80012f8:	f7fe ffa2 	bl	8000240 <__aeabi_dsub>
 80012fc:	f7ff fc30 	bl	8000b60 <__aeabi_d2uiz>
 8001300:	4621      	mov	r1, r4
 8001302:	bdd0      	pop	{r4, r6, r7, pc}
 8001304:	3df00000 	.word	0x3df00000
 8001308:	41f00000 	.word	0x41f00000

0800130c <init_motors>:


/* =================  ================= */

void init_motors(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
	/*  PWM  */
	HAL_TIM_Base_Start_IT(&htim3);
 8001310:	4819      	ldr	r0, [pc, #100]	@ (8001378 <init_motors+0x6c>)
 8001312:	f002 fa3d 	bl	8003790 <HAL_TIM_Base_Start_IT>


	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 8001316:	2200      	movs	r2, #0
 8001318:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800131c:	4817      	ldr	r0, [pc, #92]	@ (800137c <init_motors+0x70>)
 800131e:	f001 fdbe 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_RESET);
 8001322:	2200      	movs	r2, #0
 8001324:	2180      	movs	r1, #128	@ 0x80
 8001326:	4815      	ldr	r0, [pc, #84]	@ (800137c <init_motors+0x70>)
 8001328:	f001 fdb9 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 800132c:	2200      	movs	r2, #0
 800132e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001332:	4812      	ldr	r0, [pc, #72]	@ (800137c <init_motors+0x70>)
 8001334:	f001 fdb3 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_RESET);
 8001338:	2200      	movs	r2, #0
 800133a:	2140      	movs	r1, #64	@ 0x40
 800133c:	480f      	ldr	r0, [pc, #60]	@ (800137c <init_motors+0x70>)
 800133e:	f001 fdae 	bl	8002e9e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 8001342:	2200      	movs	r2, #0
 8001344:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001348:	480c      	ldr	r0, [pc, #48]	@ (800137c <init_motors+0x70>)
 800134a:	f001 fda8 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_RESET);
 800134e:	2200      	movs	r2, #0
 8001350:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001354:	4809      	ldr	r0, [pc, #36]	@ (800137c <init_motors+0x70>)
 8001356:	f001 fda2 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_RESET);
 800135a:	2200      	movs	r2, #0
 800135c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001360:	4806      	ldr	r0, [pc, #24]	@ (800137c <init_motors+0x70>)
 8001362:	f001 fd9c 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 8001366:	2200      	movs	r2, #0
 8001368:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800136c:	4803      	ldr	r0, [pc, #12]	@ (800137c <init_motors+0x70>)
 800136e:	f001 fd96 	bl	8002e9e <HAL_GPIO_WritePin>


}
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	200003cc 	.word	0x200003cc
 800137c:	40010c00 	.word	0x40010c00

08001380 <forward_half>:


/* =================  ================= */

void forward_half(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 8001384:	2200      	movs	r2, #0
 8001386:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800138a:	4816      	ldr	r0, [pc, #88]	@ (80013e4 <forward_half+0x64>)
 800138c:	f001 fd87 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_SET);
 8001390:	2201      	movs	r2, #1
 8001392:	2180      	movs	r1, #128	@ 0x80
 8001394:	4813      	ldr	r0, [pc, #76]	@ (80013e4 <forward_half+0x64>)
 8001396:	f001 fd82 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 800139a:	2200      	movs	r2, #0
 800139c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013a0:	4810      	ldr	r0, [pc, #64]	@ (80013e4 <forward_half+0x64>)
 80013a2:	f001 fd7c 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_SET);
 80013a6:	2201      	movs	r2, #1
 80013a8:	2140      	movs	r1, #64	@ 0x40
 80013aa:	480e      	ldr	r0, [pc, #56]	@ (80013e4 <forward_half+0x64>)
 80013ac:	f001 fd77 	bl	8002e9e <HAL_GPIO_WritePin>
	// 
	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 80013b0:	2200      	movs	r2, #0
 80013b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013b6:	480b      	ldr	r0, [pc, #44]	@ (80013e4 <forward_half+0x64>)
 80013b8:	f001 fd71 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_SET);
 80013bc:	2201      	movs	r2, #1
 80013be:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013c2:	4808      	ldr	r0, [pc, #32]	@ (80013e4 <forward_half+0x64>)
 80013c4:	f001 fd6b 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_SET);
 80013c8:	2201      	movs	r2, #1
 80013ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013ce:	4805      	ldr	r0, [pc, #20]	@ (80013e4 <forward_half+0x64>)
 80013d0:	f001 fd65 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 80013d4:	2200      	movs	r2, #0
 80013d6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80013da:	4802      	ldr	r0, [pc, #8]	@ (80013e4 <forward_half+0x64>)
 80013dc:	f001 fd5f 	bl	8002e9e <HAL_GPIO_WritePin>




}
 80013e0:	bf00      	nop
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	40010c00 	.word	0x40010c00

080013e8 <turn_left_half>:

void turn_left_half(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_SET);
 80013ec:	2201      	movs	r2, #1
 80013ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013f2:	4816      	ldr	r0, [pc, #88]	@ (800144c <turn_left_half+0x64>)
 80013f4:	f001 fd53 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_RESET);
 80013f8:	2200      	movs	r2, #0
 80013fa:	2180      	movs	r1, #128	@ 0x80
 80013fc:	4813      	ldr	r0, [pc, #76]	@ (800144c <turn_left_half+0x64>)
 80013fe:	f001 fd4e 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_SET);
 8001402:	2201      	movs	r2, #1
 8001404:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001408:	4810      	ldr	r0, [pc, #64]	@ (800144c <turn_left_half+0x64>)
 800140a:	f001 fd48 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_RESET);
 800140e:	2200      	movs	r2, #0
 8001410:	2140      	movs	r1, #64	@ 0x40
 8001412:	480e      	ldr	r0, [pc, #56]	@ (800144c <turn_left_half+0x64>)
 8001414:	f001 fd43 	bl	8002e9e <HAL_GPIO_WritePin>
	// 
	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 8001418:	2200      	movs	r2, #0
 800141a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800141e:	480b      	ldr	r0, [pc, #44]	@ (800144c <turn_left_half+0x64>)
 8001420:	f001 fd3d 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_SET);
 8001424:	2201      	movs	r2, #1
 8001426:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800142a:	4808      	ldr	r0, [pc, #32]	@ (800144c <turn_left_half+0x64>)
 800142c:	f001 fd37 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_SET);
 8001430:	2201      	movs	r2, #1
 8001432:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001436:	4805      	ldr	r0, [pc, #20]	@ (800144c <turn_left_half+0x64>)
 8001438:	f001 fd31 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 800143c:	2200      	movs	r2, #0
 800143e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001442:	4802      	ldr	r0, [pc, #8]	@ (800144c <turn_left_half+0x64>)
 8001444:	f001 fd2b 	bl	8002e9e <HAL_GPIO_WritePin>



}
 8001448:	bf00      	nop
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40010c00 	.word	0x40010c00

08001450 <turn_right_half>:

void turn_right_half(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 8001454:	2200      	movs	r2, #0
 8001456:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800145a:	4816      	ldr	r0, [pc, #88]	@ (80014b4 <turn_right_half+0x64>)
 800145c:	f001 fd1f 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_SET);
 8001460:	2201      	movs	r2, #1
 8001462:	2180      	movs	r1, #128	@ 0x80
 8001464:	4813      	ldr	r0, [pc, #76]	@ (80014b4 <turn_right_half+0x64>)
 8001466:	f001 fd1a 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 800146a:	2200      	movs	r2, #0
 800146c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001470:	4810      	ldr	r0, [pc, #64]	@ (80014b4 <turn_right_half+0x64>)
 8001472:	f001 fd14 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_SET);
 8001476:	2201      	movs	r2, #1
 8001478:	2140      	movs	r1, #64	@ 0x40
 800147a:	480e      	ldr	r0, [pc, #56]	@ (80014b4 <turn_right_half+0x64>)
 800147c:	f001 fd0f 	bl	8002e9e <HAL_GPIO_WritePin>
	// 
	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_SET);
 8001480:	2201      	movs	r2, #1
 8001482:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001486:	480b      	ldr	r0, [pc, #44]	@ (80014b4 <turn_right_half+0x64>)
 8001488:	f001 fd09 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_RESET);
 800148c:	2200      	movs	r2, #0
 800148e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001492:	4808      	ldr	r0, [pc, #32]	@ (80014b4 <turn_right_half+0x64>)
 8001494:	f001 fd03 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_RESET);
 8001498:	2200      	movs	r2, #0
 800149a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800149e:	4805      	ldr	r0, [pc, #20]	@ (80014b4 <turn_right_half+0x64>)
 80014a0:	f001 fcfd 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_SET);
 80014a4:	2201      	movs	r2, #1
 80014a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014aa:	4802      	ldr	r0, [pc, #8]	@ (80014b4 <turn_right_half+0x64>)
 80014ac:	f001 fcf7 	bl	8002e9e <HAL_GPIO_WritePin>

}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40010c00 	.word	0x40010c00

080014b8 <stop_motors>:

void stop_motors(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0

	/*  */
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 80014bc:	2200      	movs	r2, #0
 80014be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014c2:	4816      	ldr	r0, [pc, #88]	@ (800151c <stop_motors+0x64>)
 80014c4:	f001 fceb 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_RESET);
 80014c8:	2200      	movs	r2, #0
 80014ca:	2180      	movs	r1, #128	@ 0x80
 80014cc:	4813      	ldr	r0, [pc, #76]	@ (800151c <stop_motors+0x64>)
 80014ce:	f001 fce6 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 80014d2:	2200      	movs	r2, #0
 80014d4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014d8:	4810      	ldr	r0, [pc, #64]	@ (800151c <stop_motors+0x64>)
 80014da:	f001 fce0 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_RESET);
 80014de:	2200      	movs	r2, #0
 80014e0:	2140      	movs	r1, #64	@ 0x40
 80014e2:	480e      	ldr	r0, [pc, #56]	@ (800151c <stop_motors+0x64>)
 80014e4:	f001 fcdb 	bl	8002e9e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 80014e8:	2200      	movs	r2, #0
 80014ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014ee:	480b      	ldr	r0, [pc, #44]	@ (800151c <stop_motors+0x64>)
 80014f0:	f001 fcd5 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_RESET);
 80014f4:	2200      	movs	r2, #0
 80014f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014fa:	4808      	ldr	r0, [pc, #32]	@ (800151c <stop_motors+0x64>)
 80014fc:	f001 fccf 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_RESET);
 8001500:	2200      	movs	r2, #0
 8001502:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001506:	4805      	ldr	r0, [pc, #20]	@ (800151c <stop_motors+0x64>)
 8001508:	f001 fcc9 	bl	8002e9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 800150c:	2200      	movs	r2, #0
 800150e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001512:	4802      	ldr	r0, [pc, #8]	@ (800151c <stop_motors+0x64>)
 8001514:	f001 fcc3 	bl	8002e9e <HAL_GPIO_WritePin>

}
 8001518:	bf00      	nop
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40010c00 	.word	0x40010c00

08001520 <turn_in_place>:

void turn_in_place(int angle) {
 8001520:	b5b0      	push	{r4, r5, r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
	float V_HALF = 20.0;
 8001528:	4b1d      	ldr	r3, [pc, #116]	@ (80015a0 <turn_in_place+0x80>)
 800152a:	60fb      	str	r3, [r7, #12]
	if(angle < 0) {  // turn left(ccw)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	da13      	bge.n	800155a <turn_in_place+0x3a>
		turn_left_half();
 8001532:	f7ff ff59 	bl	80013e8 <turn_left_half>
		traj_update(-V_HALF, V_HALF);
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800153c:	4618      	mov	r0, r3
 800153e:	f7fe ffdf 	bl	8000500 <__aeabi_f2d>
 8001542:	4604      	mov	r4, r0
 8001544:	460d      	mov	r5, r1
 8001546:	68f8      	ldr	r0, [r7, #12]
 8001548:	f7fe ffda 	bl	8000500 <__aeabi_f2d>
 800154c:	4602      	mov	r2, r0
 800154e:	460b      	mov	r3, r1
 8001550:	4620      	mov	r0, r4
 8001552:	4629      	mov	r1, r5
 8001554:	f000 feec 	bl	8002330 <traj_update>
	} else {  // turn right(cw)
		turn_right_half();
		traj_update(V_HALF*0.95, -V_HALF);
	}
}
 8001558:	e019      	b.n	800158e <turn_in_place+0x6e>
		turn_right_half();
 800155a:	f7ff ff79 	bl	8001450 <turn_right_half>
		traj_update(V_HALF*0.95, -V_HALF);
 800155e:	68f8      	ldr	r0, [r7, #12]
 8001560:	f7fe ffce 	bl	8000500 <__aeabi_f2d>
 8001564:	a30c      	add	r3, pc, #48	@ (adr r3, 8001598 <turn_in_place+0x78>)
 8001566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156a:	f7ff f821 	bl	80005b0 <__aeabi_dmul>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	4614      	mov	r4, r2
 8001574:	461d      	mov	r5, r3
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800157c:	4618      	mov	r0, r3
 800157e:	f7fe ffbf 	bl	8000500 <__aeabi_f2d>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	4620      	mov	r0, r4
 8001588:	4629      	mov	r1, r5
 800158a:	f000 fed1 	bl	8002330 <traj_update>
}
 800158e:	bf00      	nop
 8001590:	3710      	adds	r7, #16
 8001592:	46bd      	mov	sp, r7
 8001594:	bdb0      	pop	{r4, r5, r7, pc}
 8001596:	bf00      	nop
 8001598:	66666666 	.word	0x66666666
 800159c:	3fee6666 	.word	0x3fee6666
 80015a0:	41a00000 	.word	0x41a00000

080015a4 <forward_with_length>:
void forward_with_length(void) {
 80015a4:	b5b0      	push	{r4, r5, r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
	//2m * 2m, 200 units * 200 units
	forward_half();
 80015aa:	f7ff fee9 	bl	8001380 <forward_half>
	float V_HALF = 20.0;
 80015ae:	4b0a      	ldr	r3, [pc, #40]	@ (80015d8 <forward_with_length+0x34>)
 80015b0:	607b      	str	r3, [r7, #4]
	traj_update(V_HALF, V_HALF);
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f7fe ffa4 	bl	8000500 <__aeabi_f2d>
 80015b8:	4604      	mov	r4, r0
 80015ba:	460d      	mov	r5, r1
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f7fe ff9f 	bl	8000500 <__aeabi_f2d>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4620      	mov	r0, r4
 80015c8:	4629      	mov	r1, r5
 80015ca:	f000 feb1 	bl	8002330 <traj_update>

//	stop_motors();
}
 80015ce:	bf00      	nop
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bdb0      	pop	{r4, r5, r7, pc}
 80015d6:	bf00      	nop
 80015d8:	41a00000 	.word	0x41a00000

080015dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b088      	sub	sp, #32
 80015e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e2:	f107 0310 	add.w	r3, r7, #16
 80015e6:	2200      	movs	r2, #0
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	605a      	str	r2, [r3, #4]
 80015ec:	609a      	str	r2, [r3, #8]
 80015ee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015f0:	4b4c      	ldr	r3, [pc, #304]	@ (8001724 <MX_GPIO_Init+0x148>)
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	4a4b      	ldr	r2, [pc, #300]	@ (8001724 <MX_GPIO_Init+0x148>)
 80015f6:	f043 0320 	orr.w	r3, r3, #32
 80015fa:	6193      	str	r3, [r2, #24]
 80015fc:	4b49      	ldr	r3, [pc, #292]	@ (8001724 <MX_GPIO_Init+0x148>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	f003 0320 	and.w	r3, r3, #32
 8001604:	60fb      	str	r3, [r7, #12]
 8001606:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001608:	4b46      	ldr	r3, [pc, #280]	@ (8001724 <MX_GPIO_Init+0x148>)
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	4a45      	ldr	r2, [pc, #276]	@ (8001724 <MX_GPIO_Init+0x148>)
 800160e:	f043 0310 	orr.w	r3, r3, #16
 8001612:	6193      	str	r3, [r2, #24]
 8001614:	4b43      	ldr	r3, [pc, #268]	@ (8001724 <MX_GPIO_Init+0x148>)
 8001616:	699b      	ldr	r3, [r3, #24]
 8001618:	f003 0310 	and.w	r3, r3, #16
 800161c:	60bb      	str	r3, [r7, #8]
 800161e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001620:	4b40      	ldr	r3, [pc, #256]	@ (8001724 <MX_GPIO_Init+0x148>)
 8001622:	699b      	ldr	r3, [r3, #24]
 8001624:	4a3f      	ldr	r2, [pc, #252]	@ (8001724 <MX_GPIO_Init+0x148>)
 8001626:	f043 0304 	orr.w	r3, r3, #4
 800162a:	6193      	str	r3, [r2, #24]
 800162c:	4b3d      	ldr	r3, [pc, #244]	@ (8001724 <MX_GPIO_Init+0x148>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	f003 0304 	and.w	r3, r3, #4
 8001634:	607b      	str	r3, [r7, #4]
 8001636:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001638:	4b3a      	ldr	r3, [pc, #232]	@ (8001724 <MX_GPIO_Init+0x148>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	4a39      	ldr	r2, [pc, #228]	@ (8001724 <MX_GPIO_Init+0x148>)
 800163e:	f043 0308 	orr.w	r3, r3, #8
 8001642:	6193      	str	r3, [r2, #24]
 8001644:	4b37      	ldr	r3, [pc, #220]	@ (8001724 <MX_GPIO_Init+0x148>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	f003 0308 	and.w	r3, r3, #8
 800164c:	603b      	str	r3, [r7, #0]
 800164e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN2_L_Pin|EN2_R_Pin|EN2_LC9_Pin|EN1_L_Pin, GPIO_PIN_RESET);
 8001650:	2200      	movs	r2, #0
 8001652:	f240 6184 	movw	r1, #1668	@ 0x684
 8001656:	4834      	ldr	r0, [pc, #208]	@ (8001728 <MX_GPIO_Init+0x14c>)
 8001658:	f001 fc21 	bl	8002e9e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 800165c:	2201      	movs	r2, #1
 800165e:	2101      	movs	r1, #1
 8001660:	4832      	ldr	r0, [pc, #200]	@ (800172c <MX_GPIO_Init+0x150>)
 8001662:	f001 fc1c 	bl	8002e9e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN3_L_Pin|IN1_L_Pin|IN2_R_Pin|IN4_R_Pin
 8001666:	2200      	movs	r2, #0
 8001668:	f24f 31c0 	movw	r1, #62400	@ 0xf3c0
 800166c:	482f      	ldr	r0, [pc, #188]	@ (800172c <MX_GPIO_Init+0x150>)
 800166e:	f001 fc16 	bl	8002e9e <HAL_GPIO_WritePin>
                          |IN4_L_Pin|IN2_L_Pin|IN1_R_Pin|IN3_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 8001672:	2201      	movs	r2, #1
 8001674:	2104      	movs	r1, #4
 8001676:	482e      	ldr	r0, [pc, #184]	@ (8001730 <MX_GPIO_Init+0x154>)
 8001678:	f001 fc11 	bl	8002e9e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EN2_L_Pin EN2_R_Pin EN2_LC9_Pin EN1_L_Pin */
  GPIO_InitStruct.Pin = EN2_L_Pin|EN2_R_Pin|EN2_LC9_Pin|EN1_L_Pin;
 800167c:	f240 6384 	movw	r3, #1668	@ 0x684
 8001680:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001682:	2301      	movs	r3, #1
 8001684:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	2300      	movs	r3, #0
 8001688:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168a:	2302      	movs	r3, #2
 800168c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800168e:	f107 0310 	add.w	r3, r7, #16
 8001692:	4619      	mov	r1, r3
 8001694:	4824      	ldr	r0, [pc, #144]	@ (8001728 <MX_GPIO_Init+0x14c>)
 8001696:	f001 fa57 	bl	8002b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : K3_Pin */
  GPIO_InitStruct.Pin = K3_Pin;
 800169a:	2301      	movs	r3, #1
 800169c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800169e:	2300      	movs	r3, #0
 80016a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016a2:	2302      	movs	r3, #2
 80016a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(K3_GPIO_Port, &GPIO_InitStruct);
 80016a6:	f107 0310 	add.w	r3, r7, #16
 80016aa:	4619      	mov	r1, r3
 80016ac:	4821      	ldr	r0, [pc, #132]	@ (8001734 <MX_GPIO_Init+0x158>)
 80016ae:	f001 fa4b 	bl	8002b48 <HAL_GPIO_Init>

  /*Configure GPIO pins : K1_Pin K2_Pin */
  GPIO_InitStruct.Pin = K1_Pin|K2_Pin;
 80016b2:	2330      	movs	r3, #48	@ 0x30
 80016b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016b6:	2300      	movs	r3, #0
 80016b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ba:	2301      	movs	r3, #1
 80016bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016be:	f107 0310 	add.w	r3, r7, #16
 80016c2:	4619      	mov	r1, r3
 80016c4:	4818      	ldr	r0, [pc, #96]	@ (8001728 <MX_GPIO_Init+0x14c>)
 80016c6:	f001 fa3f 	bl	8002b48 <HAL_GPIO_Init>

  /*Configure GPIO pins : L1_Pin IN3_L_Pin IN1_L_Pin IN2_R_Pin
                           IN4_R_Pin IN4_L_Pin IN2_L_Pin IN1_R_Pin
                           IN3_R_Pin */
  GPIO_InitStruct.Pin = L1_Pin|IN3_L_Pin|IN1_L_Pin|IN2_R_Pin
 80016ca:	f24f 33c1 	movw	r3, #62401	@ 0xf3c1
 80016ce:	613b      	str	r3, [r7, #16]
                          |IN4_R_Pin|IN4_L_Pin|IN2_L_Pin|IN1_R_Pin
                          |IN3_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d0:	2301      	movs	r3, #1
 80016d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d8:	2302      	movs	r3, #2
 80016da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016dc:	f107 0310 	add.w	r3, r7, #16
 80016e0:	4619      	mov	r1, r3
 80016e2:	4812      	ldr	r0, [pc, #72]	@ (800172c <MX_GPIO_Init+0x150>)
 80016e4:	f001 fa30 	bl	8002b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : L2_Pin */
  GPIO_InitStruct.Pin = L2_Pin;
 80016e8:	2304      	movs	r3, #4
 80016ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ec:	2301      	movs	r3, #1
 80016ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f4:	2302      	movs	r3, #2
 80016f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L2_GPIO_Port, &GPIO_InitStruct);
 80016f8:	f107 0310 	add.w	r3, r7, #16
 80016fc:	4619      	mov	r1, r3
 80016fe:	480c      	ldr	r0, [pc, #48]	@ (8001730 <MX_GPIO_Init+0x154>)
 8001700:	f001 fa22 	bl	8002b48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001704:	2330      	movs	r3, #48	@ 0x30
 8001706:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800170c:	2301      	movs	r3, #1
 800170e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001710:	f107 0310 	add.w	r3, r7, #16
 8001714:	4619      	mov	r1, r3
 8001716:	4805      	ldr	r0, [pc, #20]	@ (800172c <MX_GPIO_Init+0x150>)
 8001718:	f001 fa16 	bl	8002b48 <HAL_GPIO_Init>

}
 800171c:	bf00      	nop
 800171e:	3720      	adds	r7, #32
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40021000 	.word	0x40021000
 8001728:	40011000 	.word	0x40011000
 800172c:	40010c00 	.word	0x40010c00
 8001730:	40011400 	.word	0x40011400
 8001734:	40010800 	.word	0x40010800

08001738 <uart_init>:

// 
uint8_t rx_char;

// UART
void uart_init(void) {
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
	uint8_t tx_char = 'w';
 800173e:	2377      	movs	r3, #119	@ 0x77
 8001740:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, &tx_char, 1, HAL_MAX_DELAY);
 8001742:	1df9      	adds	r1, r7, #7
 8001744:	f04f 33ff 	mov.w	r3, #4294967295
 8001748:	2201      	movs	r2, #1
 800174a:	4809      	ldr	r0, [pc, #36]	@ (8001770 <uart_init+0x38>)
 800174c:	f002 fc46 	bl	8003fdc <HAL_UART_Transmit>
    HAL_UART_Receive_IT(&huart1, &rx_char, 1);  // 
 8001750:	2201      	movs	r2, #1
 8001752:	4908      	ldr	r1, [pc, #32]	@ (8001774 <uart_init+0x3c>)
 8001754:	4806      	ldr	r0, [pc, #24]	@ (8001770 <uart_init+0x38>)
 8001756:	f002 fccc 	bl	80040f2 <HAL_UART_Receive_IT>
    forward_with_length();
 800175a:	f7ff ff23 	bl	80015a4 <forward_with_length>
    HAL_Delay(500);
 800175e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001762:	f000 ff7d 	bl	8002660 <HAL_Delay>
}
 8001766:	bf00      	nop
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000420 	.word	0x20000420
 8001774:	200003bf 	.word	0x200003bf

08001778 <HAL_UART_RxCpltCallback>:

// 
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART1) {
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a1b      	ldr	r2, [pc, #108]	@ (80017f4 <HAL_UART_RxCpltCallback+0x7c>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d130      	bne.n	80017ec <HAL_UART_RxCpltCallback+0x74>
        // 
        if(rx_char == '\n' || rx_char == '\r') {
 800178a:	4b1b      	ldr	r3, [pc, #108]	@ (80017f8 <HAL_UART_RxCpltCallback+0x80>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	2b0a      	cmp	r3, #10
 8001790:	d003      	beq.n	800179a <HAL_UART_RxCpltCallback+0x22>
 8001792:	4b19      	ldr	r3, [pc, #100]	@ (80017f8 <HAL_UART_RxCpltCallback+0x80>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b0d      	cmp	r3, #13
 8001798:	d110      	bne.n	80017bc <HAL_UART_RxCpltCallback+0x44>
            if(rx_index > 0) {
 800179a:	4b18      	ldr	r3, [pc, #96]	@ (80017fc <HAL_UART_RxCpltCallback+0x84>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d008      	beq.n	80017b4 <HAL_UART_RxCpltCallback+0x3c>
                rx_buffer[rx_index] = '\0';  // 
 80017a2:	4b16      	ldr	r3, [pc, #88]	@ (80017fc <HAL_UART_RxCpltCallback+0x84>)
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	461a      	mov	r2, r3
 80017a8:	4b15      	ldr	r3, [pc, #84]	@ (8001800 <HAL_UART_RxCpltCallback+0x88>)
 80017aa:	2100      	movs	r1, #0
 80017ac:	5499      	strb	r1, [r3, r2]
                rx_ready = 1;                // 
 80017ae:	4b15      	ldr	r3, [pc, #84]	@ (8001804 <HAL_UART_RxCpltCallback+0x8c>)
 80017b0:	2201      	movs	r2, #1
 80017b2:	701a      	strb	r2, [r3, #0]
            }
            rx_index = 0;  // 
 80017b4:	4b11      	ldr	r3, [pc, #68]	@ (80017fc <HAL_UART_RxCpltCallback+0x84>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	701a      	strb	r2, [r3, #0]
 80017ba:	e012      	b.n	80017e2 <HAL_UART_RxCpltCallback+0x6a>
        }
        // 
        else if(rx_index < RX_BUFFER_SIZE - 1) {
 80017bc:	4b0f      	ldr	r3, [pc, #60]	@ (80017fc <HAL_UART_RxCpltCallback+0x84>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b30      	cmp	r3, #48	@ 0x30
 80017c2:	d80b      	bhi.n	80017dc <HAL_UART_RxCpltCallback+0x64>
            rx_buffer[rx_index++] = rx_char;
 80017c4:	4b0d      	ldr	r3, [pc, #52]	@ (80017fc <HAL_UART_RxCpltCallback+0x84>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	1c5a      	adds	r2, r3, #1
 80017ca:	b2d1      	uxtb	r1, r2
 80017cc:	4a0b      	ldr	r2, [pc, #44]	@ (80017fc <HAL_UART_RxCpltCallback+0x84>)
 80017ce:	7011      	strb	r1, [r2, #0]
 80017d0:	461a      	mov	r2, r3
 80017d2:	4b09      	ldr	r3, [pc, #36]	@ (80017f8 <HAL_UART_RxCpltCallback+0x80>)
 80017d4:	7819      	ldrb	r1, [r3, #0]
 80017d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001800 <HAL_UART_RxCpltCallback+0x88>)
 80017d8:	5499      	strb	r1, [r3, r2]
 80017da:	e002      	b.n	80017e2 <HAL_UART_RxCpltCallback+0x6a>
        }
        // 
        else {
            rx_index = 0;
 80017dc:	4b07      	ldr	r3, [pc, #28]	@ (80017fc <HAL_UART_RxCpltCallback+0x84>)
 80017de:	2200      	movs	r2, #0
 80017e0:	701a      	strb	r2, [r3, #0]
        }

        // 
        HAL_UART_Receive_IT(&huart1, &rx_char, 1);
 80017e2:	2201      	movs	r2, #1
 80017e4:	4904      	ldr	r1, [pc, #16]	@ (80017f8 <HAL_UART_RxCpltCallback+0x80>)
 80017e6:	4808      	ldr	r0, [pc, #32]	@ (8001808 <HAL_UART_RxCpltCallback+0x90>)
 80017e8:	f002 fc83 	bl	80040f2 <HAL_UART_Receive_IT>
    }
}
 80017ec:	bf00      	nop
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40013800 	.word	0x40013800
 80017f8:	200003bf 	.word	0x200003bf
 80017fc:	2000022a 	.word	0x2000022a
 8001800:	200001f8 	.word	0x200001f8
 8001804:	2000022b 	.word	0x2000022b
 8001808:	20000420 	.word	0x20000420

0800180c <parse_command>:

// 
void parse_command(const char* cmd) {
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
    // 

    // 
    if(strncmp(cmd, "START", 5) == 0) {
 8001814:	2205      	movs	r2, #5
 8001816:	4931      	ldr	r1, [pc, #196]	@ (80018dc <parse_command+0xd0>)
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f004 f9cc 	bl	8005bb6 <strncmp>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d109      	bne.n	8001838 <parse_command+0x2c>
        // 
        point_count = 0;
 8001824:	4b2e      	ldr	r3, [pc, #184]	@ (80018e0 <parse_command+0xd4>)
 8001826:	2200      	movs	r2, #0
 8001828:	701a      	strb	r2, [r3, #0]
        receiving_path = 1;
 800182a:	4b2e      	ldr	r3, [pc, #184]	@ (80018e4 <parse_command+0xd8>)
 800182c:	2201      	movs	r2, #1
 800182e:	701a      	strb	r2, [r3, #0]
        path_received = 0;
 8001830:	4b2d      	ldr	r3, [pc, #180]	@ (80018e8 <parse_command+0xdc>)
 8001832:	2200      	movs	r2, #0
 8001834:	701a      	strb	r2, [r3, #0]
                // 
                printf(" %d: (%d, %d)\n", point_count, x, y);
            }
        }
    }
}
 8001836:	e04d      	b.n	80018d4 <parse_command+0xc8>
    else if(strncmp(cmd, "END", 3) == 0) {
 8001838:	2203      	movs	r2, #3
 800183a:	492c      	ldr	r1, [pc, #176]	@ (80018ec <parse_command+0xe0>)
 800183c:	6878      	ldr	r0, [r7, #4]
 800183e:	f004 f9ba 	bl	8005bb6 <strncmp>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d10c      	bne.n	8001862 <parse_command+0x56>
        receiving_path = 0;
 8001848:	4b26      	ldr	r3, [pc, #152]	@ (80018e4 <parse_command+0xd8>)
 800184a:	2200      	movs	r2, #0
 800184c:	701a      	strb	r2, [r3, #0]
        path_received = 1;
 800184e:	4b26      	ldr	r3, [pc, #152]	@ (80018e8 <parse_command+0xdc>)
 8001850:	2201      	movs	r2, #1
 8001852:	701a      	strb	r2, [r3, #0]
        printf(" %d \n", point_count);
 8001854:	4b22      	ldr	r3, [pc, #136]	@ (80018e0 <parse_command+0xd4>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	4619      	mov	r1, r3
 800185a:	4825      	ldr	r0, [pc, #148]	@ (80018f0 <parse_command+0xe4>)
 800185c:	f004 f8fe 	bl	8005a5c <iprintf>
}
 8001860:	e038      	b.n	80018d4 <parse_command+0xc8>
    else if(strncmp(cmd, "P:", 2) == 0 && receiving_path) {
 8001862:	2202      	movs	r2, #2
 8001864:	4923      	ldr	r1, [pc, #140]	@ (80018f4 <parse_command+0xe8>)
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f004 f9a5 	bl	8005bb6 <strncmp>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d130      	bne.n	80018d4 <parse_command+0xc8>
 8001872:	4b1c      	ldr	r3, [pc, #112]	@ (80018e4 <parse_command+0xd8>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d02c      	beq.n	80018d4 <parse_command+0xc8>
        if(sscanf(cmd, "P:%hu,%hu", &x, &y) == 2) {
 800187a:	f107 030c 	add.w	r3, r7, #12
 800187e:	f107 020e 	add.w	r2, r7, #14
 8001882:	491d      	ldr	r1, [pc, #116]	@ (80018f8 <parse_command+0xec>)
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f004 f91d 	bl	8005ac4 <siscanf>
 800188a:	4603      	mov	r3, r0
 800188c:	2b02      	cmp	r3, #2
 800188e:	d121      	bne.n	80018d4 <parse_command+0xc8>
            if(point_count < 100) {
 8001890:	4b13      	ldr	r3, [pc, #76]	@ (80018e0 <parse_command+0xd4>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b63      	cmp	r3, #99	@ 0x63
 8001896:	d81d      	bhi.n	80018d4 <parse_command+0xc8>
                path_points[point_count].x = x;
 8001898:	4b11      	ldr	r3, [pc, #68]	@ (80018e0 <parse_command+0xd4>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	461a      	mov	r2, r3
 800189e:	89f9      	ldrh	r1, [r7, #14]
 80018a0:	4b16      	ldr	r3, [pc, #88]	@ (80018fc <parse_command+0xf0>)
 80018a2:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
                path_points[point_count].y = y;
 80018a6:	4b0e      	ldr	r3, [pc, #56]	@ (80018e0 <parse_command+0xd4>)
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	89b9      	ldrh	r1, [r7, #12]
 80018ac:	4a13      	ldr	r2, [pc, #76]	@ (80018fc <parse_command+0xf0>)
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	4413      	add	r3, r2
 80018b2:	460a      	mov	r2, r1
 80018b4:	805a      	strh	r2, [r3, #2]
                point_count++;
 80018b6:	4b0a      	ldr	r3, [pc, #40]	@ (80018e0 <parse_command+0xd4>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	3301      	adds	r3, #1
 80018bc:	b2da      	uxtb	r2, r3
 80018be:	4b08      	ldr	r3, [pc, #32]	@ (80018e0 <parse_command+0xd4>)
 80018c0:	701a      	strb	r2, [r3, #0]
                printf(" %d: (%d, %d)\n", point_count, x, y);
 80018c2:	4b07      	ldr	r3, [pc, #28]	@ (80018e0 <parse_command+0xd4>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	4619      	mov	r1, r3
 80018c8:	89fb      	ldrh	r3, [r7, #14]
 80018ca:	461a      	mov	r2, r3
 80018cc:	89bb      	ldrh	r3, [r7, #12]
 80018ce:	480c      	ldr	r0, [pc, #48]	@ (8001900 <parse_command+0xf4>)
 80018d0:	f004 f8c4 	bl	8005a5c <iprintf>
}
 80018d4:	bf00      	nop
 80018d6:	3710      	adds	r7, #16
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	0800ab98 	.word	0x0800ab98
 80018e0:	200003bc 	.word	0x200003bc
 80018e4:	200003be 	.word	0x200003be
 80018e8:	200003bd 	.word	0x200003bd
 80018ec:	0800aba0 	.word	0x0800aba0
 80018f0:	0800aba4 	.word	0x0800aba4
 80018f4:	0800abc8 	.word	0x0800abc8
 80018f8:	0800abcc 	.word	0x0800abcc
 80018fc:	2000022c 	.word	0x2000022c
 8001900:	0800abd8 	.word	0x0800abd8

08001904 <detect_keys>:
int detect_keys(){
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_RESET &&
 8001908:	2110      	movs	r1, #16
 800190a:	4823      	ldr	r0, [pc, #140]	@ (8001998 <detect_keys+0x94>)
 800190c:	f001 fab0 	bl	8002e70 <HAL_GPIO_ReadPin>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d10f      	bne.n	8001936 <detect_keys+0x32>
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 8001916:	2120      	movs	r1, #32
 8001918:	481f      	ldr	r0, [pc, #124]	@ (8001998 <detect_keys+0x94>)
 800191a:	f001 faa9 	bl	8002e70 <HAL_GPIO_ReadPin>
 800191e:	4603      	mov	r3, r0
	if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_RESET &&
 8001920:	2b01      	cmp	r3, #1
 8001922:	d108      	bne.n	8001936 <detect_keys+0x32>
			HAL_GPIO_ReadPin(K3_GPIO_Port, K3_Pin) == GPIO_PIN_RESET)
 8001924:	2101      	movs	r1, #1
 8001926:	481d      	ldr	r0, [pc, #116]	@ (800199c <detect_keys+0x98>)
 8001928:	f001 faa2 	bl	8002e70 <HAL_GPIO_ReadPin>
 800192c:	4603      	mov	r3, r0
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 800192e:	2b00      	cmp	r3, #0
 8001930:	d101      	bne.n	8001936 <detect_keys+0x32>
		return 1;
 8001932:	2301      	movs	r3, #1
 8001934:	e02e      	b.n	8001994 <detect_keys+0x90>
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 8001936:	2110      	movs	r1, #16
 8001938:	4817      	ldr	r0, [pc, #92]	@ (8001998 <detect_keys+0x94>)
 800193a:	f001 fa99 	bl	8002e70 <HAL_GPIO_ReadPin>
 800193e:	4603      	mov	r3, r0
 8001940:	2b01      	cmp	r3, #1
 8001942:	d10f      	bne.n	8001964 <detect_keys+0x60>
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_RESET &&
 8001944:	2120      	movs	r1, #32
 8001946:	4814      	ldr	r0, [pc, #80]	@ (8001998 <detect_keys+0x94>)
 8001948:	f001 fa92 	bl	8002e70 <HAL_GPIO_ReadPin>
 800194c:	4603      	mov	r3, r0
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 800194e:	2b00      	cmp	r3, #0
 8001950:	d108      	bne.n	8001964 <detect_keys+0x60>
			HAL_GPIO_ReadPin(K3_GPIO_Port, K3_Pin) == GPIO_PIN_RESET)
 8001952:	2101      	movs	r1, #1
 8001954:	4811      	ldr	r0, [pc, #68]	@ (800199c <detect_keys+0x98>)
 8001956:	f001 fa8b 	bl	8002e70 <HAL_GPIO_ReadPin>
 800195a:	4603      	mov	r3, r0
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_RESET &&
 800195c:	2b00      	cmp	r3, #0
 800195e:	d101      	bne.n	8001964 <detect_keys+0x60>
		return 2;
 8001960:	2302      	movs	r3, #2
 8001962:	e017      	b.n	8001994 <detect_keys+0x90>
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 8001964:	2110      	movs	r1, #16
 8001966:	480c      	ldr	r0, [pc, #48]	@ (8001998 <detect_keys+0x94>)
 8001968:	f001 fa82 	bl	8002e70 <HAL_GPIO_ReadPin>
 800196c:	4603      	mov	r3, r0
 800196e:	2b01      	cmp	r3, #1
 8001970:	d10f      	bne.n	8001992 <detect_keys+0x8e>
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 8001972:	2120      	movs	r1, #32
 8001974:	4808      	ldr	r0, [pc, #32]	@ (8001998 <detect_keys+0x94>)
 8001976:	f001 fa7b 	bl	8002e70 <HAL_GPIO_ReadPin>
 800197a:	4603      	mov	r3, r0
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 800197c:	2b01      	cmp	r3, #1
 800197e:	d108      	bne.n	8001992 <detect_keys+0x8e>
			HAL_GPIO_ReadPin(K3_GPIO_Port, K3_Pin) == GPIO_PIN_SET)
 8001980:	2101      	movs	r1, #1
 8001982:	4806      	ldr	r0, [pc, #24]	@ (800199c <detect_keys+0x98>)
 8001984:	f001 fa74 	bl	8002e70 <HAL_GPIO_ReadPin>
 8001988:	4603      	mov	r3, r0
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 800198a:	2b01      	cmp	r3, #1
 800198c:	d101      	bne.n	8001992 <detect_keys+0x8e>
		return 3;
 800198e:	2303      	movs	r3, #3
 8001990:	e000      	b.n	8001994 <detect_keys+0x90>
	else
		return 0;
 8001992:	2300      	movs	r3, #0
}
 8001994:	4618      	mov	r0, r3
 8001996:	bd80      	pop	{r7, pc}
 8001998:	40011000 	.word	0x40011000
 800199c:	40010800 	.word	0x40010800

080019a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019a6:	f000 fdf9 	bl	800259c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019aa:	f000 f821 	bl	80019f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019ae:	f7ff fe15 	bl	80015dc <MX_GPIO_Init>
  MX_TIM3_Init();
 80019b2:	f000 fc49 	bl	8002248 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80019b6:	f000 fd4d 	bl	8002454 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	turn_in_place(1);
 80019ba:	2001      	movs	r0, #1
 80019bc:	f7ff fdb0 	bl	8001520 <turn_in_place>
	HAL_Delay(500);
 80019c0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80019c4:	f000 fe4c 	bl	8002660 <HAL_Delay>
	uart_init();
 80019c8:	f7ff feb6 	bl	8001738 <uart_init>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		int key = detect_keys();
 80019cc:	f7ff ff9a 	bl	8001904 <detect_keys>
 80019d0:	6078      	str	r0, [r7, #4]
		/*if(rxBuffer[1] == 'r'){
			key = 1;
		}*/
		if (key == 1) {
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d102      	bne.n	80019de <main+0x3e>
			mode1_loop(); // 
 80019d8:	f000 f856 	bl	8001a88 <mode1_loop>
 80019dc:	e7f6      	b.n	80019cc <main+0x2c>
		}
		else if (key == 2) {
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d102      	bne.n	80019ea <main+0x4a>
			mode2_loop(); // 
 80019e4:	f000 fa3a 	bl	8001e5c <mode2_loop>
 80019e8:	e7f0      	b.n	80019cc <main+0x2c>
		}
		else {
			stop_motors();
 80019ea:	f7ff fd65 	bl	80014b8 <stop_motors>
	{
 80019ee:	e7ed      	b.n	80019cc <main+0x2c>

080019f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b090      	sub	sp, #64	@ 0x40
 80019f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019f6:	f107 0318 	add.w	r3, r7, #24
 80019fa:	2228      	movs	r2, #40	@ 0x28
 80019fc:	2100      	movs	r1, #0
 80019fe:	4618      	mov	r0, r3
 8001a00:	f004 f8d1 	bl	8005ba6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a04:	1d3b      	adds	r3, r7, #4
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
 8001a0c:	609a      	str	r2, [r3, #8]
 8001a0e:	60da      	str	r2, [r3, #12]
 8001a10:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a12:	2301      	movs	r3, #1
 8001a14:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a16:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a1a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a20:	2301      	movs	r3, #1
 8001a22:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a24:	2302      	movs	r3, #2
 8001a26:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a28:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a2e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a34:	f107 0318 	add.w	r3, r7, #24
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f001 fa49 	bl	8002ed0 <HAL_RCC_OscConfig>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001a44:	f000 f819 	bl	8001a7a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a48:	230f      	movs	r3, #15
 8001a4a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a50:	2300      	movs	r3, #0
 8001a52:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a58:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a5e:	1d3b      	adds	r3, r7, #4
 8001a60:	2102      	movs	r1, #2
 8001a62:	4618      	mov	r0, r3
 8001a64:	f001 fcb6 	bl	80033d4 <HAL_RCC_ClockConfig>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001a6e:	f000 f804 	bl	8001a7a <Error_Handler>
  }
}
 8001a72:	bf00      	nop
 8001a74:	3740      	adds	r7, #64	@ 0x40
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a7e:	b672      	cpsid	i
}
 8001a80:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001a82:	bf00      	nop
 8001a84:	e7fd      	b.n	8001a82 <Error_Handler+0x8>
	...

08001a88 <mode1_loop>:



int turn_time = 70;
int move_time = 25;
void mode1_loop(void) {
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0

    // 
    while(1) {
    	turn_in_place(1);
 8001a8c:	2001      	movs	r0, #1
 8001a8e:	f7ff fd47 	bl	8001520 <turn_in_place>
    	HAL_Delay(500);
 8001a92:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a96:	f000 fde3 	bl	8002660 <HAL_Delay>
        if(rx_ready) {
 8001a9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b0c <mode1_loop+0x84>)
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d009      	beq.n	8001ab8 <mode1_loop+0x30>
            parse_command(rx_buffer);
 8001aa4:	481a      	ldr	r0, [pc, #104]	@ (8001b10 <mode1_loop+0x88>)
 8001aa6:	f7ff feb1 	bl	800180c <parse_command>
            rx_ready = 0;
 8001aaa:	4b18      	ldr	r3, [pc, #96]	@ (8001b0c <mode1_loop+0x84>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	701a      	strb	r2, [r3, #0]

            if(receiving_path) {
 8001ab0:	4b18      	ldr	r3, [pc, #96]	@ (8001b14 <mode1_loop+0x8c>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d103      	bne.n	8001ac0 <mode1_loop+0x38>
                break;
            }
        }
        HAL_Delay(10);
 8001ab8:	200a      	movs	r0, #10
 8001aba:	f000 fdd1 	bl	8002660 <HAL_Delay>
    	turn_in_place(1);
 8001abe:	e7e5      	b.n	8001a8c <mode1_loop+0x4>
                break;
 8001ac0:	bf00      	nop
    }

    // 
    while(receiving_path) {
 8001ac2:	e00d      	b.n	8001ae0 <mode1_loop+0x58>
        if(rx_ready) {
 8001ac4:	4b11      	ldr	r3, [pc, #68]	@ (8001b0c <mode1_loop+0x84>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d005      	beq.n	8001ada <mode1_loop+0x52>
            parse_command(rx_buffer);
 8001ace:	4810      	ldr	r0, [pc, #64]	@ (8001b10 <mode1_loop+0x88>)
 8001ad0:	f7ff fe9c 	bl	800180c <parse_command>
            rx_ready = 0;
 8001ad4:	4b0d      	ldr	r3, [pc, #52]	@ (8001b0c <mode1_loop+0x84>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	701a      	strb	r2, [r3, #0]
        }
        HAL_Delay(10);
 8001ada:	200a      	movs	r0, #10
 8001adc:	f000 fdc0 	bl	8002660 <HAL_Delay>
    while(receiving_path) {
 8001ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b14 <mode1_loop+0x8c>)
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d1ed      	bne.n	8001ac4 <mode1_loop+0x3c>
    }

    // 
    if(path_received && point_count > 0) {
 8001ae8:	4b0b      	ldr	r3, [pc, #44]	@ (8001b18 <mode1_loop+0x90>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d005      	beq.n	8001afc <mode1_loop+0x74>
 8001af0:	4b0a      	ldr	r3, [pc, #40]	@ (8001b1c <mode1_loop+0x94>)
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <mode1_loop+0x74>
        execute_path();
 8001af8:	f000 f812 	bl	8001b20 <execute_path>
    }

    // 
    path_received = 0;
 8001afc:	4b06      	ldr	r3, [pc, #24]	@ (8001b18 <mode1_loop+0x90>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	701a      	strb	r2, [r3, #0]
    point_count = 0;
 8001b02:	4b06      	ldr	r3, [pc, #24]	@ (8001b1c <mode1_loop+0x94>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	701a      	strb	r2, [r3, #0]
}
 8001b08:	bf00      	nop
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	2000022b 	.word	0x2000022b
 8001b10:	200001f8 	.word	0x200001f8
 8001b14:	200003be 	.word	0x200003be
 8001b18:	200003bd 	.word	0x200003bd
 8001b1c:	200003bc 	.word	0x200003bc

08001b20 <execute_path>:

// 
void execute_path(void) {
 8001b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b24:	b08d      	sub	sp, #52	@ 0x34
 8001b26:	af00      	add	r7, sp, #0

    float current_angle = 90.0;  // 
 8001b28:	4b81      	ldr	r3, [pc, #516]	@ (8001d30 <execute_path+0x210>)
 8001b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t x0 = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	857b      	strh	r3, [r7, #42]	@ 0x2a
    uint16_t y0 = 320;           // 
 8001b30:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001b34:	853b      	strh	r3, [r7, #40]	@ 0x28

    for(int i = 0; i < point_count; i++) {
 8001b36:	2300      	movs	r3, #0
 8001b38:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b3a:	e176      	b.n	8001e2a <execute_path+0x30a>
        uint16_t x = path_points[i].x;
 8001b3c:	4a7d      	ldr	r2, [pc, #500]	@ (8001d34 <execute_path+0x214>)
 8001b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b40:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8001b44:	83fb      	strh	r3, [r7, #30]
        uint16_t y = path_points[i].y;
 8001b46:	4a7b      	ldr	r2, [pc, #492]	@ (8001d34 <execute_path+0x214>)
 8001b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	4413      	add	r3, r2
 8001b4e:	885b      	ldrh	r3, [r3, #2]
 8001b50:	83bb      	strh	r3, [r7, #28]


        // 
        int diff_y = y0 - y;
 8001b52:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001b54:	8bbb      	ldrh	r3, [r7, #28]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	61bb      	str	r3, [r7, #24]
        int diff_x = x - x0;
 8001b5a:	8bfa      	ldrh	r2, [r7, #30]
 8001b5c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	617b      	str	r3, [r7, #20]

        // 
        if(diff_x == 0) {
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d123      	bne.n	8001bb0 <execute_path+0x90>
            if(diff_y > 0) {
 8001b68:	69bb      	ldr	r3, [r7, #24]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f340 8129 	ble.w	8001dc2 <execute_path+0x2a2>
                turn_in_place(180.0);
 8001b70:	20b4      	movs	r0, #180	@ 0xb4
 8001b72:	f7ff fcd5 	bl	8001520 <turn_in_place>
                HAL_Delay(turn_time * 2);
 8001b76:	4b70      	ldr	r3, [pc, #448]	@ (8001d38 <execute_path+0x218>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f000 fd6f 	bl	8002660 <HAL_Delay>
                stop_motors();
 8001b82:	f7ff fc99 	bl	80014b8 <stop_motors>
                current_angle -= 180.0;
 8001b86:	496d      	ldr	r1, [pc, #436]	@ (8001d3c <execute_path+0x21c>)
 8001b88:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001b8a:	f7ff f85d 	bl	8000c48 <__aeabi_fsub>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
                if(current_angle < -180) current_angle += 360.0;
 8001b92:	496b      	ldr	r1, [pc, #428]	@ (8001d40 <execute_path+0x220>)
 8001b94:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001b96:	f7ff faff 	bl	8001198 <__aeabi_fcmplt>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	f000 8110 	beq.w	8001dc2 <execute_path+0x2a2>
 8001ba2:	4968      	ldr	r1, [pc, #416]	@ (8001d44 <execute_path+0x224>)
 8001ba4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001ba6:	f7ff f851 	bl	8000c4c <__addsf3>
 8001baa:	4603      	mov	r3, r0
 8001bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bae:	e108      	b.n	8001dc2 <execute_path+0x2a2>
            }
        }
        else if(diff_y == 0) {
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d17c      	bne.n	8001cb0 <execute_path+0x190>
            if(diff_x > 0) {
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	dd3c      	ble.n	8001c36 <execute_path+0x116>
                turn_in_place(current_angle - 90.0);
 8001bbc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001bbe:	f7fe fc9f 	bl	8000500 <__aeabi_f2d>
 8001bc2:	f04f 0200 	mov.w	r2, #0
 8001bc6:	4b60      	ldr	r3, [pc, #384]	@ (8001d48 <execute_path+0x228>)
 8001bc8:	f7fe fb3a 	bl	8000240 <__aeabi_dsub>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	460b      	mov	r3, r1
 8001bd0:	4610      	mov	r0, r2
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	f7fe ff9c 	bl	8000b10 <__aeabi_d2iz>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff fca0 	bl	8001520 <turn_in_place>
                uint8_t turning_time = turn_time * fabs(current_angle - 90.0);
 8001be0:	4b55      	ldr	r3, [pc, #340]	@ (8001d38 <execute_path+0x218>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7fe fc79 	bl	80004dc <__aeabi_i2d>
 8001bea:	4682      	mov	sl, r0
 8001bec:	468b      	mov	fp, r1
 8001bee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001bf0:	f7fe fc86 	bl	8000500 <__aeabi_f2d>
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	4b53      	ldr	r3, [pc, #332]	@ (8001d48 <execute_path+0x228>)
 8001bfa:	f7fe fb21 	bl	8000240 <__aeabi_dsub>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	460b      	mov	r3, r1
 8001c02:	4614      	mov	r4, r2
 8001c04:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001c08:	4622      	mov	r2, r4
 8001c0a:	462b      	mov	r3, r5
 8001c0c:	4650      	mov	r0, sl
 8001c0e:	4659      	mov	r1, fp
 8001c10:	f7fe fcce 	bl	80005b0 <__aeabi_dmul>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	4610      	mov	r0, r2
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	f7fe ffa0 	bl	8000b60 <__aeabi_d2uiz>
 8001c20:	4603      	mov	r3, r0
 8001c22:	727b      	strb	r3, [r7, #9]
                HAL_Delay(turning_time);
 8001c24:	7a7b      	ldrb	r3, [r7, #9]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f000 fd1a 	bl	8002660 <HAL_Delay>
                stop_motors();
 8001c2c:	f7ff fc44 	bl	80014b8 <stop_motors>
                current_angle = 90.0;
 8001c30:	4b3f      	ldr	r3, [pc, #252]	@ (8001d30 <execute_path+0x210>)
 8001c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c34:	e0c5      	b.n	8001dc2 <execute_path+0x2a2>
            } else {
                turn_in_place(current_angle + 90.0);
 8001c36:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001c38:	f7fe fc62 	bl	8000500 <__aeabi_f2d>
 8001c3c:	f04f 0200 	mov.w	r2, #0
 8001c40:	4b41      	ldr	r3, [pc, #260]	@ (8001d48 <execute_path+0x228>)
 8001c42:	f7fe faff 	bl	8000244 <__adddf3>
 8001c46:	4602      	mov	r2, r0
 8001c48:	460b      	mov	r3, r1
 8001c4a:	4610      	mov	r0, r2
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	f7fe ff5f 	bl	8000b10 <__aeabi_d2iz>
 8001c52:	4603      	mov	r3, r0
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff fc63 	bl	8001520 <turn_in_place>
                uint8_t turning_time = turn_time * fabs(current_angle + 90.0);
 8001c5a:	4b37      	ldr	r3, [pc, #220]	@ (8001d38 <execute_path+0x218>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7fe fc3c 	bl	80004dc <__aeabi_i2d>
 8001c64:	4682      	mov	sl, r0
 8001c66:	468b      	mov	fp, r1
 8001c68:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001c6a:	f7fe fc49 	bl	8000500 <__aeabi_f2d>
 8001c6e:	f04f 0200 	mov.w	r2, #0
 8001c72:	4b35      	ldr	r3, [pc, #212]	@ (8001d48 <execute_path+0x228>)
 8001c74:	f7fe fae6 	bl	8000244 <__adddf3>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	4690      	mov	r8, r2
 8001c7e:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8001c82:	4642      	mov	r2, r8
 8001c84:	464b      	mov	r3, r9
 8001c86:	4650      	mov	r0, sl
 8001c88:	4659      	mov	r1, fp
 8001c8a:	f7fe fc91 	bl	80005b0 <__aeabi_dmul>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	460b      	mov	r3, r1
 8001c92:	4610      	mov	r0, r2
 8001c94:	4619      	mov	r1, r3
 8001c96:	f7fe ff63 	bl	8000b60 <__aeabi_d2uiz>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	72bb      	strb	r3, [r7, #10]
                HAL_Delay(turning_time);
 8001c9e:	7abb      	ldrb	r3, [r7, #10]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f000 fcdd 	bl	8002660 <HAL_Delay>
                stop_motors();
 8001ca6:	f7ff fc07 	bl	80014b8 <stop_motors>
                current_angle = -90.0;
 8001caa:	4b28      	ldr	r3, [pc, #160]	@ (8001d4c <execute_path+0x22c>)
 8001cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001cae:	e088      	b.n	8001dc2 <execute_path+0x2a2>
            }
        }
        else {
            float rad = atan2f(diff_y, diff_x);
 8001cb0:	69b8      	ldr	r0, [r7, #24]
 8001cb2:	f7ff f87f 	bl	8000db4 <__aeabi_i2f>
 8001cb6:	4606      	mov	r6, r0
 8001cb8:	6978      	ldr	r0, [r7, #20]
 8001cba:	f7ff f87b 	bl	8000db4 <__aeabi_i2f>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4630      	mov	r0, r6
 8001cc4:	f007 ff3c 	bl	8009b40 <atan2f>
 8001cc8:	6138      	str	r0, [r7, #16]
            float ang = rad * 180.0 / PI;
 8001cca:	6938      	ldr	r0, [r7, #16]
 8001ccc:	f7fe fc18 	bl	8000500 <__aeabi_f2d>
 8001cd0:	f04f 0200 	mov.w	r2, #0
 8001cd4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d50 <execute_path+0x230>)
 8001cd6:	f7fe fc6b 	bl	80005b0 <__aeabi_dmul>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	460b      	mov	r3, r1
 8001cde:	4610      	mov	r0, r2
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	a311      	add	r3, pc, #68	@ (adr r3, 8001d28 <execute_path+0x208>)
 8001ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce8:	f7fe fd8c 	bl	8000804 <__aeabi_ddiv>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	4610      	mov	r0, r2
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	f7fe ff54 	bl	8000ba0 <__aeabi_d2f>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	60fb      	str	r3, [r7, #12]
            float rot_angle = current_angle - ang;
 8001cfc:	68f9      	ldr	r1, [r7, #12]
 8001cfe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001d00:	f7fe ffa2 	bl	8000c48 <__aeabi_fsub>
 8001d04:	4603      	mov	r3, r0
 8001d06:	623b      	str	r3, [r7, #32]

            // [-180, 180]
            if(rot_angle > 180) rot_angle -= 360.0;
 8001d08:	490c      	ldr	r1, [pc, #48]	@ (8001d3c <execute_path+0x21c>)
 8001d0a:	6a38      	ldr	r0, [r7, #32]
 8001d0c:	f7ff fa62 	bl	80011d4 <__aeabi_fcmpgt>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d01e      	beq.n	8001d54 <execute_path+0x234>
 8001d16:	490b      	ldr	r1, [pc, #44]	@ (8001d44 <execute_path+0x224>)
 8001d18:	6a38      	ldr	r0, [r7, #32]
 8001d1a:	f7fe ff95 	bl	8000c48 <__aeabi_fsub>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	623b      	str	r3, [r7, #32]
 8001d22:	e024      	b.n	8001d6e <execute_path+0x24e>
 8001d24:	f3af 8000 	nop.w
 8001d28:	53c8d4f1 	.word	0x53c8d4f1
 8001d2c:	400921fb 	.word	0x400921fb
 8001d30:	42b40000 	.word	0x42b40000
 8001d34:	2000022c 	.word	0x2000022c
 8001d38:	20000000 	.word	0x20000000
 8001d3c:	43340000 	.word	0x43340000
 8001d40:	c3340000 	.word	0xc3340000
 8001d44:	43b40000 	.word	0x43b40000
 8001d48:	40568000 	.word	0x40568000
 8001d4c:	c2b40000 	.word	0xc2b40000
 8001d50:	40668000 	.word	0x40668000
            else if(rot_angle < -180) rot_angle += 360.0;
 8001d54:	493b      	ldr	r1, [pc, #236]	@ (8001e44 <execute_path+0x324>)
 8001d56:	6a38      	ldr	r0, [r7, #32]
 8001d58:	f7ff fa1e 	bl	8001198 <__aeabi_fcmplt>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d005      	beq.n	8001d6e <execute_path+0x24e>
 8001d62:	4939      	ldr	r1, [pc, #228]	@ (8001e48 <execute_path+0x328>)
 8001d64:	6a38      	ldr	r0, [r7, #32]
 8001d66:	f7fe ff71 	bl	8000c4c <__addsf3>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	623b      	str	r3, [r7, #32]

            turn_in_place(rot_angle);
 8001d6e:	6a38      	ldr	r0, [r7, #32]
 8001d70:	f7ff fa50 	bl	8001214 <__aeabi_f2iz>
 8001d74:	4603      	mov	r3, r0
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7ff fbd2 	bl	8001520 <turn_in_place>
            uint8_t turning_time = turn_time * fabs(rot_angle);
 8001d7c:	4b33      	ldr	r3, [pc, #204]	@ (8001e4c <execute_path+0x32c>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7fe fbab 	bl	80004dc <__aeabi_i2d>
 8001d86:	4682      	mov	sl, r0
 8001d88:	468b      	mov	fp, r1
 8001d8a:	6a3b      	ldr	r3, [r7, #32]
 8001d8c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7fe fbb5 	bl	8000500 <__aeabi_f2d>
 8001d96:	4602      	mov	r2, r0
 8001d98:	460b      	mov	r3, r1
 8001d9a:	4650      	mov	r0, sl
 8001d9c:	4659      	mov	r1, fp
 8001d9e:	f7fe fc07 	bl	80005b0 <__aeabi_dmul>
 8001da2:	4602      	mov	r2, r0
 8001da4:	460b      	mov	r3, r1
 8001da6:	4610      	mov	r0, r2
 8001da8:	4619      	mov	r1, r3
 8001daa:	f7fe fed9 	bl	8000b60 <__aeabi_d2uiz>
 8001dae:	4603      	mov	r3, r0
 8001db0:	72fb      	strb	r3, [r7, #11]
            HAL_Delay(turning_time);
 8001db2:	7afb      	ldrb	r3, [r7, #11]
 8001db4:	4618      	mov	r0, r3
 8001db6:	f000 fc53 	bl	8002660 <HAL_Delay>
            stop_motors();
 8001dba:	f7ff fb7d 	bl	80014b8 <stop_motors>
            current_angle = ang;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        // 
        float distance = sqrtf(diff_x * diff_x + diff_y * diff_y);
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	fb03 f203 	mul.w	r2, r3, r3
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	fb03 f303 	mul.w	r3, r3, r3
 8001dce:	4413      	add	r3, r2
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7fe ffef 	bl	8000db4 <__aeabi_i2f>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f007 feb3 	bl	8009b44 <sqrtf>
 8001dde:	6078      	str	r0, [r7, #4]
        forward_with_length();
 8001de0:	f7ff fbe0 	bl	80015a4 <forward_with_length>
        HAL_Delay(move_time * distance / 100);
 8001de4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e50 <execute_path+0x330>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7fe ffe3 	bl	8000db4 <__aeabi_i2f>
 8001dee:	4603      	mov	r3, r0
 8001df0:	6879      	ldr	r1, [r7, #4]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff f832 	bl	8000e5c <__aeabi_fmul>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	4916      	ldr	r1, [pc, #88]	@ (8001e54 <execute_path+0x334>)
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff f8e1 	bl	8000fc4 <__aeabi_fdiv>
 8001e02:	4603      	mov	r3, r0
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff fa2b 	bl	8001260 <__aeabi_f2uiz>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f000 fc27 	bl	8002660 <HAL_Delay>
        stop_motors();
 8001e12:	f7ff fb51 	bl	80014b8 <stop_motors>

        // 
        x0 = x;
 8001e16:	8bfb      	ldrh	r3, [r7, #30]
 8001e18:	857b      	strh	r3, [r7, #42]	@ 0x2a
        y0 = y;
 8001e1a:	8bbb      	ldrh	r3, [r7, #28]
 8001e1c:	853b      	strh	r3, [r7, #40]	@ 0x28
        // 
        //char feedback[30];
        //snprintf(feedback, 30, "AT:%d,%d", x, y);
        //bt_send_string(feedback);

        HAL_Delay(100);  // 
 8001e1e:	2064      	movs	r0, #100	@ 0x64
 8001e20:	f000 fc1e 	bl	8002660 <HAL_Delay>
    for(int i = 0; i < point_count; i++) {
 8001e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e26:	3301      	adds	r3, #1
 8001e28:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e58 <execute_path+0x338>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e32:	4293      	cmp	r3, r2
 8001e34:	f6ff ae82 	blt.w	8001b3c <execute_path+0x1c>
    }

}
 8001e38:	bf00      	nop
 8001e3a:	bf00      	nop
 8001e3c:	3734      	adds	r7, #52	@ 0x34
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e44:	c3340000 	.word	0xc3340000
 8001e48:	43b40000 	.word	0x43b40000
 8001e4c:	20000000 	.word	0x20000000
 8001e50:	20000004 	.word	0x20000004
 8001e54:	42c80000 	.word	0x42c80000
 8001e58:	200003bc 	.word	0x200003bc

08001e5c <mode2_loop>:

// PWM 
extern uint16_t pwm_map(float duty);


void mode2_loop(void){
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
    init_motors();
 8001e62:	f7ff fa53 	bl	800130c <init_motors>


    num_count = 0;
 8001e66:	4b2a      	ldr	r3, [pc, #168]	@ (8001f10 <mode2_loop+0xb4>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	701a      	strb	r2, [r3, #0]
    while(rxBuffer[1]!='s'){
 8001e6c:	e047      	b.n	8001efe <mode2_loop+0xa2>
        // 
    	uint8_t left_detect  = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4); // 0 = 
 8001e6e:	2110      	movs	r1, #16
 8001e70:	4828      	ldr	r0, [pc, #160]	@ (8001f14 <mode2_loop+0xb8>)
 8001e72:	f000 fffd 	bl	8002e70 <HAL_GPIO_ReadPin>
 8001e76:	4603      	mov	r3, r0
 8001e78:	71fb      	strb	r3, [r7, #7]
    	uint8_t right_detect = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5); // 0 = 
 8001e7a:	2120      	movs	r1, #32
 8001e7c:	4825      	ldr	r0, [pc, #148]	@ (8001f14 <mode2_loop+0xb8>)
 8001e7e:	f000 fff7 	bl	8002e70 <HAL_GPIO_ReadPin>
 8001e82:	4603      	mov	r3, r0
 8001e84:	71bb      	strb	r3, [r7, #6]


        // --- 1    ---
        if(left_detect && right_detect){
 8001e86:	79fb      	ldrb	r3, [r7, #7]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d00c      	beq.n	8001ea6 <mode2_loop+0x4a>
 8001e8c:	79bb      	ldrb	r3, [r7, #6]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d009      	beq.n	8001ea6 <mode2_loop+0x4a>
            stop_motors();
 8001e92:	f7ff fb11 	bl	80014b8 <stop_motors>
            traj_update(0, 0,0);
 8001e96:	2200      	movs	r2, #0
 8001e98:	f04f 0100 	mov.w	r1, #0
 8001e9c:	f04f 0000 	mov.w	r0, #0
 8001ea0:	f000 fa46 	bl	8002330 <traj_update>
 8001ea4:	e028      	b.n	8001ef8 <mode2_loop+0x9c>

        }
        // --- 2    ---
        else if(!left_detect && right_detect){
 8001ea6:	79fb      	ldrb	r3, [r7, #7]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d10a      	bne.n	8001ec2 <mode2_loop+0x66>
 8001eac:	79bb      	ldrb	r3, [r7, #6]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d007      	beq.n	8001ec2 <mode2_loop+0x66>
            turn_right_half();
 8001eb2:	f7ff facd 	bl	8001450 <turn_right_half>
            traj_update(V_HALF, -V_HALF,0);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	4917      	ldr	r1, [pc, #92]	@ (8001f18 <mode2_loop+0xbc>)
 8001eba:	4818      	ldr	r0, [pc, #96]	@ (8001f1c <mode2_loop+0xc0>)
 8001ebc:	f000 fa38 	bl	8002330 <traj_update>
 8001ec0:	e01a      	b.n	8001ef8 <mode2_loop+0x9c>
        }
        // --- 3    ---
        else if(left_detect && !right_detect){
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d00a      	beq.n	8001ede <mode2_loop+0x82>
 8001ec8:	79bb      	ldrb	r3, [r7, #6]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d107      	bne.n	8001ede <mode2_loop+0x82>
            turn_left_half();
 8001ece:	f7ff fa8b 	bl	80013e8 <turn_left_half>
            traj_update(-V_HALF, V_HALF,0);
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	4911      	ldr	r1, [pc, #68]	@ (8001f1c <mode2_loop+0xc0>)
 8001ed6:	4810      	ldr	r0, [pc, #64]	@ (8001f18 <mode2_loop+0xbc>)
 8001ed8:	f000 fa2a 	bl	8002330 <traj_update>
 8001edc:	e00c      	b.n	8001ef8 <mode2_loop+0x9c>
        }
        // --- 4    /  ---
        else if(!left_detect && !right_detect){
 8001ede:	79fb      	ldrb	r3, [r7, #7]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d109      	bne.n	8001ef8 <mode2_loop+0x9c>
 8001ee4:	79bb      	ldrb	r3, [r7, #6]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d106      	bne.n	8001ef8 <mode2_loop+0x9c>


            forward_half();
 8001eea:	f7ff fa49 	bl	8001380 <forward_half>
            traj_update(V_HALF, V_HALF,1);
 8001eee:	2201      	movs	r2, #1
 8001ef0:	490a      	ldr	r1, [pc, #40]	@ (8001f1c <mode2_loop+0xc0>)
 8001ef2:	480a      	ldr	r0, [pc, #40]	@ (8001f1c <mode2_loop+0xc0>)
 8001ef4:	f000 fa1c 	bl	8002330 <traj_update>


        }

        HAL_Delay(10); //  10ms
 8001ef8:	200a      	movs	r0, #10
 8001efa:	f000 fbb1 	bl	8002660 <HAL_Delay>
    while(rxBuffer[1]!='s'){
 8001efe:	4b08      	ldr	r3, [pc, #32]	@ (8001f20 <mode2_loop+0xc4>)
 8001f00:	785b      	ldrb	r3, [r3, #1]
 8001f02:	2b73      	cmp	r3, #115	@ 0x73
 8001f04:	d1b3      	bne.n	8001e6e <mode2_loop+0x12>
    }
}
 8001f06:	bf00      	nop
 8001f08:	bf00      	nop
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	200003c2 	.word	0x200003c2
 8001f14:	40010c00 	.word	0x40010c00
 8001f18:	c1a00000 	.word	0xc1a00000
 8001f1c:	41a00000 	.word	0x41a00000
 8001f20:	200003c0 	.word	0x200003c0

08001f24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f2a:	4b16      	ldr	r3, [pc, #88]	@ (8001f84 <HAL_MspInit+0x60>)
 8001f2c:	699b      	ldr	r3, [r3, #24]
 8001f2e:	4a15      	ldr	r2, [pc, #84]	@ (8001f84 <HAL_MspInit+0x60>)
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	6193      	str	r3, [r2, #24]
 8001f36:	4b13      	ldr	r3, [pc, #76]	@ (8001f84 <HAL_MspInit+0x60>)
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	60bb      	str	r3, [r7, #8]
 8001f40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f42:	4b10      	ldr	r3, [pc, #64]	@ (8001f84 <HAL_MspInit+0x60>)
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	4a0f      	ldr	r2, [pc, #60]	@ (8001f84 <HAL_MspInit+0x60>)
 8001f48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f4c:	61d3      	str	r3, [r2, #28]
 8001f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001f84 <HAL_MspInit+0x60>)
 8001f50:	69db      	ldr	r3, [r3, #28]
 8001f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f56:	607b      	str	r3, [r7, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001f5a:	2005      	movs	r0, #5
 8001f5c:	f000 fc70 	bl	8002840 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001f60:	4b09      	ldr	r3, [pc, #36]	@ (8001f88 <HAL_MspInit+0x64>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	60fb      	str	r3, [r7, #12]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001f6c:	60fb      	str	r3, [r7, #12]
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f74:	60fb      	str	r3, [r7, #12]
 8001f76:	4a04      	ldr	r2, [pc, #16]	@ (8001f88 <HAL_MspInit+0x64>)
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f7c:	bf00      	nop
 8001f7e:	3710      	adds	r7, #16
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	40021000 	.word	0x40021000
 8001f88:	40010000 	.word	0x40010000

08001f8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f90:	bf00      	nop
 8001f92:	e7fd      	b.n	8001f90 <NMI_Handler+0x4>

08001f94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f98:	bf00      	nop
 8001f9a:	e7fd      	b.n	8001f98 <HardFault_Handler+0x4>

08001f9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fa0:	bf00      	nop
 8001fa2:	e7fd      	b.n	8001fa0 <MemManage_Handler+0x4>

08001fa4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fa8:	bf00      	nop
 8001faa:	e7fd      	b.n	8001fa8 <BusFault_Handler+0x4>

08001fac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fb0:	bf00      	nop
 8001fb2:	e7fd      	b.n	8001fb0 <UsageFault_Handler+0x4>

08001fb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fb8:	bf00      	nop
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr

08001fc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fc4:	bf00      	nop
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr

08001fcc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fd0:	bf00      	nop
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr

08001fd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fdc:	f000 fb24 	bl	8002628 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fe0:	bf00      	nop
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001fe8:	4802      	ldr	r0, [pc, #8]	@ (8001ff4 <TIM3_IRQHandler+0x10>)
 8001fea:	f001 fc31 	bl	8003850 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001fee:	bf00      	nop
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	200003cc 	.word	0x200003cc

08001ff8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ffc:	4802      	ldr	r0, [pc, #8]	@ (8002008 <USART1_IRQHandler+0x10>)
 8001ffe:	f002 f89d 	bl	800413c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  /* USER CODE END USART1_IRQn 1 */
}
 8002002:	bf00      	nop
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	20000420 	.word	0x20000420

0800200c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
	static uint16_t cnt = 0;

	    if(htim->Instance == TIM3)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a24      	ldr	r2, [pc, #144]	@ (80020ac <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d142      	bne.n	80020a4 <HAL_TIM_PeriodElapsedCallback+0x98>
	    {
	        cnt++;
 800201e:	4b24      	ldr	r3, [pc, #144]	@ (80020b0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002020:	881b      	ldrh	r3, [r3, #0]
 8002022:	3301      	adds	r3, #1
 8002024:	b29a      	uxth	r2, r3
 8002026:	4b22      	ldr	r3, [pc, #136]	@ (80020b0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002028:	801a      	strh	r2, [r3, #0]
	        if(cnt >= 10) cnt = 0;
 800202a:	4b21      	ldr	r3, [pc, #132]	@ (80020b0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800202c:	881b      	ldrh	r3, [r3, #0]
 800202e:	2b09      	cmp	r3, #9
 8002030:	d902      	bls.n	8002038 <HAL_TIM_PeriodElapsedCallback+0x2c>
 8002032:	4b1f      	ldr	r3, [pc, #124]	@ (80020b0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002034:	2200      	movs	r2, #0
 8002036:	801a      	strh	r2, [r3, #0]

	        //  PWM 
	        if(cnt < 5)
 8002038:	4b1d      	ldr	r3, [pc, #116]	@ (80020b0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800203a:	881b      	ldrh	r3, [r3, #0]
 800203c:	2b04      	cmp	r3, #4
 800203e:	d80b      	bhi.n	8002058 <HAL_TIM_PeriodElapsedCallback+0x4c>
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8002040:	2201      	movs	r2, #1
 8002042:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002046:	481b      	ldr	r0, [pc, #108]	@ (80020b4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002048:	f000 ff29 	bl	8002e9e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 800204c:	2201      	movs	r2, #1
 800204e:	2104      	movs	r1, #4
 8002050:	4818      	ldr	r0, [pc, #96]	@ (80020b4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002052:	f000 ff24 	bl	8002e9e <HAL_GPIO_WritePin>
 8002056:	e00a      	b.n	800206e <HAL_TIM_PeriodElapsedCallback+0x62>
	        }
	        else
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8002058:	2200      	movs	r2, #0
 800205a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800205e:	4815      	ldr	r0, [pc, #84]	@ (80020b4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002060:	f000 ff1d 	bl	8002e9e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8002064:	2200      	movs	r2, #0
 8002066:	2104      	movs	r1, #4
 8002068:	4812      	ldr	r0, [pc, #72]	@ (80020b4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800206a:	f000 ff18 	bl	8002e9e <HAL_GPIO_WritePin>
	        }

	        //  PWM 
	        if(cnt < 5)
 800206e:	4b10      	ldr	r3, [pc, #64]	@ (80020b0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002070:	881b      	ldrh	r3, [r3, #0]
 8002072:	2b04      	cmp	r3, #4
 8002074:	d80b      	bhi.n	800208e <HAL_TIM_PeriodElapsedCallback+0x82>
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8002076:	2201      	movs	r2, #1
 8002078:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800207c:	480d      	ldr	r0, [pc, #52]	@ (80020b4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800207e:	f000 ff0e 	bl	8002e9e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8002082:	2201      	movs	r2, #1
 8002084:	2180      	movs	r1, #128	@ 0x80
 8002086:	480b      	ldr	r0, [pc, #44]	@ (80020b4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002088:	f000 ff09 	bl	8002e9e <HAL_GPIO_WritePin>
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
	        }
	    }
}
 800208c:	e00a      	b.n	80020a4 <HAL_TIM_PeriodElapsedCallback+0x98>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800208e:	2200      	movs	r2, #0
 8002090:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002094:	4807      	ldr	r0, [pc, #28]	@ (80020b4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002096:	f000 ff02 	bl	8002e9e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800209a:	2200      	movs	r2, #0
 800209c:	2180      	movs	r1, #128	@ 0x80
 800209e:	4805      	ldr	r0, [pc, #20]	@ (80020b4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80020a0:	f000 fefd 	bl	8002e9e <HAL_GPIO_WritePin>
}
 80020a4:	bf00      	nop
 80020a6:	3708      	adds	r7, #8
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40000400 	.word	0x40000400
 80020b0:	200003c4 	.word	0x200003c4
 80020b4:	40011000 	.word	0x40011000

080020b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  return 1;
 80020bc:	2301      	movs	r3, #1
}
 80020be:	4618      	mov	r0, r3
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bc80      	pop	{r7}
 80020c4:	4770      	bx	lr

080020c6 <_kill>:

int _kill(int pid, int sig)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b082      	sub	sp, #8
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
 80020ce:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020d0:	f003 fdce 	bl	8005c70 <__errno>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2216      	movs	r2, #22
 80020d8:	601a      	str	r2, [r3, #0]
  return -1;
 80020da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <_exit>:

void _exit (int status)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b082      	sub	sp, #8
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020ee:	f04f 31ff 	mov.w	r1, #4294967295
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f7ff ffe7 	bl	80020c6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020f8:	bf00      	nop
 80020fa:	e7fd      	b.n	80020f8 <_exit+0x12>

080020fc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002108:	2300      	movs	r3, #0
 800210a:	617b      	str	r3, [r7, #20]
 800210c:	e00a      	b.n	8002124 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800210e:	f3af 8000 	nop.w
 8002112:	4601      	mov	r1, r0
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	1c5a      	adds	r2, r3, #1
 8002118:	60ba      	str	r2, [r7, #8]
 800211a:	b2ca      	uxtb	r2, r1
 800211c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	3301      	adds	r3, #1
 8002122:	617b      	str	r3, [r7, #20]
 8002124:	697a      	ldr	r2, [r7, #20]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	429a      	cmp	r2, r3
 800212a:	dbf0      	blt.n	800210e <_read+0x12>
  }

  return len;
 800212c:	687b      	ldr	r3, [r7, #4]
}
 800212e:	4618      	mov	r0, r3
 8002130:	3718      	adds	r7, #24
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	b086      	sub	sp, #24
 800213a:	af00      	add	r7, sp, #0
 800213c:	60f8      	str	r0, [r7, #12]
 800213e:	60b9      	str	r1, [r7, #8]
 8002140:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002142:	2300      	movs	r3, #0
 8002144:	617b      	str	r3, [r7, #20]
 8002146:	e009      	b.n	800215c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	1c5a      	adds	r2, r3, #1
 800214c:	60ba      	str	r2, [r7, #8]
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	4618      	mov	r0, r3
 8002152:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	3301      	adds	r3, #1
 800215a:	617b      	str	r3, [r7, #20]
 800215c:	697a      	ldr	r2, [r7, #20]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	429a      	cmp	r2, r3
 8002162:	dbf1      	blt.n	8002148 <_write+0x12>
  }
  return len;
 8002164:	687b      	ldr	r3, [r7, #4]
}
 8002166:	4618      	mov	r0, r3
 8002168:	3718      	adds	r7, #24
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <_close>:

int _close(int file)
{
 800216e:	b480      	push	{r7}
 8002170:	b083      	sub	sp, #12
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002176:	f04f 33ff 	mov.w	r3, #4294967295
}
 800217a:	4618      	mov	r0, r3
 800217c:	370c      	adds	r7, #12
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr

08002184 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002194:	605a      	str	r2, [r3, #4]
  return 0;
 8002196:	2300      	movs	r3, #0
}
 8002198:	4618      	mov	r0, r3
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	bc80      	pop	{r7}
 80021a0:	4770      	bx	lr

080021a2 <_isatty>:

int _isatty(int file)
{
 80021a2:	b480      	push	{r7}
 80021a4:	b083      	sub	sp, #12
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021aa:	2301      	movs	r3, #1
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bc80      	pop	{r7}
 80021b4:	4770      	bx	lr

080021b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021b6:	b480      	push	{r7}
 80021b8:	b085      	sub	sp, #20
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	60f8      	str	r0, [r7, #12]
 80021be:	60b9      	str	r1, [r7, #8]
 80021c0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021c2:	2300      	movs	r3, #0
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3714      	adds	r7, #20
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bc80      	pop	{r7}
 80021cc:	4770      	bx	lr
	...

080021d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021d8:	4a14      	ldr	r2, [pc, #80]	@ (800222c <_sbrk+0x5c>)
 80021da:	4b15      	ldr	r3, [pc, #84]	@ (8002230 <_sbrk+0x60>)
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021e4:	4b13      	ldr	r3, [pc, #76]	@ (8002234 <_sbrk+0x64>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d102      	bne.n	80021f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021ec:	4b11      	ldr	r3, [pc, #68]	@ (8002234 <_sbrk+0x64>)
 80021ee:	4a12      	ldr	r2, [pc, #72]	@ (8002238 <_sbrk+0x68>)
 80021f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021f2:	4b10      	ldr	r3, [pc, #64]	@ (8002234 <_sbrk+0x64>)
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4413      	add	r3, r2
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d207      	bcs.n	8002210 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002200:	f003 fd36 	bl	8005c70 <__errno>
 8002204:	4603      	mov	r3, r0
 8002206:	220c      	movs	r2, #12
 8002208:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800220a:	f04f 33ff 	mov.w	r3, #4294967295
 800220e:	e009      	b.n	8002224 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002210:	4b08      	ldr	r3, [pc, #32]	@ (8002234 <_sbrk+0x64>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002216:	4b07      	ldr	r3, [pc, #28]	@ (8002234 <_sbrk+0x64>)
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4413      	add	r3, r2
 800221e:	4a05      	ldr	r2, [pc, #20]	@ (8002234 <_sbrk+0x64>)
 8002220:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002222:	68fb      	ldr	r3, [r7, #12]
}
 8002224:	4618      	mov	r0, r3
 8002226:	3718      	adds	r7, #24
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	2000c000 	.word	0x2000c000
 8002230:	00000400 	.word	0x00000400
 8002234:	200003c8 	.word	0x200003c8
 8002238:	200005b8 	.word	0x200005b8

0800223c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002240:	bf00      	nop
 8002242:	46bd      	mov	sp, r7
 8002244:	bc80      	pop	{r7}
 8002246:	4770      	bx	lr

08002248 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800224e:	f107 0308 	add.w	r3, r7, #8
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
 8002256:	605a      	str	r2, [r3, #4]
 8002258:	609a      	str	r2, [r3, #8]
 800225a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800225c:	463b      	mov	r3, r7
 800225e:	2200      	movs	r2, #0
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002264:	4b1d      	ldr	r3, [pc, #116]	@ (80022dc <MX_TIM3_Init+0x94>)
 8002266:	4a1e      	ldr	r2, [pc, #120]	@ (80022e0 <MX_TIM3_Init+0x98>)
 8002268:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 800226a:	4b1c      	ldr	r3, [pc, #112]	@ (80022dc <MX_TIM3_Init+0x94>)
 800226c:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002270:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002272:	4b1a      	ldr	r3, [pc, #104]	@ (80022dc <MX_TIM3_Init+0x94>)
 8002274:	2200      	movs	r2, #0
 8002276:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8002278:	4b18      	ldr	r3, [pc, #96]	@ (80022dc <MX_TIM3_Init+0x94>)
 800227a:	2209      	movs	r2, #9
 800227c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800227e:	4b17      	ldr	r3, [pc, #92]	@ (80022dc <MX_TIM3_Init+0x94>)
 8002280:	2200      	movs	r2, #0
 8002282:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002284:	4b15      	ldr	r3, [pc, #84]	@ (80022dc <MX_TIM3_Init+0x94>)
 8002286:	2200      	movs	r2, #0
 8002288:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800228a:	4814      	ldr	r0, [pc, #80]	@ (80022dc <MX_TIM3_Init+0x94>)
 800228c:	f001 fa30 	bl	80036f0 <HAL_TIM_Base_Init>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002296:	f7ff fbf0 	bl	8001a7a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800229a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800229e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80022a0:	f107 0308 	add.w	r3, r7, #8
 80022a4:	4619      	mov	r1, r3
 80022a6:	480d      	ldr	r0, [pc, #52]	@ (80022dc <MX_TIM3_Init+0x94>)
 80022a8:	f001 fbc2 	bl	8003a30 <HAL_TIM_ConfigClockSource>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80022b2:	f7ff fbe2 	bl	8001a7a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022b6:	2300      	movs	r3, #0
 80022b8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022ba:	2300      	movs	r3, #0
 80022bc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022be:	463b      	mov	r3, r7
 80022c0:	4619      	mov	r1, r3
 80022c2:	4806      	ldr	r0, [pc, #24]	@ (80022dc <MX_TIM3_Init+0x94>)
 80022c4:	f001 fdbc 	bl	8003e40 <HAL_TIMEx_MasterConfigSynchronization>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80022ce:	f7ff fbd4 	bl	8001a7a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80022d2:	bf00      	nop
 80022d4:	3718      	adds	r7, #24
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	200003cc 	.word	0x200003cc
 80022e0:	40000400 	.word	0x40000400

080022e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002328 <HAL_TIM_Base_MspInit+0x44>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d113      	bne.n	800231e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022f6:	4b0d      	ldr	r3, [pc, #52]	@ (800232c <HAL_TIM_Base_MspInit+0x48>)
 80022f8:	69db      	ldr	r3, [r3, #28]
 80022fa:	4a0c      	ldr	r2, [pc, #48]	@ (800232c <HAL_TIM_Base_MspInit+0x48>)
 80022fc:	f043 0302 	orr.w	r3, r3, #2
 8002300:	61d3      	str	r3, [r2, #28]
 8002302:	4b0a      	ldr	r3, [pc, #40]	@ (800232c <HAL_TIM_Base_MspInit+0x48>)
 8002304:	69db      	ldr	r3, [r3, #28]
 8002306:	f003 0302 	and.w	r3, r3, #2
 800230a:	60fb      	str	r3, [r7, #12]
 800230c:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 800230e:	2200      	movs	r2, #0
 8002310:	2101      	movs	r1, #1
 8002312:	201d      	movs	r0, #29
 8002314:	f000 fa9f 	bl	8002856 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002318:	201d      	movs	r0, #29
 800231a:	f000 fab8 	bl	800288e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800231e:	bf00      	nop
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	40000400 	.word	0x40000400
 800232c:	40021000 	.word	0x40021000

08002330 <traj_update>:
    pose.y = 0;
    pose.theta = 0;
}

void traj_update(float v_l, float v_r, int a)
{
 8002330:	b5b0      	push	{r4, r5, r7, lr}
 8002332:	b092      	sub	sp, #72	@ 0x48
 8002334:	af02      	add	r7, sp, #8
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
    float v = (v_l + v_r) * 0.5f;
 800233c:	68b9      	ldr	r1, [r7, #8]
 800233e:	68f8      	ldr	r0, [r7, #12]
 8002340:	f7fe fc84 	bl	8000c4c <__addsf3>
 8002344:	4603      	mov	r3, r0
 8002346:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800234a:	4618      	mov	r0, r3
 800234c:	f7fe fd86 	bl	8000e5c <__aeabi_fmul>
 8002350:	4603      	mov	r3, r0
 8002352:	63fb      	str	r3, [r7, #60]	@ 0x3c
    float omega = (v_r - v_l) / L_WHEEL;
 8002354:	68f9      	ldr	r1, [r7, #12]
 8002356:	68b8      	ldr	r0, [r7, #8]
 8002358:	f7fe fc76 	bl	8000c48 <__aeabi_fsub>
 800235c:	4603      	mov	r3, r0
 800235e:	4938      	ldr	r1, [pc, #224]	@ (8002440 <traj_update+0x110>)
 8002360:	4618      	mov	r0, r3
 8002362:	f7fe fe2f 	bl	8000fc4 <__aeabi_fdiv>
 8002366:	4603      	mov	r3, r0
 8002368:	63bb      	str	r3, [r7, #56]	@ 0x38

    pose.theta += omega * DT;
 800236a:	4b36      	ldr	r3, [pc, #216]	@ (8002444 <traj_update+0x114>)
 800236c:	689c      	ldr	r4, [r3, #8]
 800236e:	4936      	ldr	r1, [pc, #216]	@ (8002448 <traj_update+0x118>)
 8002370:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002372:	f7fe fd73 	bl	8000e5c <__aeabi_fmul>
 8002376:	4603      	mov	r3, r0
 8002378:	4619      	mov	r1, r3
 800237a:	4620      	mov	r0, r4
 800237c:	f7fe fc66 	bl	8000c4c <__addsf3>
 8002380:	4603      	mov	r3, r0
 8002382:	461a      	mov	r2, r3
 8002384:	4b2f      	ldr	r3, [pc, #188]	@ (8002444 <traj_update+0x114>)
 8002386:	609a      	str	r2, [r3, #8]
    pose.x += v * cosf(pose.theta) * DT;
 8002388:	4b2e      	ldr	r3, [pc, #184]	@ (8002444 <traj_update+0x114>)
 800238a:	681c      	ldr	r4, [r3, #0]
 800238c:	4b2d      	ldr	r3, [pc, #180]	@ (8002444 <traj_update+0x114>)
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	4618      	mov	r0, r3
 8002392:	f007 fbf1 	bl	8009b78 <cosf>
 8002396:	4603      	mov	r3, r0
 8002398:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800239a:	4618      	mov	r0, r3
 800239c:	f7fe fd5e 	bl	8000e5c <__aeabi_fmul>
 80023a0:	4603      	mov	r3, r0
 80023a2:	4929      	ldr	r1, [pc, #164]	@ (8002448 <traj_update+0x118>)
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7fe fd59 	bl	8000e5c <__aeabi_fmul>
 80023aa:	4603      	mov	r3, r0
 80023ac:	4619      	mov	r1, r3
 80023ae:	4620      	mov	r0, r4
 80023b0:	f7fe fc4c 	bl	8000c4c <__addsf3>
 80023b4:	4603      	mov	r3, r0
 80023b6:	461a      	mov	r2, r3
 80023b8:	4b22      	ldr	r3, [pc, #136]	@ (8002444 <traj_update+0x114>)
 80023ba:	601a      	str	r2, [r3, #0]
    pose.y += v * sinf(pose.theta) * DT;
 80023bc:	4b21      	ldr	r3, [pc, #132]	@ (8002444 <traj_update+0x114>)
 80023be:	685c      	ldr	r4, [r3, #4]
 80023c0:	4b20      	ldr	r3, [pc, #128]	@ (8002444 <traj_update+0x114>)
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	4618      	mov	r0, r3
 80023c6:	f007 fc0f 	bl	8009be8 <sinf>
 80023ca:	4603      	mov	r3, r0
 80023cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7fe fd44 	bl	8000e5c <__aeabi_fmul>
 80023d4:	4603      	mov	r3, r0
 80023d6:	491c      	ldr	r1, [pc, #112]	@ (8002448 <traj_update+0x118>)
 80023d8:	4618      	mov	r0, r3
 80023da:	f7fe fd3f 	bl	8000e5c <__aeabi_fmul>
 80023de:	4603      	mov	r3, r0
 80023e0:	4619      	mov	r1, r3
 80023e2:	4620      	mov	r0, r4
 80023e4:	f7fe fc32 	bl	8000c4c <__addsf3>
 80023e8:	4603      	mov	r3, r0
 80023ea:	461a      	mov	r2, r3
 80023ec:	4b15      	ldr	r3, [pc, #84]	@ (8002444 <traj_update+0x114>)
 80023ee:	605a      	str	r2, [r3, #4]
    if(a==1){
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d120      	bne.n	8002438 <traj_update+0x108>
    	char buf[32];
    	int len = sprintf(buf, "%.2f,%.2f\r\n", pose.x, pose.y);
 80023f6:	4b13      	ldr	r3, [pc, #76]	@ (8002444 <traj_update+0x114>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7fe f880 	bl	8000500 <__aeabi_f2d>
 8002400:	4604      	mov	r4, r0
 8002402:	460d      	mov	r5, r1
 8002404:	4b0f      	ldr	r3, [pc, #60]	@ (8002444 <traj_update+0x114>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	4618      	mov	r0, r3
 800240a:	f7fe f879 	bl	8000500 <__aeabi_f2d>
 800240e:	4602      	mov	r2, r0
 8002410:	460b      	mov	r3, r1
 8002412:	f107 0014 	add.w	r0, r7, #20
 8002416:	e9cd 2300 	strd	r2, r3, [sp]
 800241a:	4622      	mov	r2, r4
 800241c:	462b      	mov	r3, r5
 800241e:	490b      	ldr	r1, [pc, #44]	@ (800244c <traj_update+0x11c>)
 8002420:	f003 fb2e 	bl	8005a80 <siprintf>
 8002424:	6378      	str	r0, [r7, #52]	@ 0x34
    	HAL_UART_Transmit(&huart1,(uint8_t *)buf,len,0xffff);
 8002426:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002428:	b29a      	uxth	r2, r3
 800242a:	f107 0114 	add.w	r1, r7, #20
 800242e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002432:	4807      	ldr	r0, [pc, #28]	@ (8002450 <traj_update+0x120>)
 8002434:	f001 fdd2 	bl	8003fdc <HAL_UART_Transmit>
    }
}
 8002438:	bf00      	nop
 800243a:	3740      	adds	r7, #64	@ 0x40
 800243c:	46bd      	mov	sp, r7
 800243e:	bdb0      	pop	{r4, r5, r7, pc}
 8002440:	41600000 	.word	0x41600000
 8002444:	20000414 	.word	0x20000414
 8002448:	3c23d70a 	.word	0x3c23d70a
 800244c:	0800abf0 	.word	0x0800abf0
 8002450:	20000420 	.word	0x20000420

08002454 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002458:	4b11      	ldr	r3, [pc, #68]	@ (80024a0 <MX_USART1_UART_Init+0x4c>)
 800245a:	4a12      	ldr	r2, [pc, #72]	@ (80024a4 <MX_USART1_UART_Init+0x50>)
 800245c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800245e:	4b10      	ldr	r3, [pc, #64]	@ (80024a0 <MX_USART1_UART_Init+0x4c>)
 8002460:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002464:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002466:	4b0e      	ldr	r3, [pc, #56]	@ (80024a0 <MX_USART1_UART_Init+0x4c>)
 8002468:	2200      	movs	r2, #0
 800246a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800246c:	4b0c      	ldr	r3, [pc, #48]	@ (80024a0 <MX_USART1_UART_Init+0x4c>)
 800246e:	2200      	movs	r2, #0
 8002470:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002472:	4b0b      	ldr	r3, [pc, #44]	@ (80024a0 <MX_USART1_UART_Init+0x4c>)
 8002474:	2200      	movs	r2, #0
 8002476:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002478:	4b09      	ldr	r3, [pc, #36]	@ (80024a0 <MX_USART1_UART_Init+0x4c>)
 800247a:	220c      	movs	r2, #12
 800247c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800247e:	4b08      	ldr	r3, [pc, #32]	@ (80024a0 <MX_USART1_UART_Init+0x4c>)
 8002480:	2200      	movs	r2, #0
 8002482:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002484:	4b06      	ldr	r3, [pc, #24]	@ (80024a0 <MX_USART1_UART_Init+0x4c>)
 8002486:	2200      	movs	r2, #0
 8002488:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800248a:	4805      	ldr	r0, [pc, #20]	@ (80024a0 <MX_USART1_UART_Init+0x4c>)
 800248c:	f001 fd56 	bl	8003f3c <HAL_UART_Init>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002496:	f7ff faf0 	bl	8001a7a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	20000420 	.word	0x20000420
 80024a4:	40013800 	.word	0x40013800

080024a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b088      	sub	sp, #32
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b0:	f107 0310 	add.w	r3, r7, #16
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	605a      	str	r2, [r3, #4]
 80024ba:	609a      	str	r2, [r3, #8]
 80024bc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a20      	ldr	r2, [pc, #128]	@ (8002544 <HAL_UART_MspInit+0x9c>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d139      	bne.n	800253c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002548 <HAL_UART_MspInit+0xa0>)
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	4a1e      	ldr	r2, [pc, #120]	@ (8002548 <HAL_UART_MspInit+0xa0>)
 80024ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024d2:	6193      	str	r3, [r2, #24]
 80024d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002548 <HAL_UART_MspInit+0xa0>)
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e0:	4b19      	ldr	r3, [pc, #100]	@ (8002548 <HAL_UART_MspInit+0xa0>)
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	4a18      	ldr	r2, [pc, #96]	@ (8002548 <HAL_UART_MspInit+0xa0>)
 80024e6:	f043 0304 	orr.w	r3, r3, #4
 80024ea:	6193      	str	r3, [r2, #24]
 80024ec:	4b16      	ldr	r3, [pc, #88]	@ (8002548 <HAL_UART_MspInit+0xa0>)
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	f003 0304 	and.w	r3, r3, #4
 80024f4:	60bb      	str	r3, [r7, #8]
 80024f6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024fe:	2302      	movs	r3, #2
 8002500:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002502:	2303      	movs	r3, #3
 8002504:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002506:	f107 0310 	add.w	r3, r7, #16
 800250a:	4619      	mov	r1, r3
 800250c:	480f      	ldr	r0, [pc, #60]	@ (800254c <HAL_UART_MspInit+0xa4>)
 800250e:	f000 fb1b 	bl	8002b48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002512:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002516:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002518:	2300      	movs	r3, #0
 800251a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251c:	2300      	movs	r3, #0
 800251e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002520:	f107 0310 	add.w	r3, r7, #16
 8002524:	4619      	mov	r1, r3
 8002526:	4809      	ldr	r0, [pc, #36]	@ (800254c <HAL_UART_MspInit+0xa4>)
 8002528:	f000 fb0e 	bl	8002b48 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800252c:	2200      	movs	r2, #0
 800252e:	2101      	movs	r1, #1
 8002530:	2025      	movs	r0, #37	@ 0x25
 8002532:	f000 f990 	bl	8002856 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002536:	2025      	movs	r0, #37	@ 0x25
 8002538:	f000 f9a9 	bl	800288e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800253c:	bf00      	nop
 800253e:	3720      	adds	r7, #32
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	40013800 	.word	0x40013800
 8002548:	40021000 	.word	0x40021000
 800254c:	40010800 	.word	0x40010800

08002550 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002550:	f7ff fe74 	bl	800223c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002554:	480b      	ldr	r0, [pc, #44]	@ (8002584 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002556:	490c      	ldr	r1, [pc, #48]	@ (8002588 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002558:	4a0c      	ldr	r2, [pc, #48]	@ (800258c <LoopFillZerobss+0x16>)
  movs r3, #0
 800255a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800255c:	e002      	b.n	8002564 <LoopCopyDataInit>

0800255e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800255e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002560:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002562:	3304      	adds	r3, #4

08002564 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002564:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002566:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002568:	d3f9      	bcc.n	800255e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800256a:	4a09      	ldr	r2, [pc, #36]	@ (8002590 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800256c:	4c09      	ldr	r4, [pc, #36]	@ (8002594 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800256e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002570:	e001      	b.n	8002576 <LoopFillZerobss>

08002572 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002572:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002574:	3204      	adds	r2, #4

08002576 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002576:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002578:	d3fb      	bcc.n	8002572 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800257a:	f003 fb7f 	bl	8005c7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800257e:	f7ff fa0f 	bl	80019a0 <main>
  bx lr
 8002582:	4770      	bx	lr
  ldr r0, =_sdata
 8002584:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002588:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800258c:	0800b494 	.word	0x0800b494
  ldr r2, =_sbss
 8002590:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002594:	200005b8 	.word	0x200005b8

08002598 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002598:	e7fe      	b.n	8002598 <ADC1_2_IRQHandler>
	...

0800259c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025a0:	4b08      	ldr	r3, [pc, #32]	@ (80025c4 <HAL_Init+0x28>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a07      	ldr	r2, [pc, #28]	@ (80025c4 <HAL_Init+0x28>)
 80025a6:	f043 0310 	orr.w	r3, r3, #16
 80025aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025ac:	2003      	movs	r0, #3
 80025ae:	f000 f947 	bl	8002840 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025b2:	2000      	movs	r0, #0
 80025b4:	f000 f808 	bl	80025c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025b8:	f7ff fcb4 	bl	8001f24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025bc:	2300      	movs	r3, #0
}
 80025be:	4618      	mov	r0, r3
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	40022000 	.word	0x40022000

080025c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025d0:	4b12      	ldr	r3, [pc, #72]	@ (800261c <HAL_InitTick+0x54>)
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	4b12      	ldr	r3, [pc, #72]	@ (8002620 <HAL_InitTick+0x58>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	4619      	mov	r1, r3
 80025da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025de:	fbb3 f3f1 	udiv	r3, r3, r1
 80025e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e6:	4618      	mov	r0, r3
 80025e8:	f000 f95f 	bl	80028aa <HAL_SYSTICK_Config>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e00e      	b.n	8002614 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2b0f      	cmp	r3, #15
 80025fa:	d80a      	bhi.n	8002612 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025fc:	2200      	movs	r2, #0
 80025fe:	6879      	ldr	r1, [r7, #4]
 8002600:	f04f 30ff 	mov.w	r0, #4294967295
 8002604:	f000 f927 	bl	8002856 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002608:	4a06      	ldr	r2, [pc, #24]	@ (8002624 <HAL_InitTick+0x5c>)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800260e:	2300      	movs	r3, #0
 8002610:	e000      	b.n	8002614 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
}
 8002614:	4618      	mov	r0, r3
 8002616:	3708      	adds	r7, #8
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	20000008 	.word	0x20000008
 8002620:	20000010 	.word	0x20000010
 8002624:	2000000c 	.word	0x2000000c

08002628 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800262c:	4b05      	ldr	r3, [pc, #20]	@ (8002644 <HAL_IncTick+0x1c>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	461a      	mov	r2, r3
 8002632:	4b05      	ldr	r3, [pc, #20]	@ (8002648 <HAL_IncTick+0x20>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4413      	add	r3, r2
 8002638:	4a03      	ldr	r2, [pc, #12]	@ (8002648 <HAL_IncTick+0x20>)
 800263a:	6013      	str	r3, [r2, #0]
}
 800263c:	bf00      	nop
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr
 8002644:	20000010 	.word	0x20000010
 8002648:	20000468 	.word	0x20000468

0800264c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  return uwTick;
 8002650:	4b02      	ldr	r3, [pc, #8]	@ (800265c <HAL_GetTick+0x10>)
 8002652:	681b      	ldr	r3, [r3, #0]
}
 8002654:	4618      	mov	r0, r3
 8002656:	46bd      	mov	sp, r7
 8002658:	bc80      	pop	{r7}
 800265a:	4770      	bx	lr
 800265c:	20000468 	.word	0x20000468

08002660 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002668:	f7ff fff0 	bl	800264c <HAL_GetTick>
 800266c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002678:	d005      	beq.n	8002686 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800267a:	4b0a      	ldr	r3, [pc, #40]	@ (80026a4 <HAL_Delay+0x44>)
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	461a      	mov	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	4413      	add	r3, r2
 8002684:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002686:	bf00      	nop
 8002688:	f7ff ffe0 	bl	800264c <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	68fa      	ldr	r2, [r7, #12]
 8002694:	429a      	cmp	r2, r3
 8002696:	d8f7      	bhi.n	8002688 <HAL_Delay+0x28>
  {
  }
}
 8002698:	bf00      	nop
 800269a:	bf00      	nop
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	20000010 	.word	0x20000010

080026a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f003 0307 	and.w	r3, r3, #7
 80026b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026b8:	4b0c      	ldr	r3, [pc, #48]	@ (80026ec <__NVIC_SetPriorityGrouping+0x44>)
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026be:	68ba      	ldr	r2, [r7, #8]
 80026c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026c4:	4013      	ands	r3, r2
 80026c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026da:	4a04      	ldr	r2, [pc, #16]	@ (80026ec <__NVIC_SetPriorityGrouping+0x44>)
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	60d3      	str	r3, [r2, #12]
}
 80026e0:	bf00      	nop
 80026e2:	3714      	adds	r7, #20
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	e000ed00 	.word	0xe000ed00

080026f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026f4:	4b04      	ldr	r3, [pc, #16]	@ (8002708 <__NVIC_GetPriorityGrouping+0x18>)
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	0a1b      	lsrs	r3, r3, #8
 80026fa:	f003 0307 	and.w	r3, r3, #7
}
 80026fe:	4618      	mov	r0, r3
 8002700:	46bd      	mov	sp, r7
 8002702:	bc80      	pop	{r7}
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	e000ed00 	.word	0xe000ed00

0800270c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	4603      	mov	r3, r0
 8002714:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800271a:	2b00      	cmp	r3, #0
 800271c:	db0b      	blt.n	8002736 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800271e:	79fb      	ldrb	r3, [r7, #7]
 8002720:	f003 021f 	and.w	r2, r3, #31
 8002724:	4906      	ldr	r1, [pc, #24]	@ (8002740 <__NVIC_EnableIRQ+0x34>)
 8002726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272a:	095b      	lsrs	r3, r3, #5
 800272c:	2001      	movs	r0, #1
 800272e:	fa00 f202 	lsl.w	r2, r0, r2
 8002732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002736:	bf00      	nop
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	bc80      	pop	{r7}
 800273e:	4770      	bx	lr
 8002740:	e000e100 	.word	0xe000e100

08002744 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	4603      	mov	r3, r0
 800274c:	6039      	str	r1, [r7, #0]
 800274e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002750:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002754:	2b00      	cmp	r3, #0
 8002756:	db0a      	blt.n	800276e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	b2da      	uxtb	r2, r3
 800275c:	490c      	ldr	r1, [pc, #48]	@ (8002790 <__NVIC_SetPriority+0x4c>)
 800275e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002762:	0112      	lsls	r2, r2, #4
 8002764:	b2d2      	uxtb	r2, r2
 8002766:	440b      	add	r3, r1
 8002768:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800276c:	e00a      	b.n	8002784 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	b2da      	uxtb	r2, r3
 8002772:	4908      	ldr	r1, [pc, #32]	@ (8002794 <__NVIC_SetPriority+0x50>)
 8002774:	79fb      	ldrb	r3, [r7, #7]
 8002776:	f003 030f 	and.w	r3, r3, #15
 800277a:	3b04      	subs	r3, #4
 800277c:	0112      	lsls	r2, r2, #4
 800277e:	b2d2      	uxtb	r2, r2
 8002780:	440b      	add	r3, r1
 8002782:	761a      	strb	r2, [r3, #24]
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	bc80      	pop	{r7}
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	e000e100 	.word	0xe000e100
 8002794:	e000ed00 	.word	0xe000ed00

08002798 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002798:	b480      	push	{r7}
 800279a:	b089      	sub	sp, #36	@ 0x24
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f003 0307 	and.w	r3, r3, #7
 80027aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	f1c3 0307 	rsb	r3, r3, #7
 80027b2:	2b04      	cmp	r3, #4
 80027b4:	bf28      	it	cs
 80027b6:	2304      	movcs	r3, #4
 80027b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	3304      	adds	r3, #4
 80027be:	2b06      	cmp	r3, #6
 80027c0:	d902      	bls.n	80027c8 <NVIC_EncodePriority+0x30>
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	3b03      	subs	r3, #3
 80027c6:	e000      	b.n	80027ca <NVIC_EncodePriority+0x32>
 80027c8:	2300      	movs	r3, #0
 80027ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027cc:	f04f 32ff 	mov.w	r2, #4294967295
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	fa02 f303 	lsl.w	r3, r2, r3
 80027d6:	43da      	mvns	r2, r3
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	401a      	ands	r2, r3
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027e0:	f04f 31ff 	mov.w	r1, #4294967295
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	fa01 f303 	lsl.w	r3, r1, r3
 80027ea:	43d9      	mvns	r1, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027f0:	4313      	orrs	r3, r2
         );
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3724      	adds	r7, #36	@ 0x24
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bc80      	pop	{r7}
 80027fa:	4770      	bx	lr

080027fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	3b01      	subs	r3, #1
 8002808:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800280c:	d301      	bcc.n	8002812 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800280e:	2301      	movs	r3, #1
 8002810:	e00f      	b.n	8002832 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002812:	4a0a      	ldr	r2, [pc, #40]	@ (800283c <SysTick_Config+0x40>)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	3b01      	subs	r3, #1
 8002818:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800281a:	210f      	movs	r1, #15
 800281c:	f04f 30ff 	mov.w	r0, #4294967295
 8002820:	f7ff ff90 	bl	8002744 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002824:	4b05      	ldr	r3, [pc, #20]	@ (800283c <SysTick_Config+0x40>)
 8002826:	2200      	movs	r2, #0
 8002828:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800282a:	4b04      	ldr	r3, [pc, #16]	@ (800283c <SysTick_Config+0x40>)
 800282c:	2207      	movs	r2, #7
 800282e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	e000e010 	.word	0xe000e010

08002840 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f7ff ff2d 	bl	80026a8 <__NVIC_SetPriorityGrouping>
}
 800284e:	bf00      	nop
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002856:	b580      	push	{r7, lr}
 8002858:	b086      	sub	sp, #24
 800285a:	af00      	add	r7, sp, #0
 800285c:	4603      	mov	r3, r0
 800285e:	60b9      	str	r1, [r7, #8]
 8002860:	607a      	str	r2, [r7, #4]
 8002862:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002864:	2300      	movs	r3, #0
 8002866:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002868:	f7ff ff42 	bl	80026f0 <__NVIC_GetPriorityGrouping>
 800286c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	68b9      	ldr	r1, [r7, #8]
 8002872:	6978      	ldr	r0, [r7, #20]
 8002874:	f7ff ff90 	bl	8002798 <NVIC_EncodePriority>
 8002878:	4602      	mov	r2, r0
 800287a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800287e:	4611      	mov	r1, r2
 8002880:	4618      	mov	r0, r3
 8002882:	f7ff ff5f 	bl	8002744 <__NVIC_SetPriority>
}
 8002886:	bf00      	nop
 8002888:	3718      	adds	r7, #24
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b082      	sub	sp, #8
 8002892:	af00      	add	r7, sp, #0
 8002894:	4603      	mov	r3, r0
 8002896:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002898:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff ff35 	bl	800270c <__NVIC_EnableIRQ>
}
 80028a2:	bf00      	nop
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b082      	sub	sp, #8
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f7ff ffa2 	bl	80027fc <SysTick_Config>
 80028b8:	4603      	mov	r3, r0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028c2:	b480      	push	{r7}
 80028c4:	b085      	sub	sp, #20
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028ca:	2300      	movs	r3, #0
 80028cc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d008      	beq.n	80028ec <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2204      	movs	r2, #4
 80028de:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e020      	b.n	800292e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f022 020e 	bic.w	r2, r2, #14
 80028fa:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f022 0201 	bic.w	r2, r2, #1
 800290a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002914:	2101      	movs	r1, #1
 8002916:	fa01 f202 	lsl.w	r2, r1, r2
 800291a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800292c:	7bfb      	ldrb	r3, [r7, #15]
}
 800292e:	4618      	mov	r0, r3
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	bc80      	pop	{r7}
 8002936:	4770      	bx	lr

08002938 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002940:	2300      	movs	r3, #0
 8002942:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800294a:	b2db      	uxtb	r3, r3
 800294c:	2b02      	cmp	r3, #2
 800294e:	d005      	beq.n	800295c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2204      	movs	r2, #4
 8002954:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	73fb      	strb	r3, [r7, #15]
 800295a:	e0d6      	b.n	8002b0a <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f022 020e 	bic.w	r2, r2, #14
 800296a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0201 	bic.w	r2, r2, #1
 800297a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	461a      	mov	r2, r3
 8002982:	4b64      	ldr	r3, [pc, #400]	@ (8002b14 <HAL_DMA_Abort_IT+0x1dc>)
 8002984:	429a      	cmp	r2, r3
 8002986:	d958      	bls.n	8002a3a <HAL_DMA_Abort_IT+0x102>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a62      	ldr	r2, [pc, #392]	@ (8002b18 <HAL_DMA_Abort_IT+0x1e0>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d04f      	beq.n	8002a32 <HAL_DMA_Abort_IT+0xfa>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a61      	ldr	r2, [pc, #388]	@ (8002b1c <HAL_DMA_Abort_IT+0x1e4>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d048      	beq.n	8002a2e <HAL_DMA_Abort_IT+0xf6>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a5f      	ldr	r2, [pc, #380]	@ (8002b20 <HAL_DMA_Abort_IT+0x1e8>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d040      	beq.n	8002a28 <HAL_DMA_Abort_IT+0xf0>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a5e      	ldr	r2, [pc, #376]	@ (8002b24 <HAL_DMA_Abort_IT+0x1ec>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d038      	beq.n	8002a22 <HAL_DMA_Abort_IT+0xea>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a5c      	ldr	r2, [pc, #368]	@ (8002b28 <HAL_DMA_Abort_IT+0x1f0>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d030      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xe4>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a5b      	ldr	r2, [pc, #364]	@ (8002b2c <HAL_DMA_Abort_IT+0x1f4>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d028      	beq.n	8002a16 <HAL_DMA_Abort_IT+0xde>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a52      	ldr	r2, [pc, #328]	@ (8002b14 <HAL_DMA_Abort_IT+0x1dc>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d020      	beq.n	8002a10 <HAL_DMA_Abort_IT+0xd8>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a57      	ldr	r2, [pc, #348]	@ (8002b30 <HAL_DMA_Abort_IT+0x1f8>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d019      	beq.n	8002a0c <HAL_DMA_Abort_IT+0xd4>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a55      	ldr	r2, [pc, #340]	@ (8002b34 <HAL_DMA_Abort_IT+0x1fc>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d012      	beq.n	8002a08 <HAL_DMA_Abort_IT+0xd0>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a54      	ldr	r2, [pc, #336]	@ (8002b38 <HAL_DMA_Abort_IT+0x200>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d00a      	beq.n	8002a02 <HAL_DMA_Abort_IT+0xca>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a52      	ldr	r2, [pc, #328]	@ (8002b3c <HAL_DMA_Abort_IT+0x204>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d102      	bne.n	80029fc <HAL_DMA_Abort_IT+0xc4>
 80029f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029fa:	e01b      	b.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 80029fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a00:	e018      	b.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 8002a02:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a06:	e015      	b.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 8002a08:	2310      	movs	r3, #16
 8002a0a:	e013      	b.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e011      	b.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 8002a10:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a14:	e00e      	b.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 8002a16:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002a1a:	e00b      	b.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 8002a1c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a20:	e008      	b.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 8002a22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a26:	e005      	b.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 8002a28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a2c:	e002      	b.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 8002a2e:	2310      	movs	r3, #16
 8002a30:	e000      	b.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 8002a32:	2301      	movs	r3, #1
 8002a34:	4a42      	ldr	r2, [pc, #264]	@ (8002b40 <HAL_DMA_Abort_IT+0x208>)
 8002a36:	6053      	str	r3, [r2, #4]
 8002a38:	e057      	b.n	8002aea <HAL_DMA_Abort_IT+0x1b2>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a36      	ldr	r2, [pc, #216]	@ (8002b18 <HAL_DMA_Abort_IT+0x1e0>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d04f      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0x1ac>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a34      	ldr	r2, [pc, #208]	@ (8002b1c <HAL_DMA_Abort_IT+0x1e4>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d048      	beq.n	8002ae0 <HAL_DMA_Abort_IT+0x1a8>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a33      	ldr	r2, [pc, #204]	@ (8002b20 <HAL_DMA_Abort_IT+0x1e8>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d040      	beq.n	8002ada <HAL_DMA_Abort_IT+0x1a2>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a31      	ldr	r2, [pc, #196]	@ (8002b24 <HAL_DMA_Abort_IT+0x1ec>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d038      	beq.n	8002ad4 <HAL_DMA_Abort_IT+0x19c>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a30      	ldr	r2, [pc, #192]	@ (8002b28 <HAL_DMA_Abort_IT+0x1f0>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d030      	beq.n	8002ace <HAL_DMA_Abort_IT+0x196>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a2e      	ldr	r2, [pc, #184]	@ (8002b2c <HAL_DMA_Abort_IT+0x1f4>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d028      	beq.n	8002ac8 <HAL_DMA_Abort_IT+0x190>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a26      	ldr	r2, [pc, #152]	@ (8002b14 <HAL_DMA_Abort_IT+0x1dc>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d020      	beq.n	8002ac2 <HAL_DMA_Abort_IT+0x18a>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a2a      	ldr	r2, [pc, #168]	@ (8002b30 <HAL_DMA_Abort_IT+0x1f8>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d019      	beq.n	8002abe <HAL_DMA_Abort_IT+0x186>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a29      	ldr	r2, [pc, #164]	@ (8002b34 <HAL_DMA_Abort_IT+0x1fc>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d012      	beq.n	8002aba <HAL_DMA_Abort_IT+0x182>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a27      	ldr	r2, [pc, #156]	@ (8002b38 <HAL_DMA_Abort_IT+0x200>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d00a      	beq.n	8002ab4 <HAL_DMA_Abort_IT+0x17c>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a26      	ldr	r2, [pc, #152]	@ (8002b3c <HAL_DMA_Abort_IT+0x204>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d102      	bne.n	8002aae <HAL_DMA_Abort_IT+0x176>
 8002aa8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002aac:	e01b      	b.n	8002ae6 <HAL_DMA_Abort_IT+0x1ae>
 8002aae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002ab2:	e018      	b.n	8002ae6 <HAL_DMA_Abort_IT+0x1ae>
 8002ab4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ab8:	e015      	b.n	8002ae6 <HAL_DMA_Abort_IT+0x1ae>
 8002aba:	2310      	movs	r3, #16
 8002abc:	e013      	b.n	8002ae6 <HAL_DMA_Abort_IT+0x1ae>
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e011      	b.n	8002ae6 <HAL_DMA_Abort_IT+0x1ae>
 8002ac2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ac6:	e00e      	b.n	8002ae6 <HAL_DMA_Abort_IT+0x1ae>
 8002ac8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002acc:	e00b      	b.n	8002ae6 <HAL_DMA_Abort_IT+0x1ae>
 8002ace:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002ad2:	e008      	b.n	8002ae6 <HAL_DMA_Abort_IT+0x1ae>
 8002ad4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ad8:	e005      	b.n	8002ae6 <HAL_DMA_Abort_IT+0x1ae>
 8002ada:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ade:	e002      	b.n	8002ae6 <HAL_DMA_Abort_IT+0x1ae>
 8002ae0:	2310      	movs	r3, #16
 8002ae2:	e000      	b.n	8002ae6 <HAL_DMA_Abort_IT+0x1ae>
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	4a17      	ldr	r2, [pc, #92]	@ (8002b44 <HAL_DMA_Abort_IT+0x20c>)
 8002ae8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2201      	movs	r2, #1
 8002aee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d003      	beq.n	8002b0a <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	4798      	blx	r3
    } 
  }
  return status;
 8002b0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3710      	adds	r7, #16
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	40020080 	.word	0x40020080
 8002b18:	40020008 	.word	0x40020008
 8002b1c:	4002001c 	.word	0x4002001c
 8002b20:	40020030 	.word	0x40020030
 8002b24:	40020044 	.word	0x40020044
 8002b28:	40020058 	.word	0x40020058
 8002b2c:	4002006c 	.word	0x4002006c
 8002b30:	40020408 	.word	0x40020408
 8002b34:	4002041c 	.word	0x4002041c
 8002b38:	40020430 	.word	0x40020430
 8002b3c:	40020444 	.word	0x40020444
 8002b40:	40020400 	.word	0x40020400
 8002b44:	40020000 	.word	0x40020000

08002b48 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b08b      	sub	sp, #44	@ 0x2c
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b52:	2300      	movs	r3, #0
 8002b54:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b56:	2300      	movs	r3, #0
 8002b58:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b5a:	e179      	b.n	8002e50 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	69fa      	ldr	r2, [r7, #28]
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	f040 8168 	bne.w	8002e4a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	4a96      	ldr	r2, [pc, #600]	@ (8002dd8 <HAL_GPIO_Init+0x290>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d05e      	beq.n	8002c42 <HAL_GPIO_Init+0xfa>
 8002b84:	4a94      	ldr	r2, [pc, #592]	@ (8002dd8 <HAL_GPIO_Init+0x290>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d875      	bhi.n	8002c76 <HAL_GPIO_Init+0x12e>
 8002b8a:	4a94      	ldr	r2, [pc, #592]	@ (8002ddc <HAL_GPIO_Init+0x294>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d058      	beq.n	8002c42 <HAL_GPIO_Init+0xfa>
 8002b90:	4a92      	ldr	r2, [pc, #584]	@ (8002ddc <HAL_GPIO_Init+0x294>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d86f      	bhi.n	8002c76 <HAL_GPIO_Init+0x12e>
 8002b96:	4a92      	ldr	r2, [pc, #584]	@ (8002de0 <HAL_GPIO_Init+0x298>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d052      	beq.n	8002c42 <HAL_GPIO_Init+0xfa>
 8002b9c:	4a90      	ldr	r2, [pc, #576]	@ (8002de0 <HAL_GPIO_Init+0x298>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d869      	bhi.n	8002c76 <HAL_GPIO_Init+0x12e>
 8002ba2:	4a90      	ldr	r2, [pc, #576]	@ (8002de4 <HAL_GPIO_Init+0x29c>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d04c      	beq.n	8002c42 <HAL_GPIO_Init+0xfa>
 8002ba8:	4a8e      	ldr	r2, [pc, #568]	@ (8002de4 <HAL_GPIO_Init+0x29c>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d863      	bhi.n	8002c76 <HAL_GPIO_Init+0x12e>
 8002bae:	4a8e      	ldr	r2, [pc, #568]	@ (8002de8 <HAL_GPIO_Init+0x2a0>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d046      	beq.n	8002c42 <HAL_GPIO_Init+0xfa>
 8002bb4:	4a8c      	ldr	r2, [pc, #560]	@ (8002de8 <HAL_GPIO_Init+0x2a0>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d85d      	bhi.n	8002c76 <HAL_GPIO_Init+0x12e>
 8002bba:	2b12      	cmp	r3, #18
 8002bbc:	d82a      	bhi.n	8002c14 <HAL_GPIO_Init+0xcc>
 8002bbe:	2b12      	cmp	r3, #18
 8002bc0:	d859      	bhi.n	8002c76 <HAL_GPIO_Init+0x12e>
 8002bc2:	a201      	add	r2, pc, #4	@ (adr r2, 8002bc8 <HAL_GPIO_Init+0x80>)
 8002bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bc8:	08002c43 	.word	0x08002c43
 8002bcc:	08002c1d 	.word	0x08002c1d
 8002bd0:	08002c2f 	.word	0x08002c2f
 8002bd4:	08002c71 	.word	0x08002c71
 8002bd8:	08002c77 	.word	0x08002c77
 8002bdc:	08002c77 	.word	0x08002c77
 8002be0:	08002c77 	.word	0x08002c77
 8002be4:	08002c77 	.word	0x08002c77
 8002be8:	08002c77 	.word	0x08002c77
 8002bec:	08002c77 	.word	0x08002c77
 8002bf0:	08002c77 	.word	0x08002c77
 8002bf4:	08002c77 	.word	0x08002c77
 8002bf8:	08002c77 	.word	0x08002c77
 8002bfc:	08002c77 	.word	0x08002c77
 8002c00:	08002c77 	.word	0x08002c77
 8002c04:	08002c77 	.word	0x08002c77
 8002c08:	08002c77 	.word	0x08002c77
 8002c0c:	08002c25 	.word	0x08002c25
 8002c10:	08002c39 	.word	0x08002c39
 8002c14:	4a75      	ldr	r2, [pc, #468]	@ (8002dec <HAL_GPIO_Init+0x2a4>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d013      	beq.n	8002c42 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c1a:	e02c      	b.n	8002c76 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	623b      	str	r3, [r7, #32]
          break;
 8002c22:	e029      	b.n	8002c78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	3304      	adds	r3, #4
 8002c2a:	623b      	str	r3, [r7, #32]
          break;
 8002c2c:	e024      	b.n	8002c78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	3308      	adds	r3, #8
 8002c34:	623b      	str	r3, [r7, #32]
          break;
 8002c36:	e01f      	b.n	8002c78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	330c      	adds	r3, #12
 8002c3e:	623b      	str	r3, [r7, #32]
          break;
 8002c40:	e01a      	b.n	8002c78 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d102      	bne.n	8002c50 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c4a:	2304      	movs	r3, #4
 8002c4c:	623b      	str	r3, [r7, #32]
          break;
 8002c4e:	e013      	b.n	8002c78 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d105      	bne.n	8002c64 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c58:	2308      	movs	r3, #8
 8002c5a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	69fa      	ldr	r2, [r7, #28]
 8002c60:	611a      	str	r2, [r3, #16]
          break;
 8002c62:	e009      	b.n	8002c78 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c64:	2308      	movs	r3, #8
 8002c66:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	69fa      	ldr	r2, [r7, #28]
 8002c6c:	615a      	str	r2, [r3, #20]
          break;
 8002c6e:	e003      	b.n	8002c78 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c70:	2300      	movs	r3, #0
 8002c72:	623b      	str	r3, [r7, #32]
          break;
 8002c74:	e000      	b.n	8002c78 <HAL_GPIO_Init+0x130>
          break;
 8002c76:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	2bff      	cmp	r3, #255	@ 0xff
 8002c7c:	d801      	bhi.n	8002c82 <HAL_GPIO_Init+0x13a>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	e001      	b.n	8002c86 <HAL_GPIO_Init+0x13e>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	3304      	adds	r3, #4
 8002c86:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	2bff      	cmp	r3, #255	@ 0xff
 8002c8c:	d802      	bhi.n	8002c94 <HAL_GPIO_Init+0x14c>
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	e002      	b.n	8002c9a <HAL_GPIO_Init+0x152>
 8002c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c96:	3b08      	subs	r3, #8
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	210f      	movs	r1, #15
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ca8:	43db      	mvns	r3, r3
 8002caa:	401a      	ands	r2, r3
 8002cac:	6a39      	ldr	r1, [r7, #32]
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb4:	431a      	orrs	r2, r3
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	f000 80c1 	beq.w	8002e4a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002cc8:	4b49      	ldr	r3, [pc, #292]	@ (8002df0 <HAL_GPIO_Init+0x2a8>)
 8002cca:	699b      	ldr	r3, [r3, #24]
 8002ccc:	4a48      	ldr	r2, [pc, #288]	@ (8002df0 <HAL_GPIO_Init+0x2a8>)
 8002cce:	f043 0301 	orr.w	r3, r3, #1
 8002cd2:	6193      	str	r3, [r2, #24]
 8002cd4:	4b46      	ldr	r3, [pc, #280]	@ (8002df0 <HAL_GPIO_Init+0x2a8>)
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	60bb      	str	r3, [r7, #8]
 8002cde:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ce0:	4a44      	ldr	r2, [pc, #272]	@ (8002df4 <HAL_GPIO_Init+0x2ac>)
 8002ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce4:	089b      	lsrs	r3, r3, #2
 8002ce6:	3302      	adds	r3, #2
 8002ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf0:	f003 0303 	and.w	r3, r3, #3
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	220f      	movs	r2, #15
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	68fa      	ldr	r2, [r7, #12]
 8002d00:	4013      	ands	r3, r2
 8002d02:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a3c      	ldr	r2, [pc, #240]	@ (8002df8 <HAL_GPIO_Init+0x2b0>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d01f      	beq.n	8002d4c <HAL_GPIO_Init+0x204>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a3b      	ldr	r2, [pc, #236]	@ (8002dfc <HAL_GPIO_Init+0x2b4>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d019      	beq.n	8002d48 <HAL_GPIO_Init+0x200>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	4a3a      	ldr	r2, [pc, #232]	@ (8002e00 <HAL_GPIO_Init+0x2b8>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d013      	beq.n	8002d44 <HAL_GPIO_Init+0x1fc>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	4a39      	ldr	r2, [pc, #228]	@ (8002e04 <HAL_GPIO_Init+0x2bc>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d00d      	beq.n	8002d40 <HAL_GPIO_Init+0x1f8>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	4a38      	ldr	r2, [pc, #224]	@ (8002e08 <HAL_GPIO_Init+0x2c0>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d007      	beq.n	8002d3c <HAL_GPIO_Init+0x1f4>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4a37      	ldr	r2, [pc, #220]	@ (8002e0c <HAL_GPIO_Init+0x2c4>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d101      	bne.n	8002d38 <HAL_GPIO_Init+0x1f0>
 8002d34:	2305      	movs	r3, #5
 8002d36:	e00a      	b.n	8002d4e <HAL_GPIO_Init+0x206>
 8002d38:	2306      	movs	r3, #6
 8002d3a:	e008      	b.n	8002d4e <HAL_GPIO_Init+0x206>
 8002d3c:	2304      	movs	r3, #4
 8002d3e:	e006      	b.n	8002d4e <HAL_GPIO_Init+0x206>
 8002d40:	2303      	movs	r3, #3
 8002d42:	e004      	b.n	8002d4e <HAL_GPIO_Init+0x206>
 8002d44:	2302      	movs	r3, #2
 8002d46:	e002      	b.n	8002d4e <HAL_GPIO_Init+0x206>
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e000      	b.n	8002d4e <HAL_GPIO_Init+0x206>
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d50:	f002 0203 	and.w	r2, r2, #3
 8002d54:	0092      	lsls	r2, r2, #2
 8002d56:	4093      	lsls	r3, r2
 8002d58:	68fa      	ldr	r2, [r7, #12]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d5e:	4925      	ldr	r1, [pc, #148]	@ (8002df4 <HAL_GPIO_Init+0x2ac>)
 8002d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d62:	089b      	lsrs	r3, r3, #2
 8002d64:	3302      	adds	r3, #2
 8002d66:	68fa      	ldr	r2, [r7, #12]
 8002d68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d006      	beq.n	8002d86 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d78:	4b25      	ldr	r3, [pc, #148]	@ (8002e10 <HAL_GPIO_Init+0x2c8>)
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	4924      	ldr	r1, [pc, #144]	@ (8002e10 <HAL_GPIO_Init+0x2c8>)
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	608b      	str	r3, [r1, #8]
 8002d84:	e006      	b.n	8002d94 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d86:	4b22      	ldr	r3, [pc, #136]	@ (8002e10 <HAL_GPIO_Init+0x2c8>)
 8002d88:	689a      	ldr	r2, [r3, #8]
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	4920      	ldr	r1, [pc, #128]	@ (8002e10 <HAL_GPIO_Init+0x2c8>)
 8002d90:	4013      	ands	r3, r2
 8002d92:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d006      	beq.n	8002dae <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002da0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e10 <HAL_GPIO_Init+0x2c8>)
 8002da2:	68da      	ldr	r2, [r3, #12]
 8002da4:	491a      	ldr	r1, [pc, #104]	@ (8002e10 <HAL_GPIO_Init+0x2c8>)
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	60cb      	str	r3, [r1, #12]
 8002dac:	e006      	b.n	8002dbc <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002dae:	4b18      	ldr	r3, [pc, #96]	@ (8002e10 <HAL_GPIO_Init+0x2c8>)
 8002db0:	68da      	ldr	r2, [r3, #12]
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	43db      	mvns	r3, r3
 8002db6:	4916      	ldr	r1, [pc, #88]	@ (8002e10 <HAL_GPIO_Init+0x2c8>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d025      	beq.n	8002e14 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002dc8:	4b11      	ldr	r3, [pc, #68]	@ (8002e10 <HAL_GPIO_Init+0x2c8>)
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	4910      	ldr	r1, [pc, #64]	@ (8002e10 <HAL_GPIO_Init+0x2c8>)
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	604b      	str	r3, [r1, #4]
 8002dd4:	e025      	b.n	8002e22 <HAL_GPIO_Init+0x2da>
 8002dd6:	bf00      	nop
 8002dd8:	10320000 	.word	0x10320000
 8002ddc:	10310000 	.word	0x10310000
 8002de0:	10220000 	.word	0x10220000
 8002de4:	10210000 	.word	0x10210000
 8002de8:	10120000 	.word	0x10120000
 8002dec:	10110000 	.word	0x10110000
 8002df0:	40021000 	.word	0x40021000
 8002df4:	40010000 	.word	0x40010000
 8002df8:	40010800 	.word	0x40010800
 8002dfc:	40010c00 	.word	0x40010c00
 8002e00:	40011000 	.word	0x40011000
 8002e04:	40011400 	.word	0x40011400
 8002e08:	40011800 	.word	0x40011800
 8002e0c:	40011c00 	.word	0x40011c00
 8002e10:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e14:	4b15      	ldr	r3, [pc, #84]	@ (8002e6c <HAL_GPIO_Init+0x324>)
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	43db      	mvns	r3, r3
 8002e1c:	4913      	ldr	r1, [pc, #76]	@ (8002e6c <HAL_GPIO_Init+0x324>)
 8002e1e:	4013      	ands	r3, r2
 8002e20:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d006      	beq.n	8002e3c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e2e:	4b0f      	ldr	r3, [pc, #60]	@ (8002e6c <HAL_GPIO_Init+0x324>)
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	490e      	ldr	r1, [pc, #56]	@ (8002e6c <HAL_GPIO_Init+0x324>)
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	600b      	str	r3, [r1, #0]
 8002e3a:	e006      	b.n	8002e4a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e6c <HAL_GPIO_Init+0x324>)
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	43db      	mvns	r3, r3
 8002e44:	4909      	ldr	r1, [pc, #36]	@ (8002e6c <HAL_GPIO_Init+0x324>)
 8002e46:	4013      	ands	r3, r2
 8002e48:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e56:	fa22 f303 	lsr.w	r3, r2, r3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	f47f ae7e 	bne.w	8002b5c <HAL_GPIO_Init+0x14>
  }
}
 8002e60:	bf00      	nop
 8002e62:	bf00      	nop
 8002e64:	372c      	adds	r7, #44	@ 0x2c
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bc80      	pop	{r7}
 8002e6a:	4770      	bx	lr
 8002e6c:	40010400 	.word	0x40010400

08002e70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b085      	sub	sp, #20
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	460b      	mov	r3, r1
 8002e7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	689a      	ldr	r2, [r3, #8]
 8002e80:	887b      	ldrh	r3, [r7, #2]
 8002e82:	4013      	ands	r3, r2
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d002      	beq.n	8002e8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	73fb      	strb	r3, [r7, #15]
 8002e8c:	e001      	b.n	8002e92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3714      	adds	r7, #20
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bc80      	pop	{r7}
 8002e9c:	4770      	bx	lr

08002e9e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e9e:	b480      	push	{r7}
 8002ea0:	b083      	sub	sp, #12
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
 8002ea6:	460b      	mov	r3, r1
 8002ea8:	807b      	strh	r3, [r7, #2]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002eae:	787b      	ldrb	r3, [r7, #1]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002eb4:	887a      	ldrh	r2, [r7, #2]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002eba:	e003      	b.n	8002ec4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ebc:	887b      	ldrh	r3, [r7, #2]
 8002ebe:	041a      	lsls	r2, r3, #16
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	611a      	str	r2, [r3, #16]
}
 8002ec4:	bf00      	nop
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bc80      	pop	{r7}
 8002ecc:	4770      	bx	lr
	...

08002ed0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b086      	sub	sp, #24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e272      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0301 	and.w	r3, r3, #1
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f000 8087 	beq.w	8002ffe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ef0:	4b92      	ldr	r3, [pc, #584]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f003 030c 	and.w	r3, r3, #12
 8002ef8:	2b04      	cmp	r3, #4
 8002efa:	d00c      	beq.n	8002f16 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002efc:	4b8f      	ldr	r3, [pc, #572]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f003 030c 	and.w	r3, r3, #12
 8002f04:	2b08      	cmp	r3, #8
 8002f06:	d112      	bne.n	8002f2e <HAL_RCC_OscConfig+0x5e>
 8002f08:	4b8c      	ldr	r3, [pc, #560]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f14:	d10b      	bne.n	8002f2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f16:	4b89      	ldr	r3, [pc, #548]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d06c      	beq.n	8002ffc <HAL_RCC_OscConfig+0x12c>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d168      	bne.n	8002ffc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e24c      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f36:	d106      	bne.n	8002f46 <HAL_RCC_OscConfig+0x76>
 8002f38:	4b80      	ldr	r3, [pc, #512]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a7f      	ldr	r2, [pc, #508]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f42:	6013      	str	r3, [r2, #0]
 8002f44:	e02e      	b.n	8002fa4 <HAL_RCC_OscConfig+0xd4>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d10c      	bne.n	8002f68 <HAL_RCC_OscConfig+0x98>
 8002f4e:	4b7b      	ldr	r3, [pc, #492]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a7a      	ldr	r2, [pc, #488]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	4b78      	ldr	r3, [pc, #480]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a77      	ldr	r2, [pc, #476]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f60:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f64:	6013      	str	r3, [r2, #0]
 8002f66:	e01d      	b.n	8002fa4 <HAL_RCC_OscConfig+0xd4>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f70:	d10c      	bne.n	8002f8c <HAL_RCC_OscConfig+0xbc>
 8002f72:	4b72      	ldr	r3, [pc, #456]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a71      	ldr	r2, [pc, #452]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f7c:	6013      	str	r3, [r2, #0]
 8002f7e:	4b6f      	ldr	r3, [pc, #444]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a6e      	ldr	r2, [pc, #440]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f88:	6013      	str	r3, [r2, #0]
 8002f8a:	e00b      	b.n	8002fa4 <HAL_RCC_OscConfig+0xd4>
 8002f8c:	4b6b      	ldr	r3, [pc, #428]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a6a      	ldr	r2, [pc, #424]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f96:	6013      	str	r3, [r2, #0]
 8002f98:	4b68      	ldr	r3, [pc, #416]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a67      	ldr	r2, [pc, #412]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fa2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d013      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fac:	f7ff fb4e 	bl	800264c <HAL_GetTick>
 8002fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fb2:	e008      	b.n	8002fc6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fb4:	f7ff fb4a 	bl	800264c <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	2b64      	cmp	r3, #100	@ 0x64
 8002fc0:	d901      	bls.n	8002fc6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e200      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fc6:	4b5d      	ldr	r3, [pc, #372]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d0f0      	beq.n	8002fb4 <HAL_RCC_OscConfig+0xe4>
 8002fd2:	e014      	b.n	8002ffe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fd4:	f7ff fb3a 	bl	800264c <HAL_GetTick>
 8002fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fda:	e008      	b.n	8002fee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fdc:	f7ff fb36 	bl	800264c <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b64      	cmp	r3, #100	@ 0x64
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e1ec      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fee:	4b53      	ldr	r3, [pc, #332]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1f0      	bne.n	8002fdc <HAL_RCC_OscConfig+0x10c>
 8002ffa:	e000      	b.n	8002ffe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ffc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d063      	beq.n	80030d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800300a:	4b4c      	ldr	r3, [pc, #304]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f003 030c 	and.w	r3, r3, #12
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00b      	beq.n	800302e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003016:	4b49      	ldr	r3, [pc, #292]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f003 030c 	and.w	r3, r3, #12
 800301e:	2b08      	cmp	r3, #8
 8003020:	d11c      	bne.n	800305c <HAL_RCC_OscConfig+0x18c>
 8003022:	4b46      	ldr	r3, [pc, #280]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d116      	bne.n	800305c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800302e:	4b43      	ldr	r3, [pc, #268]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d005      	beq.n	8003046 <HAL_RCC_OscConfig+0x176>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	2b01      	cmp	r3, #1
 8003040:	d001      	beq.n	8003046 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e1c0      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003046:	4b3d      	ldr	r3, [pc, #244]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	00db      	lsls	r3, r3, #3
 8003054:	4939      	ldr	r1, [pc, #228]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8003056:	4313      	orrs	r3, r2
 8003058:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800305a:	e03a      	b.n	80030d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	691b      	ldr	r3, [r3, #16]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d020      	beq.n	80030a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003064:	4b36      	ldr	r3, [pc, #216]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 8003066:	2201      	movs	r2, #1
 8003068:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800306a:	f7ff faef 	bl	800264c <HAL_GetTick>
 800306e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003070:	e008      	b.n	8003084 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003072:	f7ff faeb 	bl	800264c <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	2b02      	cmp	r3, #2
 800307e:	d901      	bls.n	8003084 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e1a1      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003084:	4b2d      	ldr	r3, [pc, #180]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0302 	and.w	r3, r3, #2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d0f0      	beq.n	8003072 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003090:	4b2a      	ldr	r3, [pc, #168]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	695b      	ldr	r3, [r3, #20]
 800309c:	00db      	lsls	r3, r3, #3
 800309e:	4927      	ldr	r1, [pc, #156]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 80030a0:	4313      	orrs	r3, r2
 80030a2:	600b      	str	r3, [r1, #0]
 80030a4:	e015      	b.n	80030d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030a6:	4b26      	ldr	r3, [pc, #152]	@ (8003140 <HAL_RCC_OscConfig+0x270>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ac:	f7ff face 	bl	800264c <HAL_GetTick>
 80030b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030b2:	e008      	b.n	80030c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030b4:	f7ff faca 	bl	800264c <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e180      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030c6:	4b1d      	ldr	r3, [pc, #116]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d1f0      	bne.n	80030b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0308 	and.w	r3, r3, #8
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d03a      	beq.n	8003154 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d019      	beq.n	800311a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030e6:	4b17      	ldr	r3, [pc, #92]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 80030e8:	2201      	movs	r2, #1
 80030ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ec:	f7ff faae 	bl	800264c <HAL_GetTick>
 80030f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030f2:	e008      	b.n	8003106 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030f4:	f7ff faaa 	bl	800264c <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d901      	bls.n	8003106 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e160      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003106:	4b0d      	ldr	r3, [pc, #52]	@ (800313c <HAL_RCC_OscConfig+0x26c>)
 8003108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800310a:	f003 0302 	and.w	r3, r3, #2
 800310e:	2b00      	cmp	r3, #0
 8003110:	d0f0      	beq.n	80030f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003112:	2001      	movs	r0, #1
 8003114:	f000 face 	bl	80036b4 <RCC_Delay>
 8003118:	e01c      	b.n	8003154 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800311a:	4b0a      	ldr	r3, [pc, #40]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 800311c:	2200      	movs	r2, #0
 800311e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003120:	f7ff fa94 	bl	800264c <HAL_GetTick>
 8003124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003126:	e00f      	b.n	8003148 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003128:	f7ff fa90 	bl	800264c <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d908      	bls.n	8003148 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e146      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
 800313a:	bf00      	nop
 800313c:	40021000 	.word	0x40021000
 8003140:	42420000 	.word	0x42420000
 8003144:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003148:	4b92      	ldr	r3, [pc, #584]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 800314a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800314c:	f003 0302 	and.w	r3, r3, #2
 8003150:	2b00      	cmp	r3, #0
 8003152:	d1e9      	bne.n	8003128 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0304 	and.w	r3, r3, #4
 800315c:	2b00      	cmp	r3, #0
 800315e:	f000 80a6 	beq.w	80032ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003162:	2300      	movs	r3, #0
 8003164:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003166:	4b8b      	ldr	r3, [pc, #556]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003168:	69db      	ldr	r3, [r3, #28]
 800316a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d10d      	bne.n	800318e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003172:	4b88      	ldr	r3, [pc, #544]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003174:	69db      	ldr	r3, [r3, #28]
 8003176:	4a87      	ldr	r2, [pc, #540]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003178:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800317c:	61d3      	str	r3, [r2, #28]
 800317e:	4b85      	ldr	r3, [pc, #532]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003180:	69db      	ldr	r3, [r3, #28]
 8003182:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003186:	60bb      	str	r3, [r7, #8]
 8003188:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800318a:	2301      	movs	r3, #1
 800318c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800318e:	4b82      	ldr	r3, [pc, #520]	@ (8003398 <HAL_RCC_OscConfig+0x4c8>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003196:	2b00      	cmp	r3, #0
 8003198:	d118      	bne.n	80031cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800319a:	4b7f      	ldr	r3, [pc, #508]	@ (8003398 <HAL_RCC_OscConfig+0x4c8>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a7e      	ldr	r2, [pc, #504]	@ (8003398 <HAL_RCC_OscConfig+0x4c8>)
 80031a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031a6:	f7ff fa51 	bl	800264c <HAL_GetTick>
 80031aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ac:	e008      	b.n	80031c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031ae:	f7ff fa4d 	bl	800264c <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	2b64      	cmp	r3, #100	@ 0x64
 80031ba:	d901      	bls.n	80031c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e103      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c0:	4b75      	ldr	r3, [pc, #468]	@ (8003398 <HAL_RCC_OscConfig+0x4c8>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d0f0      	beq.n	80031ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d106      	bne.n	80031e2 <HAL_RCC_OscConfig+0x312>
 80031d4:	4b6f      	ldr	r3, [pc, #444]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	4a6e      	ldr	r2, [pc, #440]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80031da:	f043 0301 	orr.w	r3, r3, #1
 80031de:	6213      	str	r3, [r2, #32]
 80031e0:	e02d      	b.n	800323e <HAL_RCC_OscConfig+0x36e>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d10c      	bne.n	8003204 <HAL_RCC_OscConfig+0x334>
 80031ea:	4b6a      	ldr	r3, [pc, #424]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80031ec:	6a1b      	ldr	r3, [r3, #32]
 80031ee:	4a69      	ldr	r2, [pc, #420]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80031f0:	f023 0301 	bic.w	r3, r3, #1
 80031f4:	6213      	str	r3, [r2, #32]
 80031f6:	4b67      	ldr	r3, [pc, #412]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80031f8:	6a1b      	ldr	r3, [r3, #32]
 80031fa:	4a66      	ldr	r2, [pc, #408]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80031fc:	f023 0304 	bic.w	r3, r3, #4
 8003200:	6213      	str	r3, [r2, #32]
 8003202:	e01c      	b.n	800323e <HAL_RCC_OscConfig+0x36e>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	2b05      	cmp	r3, #5
 800320a:	d10c      	bne.n	8003226 <HAL_RCC_OscConfig+0x356>
 800320c:	4b61      	ldr	r3, [pc, #388]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	4a60      	ldr	r2, [pc, #384]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003212:	f043 0304 	orr.w	r3, r3, #4
 8003216:	6213      	str	r3, [r2, #32]
 8003218:	4b5e      	ldr	r3, [pc, #376]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	4a5d      	ldr	r2, [pc, #372]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 800321e:	f043 0301 	orr.w	r3, r3, #1
 8003222:	6213      	str	r3, [r2, #32]
 8003224:	e00b      	b.n	800323e <HAL_RCC_OscConfig+0x36e>
 8003226:	4b5b      	ldr	r3, [pc, #364]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003228:	6a1b      	ldr	r3, [r3, #32]
 800322a:	4a5a      	ldr	r2, [pc, #360]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 800322c:	f023 0301 	bic.w	r3, r3, #1
 8003230:	6213      	str	r3, [r2, #32]
 8003232:	4b58      	ldr	r3, [pc, #352]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003234:	6a1b      	ldr	r3, [r3, #32]
 8003236:	4a57      	ldr	r2, [pc, #348]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003238:	f023 0304 	bic.w	r3, r3, #4
 800323c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d015      	beq.n	8003272 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003246:	f7ff fa01 	bl	800264c <HAL_GetTick>
 800324a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800324c:	e00a      	b.n	8003264 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800324e:	f7ff f9fd 	bl	800264c <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	f241 3288 	movw	r2, #5000	@ 0x1388
 800325c:	4293      	cmp	r3, r2
 800325e:	d901      	bls.n	8003264 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e0b1      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003264:	4b4b      	ldr	r3, [pc, #300]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003266:	6a1b      	ldr	r3, [r3, #32]
 8003268:	f003 0302 	and.w	r3, r3, #2
 800326c:	2b00      	cmp	r3, #0
 800326e:	d0ee      	beq.n	800324e <HAL_RCC_OscConfig+0x37e>
 8003270:	e014      	b.n	800329c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003272:	f7ff f9eb 	bl	800264c <HAL_GetTick>
 8003276:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003278:	e00a      	b.n	8003290 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800327a:	f7ff f9e7 	bl	800264c <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003288:	4293      	cmp	r3, r2
 800328a:	d901      	bls.n	8003290 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800328c:	2303      	movs	r3, #3
 800328e:	e09b      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003290:	4b40      	ldr	r3, [pc, #256]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003292:	6a1b      	ldr	r3, [r3, #32]
 8003294:	f003 0302 	and.w	r3, r3, #2
 8003298:	2b00      	cmp	r3, #0
 800329a:	d1ee      	bne.n	800327a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800329c:	7dfb      	ldrb	r3, [r7, #23]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d105      	bne.n	80032ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032a2:	4b3c      	ldr	r3, [pc, #240]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80032a4:	69db      	ldr	r3, [r3, #28]
 80032a6:	4a3b      	ldr	r2, [pc, #236]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80032a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	f000 8087 	beq.w	80033c6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032b8:	4b36      	ldr	r3, [pc, #216]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f003 030c 	and.w	r3, r3, #12
 80032c0:	2b08      	cmp	r3, #8
 80032c2:	d061      	beq.n	8003388 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	69db      	ldr	r3, [r3, #28]
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d146      	bne.n	800335a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032cc:	4b33      	ldr	r3, [pc, #204]	@ (800339c <HAL_RCC_OscConfig+0x4cc>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d2:	f7ff f9bb 	bl	800264c <HAL_GetTick>
 80032d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032d8:	e008      	b.n	80032ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032da:	f7ff f9b7 	bl	800264c <HAL_GetTick>
 80032de:	4602      	mov	r2, r0
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d901      	bls.n	80032ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e06d      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032ec:	4b29      	ldr	r3, [pc, #164]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d1f0      	bne.n	80032da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a1b      	ldr	r3, [r3, #32]
 80032fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003300:	d108      	bne.n	8003314 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003302:	4b24      	ldr	r3, [pc, #144]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	4921      	ldr	r1, [pc, #132]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003310:	4313      	orrs	r3, r2
 8003312:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003314:	4b1f      	ldr	r3, [pc, #124]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a19      	ldr	r1, [r3, #32]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003324:	430b      	orrs	r3, r1
 8003326:	491b      	ldr	r1, [pc, #108]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003328:	4313      	orrs	r3, r2
 800332a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800332c:	4b1b      	ldr	r3, [pc, #108]	@ (800339c <HAL_RCC_OscConfig+0x4cc>)
 800332e:	2201      	movs	r2, #1
 8003330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003332:	f7ff f98b 	bl	800264c <HAL_GetTick>
 8003336:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003338:	e008      	b.n	800334c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800333a:	f7ff f987 	bl	800264c <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	2b02      	cmp	r3, #2
 8003346:	d901      	bls.n	800334c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e03d      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800334c:	4b11      	ldr	r3, [pc, #68]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d0f0      	beq.n	800333a <HAL_RCC_OscConfig+0x46a>
 8003358:	e035      	b.n	80033c6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800335a:	4b10      	ldr	r3, [pc, #64]	@ (800339c <HAL_RCC_OscConfig+0x4cc>)
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003360:	f7ff f974 	bl	800264c <HAL_GetTick>
 8003364:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003366:	e008      	b.n	800337a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003368:	f7ff f970 	bl	800264c <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e026      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800337a:	4b06      	ldr	r3, [pc, #24]	@ (8003394 <HAL_RCC_OscConfig+0x4c4>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1f0      	bne.n	8003368 <HAL_RCC_OscConfig+0x498>
 8003386:	e01e      	b.n	80033c6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	69db      	ldr	r3, [r3, #28]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d107      	bne.n	80033a0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e019      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
 8003394:	40021000 	.word	0x40021000
 8003398:	40007000 	.word	0x40007000
 800339c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033a0:	4b0b      	ldr	r3, [pc, #44]	@ (80033d0 <HAL_RCC_OscConfig+0x500>)
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a1b      	ldr	r3, [r3, #32]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d106      	bne.n	80033c2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033be:	429a      	cmp	r2, r3
 80033c0:	d001      	beq.n	80033c6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e000      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3718      	adds	r7, #24
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	40021000 	.word	0x40021000

080033d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d101      	bne.n	80033e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e0d0      	b.n	800358a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033e8:	4b6a      	ldr	r3, [pc, #424]	@ (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d910      	bls.n	8003418 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033f6:	4b67      	ldr	r3, [pc, #412]	@ (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f023 0207 	bic.w	r2, r3, #7
 80033fe:	4965      	ldr	r1, [pc, #404]	@ (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	4313      	orrs	r3, r2
 8003404:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003406:	4b63      	ldr	r3, [pc, #396]	@ (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0307 	and.w	r3, r3, #7
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	429a      	cmp	r2, r3
 8003412:	d001      	beq.n	8003418 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e0b8      	b.n	800358a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d020      	beq.n	8003466 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0304 	and.w	r3, r3, #4
 800342c:	2b00      	cmp	r3, #0
 800342e:	d005      	beq.n	800343c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003430:	4b59      	ldr	r3, [pc, #356]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	4a58      	ldr	r2, [pc, #352]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 8003436:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800343a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0308 	and.w	r3, r3, #8
 8003444:	2b00      	cmp	r3, #0
 8003446:	d005      	beq.n	8003454 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003448:	4b53      	ldr	r3, [pc, #332]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	4a52      	ldr	r2, [pc, #328]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 800344e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003452:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003454:	4b50      	ldr	r3, [pc, #320]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	494d      	ldr	r1, [pc, #308]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 8003462:	4313      	orrs	r3, r2
 8003464:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0301 	and.w	r3, r3, #1
 800346e:	2b00      	cmp	r3, #0
 8003470:	d040      	beq.n	80034f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	2b01      	cmp	r3, #1
 8003478:	d107      	bne.n	800348a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800347a:	4b47      	ldr	r3, [pc, #284]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d115      	bne.n	80034b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e07f      	b.n	800358a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	2b02      	cmp	r3, #2
 8003490:	d107      	bne.n	80034a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003492:	4b41      	ldr	r3, [pc, #260]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d109      	bne.n	80034b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e073      	b.n	800358a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0302 	and.w	r3, r3, #2
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d101      	bne.n	80034b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e06b      	b.n	800358a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034b2:	4b39      	ldr	r3, [pc, #228]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f023 0203 	bic.w	r2, r3, #3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	4936      	ldr	r1, [pc, #216]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034c4:	f7ff f8c2 	bl	800264c <HAL_GetTick>
 80034c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ca:	e00a      	b.n	80034e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034cc:	f7ff f8be 	bl	800264c <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034da:	4293      	cmp	r3, r2
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e053      	b.n	800358a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034e2:	4b2d      	ldr	r3, [pc, #180]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f003 020c 	and.w	r2, r3, #12
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d1eb      	bne.n	80034cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034f4:	4b27      	ldr	r3, [pc, #156]	@ (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0307 	and.w	r3, r3, #7
 80034fc:	683a      	ldr	r2, [r7, #0]
 80034fe:	429a      	cmp	r2, r3
 8003500:	d210      	bcs.n	8003524 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003502:	4b24      	ldr	r3, [pc, #144]	@ (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f023 0207 	bic.w	r2, r3, #7
 800350a:	4922      	ldr	r1, [pc, #136]	@ (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	4313      	orrs	r3, r2
 8003510:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003512:	4b20      	ldr	r3, [pc, #128]	@ (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	683a      	ldr	r2, [r7, #0]
 800351c:	429a      	cmp	r2, r3
 800351e:	d001      	beq.n	8003524 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e032      	b.n	800358a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0304 	and.w	r3, r3, #4
 800352c:	2b00      	cmp	r3, #0
 800352e:	d008      	beq.n	8003542 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003530:	4b19      	ldr	r3, [pc, #100]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	4916      	ldr	r1, [pc, #88]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 800353e:	4313      	orrs	r3, r2
 8003540:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0308 	and.w	r3, r3, #8
 800354a:	2b00      	cmp	r3, #0
 800354c:	d009      	beq.n	8003562 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800354e:	4b12      	ldr	r3, [pc, #72]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	00db      	lsls	r3, r3, #3
 800355c:	490e      	ldr	r1, [pc, #56]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 800355e:	4313      	orrs	r3, r2
 8003560:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003562:	f000 f821 	bl	80035a8 <HAL_RCC_GetSysClockFreq>
 8003566:	4602      	mov	r2, r0
 8003568:	4b0b      	ldr	r3, [pc, #44]	@ (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	091b      	lsrs	r3, r3, #4
 800356e:	f003 030f 	and.w	r3, r3, #15
 8003572:	490a      	ldr	r1, [pc, #40]	@ (800359c <HAL_RCC_ClockConfig+0x1c8>)
 8003574:	5ccb      	ldrb	r3, [r1, r3]
 8003576:	fa22 f303 	lsr.w	r3, r2, r3
 800357a:	4a09      	ldr	r2, [pc, #36]	@ (80035a0 <HAL_RCC_ClockConfig+0x1cc>)
 800357c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800357e:	4b09      	ldr	r3, [pc, #36]	@ (80035a4 <HAL_RCC_ClockConfig+0x1d0>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4618      	mov	r0, r3
 8003584:	f7ff f820 	bl	80025c8 <HAL_InitTick>

  return HAL_OK;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3710      	adds	r7, #16
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	40022000 	.word	0x40022000
 8003598:	40021000 	.word	0x40021000
 800359c:	0800ac08 	.word	0x0800ac08
 80035a0:	20000008 	.word	0x20000008
 80035a4:	2000000c 	.word	0x2000000c

080035a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b087      	sub	sp, #28
 80035ac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035ae:	2300      	movs	r3, #0
 80035b0:	60fb      	str	r3, [r7, #12]
 80035b2:	2300      	movs	r3, #0
 80035b4:	60bb      	str	r3, [r7, #8]
 80035b6:	2300      	movs	r3, #0
 80035b8:	617b      	str	r3, [r7, #20]
 80035ba:	2300      	movs	r3, #0
 80035bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80035be:	2300      	movs	r3, #0
 80035c0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035c2:	4b1e      	ldr	r3, [pc, #120]	@ (800363c <HAL_RCC_GetSysClockFreq+0x94>)
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f003 030c 	and.w	r3, r3, #12
 80035ce:	2b04      	cmp	r3, #4
 80035d0:	d002      	beq.n	80035d8 <HAL_RCC_GetSysClockFreq+0x30>
 80035d2:	2b08      	cmp	r3, #8
 80035d4:	d003      	beq.n	80035de <HAL_RCC_GetSysClockFreq+0x36>
 80035d6:	e027      	b.n	8003628 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035d8:	4b19      	ldr	r3, [pc, #100]	@ (8003640 <HAL_RCC_GetSysClockFreq+0x98>)
 80035da:	613b      	str	r3, [r7, #16]
      break;
 80035dc:	e027      	b.n	800362e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	0c9b      	lsrs	r3, r3, #18
 80035e2:	f003 030f 	and.w	r3, r3, #15
 80035e6:	4a17      	ldr	r2, [pc, #92]	@ (8003644 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035e8:	5cd3      	ldrb	r3, [r2, r3]
 80035ea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d010      	beq.n	8003618 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035f6:	4b11      	ldr	r3, [pc, #68]	@ (800363c <HAL_RCC_GetSysClockFreq+0x94>)
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	0c5b      	lsrs	r3, r3, #17
 80035fc:	f003 0301 	and.w	r3, r3, #1
 8003600:	4a11      	ldr	r2, [pc, #68]	@ (8003648 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003602:	5cd3      	ldrb	r3, [r2, r3]
 8003604:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a0d      	ldr	r2, [pc, #52]	@ (8003640 <HAL_RCC_GetSysClockFreq+0x98>)
 800360a:	fb03 f202 	mul.w	r2, r3, r2
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	fbb2 f3f3 	udiv	r3, r2, r3
 8003614:	617b      	str	r3, [r7, #20]
 8003616:	e004      	b.n	8003622 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	4a0c      	ldr	r2, [pc, #48]	@ (800364c <HAL_RCC_GetSysClockFreq+0xa4>)
 800361c:	fb02 f303 	mul.w	r3, r2, r3
 8003620:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	613b      	str	r3, [r7, #16]
      break;
 8003626:	e002      	b.n	800362e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003628:	4b05      	ldr	r3, [pc, #20]	@ (8003640 <HAL_RCC_GetSysClockFreq+0x98>)
 800362a:	613b      	str	r3, [r7, #16]
      break;
 800362c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800362e:	693b      	ldr	r3, [r7, #16]
}
 8003630:	4618      	mov	r0, r3
 8003632:	371c      	adds	r7, #28
 8003634:	46bd      	mov	sp, r7
 8003636:	bc80      	pop	{r7}
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	40021000 	.word	0x40021000
 8003640:	007a1200 	.word	0x007a1200
 8003644:	0800ac20 	.word	0x0800ac20
 8003648:	0800ac30 	.word	0x0800ac30
 800364c:	003d0900 	.word	0x003d0900

08003650 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003654:	4b02      	ldr	r3, [pc, #8]	@ (8003660 <HAL_RCC_GetHCLKFreq+0x10>)
 8003656:	681b      	ldr	r3, [r3, #0]
}
 8003658:	4618      	mov	r0, r3
 800365a:	46bd      	mov	sp, r7
 800365c:	bc80      	pop	{r7}
 800365e:	4770      	bx	lr
 8003660:	20000008 	.word	0x20000008

08003664 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003668:	f7ff fff2 	bl	8003650 <HAL_RCC_GetHCLKFreq>
 800366c:	4602      	mov	r2, r0
 800366e:	4b05      	ldr	r3, [pc, #20]	@ (8003684 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	0a1b      	lsrs	r3, r3, #8
 8003674:	f003 0307 	and.w	r3, r3, #7
 8003678:	4903      	ldr	r1, [pc, #12]	@ (8003688 <HAL_RCC_GetPCLK1Freq+0x24>)
 800367a:	5ccb      	ldrb	r3, [r1, r3]
 800367c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003680:	4618      	mov	r0, r3
 8003682:	bd80      	pop	{r7, pc}
 8003684:	40021000 	.word	0x40021000
 8003688:	0800ac18 	.word	0x0800ac18

0800368c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003690:	f7ff ffde 	bl	8003650 <HAL_RCC_GetHCLKFreq>
 8003694:	4602      	mov	r2, r0
 8003696:	4b05      	ldr	r3, [pc, #20]	@ (80036ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	0adb      	lsrs	r3, r3, #11
 800369c:	f003 0307 	and.w	r3, r3, #7
 80036a0:	4903      	ldr	r1, [pc, #12]	@ (80036b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036a2:	5ccb      	ldrb	r3, [r1, r3]
 80036a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	40021000 	.word	0x40021000
 80036b0:	0800ac18 	.word	0x0800ac18

080036b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b085      	sub	sp, #20
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80036bc:	4b0a      	ldr	r3, [pc, #40]	@ (80036e8 <RCC_Delay+0x34>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a0a      	ldr	r2, [pc, #40]	@ (80036ec <RCC_Delay+0x38>)
 80036c2:	fba2 2303 	umull	r2, r3, r2, r3
 80036c6:	0a5b      	lsrs	r3, r3, #9
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	fb02 f303 	mul.w	r3, r2, r3
 80036ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036d0:	bf00      	nop
  }
  while (Delay --);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	1e5a      	subs	r2, r3, #1
 80036d6:	60fa      	str	r2, [r7, #12]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d1f9      	bne.n	80036d0 <RCC_Delay+0x1c>
}
 80036dc:	bf00      	nop
 80036de:	bf00      	nop
 80036e0:	3714      	adds	r7, #20
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bc80      	pop	{r7}
 80036e6:	4770      	bx	lr
 80036e8:	20000008 	.word	0x20000008
 80036ec:	10624dd3 	.word	0x10624dd3

080036f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e041      	b.n	8003786 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003708:	b2db      	uxtb	r3, r3
 800370a:	2b00      	cmp	r3, #0
 800370c:	d106      	bne.n	800371c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f7fe fde4 	bl	80022e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2202      	movs	r2, #2
 8003720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	3304      	adds	r3, #4
 800372c:	4619      	mov	r1, r3
 800372e:	4610      	mov	r0, r2
 8003730:	f000 fa6a 	bl	8003c08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2201      	movs	r2, #1
 8003768:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3708      	adds	r7, #8
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
	...

08003790 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003790:	b480      	push	{r7}
 8003792:	b085      	sub	sp, #20
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d001      	beq.n	80037a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e044      	b.n	8003832 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2202      	movs	r2, #2
 80037ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	68da      	ldr	r2, [r3, #12]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f042 0201 	orr.w	r2, r2, #1
 80037be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a1d      	ldr	r2, [pc, #116]	@ (800383c <HAL_TIM_Base_Start_IT+0xac>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d018      	beq.n	80037fc <HAL_TIM_Base_Start_IT+0x6c>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a1c      	ldr	r2, [pc, #112]	@ (8003840 <HAL_TIM_Base_Start_IT+0xb0>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d013      	beq.n	80037fc <HAL_TIM_Base_Start_IT+0x6c>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037dc:	d00e      	beq.n	80037fc <HAL_TIM_Base_Start_IT+0x6c>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a18      	ldr	r2, [pc, #96]	@ (8003844 <HAL_TIM_Base_Start_IT+0xb4>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d009      	beq.n	80037fc <HAL_TIM_Base_Start_IT+0x6c>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a16      	ldr	r2, [pc, #88]	@ (8003848 <HAL_TIM_Base_Start_IT+0xb8>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d004      	beq.n	80037fc <HAL_TIM_Base_Start_IT+0x6c>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a15      	ldr	r2, [pc, #84]	@ (800384c <HAL_TIM_Base_Start_IT+0xbc>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d111      	bne.n	8003820 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f003 0307 	and.w	r3, r3, #7
 8003806:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2b06      	cmp	r3, #6
 800380c:	d010      	beq.n	8003830 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f042 0201 	orr.w	r2, r2, #1
 800381c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800381e:	e007      	b.n	8003830 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f042 0201 	orr.w	r2, r2, #1
 800382e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3714      	adds	r7, #20
 8003836:	46bd      	mov	sp, r7
 8003838:	bc80      	pop	{r7}
 800383a:	4770      	bx	lr
 800383c:	40012c00 	.word	0x40012c00
 8003840:	40013400 	.word	0x40013400
 8003844:	40000400 	.word	0x40000400
 8003848:	40000800 	.word	0x40000800
 800384c:	40000c00 	.word	0x40000c00

08003850 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	691b      	ldr	r3, [r3, #16]
 8003866:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	f003 0302 	and.w	r3, r3, #2
 800386e:	2b00      	cmp	r3, #0
 8003870:	d020      	beq.n	80038b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	f003 0302 	and.w	r3, r3, #2
 8003878:	2b00      	cmp	r3, #0
 800387a:	d01b      	beq.n	80038b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f06f 0202 	mvn.w	r2, #2
 8003884:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2201      	movs	r2, #1
 800388a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	f003 0303 	and.w	r3, r3, #3
 8003896:	2b00      	cmp	r3, #0
 8003898:	d003      	beq.n	80038a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 f998 	bl	8003bd0 <HAL_TIM_IC_CaptureCallback>
 80038a0:	e005      	b.n	80038ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 f98b 	bl	8003bbe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f000 f99a 	bl	8003be2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	f003 0304 	and.w	r3, r3, #4
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d020      	beq.n	8003900 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	f003 0304 	and.w	r3, r3, #4
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d01b      	beq.n	8003900 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f06f 0204 	mvn.w	r2, #4
 80038d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2202      	movs	r2, #2
 80038d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d003      	beq.n	80038ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f000 f972 	bl	8003bd0 <HAL_TIM_IC_CaptureCallback>
 80038ec:	e005      	b.n	80038fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 f965 	bl	8003bbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f000 f974 	bl	8003be2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	f003 0308 	and.w	r3, r3, #8
 8003906:	2b00      	cmp	r3, #0
 8003908:	d020      	beq.n	800394c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f003 0308 	and.w	r3, r3, #8
 8003910:	2b00      	cmp	r3, #0
 8003912:	d01b      	beq.n	800394c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f06f 0208 	mvn.w	r2, #8
 800391c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2204      	movs	r2, #4
 8003922:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	69db      	ldr	r3, [r3, #28]
 800392a:	f003 0303 	and.w	r3, r3, #3
 800392e:	2b00      	cmp	r3, #0
 8003930:	d003      	beq.n	800393a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f000 f94c 	bl	8003bd0 <HAL_TIM_IC_CaptureCallback>
 8003938:	e005      	b.n	8003946 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 f93f 	bl	8003bbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f000 f94e 	bl	8003be2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	f003 0310 	and.w	r3, r3, #16
 8003952:	2b00      	cmp	r3, #0
 8003954:	d020      	beq.n	8003998 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f003 0310 	and.w	r3, r3, #16
 800395c:	2b00      	cmp	r3, #0
 800395e:	d01b      	beq.n	8003998 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f06f 0210 	mvn.w	r2, #16
 8003968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2208      	movs	r2, #8
 800396e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	69db      	ldr	r3, [r3, #28]
 8003976:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800397a:	2b00      	cmp	r3, #0
 800397c:	d003      	beq.n	8003986 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f000 f926 	bl	8003bd0 <HAL_TIM_IC_CaptureCallback>
 8003984:	e005      	b.n	8003992 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f919 	bl	8003bbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f000 f928 	bl	8003be2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d00c      	beq.n	80039bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	f003 0301 	and.w	r3, r3, #1
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d007      	beq.n	80039bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f06f 0201 	mvn.w	r2, #1
 80039b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f7fe fb28 	bl	800200c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00c      	beq.n	80039e0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d007      	beq.n	80039e0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80039d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f000 faa5 	bl	8003f2a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00c      	beq.n	8003a04 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d007      	beq.n	8003a04 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80039fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f000 f8f8 	bl	8003bf4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	f003 0320 	and.w	r3, r3, #32
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00c      	beq.n	8003a28 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f003 0320 	and.w	r3, r3, #32
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d007      	beq.n	8003a28 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f06f 0220 	mvn.w	r2, #32
 8003a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 fa78 	bl	8003f18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a28:	bf00      	nop
 8003a2a:	3710      	adds	r7, #16
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d101      	bne.n	8003a4c <HAL_TIM_ConfigClockSource+0x1c>
 8003a48:	2302      	movs	r3, #2
 8003a4a:	e0b4      	b.n	8003bb6 <HAL_TIM_ConfigClockSource+0x186>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2202      	movs	r2, #2
 8003a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003a6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003a72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68ba      	ldr	r2, [r7, #8]
 8003a7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a84:	d03e      	beq.n	8003b04 <HAL_TIM_ConfigClockSource+0xd4>
 8003a86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a8a:	f200 8087 	bhi.w	8003b9c <HAL_TIM_ConfigClockSource+0x16c>
 8003a8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a92:	f000 8086 	beq.w	8003ba2 <HAL_TIM_ConfigClockSource+0x172>
 8003a96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a9a:	d87f      	bhi.n	8003b9c <HAL_TIM_ConfigClockSource+0x16c>
 8003a9c:	2b70      	cmp	r3, #112	@ 0x70
 8003a9e:	d01a      	beq.n	8003ad6 <HAL_TIM_ConfigClockSource+0xa6>
 8003aa0:	2b70      	cmp	r3, #112	@ 0x70
 8003aa2:	d87b      	bhi.n	8003b9c <HAL_TIM_ConfigClockSource+0x16c>
 8003aa4:	2b60      	cmp	r3, #96	@ 0x60
 8003aa6:	d050      	beq.n	8003b4a <HAL_TIM_ConfigClockSource+0x11a>
 8003aa8:	2b60      	cmp	r3, #96	@ 0x60
 8003aaa:	d877      	bhi.n	8003b9c <HAL_TIM_ConfigClockSource+0x16c>
 8003aac:	2b50      	cmp	r3, #80	@ 0x50
 8003aae:	d03c      	beq.n	8003b2a <HAL_TIM_ConfigClockSource+0xfa>
 8003ab0:	2b50      	cmp	r3, #80	@ 0x50
 8003ab2:	d873      	bhi.n	8003b9c <HAL_TIM_ConfigClockSource+0x16c>
 8003ab4:	2b40      	cmp	r3, #64	@ 0x40
 8003ab6:	d058      	beq.n	8003b6a <HAL_TIM_ConfigClockSource+0x13a>
 8003ab8:	2b40      	cmp	r3, #64	@ 0x40
 8003aba:	d86f      	bhi.n	8003b9c <HAL_TIM_ConfigClockSource+0x16c>
 8003abc:	2b30      	cmp	r3, #48	@ 0x30
 8003abe:	d064      	beq.n	8003b8a <HAL_TIM_ConfigClockSource+0x15a>
 8003ac0:	2b30      	cmp	r3, #48	@ 0x30
 8003ac2:	d86b      	bhi.n	8003b9c <HAL_TIM_ConfigClockSource+0x16c>
 8003ac4:	2b20      	cmp	r3, #32
 8003ac6:	d060      	beq.n	8003b8a <HAL_TIM_ConfigClockSource+0x15a>
 8003ac8:	2b20      	cmp	r3, #32
 8003aca:	d867      	bhi.n	8003b9c <HAL_TIM_ConfigClockSource+0x16c>
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d05c      	beq.n	8003b8a <HAL_TIM_ConfigClockSource+0x15a>
 8003ad0:	2b10      	cmp	r3, #16
 8003ad2:	d05a      	beq.n	8003b8a <HAL_TIM_ConfigClockSource+0x15a>
 8003ad4:	e062      	b.n	8003b9c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ae6:	f000 f98c 	bl	8003e02 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003af8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68ba      	ldr	r2, [r7, #8]
 8003b00:	609a      	str	r2, [r3, #8]
      break;
 8003b02:	e04f      	b.n	8003ba4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b14:	f000 f975 	bl	8003e02 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	689a      	ldr	r2, [r3, #8]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b26:	609a      	str	r2, [r3, #8]
      break;
 8003b28:	e03c      	b.n	8003ba4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b36:	461a      	mov	r2, r3
 8003b38:	f000 f8ec 	bl	8003d14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2150      	movs	r1, #80	@ 0x50
 8003b42:	4618      	mov	r0, r3
 8003b44:	f000 f943 	bl	8003dce <TIM_ITRx_SetConfig>
      break;
 8003b48:	e02c      	b.n	8003ba4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b56:	461a      	mov	r2, r3
 8003b58:	f000 f90a 	bl	8003d70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2160      	movs	r1, #96	@ 0x60
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 f933 	bl	8003dce <TIM_ITRx_SetConfig>
      break;
 8003b68:	e01c      	b.n	8003ba4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b76:	461a      	mov	r2, r3
 8003b78:	f000 f8cc 	bl	8003d14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2140      	movs	r1, #64	@ 0x40
 8003b82:	4618      	mov	r0, r3
 8003b84:	f000 f923 	bl	8003dce <TIM_ITRx_SetConfig>
      break;
 8003b88:	e00c      	b.n	8003ba4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4619      	mov	r1, r3
 8003b94:	4610      	mov	r0, r2
 8003b96:	f000 f91a 	bl	8003dce <TIM_ITRx_SetConfig>
      break;
 8003b9a:	e003      	b.n	8003ba4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	73fb      	strb	r3, [r7, #15]
      break;
 8003ba0:	e000      	b.n	8003ba4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003ba2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3710      	adds	r7, #16
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bbe:	b480      	push	{r7}
 8003bc0:	b083      	sub	sp, #12
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003bc6:	bf00      	nop
 8003bc8:	370c      	adds	r7, #12
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bc80      	pop	{r7}
 8003bce:	4770      	bx	lr

08003bd0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003bd8:	bf00      	nop
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bc80      	pop	{r7}
 8003be0:	4770      	bx	lr

08003be2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003be2:	b480      	push	{r7}
 8003be4:	b083      	sub	sp, #12
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003bea:	bf00      	nop
 8003bec:	370c      	adds	r7, #12
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bc80      	pop	{r7}
 8003bf2:	4770      	bx	lr

08003bf4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003bfc:	bf00      	nop
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bc80      	pop	{r7}
 8003c04:	4770      	bx	lr
	...

08003c08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	4a39      	ldr	r2, [pc, #228]	@ (8003d00 <TIM_Base_SetConfig+0xf8>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d013      	beq.n	8003c48 <TIM_Base_SetConfig+0x40>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	4a38      	ldr	r2, [pc, #224]	@ (8003d04 <TIM_Base_SetConfig+0xfc>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d00f      	beq.n	8003c48 <TIM_Base_SetConfig+0x40>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c2e:	d00b      	beq.n	8003c48 <TIM_Base_SetConfig+0x40>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	4a35      	ldr	r2, [pc, #212]	@ (8003d08 <TIM_Base_SetConfig+0x100>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d007      	beq.n	8003c48 <TIM_Base_SetConfig+0x40>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	4a34      	ldr	r2, [pc, #208]	@ (8003d0c <TIM_Base_SetConfig+0x104>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d003      	beq.n	8003c48 <TIM_Base_SetConfig+0x40>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	4a33      	ldr	r2, [pc, #204]	@ (8003d10 <TIM_Base_SetConfig+0x108>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d108      	bne.n	8003c5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	68fa      	ldr	r2, [r7, #12]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a28      	ldr	r2, [pc, #160]	@ (8003d00 <TIM_Base_SetConfig+0xf8>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d013      	beq.n	8003c8a <TIM_Base_SetConfig+0x82>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a27      	ldr	r2, [pc, #156]	@ (8003d04 <TIM_Base_SetConfig+0xfc>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d00f      	beq.n	8003c8a <TIM_Base_SetConfig+0x82>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c70:	d00b      	beq.n	8003c8a <TIM_Base_SetConfig+0x82>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a24      	ldr	r2, [pc, #144]	@ (8003d08 <TIM_Base_SetConfig+0x100>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d007      	beq.n	8003c8a <TIM_Base_SetConfig+0x82>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a23      	ldr	r2, [pc, #140]	@ (8003d0c <TIM_Base_SetConfig+0x104>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d003      	beq.n	8003c8a <TIM_Base_SetConfig+0x82>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a22      	ldr	r2, [pc, #136]	@ (8003d10 <TIM_Base_SetConfig+0x108>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d108      	bne.n	8003c9c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68fa      	ldr	r2, [r7, #12]
 8003cae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	689a      	ldr	r2, [r3, #8]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a0f      	ldr	r2, [pc, #60]	@ (8003d00 <TIM_Base_SetConfig+0xf8>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d003      	beq.n	8003cd0 <TIM_Base_SetConfig+0xc8>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a0e      	ldr	r2, [pc, #56]	@ (8003d04 <TIM_Base_SetConfig+0xfc>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d103      	bne.n	8003cd8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	691a      	ldr	r2, [r3, #16]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	691b      	ldr	r3, [r3, #16]
 8003ce2:	f003 0301 	and.w	r3, r3, #1
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d005      	beq.n	8003cf6 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	f023 0201 	bic.w	r2, r3, #1
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	611a      	str	r2, [r3, #16]
  }
}
 8003cf6:	bf00      	nop
 8003cf8:	3714      	adds	r7, #20
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bc80      	pop	{r7}
 8003cfe:	4770      	bx	lr
 8003d00:	40012c00 	.word	0x40012c00
 8003d04:	40013400 	.word	0x40013400
 8003d08:	40000400 	.word	0x40000400
 8003d0c:	40000800 	.word	0x40000800
 8003d10:	40000c00 	.word	0x40000c00

08003d14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b087      	sub	sp, #28
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6a1b      	ldr	r3, [r3, #32]
 8003d24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	f023 0201 	bic.w	r2, r3, #1
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	011b      	lsls	r3, r3, #4
 8003d44:	693a      	ldr	r2, [r7, #16]
 8003d46:	4313      	orrs	r3, r2
 8003d48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	f023 030a 	bic.w	r3, r3, #10
 8003d50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d52:	697a      	ldr	r2, [r7, #20]
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	693a      	ldr	r2, [r7, #16]
 8003d5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	697a      	ldr	r2, [r7, #20]
 8003d64:	621a      	str	r2, [r3, #32]
}
 8003d66:	bf00      	nop
 8003d68:	371c      	adds	r7, #28
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bc80      	pop	{r7}
 8003d6e:	4770      	bx	lr

08003d70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b087      	sub	sp, #28
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6a1b      	ldr	r3, [r3, #32]
 8003d80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6a1b      	ldr	r3, [r3, #32]
 8003d86:	f023 0210 	bic.w	r2, r3, #16
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003d9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	031b      	lsls	r3, r3, #12
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003dac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	011b      	lsls	r3, r3, #4
 8003db2:	697a      	ldr	r2, [r7, #20]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	621a      	str	r2, [r3, #32]
}
 8003dc4:	bf00      	nop
 8003dc6:	371c      	adds	r7, #28
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bc80      	pop	{r7}
 8003dcc:	4770      	bx	lr

08003dce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b085      	sub	sp, #20
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
 8003dd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003de4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003de6:	683a      	ldr	r2, [r7, #0]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	f043 0307 	orr.w	r3, r3, #7
 8003df0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	609a      	str	r2, [r3, #8]
}
 8003df8:	bf00      	nop
 8003dfa:	3714      	adds	r7, #20
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bc80      	pop	{r7}
 8003e00:	4770      	bx	lr

08003e02 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e02:	b480      	push	{r7}
 8003e04:	b087      	sub	sp, #28
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	60f8      	str	r0, [r7, #12]
 8003e0a:	60b9      	str	r1, [r7, #8]
 8003e0c:	607a      	str	r2, [r7, #4]
 8003e0e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e1c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	021a      	lsls	r2, r3, #8
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	431a      	orrs	r2, r3
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	697a      	ldr	r2, [r7, #20]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	609a      	str	r2, [r3, #8]
}
 8003e36:	bf00      	nop
 8003e38:	371c      	adds	r7, #28
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bc80      	pop	{r7}
 8003e3e:	4770      	bx	lr

08003e40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d101      	bne.n	8003e58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e54:	2302      	movs	r3, #2
 8003e56:	e050      	b.n	8003efa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2202      	movs	r2, #2
 8003e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68fa      	ldr	r2, [r7, #12]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	68fa      	ldr	r2, [r7, #12]
 8003e90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a1b      	ldr	r2, [pc, #108]	@ (8003f04 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d018      	beq.n	8003ece <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a19      	ldr	r2, [pc, #100]	@ (8003f08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d013      	beq.n	8003ece <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003eae:	d00e      	beq.n	8003ece <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a15      	ldr	r2, [pc, #84]	@ (8003f0c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d009      	beq.n	8003ece <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a14      	ldr	r2, [pc, #80]	@ (8003f10 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d004      	beq.n	8003ece <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a12      	ldr	r2, [pc, #72]	@ (8003f14 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d10c      	bne.n	8003ee8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ed4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	68ba      	ldr	r2, [r7, #8]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68ba      	ldr	r2, [r7, #8]
 8003ee6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003ef8:	2300      	movs	r3, #0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3714      	adds	r7, #20
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bc80      	pop	{r7}
 8003f02:	4770      	bx	lr
 8003f04:	40012c00 	.word	0x40012c00
 8003f08:	40013400 	.word	0x40013400
 8003f0c:	40000400 	.word	0x40000400
 8003f10:	40000800 	.word	0x40000800
 8003f14:	40000c00 	.word	0x40000c00

08003f18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f20:	bf00      	nop
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bc80      	pop	{r7}
 8003f28:	4770      	bx	lr

08003f2a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f2a:	b480      	push	{r7}
 8003f2c:	b083      	sub	sp, #12
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f32:	bf00      	nop
 8003f34:	370c      	adds	r7, #12
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bc80      	pop	{r7}
 8003f3a:	4770      	bx	lr

08003f3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b082      	sub	sp, #8
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d101      	bne.n	8003f4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e042      	b.n	8003fd4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d106      	bne.n	8003f68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f7fe faa0 	bl	80024a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2224      	movs	r2, #36	@ 0x24
 8003f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68da      	ldr	r2, [r3, #12]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 fdb7 	bl	8004af4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	691a      	ldr	r2, [r3, #16]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	695a      	ldr	r2, [r3, #20]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fa4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	68da      	ldr	r2, [r3, #12]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2220      	movs	r2, #32
 8003fc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003fd2:	2300      	movs	r3, #0
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3708      	adds	r7, #8
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b08a      	sub	sp, #40	@ 0x28
 8003fe0:	af02      	add	r7, sp, #8
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	60b9      	str	r1, [r7, #8]
 8003fe6:	603b      	str	r3, [r7, #0]
 8003fe8:	4613      	mov	r3, r2
 8003fea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003fec:	2300      	movs	r3, #0
 8003fee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	2b20      	cmp	r3, #32
 8003ffa:	d175      	bne.n	80040e8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d002      	beq.n	8004008 <HAL_UART_Transmit+0x2c>
 8004002:	88fb      	ldrh	r3, [r7, #6]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d101      	bne.n	800400c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e06e      	b.n	80040ea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2200      	movs	r2, #0
 8004010:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2221      	movs	r2, #33	@ 0x21
 8004016:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800401a:	f7fe fb17 	bl	800264c <HAL_GetTick>
 800401e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	88fa      	ldrh	r2, [r7, #6]
 8004024:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	88fa      	ldrh	r2, [r7, #6]
 800402a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004034:	d108      	bne.n	8004048 <HAL_UART_Transmit+0x6c>
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d104      	bne.n	8004048 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800403e:	2300      	movs	r3, #0
 8004040:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	61bb      	str	r3, [r7, #24]
 8004046:	e003      	b.n	8004050 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800404c:	2300      	movs	r3, #0
 800404e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004050:	e02e      	b.n	80040b0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	9300      	str	r3, [sp, #0]
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	2200      	movs	r2, #0
 800405a:	2180      	movs	r1, #128	@ 0x80
 800405c:	68f8      	ldr	r0, [r7, #12]
 800405e:	f000 fb1c 	bl	800469a <UART_WaitOnFlagUntilTimeout>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d005      	beq.n	8004074 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2220      	movs	r2, #32
 800406c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e03a      	b.n	80040ea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004074:	69fb      	ldr	r3, [r7, #28]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d10b      	bne.n	8004092 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800407a:	69bb      	ldr	r3, [r7, #24]
 800407c:	881b      	ldrh	r3, [r3, #0]
 800407e:	461a      	mov	r2, r3
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004088:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800408a:	69bb      	ldr	r3, [r7, #24]
 800408c:	3302      	adds	r3, #2
 800408e:	61bb      	str	r3, [r7, #24]
 8004090:	e007      	b.n	80040a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	781a      	ldrb	r2, [r3, #0]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	3301      	adds	r3, #1
 80040a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	3b01      	subs	r3, #1
 80040aa:	b29a      	uxth	r2, r3
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d1cb      	bne.n	8004052 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	9300      	str	r3, [sp, #0]
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	2200      	movs	r2, #0
 80040c2:	2140      	movs	r1, #64	@ 0x40
 80040c4:	68f8      	ldr	r0, [r7, #12]
 80040c6:	f000 fae8 	bl	800469a <UART_WaitOnFlagUntilTimeout>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d005      	beq.n	80040dc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2220      	movs	r2, #32
 80040d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e006      	b.n	80040ea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2220      	movs	r2, #32
 80040e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80040e4:	2300      	movs	r3, #0
 80040e6:	e000      	b.n	80040ea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80040e8:	2302      	movs	r3, #2
  }
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3720      	adds	r7, #32
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80040f2:	b580      	push	{r7, lr}
 80040f4:	b084      	sub	sp, #16
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	60f8      	str	r0, [r7, #12]
 80040fa:	60b9      	str	r1, [r7, #8]
 80040fc:	4613      	mov	r3, r2
 80040fe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b20      	cmp	r3, #32
 800410a:	d112      	bne.n	8004132 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d002      	beq.n	8004118 <HAL_UART_Receive_IT+0x26>
 8004112:	88fb      	ldrh	r3, [r7, #6]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d101      	bne.n	800411c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e00b      	b.n	8004134 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004122:	88fb      	ldrh	r3, [r7, #6]
 8004124:	461a      	mov	r2, r3
 8004126:	68b9      	ldr	r1, [r7, #8]
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f000 fb0f 	bl	800474c <UART_Start_Receive_IT>
 800412e:	4603      	mov	r3, r0
 8004130:	e000      	b.n	8004134 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004132:	2302      	movs	r3, #2
  }
}
 8004134:	4618      	mov	r0, r3
 8004136:	3710      	adds	r7, #16
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b0ba      	sub	sp, #232	@ 0xe8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	695b      	ldr	r3, [r3, #20]
 800415e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004162:	2300      	movs	r3, #0
 8004164:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004168:	2300      	movs	r3, #0
 800416a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800416e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004172:	f003 030f 	and.w	r3, r3, #15
 8004176:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800417a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800417e:	2b00      	cmp	r3, #0
 8004180:	d10f      	bne.n	80041a2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004186:	f003 0320 	and.w	r3, r3, #32
 800418a:	2b00      	cmp	r3, #0
 800418c:	d009      	beq.n	80041a2 <HAL_UART_IRQHandler+0x66>
 800418e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004192:	f003 0320 	and.w	r3, r3, #32
 8004196:	2b00      	cmp	r3, #0
 8004198:	d003      	beq.n	80041a2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 fbec 	bl	8004978 <UART_Receive_IT>
      return;
 80041a0:	e25b      	b.n	800465a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80041a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	f000 80de 	beq.w	8004368 <HAL_UART_IRQHandler+0x22c>
 80041ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d106      	bne.n	80041c6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80041b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041bc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	f000 80d1 	beq.w	8004368 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80041c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041ca:	f003 0301 	and.w	r3, r3, #1
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d00b      	beq.n	80041ea <HAL_UART_IRQHandler+0xae>
 80041d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d005      	beq.n	80041ea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e2:	f043 0201 	orr.w	r2, r3, #1
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80041ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041ee:	f003 0304 	and.w	r3, r3, #4
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d00b      	beq.n	800420e <HAL_UART_IRQHandler+0xd2>
 80041f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041fa:	f003 0301 	and.w	r3, r3, #1
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d005      	beq.n	800420e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004206:	f043 0202 	orr.w	r2, r3, #2
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800420e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d00b      	beq.n	8004232 <HAL_UART_IRQHandler+0xf6>
 800421a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800421e:	f003 0301 	and.w	r3, r3, #1
 8004222:	2b00      	cmp	r3, #0
 8004224:	d005      	beq.n	8004232 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800422a:	f043 0204 	orr.w	r2, r3, #4
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004236:	f003 0308 	and.w	r3, r3, #8
 800423a:	2b00      	cmp	r3, #0
 800423c:	d011      	beq.n	8004262 <HAL_UART_IRQHandler+0x126>
 800423e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004242:	f003 0320 	and.w	r3, r3, #32
 8004246:	2b00      	cmp	r3, #0
 8004248:	d105      	bne.n	8004256 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800424a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800424e:	f003 0301 	and.w	r3, r3, #1
 8004252:	2b00      	cmp	r3, #0
 8004254:	d005      	beq.n	8004262 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800425a:	f043 0208 	orr.w	r2, r3, #8
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004266:	2b00      	cmp	r3, #0
 8004268:	f000 81f2 	beq.w	8004650 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800426c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004270:	f003 0320 	and.w	r3, r3, #32
 8004274:	2b00      	cmp	r3, #0
 8004276:	d008      	beq.n	800428a <HAL_UART_IRQHandler+0x14e>
 8004278:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800427c:	f003 0320 	and.w	r3, r3, #32
 8004280:	2b00      	cmp	r3, #0
 8004282:	d002      	beq.n	800428a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 fb77 	bl	8004978 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	695b      	ldr	r3, [r3, #20]
 8004290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004294:	2b00      	cmp	r3, #0
 8004296:	bf14      	ite	ne
 8004298:	2301      	movne	r3, #1
 800429a:	2300      	moveq	r3, #0
 800429c:	b2db      	uxtb	r3, r3
 800429e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a6:	f003 0308 	and.w	r3, r3, #8
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d103      	bne.n	80042b6 <HAL_UART_IRQHandler+0x17a>
 80042ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d04f      	beq.n	8004356 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 fa81 	bl	80047be <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d041      	beq.n	800434e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	3314      	adds	r3, #20
 80042d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042d8:	e853 3f00 	ldrex	r3, [r3]
 80042dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80042e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	3314      	adds	r3, #20
 80042f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80042f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80042fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004302:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004306:	e841 2300 	strex	r3, r2, [r1]
 800430a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800430e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d1d9      	bne.n	80042ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800431a:	2b00      	cmp	r3, #0
 800431c:	d013      	beq.n	8004346 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004322:	4a7e      	ldr	r2, [pc, #504]	@ (800451c <HAL_UART_IRQHandler+0x3e0>)
 8004324:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800432a:	4618      	mov	r0, r3
 800432c:	f7fe fb04 	bl	8002938 <HAL_DMA_Abort_IT>
 8004330:	4603      	mov	r3, r0
 8004332:	2b00      	cmp	r3, #0
 8004334:	d016      	beq.n	8004364 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800433a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004340:	4610      	mov	r0, r2
 8004342:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004344:	e00e      	b.n	8004364 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 f993 	bl	8004672 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800434c:	e00a      	b.n	8004364 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f000 f98f 	bl	8004672 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004354:	e006      	b.n	8004364 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 f98b 	bl	8004672 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004362:	e175      	b.n	8004650 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004364:	bf00      	nop
    return;
 8004366:	e173      	b.n	8004650 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800436c:	2b01      	cmp	r3, #1
 800436e:	f040 814f 	bne.w	8004610 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004376:	f003 0310 	and.w	r3, r3, #16
 800437a:	2b00      	cmp	r3, #0
 800437c:	f000 8148 	beq.w	8004610 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004380:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004384:	f003 0310 	and.w	r3, r3, #16
 8004388:	2b00      	cmp	r3, #0
 800438a:	f000 8141 	beq.w	8004610 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800438e:	2300      	movs	r3, #0
 8004390:	60bb      	str	r3, [r7, #8]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	60bb      	str	r3, [r7, #8]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	60bb      	str	r3, [r7, #8]
 80043a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	f000 80b6 	beq.w	8004520 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80043c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	f000 8145 	beq.w	8004654 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80043ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043d2:	429a      	cmp	r2, r3
 80043d4:	f080 813e 	bcs.w	8004654 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043de:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e4:	699b      	ldr	r3, [r3, #24]
 80043e6:	2b20      	cmp	r3, #32
 80043e8:	f000 8088 	beq.w	80044fc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	330c      	adds	r3, #12
 80043f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80043fa:	e853 3f00 	ldrex	r3, [r3]
 80043fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004402:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004406:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800440a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	330c      	adds	r3, #12
 8004414:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004418:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800441c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004420:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004424:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004428:	e841 2300 	strex	r3, r2, [r1]
 800442c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004430:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1d9      	bne.n	80043ec <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	3314      	adds	r3, #20
 800443e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004440:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004442:	e853 3f00 	ldrex	r3, [r3]
 8004446:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004448:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800444a:	f023 0301 	bic.w	r3, r3, #1
 800444e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	3314      	adds	r3, #20
 8004458:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800445c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004460:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004462:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004464:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004468:	e841 2300 	strex	r3, r2, [r1]
 800446c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800446e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004470:	2b00      	cmp	r3, #0
 8004472:	d1e1      	bne.n	8004438 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	3314      	adds	r3, #20
 800447a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800447c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800447e:	e853 3f00 	ldrex	r3, [r3]
 8004482:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004484:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004486:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800448a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	3314      	adds	r3, #20
 8004494:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004498:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800449a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800449c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800449e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80044a0:	e841 2300 	strex	r3, r2, [r1]
 80044a4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80044a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1e3      	bne.n	8004474 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2220      	movs	r2, #32
 80044b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	330c      	adds	r3, #12
 80044c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044c4:	e853 3f00 	ldrex	r3, [r3]
 80044c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044cc:	f023 0310 	bic.w	r3, r3, #16
 80044d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	330c      	adds	r3, #12
 80044da:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80044de:	65ba      	str	r2, [r7, #88]	@ 0x58
 80044e0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80044e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044e6:	e841 2300 	strex	r3, r2, [r1]
 80044ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80044ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1e3      	bne.n	80044ba <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7fe f9e3 	bl	80028c2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2202      	movs	r2, #2
 8004500:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800450a:	b29b      	uxth	r3, r3
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	b29b      	uxth	r3, r3
 8004510:	4619      	mov	r1, r3
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 f8b6 	bl	8004684 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004518:	e09c      	b.n	8004654 <HAL_UART_IRQHandler+0x518>
 800451a:	bf00      	nop
 800451c:	08004883 	.word	0x08004883
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004528:	b29b      	uxth	r3, r3
 800452a:	1ad3      	subs	r3, r2, r3
 800452c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004534:	b29b      	uxth	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	f000 808e 	beq.w	8004658 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800453c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004540:	2b00      	cmp	r3, #0
 8004542:	f000 8089 	beq.w	8004658 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	330c      	adds	r3, #12
 800454c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800454e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004550:	e853 3f00 	ldrex	r3, [r3]
 8004554:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004556:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004558:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800455c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	330c      	adds	r3, #12
 8004566:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800456a:	647a      	str	r2, [r7, #68]	@ 0x44
 800456c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800456e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004570:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004572:	e841 2300 	strex	r3, r2, [r1]
 8004576:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004578:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800457a:	2b00      	cmp	r3, #0
 800457c:	d1e3      	bne.n	8004546 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	3314      	adds	r3, #20
 8004584:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004588:	e853 3f00 	ldrex	r3, [r3]
 800458c:	623b      	str	r3, [r7, #32]
   return(result);
 800458e:	6a3b      	ldr	r3, [r7, #32]
 8004590:	f023 0301 	bic.w	r3, r3, #1
 8004594:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	3314      	adds	r3, #20
 800459e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80045a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80045a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045aa:	e841 2300 	strex	r3, r2, [r1]
 80045ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80045b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1e3      	bne.n	800457e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2220      	movs	r2, #32
 80045ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	330c      	adds	r3, #12
 80045ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	e853 3f00 	ldrex	r3, [r3]
 80045d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f023 0310 	bic.w	r3, r3, #16
 80045da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	330c      	adds	r3, #12
 80045e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80045e8:	61fa      	str	r2, [r7, #28]
 80045ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ec:	69b9      	ldr	r1, [r7, #24]
 80045ee:	69fa      	ldr	r2, [r7, #28]
 80045f0:	e841 2300 	strex	r3, r2, [r1]
 80045f4:	617b      	str	r3, [r7, #20]
   return(result);
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d1e3      	bne.n	80045c4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2202      	movs	r2, #2
 8004600:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004602:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004606:	4619      	mov	r1, r3
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f000 f83b 	bl	8004684 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800460e:	e023      	b.n	8004658 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004610:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004614:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004618:	2b00      	cmp	r3, #0
 800461a:	d009      	beq.n	8004630 <HAL_UART_IRQHandler+0x4f4>
 800461c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004620:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004624:	2b00      	cmp	r3, #0
 8004626:	d003      	beq.n	8004630 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f000 f93e 	bl	80048aa <UART_Transmit_IT>
    return;
 800462e:	e014      	b.n	800465a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004630:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004638:	2b00      	cmp	r3, #0
 800463a:	d00e      	beq.n	800465a <HAL_UART_IRQHandler+0x51e>
 800463c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004644:	2b00      	cmp	r3, #0
 8004646:	d008      	beq.n	800465a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 f97d 	bl	8004948 <UART_EndTransmit_IT>
    return;
 800464e:	e004      	b.n	800465a <HAL_UART_IRQHandler+0x51e>
    return;
 8004650:	bf00      	nop
 8004652:	e002      	b.n	800465a <HAL_UART_IRQHandler+0x51e>
      return;
 8004654:	bf00      	nop
 8004656:	e000      	b.n	800465a <HAL_UART_IRQHandler+0x51e>
      return;
 8004658:	bf00      	nop
  }
}
 800465a:	37e8      	adds	r7, #232	@ 0xe8
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004668:	bf00      	nop
 800466a:	370c      	adds	r7, #12
 800466c:	46bd      	mov	sp, r7
 800466e:	bc80      	pop	{r7}
 8004670:	4770      	bx	lr

08004672 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004672:	b480      	push	{r7}
 8004674:	b083      	sub	sp, #12
 8004676:	af00      	add	r7, sp, #0
 8004678:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800467a:	bf00      	nop
 800467c:	370c      	adds	r7, #12
 800467e:	46bd      	mov	sp, r7
 8004680:	bc80      	pop	{r7}
 8004682:	4770      	bx	lr

08004684 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004684:	b480      	push	{r7}
 8004686:	b083      	sub	sp, #12
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	460b      	mov	r3, r1
 800468e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004690:	bf00      	nop
 8004692:	370c      	adds	r7, #12
 8004694:	46bd      	mov	sp, r7
 8004696:	bc80      	pop	{r7}
 8004698:	4770      	bx	lr

0800469a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800469a:	b580      	push	{r7, lr}
 800469c:	b086      	sub	sp, #24
 800469e:	af00      	add	r7, sp, #0
 80046a0:	60f8      	str	r0, [r7, #12]
 80046a2:	60b9      	str	r1, [r7, #8]
 80046a4:	603b      	str	r3, [r7, #0]
 80046a6:	4613      	mov	r3, r2
 80046a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046aa:	e03b      	b.n	8004724 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046ac:	6a3b      	ldr	r3, [r7, #32]
 80046ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b2:	d037      	beq.n	8004724 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046b4:	f7fd ffca 	bl	800264c <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	6a3a      	ldr	r2, [r7, #32]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d302      	bcc.n	80046ca <UART_WaitOnFlagUntilTimeout+0x30>
 80046c4:	6a3b      	ldr	r3, [r7, #32]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	e03a      	b.n	8004744 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	f003 0304 	and.w	r3, r3, #4
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d023      	beq.n	8004724 <UART_WaitOnFlagUntilTimeout+0x8a>
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	2b80      	cmp	r3, #128	@ 0x80
 80046e0:	d020      	beq.n	8004724 <UART_WaitOnFlagUntilTimeout+0x8a>
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	2b40      	cmp	r3, #64	@ 0x40
 80046e6:	d01d      	beq.n	8004724 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0308 	and.w	r3, r3, #8
 80046f2:	2b08      	cmp	r3, #8
 80046f4:	d116      	bne.n	8004724 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80046f6:	2300      	movs	r3, #0
 80046f8:	617b      	str	r3, [r7, #20]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	617b      	str	r3, [r7, #20]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	617b      	str	r3, [r7, #20]
 800470a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800470c:	68f8      	ldr	r0, [r7, #12]
 800470e:	f000 f856 	bl	80047be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2208      	movs	r2, #8
 8004716:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e00f      	b.n	8004744 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	4013      	ands	r3, r2
 800472e:	68ba      	ldr	r2, [r7, #8]
 8004730:	429a      	cmp	r2, r3
 8004732:	bf0c      	ite	eq
 8004734:	2301      	moveq	r3, #1
 8004736:	2300      	movne	r3, #0
 8004738:	b2db      	uxtb	r3, r3
 800473a:	461a      	mov	r2, r3
 800473c:	79fb      	ldrb	r3, [r7, #7]
 800473e:	429a      	cmp	r2, r3
 8004740:	d0b4      	beq.n	80046ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004742:	2300      	movs	r3, #0
}
 8004744:	4618      	mov	r0, r3
 8004746:	3718      	adds	r7, #24
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}

0800474c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800474c:	b480      	push	{r7}
 800474e:	b085      	sub	sp, #20
 8004750:	af00      	add	r7, sp, #0
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	4613      	mov	r3, r2
 8004758:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	68ba      	ldr	r2, [r7, #8]
 800475e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	88fa      	ldrh	r2, [r7, #6]
 8004764:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	88fa      	ldrh	r2, [r7, #6]
 800476a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2200      	movs	r2, #0
 8004770:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2222      	movs	r2, #34	@ 0x22
 8004776:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	691b      	ldr	r3, [r3, #16]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d007      	beq.n	8004792 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	68da      	ldr	r2, [r3, #12]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004790:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	695a      	ldr	r2, [r3, #20]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f042 0201 	orr.w	r2, r2, #1
 80047a0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68da      	ldr	r2, [r3, #12]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f042 0220 	orr.w	r2, r2, #32
 80047b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80047b2:	2300      	movs	r3, #0
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3714      	adds	r7, #20
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bc80      	pop	{r7}
 80047bc:	4770      	bx	lr

080047be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047be:	b480      	push	{r7}
 80047c0:	b095      	sub	sp, #84	@ 0x54
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	330c      	adds	r3, #12
 80047cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047d0:	e853 3f00 	ldrex	r3, [r3]
 80047d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80047d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	330c      	adds	r3, #12
 80047e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047e6:	643a      	str	r2, [r7, #64]	@ 0x40
 80047e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80047ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80047ee:	e841 2300 	strex	r3, r2, [r1]
 80047f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80047f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d1e5      	bne.n	80047c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	3314      	adds	r3, #20
 8004800:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004802:	6a3b      	ldr	r3, [r7, #32]
 8004804:	e853 3f00 	ldrex	r3, [r3]
 8004808:	61fb      	str	r3, [r7, #28]
   return(result);
 800480a:	69fb      	ldr	r3, [r7, #28]
 800480c:	f023 0301 	bic.w	r3, r3, #1
 8004810:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	3314      	adds	r3, #20
 8004818:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800481a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800481c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800481e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004820:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004822:	e841 2300 	strex	r3, r2, [r1]
 8004826:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800482a:	2b00      	cmp	r3, #0
 800482c:	d1e5      	bne.n	80047fa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004832:	2b01      	cmp	r3, #1
 8004834:	d119      	bne.n	800486a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	330c      	adds	r3, #12
 800483c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	e853 3f00 	ldrex	r3, [r3]
 8004844:	60bb      	str	r3, [r7, #8]
   return(result);
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	f023 0310 	bic.w	r3, r3, #16
 800484c:	647b      	str	r3, [r7, #68]	@ 0x44
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	330c      	adds	r3, #12
 8004854:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004856:	61ba      	str	r2, [r7, #24]
 8004858:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800485a:	6979      	ldr	r1, [r7, #20]
 800485c:	69ba      	ldr	r2, [r7, #24]
 800485e:	e841 2300 	strex	r3, r2, [r1]
 8004862:	613b      	str	r3, [r7, #16]
   return(result);
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d1e5      	bne.n	8004836 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2220      	movs	r2, #32
 800486e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004878:	bf00      	nop
 800487a:	3754      	adds	r7, #84	@ 0x54
 800487c:	46bd      	mov	sp, r7
 800487e:	bc80      	pop	{r7}
 8004880:	4770      	bx	lr

08004882 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004882:	b580      	push	{r7, lr}
 8004884:	b084      	sub	sp, #16
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2200      	movs	r2, #0
 800489a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800489c:	68f8      	ldr	r0, [r7, #12]
 800489e:	f7ff fee8 	bl	8004672 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048a2:	bf00      	nop
 80048a4:	3710      	adds	r7, #16
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}

080048aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80048aa:	b480      	push	{r7}
 80048ac:	b085      	sub	sp, #20
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b21      	cmp	r3, #33	@ 0x21
 80048bc:	d13e      	bne.n	800493c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048c6:	d114      	bne.n	80048f2 <UART_Transmit_IT+0x48>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	691b      	ldr	r3, [r3, #16]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d110      	bne.n	80048f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a1b      	ldr	r3, [r3, #32]
 80048d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	881b      	ldrh	r3, [r3, #0]
 80048da:	461a      	mov	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	1c9a      	adds	r2, r3, #2
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	621a      	str	r2, [r3, #32]
 80048f0:	e008      	b.n	8004904 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	1c59      	adds	r1, r3, #1
 80048f8:	687a      	ldr	r2, [r7, #4]
 80048fa:	6211      	str	r1, [r2, #32]
 80048fc:	781a      	ldrb	r2, [r3, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004908:	b29b      	uxth	r3, r3
 800490a:	3b01      	subs	r3, #1
 800490c:	b29b      	uxth	r3, r3
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	4619      	mov	r1, r3
 8004912:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10f      	bne.n	8004938 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68da      	ldr	r2, [r3, #12]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004926:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68da      	ldr	r2, [r3, #12]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004936:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004938:	2300      	movs	r3, #0
 800493a:	e000      	b.n	800493e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800493c:	2302      	movs	r3, #2
  }
}
 800493e:	4618      	mov	r0, r3
 8004940:	3714      	adds	r7, #20
 8004942:	46bd      	mov	sp, r7
 8004944:	bc80      	pop	{r7}
 8004946:	4770      	bx	lr

08004948 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	68da      	ldr	r2, [r3, #12]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800495e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2220      	movs	r2, #32
 8004964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f7ff fe79 	bl	8004660 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800496e:	2300      	movs	r3, #0
}
 8004970:	4618      	mov	r0, r3
 8004972:	3708      	adds	r7, #8
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b08c      	sub	sp, #48	@ 0x30
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004986:	b2db      	uxtb	r3, r3
 8004988:	2b22      	cmp	r3, #34	@ 0x22
 800498a:	f040 80ae 	bne.w	8004aea <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004996:	d117      	bne.n	80049c8 <UART_Receive_IT+0x50>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d113      	bne.n	80049c8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80049a0:	2300      	movs	r3, #0
 80049a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	b29b      	uxth	r3, r3
 80049b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049b6:	b29a      	uxth	r2, r3
 80049b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ba:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049c0:	1c9a      	adds	r2, r3, #2
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80049c6:	e026      	b.n	8004a16 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80049ce:	2300      	movs	r3, #0
 80049d0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049da:	d007      	beq.n	80049ec <UART_Receive_IT+0x74>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d10a      	bne.n	80049fa <UART_Receive_IT+0x82>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d106      	bne.n	80049fa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	b2da      	uxtb	r2, r3
 80049f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049f6:	701a      	strb	r2, [r3, #0]
 80049f8:	e008      	b.n	8004a0c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a06:	b2da      	uxtb	r2, r3
 8004a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a0a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a10:	1c5a      	adds	r2, r3, #1
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	4619      	mov	r1, r3
 8004a24:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d15d      	bne.n	8004ae6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	68da      	ldr	r2, [r3, #12]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f022 0220 	bic.w	r2, r2, #32
 8004a38:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	68da      	ldr	r2, [r3, #12]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a48:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	695a      	ldr	r2, [r3, #20]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f022 0201 	bic.w	r2, r2, #1
 8004a58:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d135      	bne.n	8004adc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	330c      	adds	r3, #12
 8004a7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	e853 3f00 	ldrex	r3, [r3]
 8004a84:	613b      	str	r3, [r7, #16]
   return(result);
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	f023 0310 	bic.w	r3, r3, #16
 8004a8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	330c      	adds	r3, #12
 8004a94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a96:	623a      	str	r2, [r7, #32]
 8004a98:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a9a:	69f9      	ldr	r1, [r7, #28]
 8004a9c:	6a3a      	ldr	r2, [r7, #32]
 8004a9e:	e841 2300 	strex	r3, r2, [r1]
 8004aa2:	61bb      	str	r3, [r7, #24]
   return(result);
 8004aa4:	69bb      	ldr	r3, [r7, #24]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d1e5      	bne.n	8004a76 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 0310 	and.w	r3, r3, #16
 8004ab4:	2b10      	cmp	r3, #16
 8004ab6:	d10a      	bne.n	8004ace <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ab8:	2300      	movs	r3, #0
 8004aba:	60fb      	str	r3, [r7, #12]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	60fb      	str	r3, [r7, #12]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	60fb      	str	r3, [r7, #12]
 8004acc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ad2:	4619      	mov	r1, r3
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f7ff fdd5 	bl	8004684 <HAL_UARTEx_RxEventCallback>
 8004ada:	e002      	b.n	8004ae2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	f7fc fe4b 	bl	8001778 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	e002      	b.n	8004aec <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	e000      	b.n	8004aec <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004aea:	2302      	movs	r3, #2
  }
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3730      	adds	r7, #48	@ 0x30
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	68da      	ldr	r2, [r3, #12]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	689a      	ldr	r2, [r3, #8]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	691b      	ldr	r3, [r3, #16]
 8004b1a:	431a      	orrs	r2, r3
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	695b      	ldr	r3, [r3, #20]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004b2e:	f023 030c 	bic.w	r3, r3, #12
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	6812      	ldr	r2, [r2, #0]
 8004b36:	68b9      	ldr	r1, [r7, #8]
 8004b38:	430b      	orrs	r3, r1
 8004b3a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	699a      	ldr	r2, [r3, #24]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	430a      	orrs	r2, r1
 8004b50:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a2c      	ldr	r2, [pc, #176]	@ (8004c08 <UART_SetConfig+0x114>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d103      	bne.n	8004b64 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004b5c:	f7fe fd96 	bl	800368c <HAL_RCC_GetPCLK2Freq>
 8004b60:	60f8      	str	r0, [r7, #12]
 8004b62:	e002      	b.n	8004b6a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004b64:	f7fe fd7e 	bl	8003664 <HAL_RCC_GetPCLK1Freq>
 8004b68:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	009b      	lsls	r3, r3, #2
 8004b70:	4413      	add	r3, r2
 8004b72:	009a      	lsls	r2, r3, #2
 8004b74:	441a      	add	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b80:	4a22      	ldr	r2, [pc, #136]	@ (8004c0c <UART_SetConfig+0x118>)
 8004b82:	fba2 2303 	umull	r2, r3, r2, r3
 8004b86:	095b      	lsrs	r3, r3, #5
 8004b88:	0119      	lsls	r1, r3, #4
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	4413      	add	r3, r2
 8004b92:	009a      	lsls	r2, r3, #2
 8004b94:	441a      	add	r2, r3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ba0:	4b1a      	ldr	r3, [pc, #104]	@ (8004c0c <UART_SetConfig+0x118>)
 8004ba2:	fba3 0302 	umull	r0, r3, r3, r2
 8004ba6:	095b      	lsrs	r3, r3, #5
 8004ba8:	2064      	movs	r0, #100	@ 0x64
 8004baa:	fb00 f303 	mul.w	r3, r0, r3
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	011b      	lsls	r3, r3, #4
 8004bb2:	3332      	adds	r3, #50	@ 0x32
 8004bb4:	4a15      	ldr	r2, [pc, #84]	@ (8004c0c <UART_SetConfig+0x118>)
 8004bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8004bba:	095b      	lsrs	r3, r3, #5
 8004bbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bc0:	4419      	add	r1, r3
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	4413      	add	r3, r2
 8004bca:	009a      	lsls	r2, r3, #2
 8004bcc:	441a      	add	r2, r3
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	009b      	lsls	r3, r3, #2
 8004bd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8004c0c <UART_SetConfig+0x118>)
 8004bda:	fba3 0302 	umull	r0, r3, r3, r2
 8004bde:	095b      	lsrs	r3, r3, #5
 8004be0:	2064      	movs	r0, #100	@ 0x64
 8004be2:	fb00 f303 	mul.w	r3, r0, r3
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	011b      	lsls	r3, r3, #4
 8004bea:	3332      	adds	r3, #50	@ 0x32
 8004bec:	4a07      	ldr	r2, [pc, #28]	@ (8004c0c <UART_SetConfig+0x118>)
 8004bee:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf2:	095b      	lsrs	r3, r3, #5
 8004bf4:	f003 020f 	and.w	r2, r3, #15
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	440a      	add	r2, r1
 8004bfe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004c00:	bf00      	nop
 8004c02:	3710      	adds	r7, #16
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	40013800 	.word	0x40013800
 8004c0c:	51eb851f 	.word	0x51eb851f

08004c10 <__cvt>:
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c16:	461d      	mov	r5, r3
 8004c18:	bfbb      	ittet	lt
 8004c1a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004c1e:	461d      	movlt	r5, r3
 8004c20:	2300      	movge	r3, #0
 8004c22:	232d      	movlt	r3, #45	@ 0x2d
 8004c24:	b088      	sub	sp, #32
 8004c26:	4614      	mov	r4, r2
 8004c28:	bfb8      	it	lt
 8004c2a:	4614      	movlt	r4, r2
 8004c2c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004c2e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004c30:	7013      	strb	r3, [r2, #0]
 8004c32:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004c34:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004c38:	f023 0820 	bic.w	r8, r3, #32
 8004c3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004c40:	d005      	beq.n	8004c4e <__cvt+0x3e>
 8004c42:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004c46:	d100      	bne.n	8004c4a <__cvt+0x3a>
 8004c48:	3601      	adds	r6, #1
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	e000      	b.n	8004c50 <__cvt+0x40>
 8004c4e:	2303      	movs	r3, #3
 8004c50:	aa07      	add	r2, sp, #28
 8004c52:	9204      	str	r2, [sp, #16]
 8004c54:	aa06      	add	r2, sp, #24
 8004c56:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004c5a:	e9cd 3600 	strd	r3, r6, [sp]
 8004c5e:	4622      	mov	r2, r4
 8004c60:	462b      	mov	r3, r5
 8004c62:	f001 f8cd 	bl	8005e00 <_dtoa_r>
 8004c66:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004c6a:	4607      	mov	r7, r0
 8004c6c:	d119      	bne.n	8004ca2 <__cvt+0x92>
 8004c6e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004c70:	07db      	lsls	r3, r3, #31
 8004c72:	d50e      	bpl.n	8004c92 <__cvt+0x82>
 8004c74:	eb00 0906 	add.w	r9, r0, r6
 8004c78:	2200      	movs	r2, #0
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	4620      	mov	r0, r4
 8004c7e:	4629      	mov	r1, r5
 8004c80:	f7fb fefe 	bl	8000a80 <__aeabi_dcmpeq>
 8004c84:	b108      	cbz	r0, 8004c8a <__cvt+0x7a>
 8004c86:	f8cd 901c 	str.w	r9, [sp, #28]
 8004c8a:	2230      	movs	r2, #48	@ 0x30
 8004c8c:	9b07      	ldr	r3, [sp, #28]
 8004c8e:	454b      	cmp	r3, r9
 8004c90:	d31e      	bcc.n	8004cd0 <__cvt+0xc0>
 8004c92:	4638      	mov	r0, r7
 8004c94:	9b07      	ldr	r3, [sp, #28]
 8004c96:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004c98:	1bdb      	subs	r3, r3, r7
 8004c9a:	6013      	str	r3, [r2, #0]
 8004c9c:	b008      	add	sp, #32
 8004c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ca2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004ca6:	eb00 0906 	add.w	r9, r0, r6
 8004caa:	d1e5      	bne.n	8004c78 <__cvt+0x68>
 8004cac:	7803      	ldrb	r3, [r0, #0]
 8004cae:	2b30      	cmp	r3, #48	@ 0x30
 8004cb0:	d10a      	bne.n	8004cc8 <__cvt+0xb8>
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	4620      	mov	r0, r4
 8004cb8:	4629      	mov	r1, r5
 8004cba:	f7fb fee1 	bl	8000a80 <__aeabi_dcmpeq>
 8004cbe:	b918      	cbnz	r0, 8004cc8 <__cvt+0xb8>
 8004cc0:	f1c6 0601 	rsb	r6, r6, #1
 8004cc4:	f8ca 6000 	str.w	r6, [sl]
 8004cc8:	f8da 3000 	ldr.w	r3, [sl]
 8004ccc:	4499      	add	r9, r3
 8004cce:	e7d3      	b.n	8004c78 <__cvt+0x68>
 8004cd0:	1c59      	adds	r1, r3, #1
 8004cd2:	9107      	str	r1, [sp, #28]
 8004cd4:	701a      	strb	r2, [r3, #0]
 8004cd6:	e7d9      	b.n	8004c8c <__cvt+0x7c>

08004cd8 <__exponent>:
 8004cd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cda:	2900      	cmp	r1, #0
 8004cdc:	bfb6      	itet	lt
 8004cde:	232d      	movlt	r3, #45	@ 0x2d
 8004ce0:	232b      	movge	r3, #43	@ 0x2b
 8004ce2:	4249      	neglt	r1, r1
 8004ce4:	2909      	cmp	r1, #9
 8004ce6:	7002      	strb	r2, [r0, #0]
 8004ce8:	7043      	strb	r3, [r0, #1]
 8004cea:	dd29      	ble.n	8004d40 <__exponent+0x68>
 8004cec:	f10d 0307 	add.w	r3, sp, #7
 8004cf0:	461d      	mov	r5, r3
 8004cf2:	270a      	movs	r7, #10
 8004cf4:	fbb1 f6f7 	udiv	r6, r1, r7
 8004cf8:	461a      	mov	r2, r3
 8004cfa:	fb07 1416 	mls	r4, r7, r6, r1
 8004cfe:	3430      	adds	r4, #48	@ 0x30
 8004d00:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004d04:	460c      	mov	r4, r1
 8004d06:	2c63      	cmp	r4, #99	@ 0x63
 8004d08:	4631      	mov	r1, r6
 8004d0a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004d0e:	dcf1      	bgt.n	8004cf4 <__exponent+0x1c>
 8004d10:	3130      	adds	r1, #48	@ 0x30
 8004d12:	1e94      	subs	r4, r2, #2
 8004d14:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004d18:	4623      	mov	r3, r4
 8004d1a:	1c41      	adds	r1, r0, #1
 8004d1c:	42ab      	cmp	r3, r5
 8004d1e:	d30a      	bcc.n	8004d36 <__exponent+0x5e>
 8004d20:	f10d 0309 	add.w	r3, sp, #9
 8004d24:	1a9b      	subs	r3, r3, r2
 8004d26:	42ac      	cmp	r4, r5
 8004d28:	bf88      	it	hi
 8004d2a:	2300      	movhi	r3, #0
 8004d2c:	3302      	adds	r3, #2
 8004d2e:	4403      	add	r3, r0
 8004d30:	1a18      	subs	r0, r3, r0
 8004d32:	b003      	add	sp, #12
 8004d34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d36:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004d3a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004d3e:	e7ed      	b.n	8004d1c <__exponent+0x44>
 8004d40:	2330      	movs	r3, #48	@ 0x30
 8004d42:	3130      	adds	r1, #48	@ 0x30
 8004d44:	7083      	strb	r3, [r0, #2]
 8004d46:	70c1      	strb	r1, [r0, #3]
 8004d48:	1d03      	adds	r3, r0, #4
 8004d4a:	e7f1      	b.n	8004d30 <__exponent+0x58>

08004d4c <_printf_float>:
 8004d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d50:	b091      	sub	sp, #68	@ 0x44
 8004d52:	460c      	mov	r4, r1
 8004d54:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004d58:	4616      	mov	r6, r2
 8004d5a:	461f      	mov	r7, r3
 8004d5c:	4605      	mov	r5, r0
 8004d5e:	f000 ff3d 	bl	8005bdc <_localeconv_r>
 8004d62:	6803      	ldr	r3, [r0, #0]
 8004d64:	4618      	mov	r0, r3
 8004d66:	9308      	str	r3, [sp, #32]
 8004d68:	f7fb fa5e 	bl	8000228 <strlen>
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	930e      	str	r3, [sp, #56]	@ 0x38
 8004d70:	f8d8 3000 	ldr.w	r3, [r8]
 8004d74:	9009      	str	r0, [sp, #36]	@ 0x24
 8004d76:	3307      	adds	r3, #7
 8004d78:	f023 0307 	bic.w	r3, r3, #7
 8004d7c:	f103 0208 	add.w	r2, r3, #8
 8004d80:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004d84:	f8d4 b000 	ldr.w	fp, [r4]
 8004d88:	f8c8 2000 	str.w	r2, [r8]
 8004d8c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004d90:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004d94:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d96:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004da2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004da6:	4b9c      	ldr	r3, [pc, #624]	@ (8005018 <_printf_float+0x2cc>)
 8004da8:	f7fb fe9c 	bl	8000ae4 <__aeabi_dcmpun>
 8004dac:	bb70      	cbnz	r0, 8004e0c <_printf_float+0xc0>
 8004dae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004db2:	f04f 32ff 	mov.w	r2, #4294967295
 8004db6:	4b98      	ldr	r3, [pc, #608]	@ (8005018 <_printf_float+0x2cc>)
 8004db8:	f7fb fe76 	bl	8000aa8 <__aeabi_dcmple>
 8004dbc:	bb30      	cbnz	r0, 8004e0c <_printf_float+0xc0>
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	4640      	mov	r0, r8
 8004dc4:	4649      	mov	r1, r9
 8004dc6:	f7fb fe65 	bl	8000a94 <__aeabi_dcmplt>
 8004dca:	b110      	cbz	r0, 8004dd2 <_printf_float+0x86>
 8004dcc:	232d      	movs	r3, #45	@ 0x2d
 8004dce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004dd2:	4a92      	ldr	r2, [pc, #584]	@ (800501c <_printf_float+0x2d0>)
 8004dd4:	4b92      	ldr	r3, [pc, #584]	@ (8005020 <_printf_float+0x2d4>)
 8004dd6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004dda:	bf8c      	ite	hi
 8004ddc:	4690      	movhi	r8, r2
 8004dde:	4698      	movls	r8, r3
 8004de0:	2303      	movs	r3, #3
 8004de2:	f04f 0900 	mov.w	r9, #0
 8004de6:	6123      	str	r3, [r4, #16]
 8004de8:	f02b 0304 	bic.w	r3, fp, #4
 8004dec:	6023      	str	r3, [r4, #0]
 8004dee:	4633      	mov	r3, r6
 8004df0:	4621      	mov	r1, r4
 8004df2:	4628      	mov	r0, r5
 8004df4:	9700      	str	r7, [sp, #0]
 8004df6:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004df8:	f000 f9d4 	bl	80051a4 <_printf_common>
 8004dfc:	3001      	adds	r0, #1
 8004dfe:	f040 8090 	bne.w	8004f22 <_printf_float+0x1d6>
 8004e02:	f04f 30ff 	mov.w	r0, #4294967295
 8004e06:	b011      	add	sp, #68	@ 0x44
 8004e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e0c:	4642      	mov	r2, r8
 8004e0e:	464b      	mov	r3, r9
 8004e10:	4640      	mov	r0, r8
 8004e12:	4649      	mov	r1, r9
 8004e14:	f7fb fe66 	bl	8000ae4 <__aeabi_dcmpun>
 8004e18:	b148      	cbz	r0, 8004e2e <_printf_float+0xe2>
 8004e1a:	464b      	mov	r3, r9
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	bfb8      	it	lt
 8004e20:	232d      	movlt	r3, #45	@ 0x2d
 8004e22:	4a80      	ldr	r2, [pc, #512]	@ (8005024 <_printf_float+0x2d8>)
 8004e24:	bfb8      	it	lt
 8004e26:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004e2a:	4b7f      	ldr	r3, [pc, #508]	@ (8005028 <_printf_float+0x2dc>)
 8004e2c:	e7d3      	b.n	8004dd6 <_printf_float+0x8a>
 8004e2e:	6863      	ldr	r3, [r4, #4]
 8004e30:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004e34:	1c5a      	adds	r2, r3, #1
 8004e36:	d13f      	bne.n	8004eb8 <_printf_float+0x16c>
 8004e38:	2306      	movs	r3, #6
 8004e3a:	6063      	str	r3, [r4, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004e42:	6023      	str	r3, [r4, #0]
 8004e44:	9206      	str	r2, [sp, #24]
 8004e46:	aa0e      	add	r2, sp, #56	@ 0x38
 8004e48:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004e4c:	aa0d      	add	r2, sp, #52	@ 0x34
 8004e4e:	9203      	str	r2, [sp, #12]
 8004e50:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004e54:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004e58:	6863      	ldr	r3, [r4, #4]
 8004e5a:	4642      	mov	r2, r8
 8004e5c:	9300      	str	r3, [sp, #0]
 8004e5e:	4628      	mov	r0, r5
 8004e60:	464b      	mov	r3, r9
 8004e62:	910a      	str	r1, [sp, #40]	@ 0x28
 8004e64:	f7ff fed4 	bl	8004c10 <__cvt>
 8004e68:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004e6a:	4680      	mov	r8, r0
 8004e6c:	2947      	cmp	r1, #71	@ 0x47
 8004e6e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004e70:	d128      	bne.n	8004ec4 <_printf_float+0x178>
 8004e72:	1cc8      	adds	r0, r1, #3
 8004e74:	db02      	blt.n	8004e7c <_printf_float+0x130>
 8004e76:	6863      	ldr	r3, [r4, #4]
 8004e78:	4299      	cmp	r1, r3
 8004e7a:	dd40      	ble.n	8004efe <_printf_float+0x1b2>
 8004e7c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004e80:	fa5f fa8a 	uxtb.w	sl, sl
 8004e84:	4652      	mov	r2, sl
 8004e86:	3901      	subs	r1, #1
 8004e88:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004e8c:	910d      	str	r1, [sp, #52]	@ 0x34
 8004e8e:	f7ff ff23 	bl	8004cd8 <__exponent>
 8004e92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004e94:	4681      	mov	r9, r0
 8004e96:	1813      	adds	r3, r2, r0
 8004e98:	2a01      	cmp	r2, #1
 8004e9a:	6123      	str	r3, [r4, #16]
 8004e9c:	dc02      	bgt.n	8004ea4 <_printf_float+0x158>
 8004e9e:	6822      	ldr	r2, [r4, #0]
 8004ea0:	07d2      	lsls	r2, r2, #31
 8004ea2:	d501      	bpl.n	8004ea8 <_printf_float+0x15c>
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	6123      	str	r3, [r4, #16]
 8004ea8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d09e      	beq.n	8004dee <_printf_float+0xa2>
 8004eb0:	232d      	movs	r3, #45	@ 0x2d
 8004eb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004eb6:	e79a      	b.n	8004dee <_printf_float+0xa2>
 8004eb8:	2947      	cmp	r1, #71	@ 0x47
 8004eba:	d1bf      	bne.n	8004e3c <_printf_float+0xf0>
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1bd      	bne.n	8004e3c <_printf_float+0xf0>
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e7ba      	b.n	8004e3a <_printf_float+0xee>
 8004ec4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004ec8:	d9dc      	bls.n	8004e84 <_printf_float+0x138>
 8004eca:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004ece:	d118      	bne.n	8004f02 <_printf_float+0x1b6>
 8004ed0:	2900      	cmp	r1, #0
 8004ed2:	6863      	ldr	r3, [r4, #4]
 8004ed4:	dd0b      	ble.n	8004eee <_printf_float+0x1a2>
 8004ed6:	6121      	str	r1, [r4, #16]
 8004ed8:	b913      	cbnz	r3, 8004ee0 <_printf_float+0x194>
 8004eda:	6822      	ldr	r2, [r4, #0]
 8004edc:	07d0      	lsls	r0, r2, #31
 8004ede:	d502      	bpl.n	8004ee6 <_printf_float+0x19a>
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	440b      	add	r3, r1
 8004ee4:	6123      	str	r3, [r4, #16]
 8004ee6:	f04f 0900 	mov.w	r9, #0
 8004eea:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004eec:	e7dc      	b.n	8004ea8 <_printf_float+0x15c>
 8004eee:	b913      	cbnz	r3, 8004ef6 <_printf_float+0x1aa>
 8004ef0:	6822      	ldr	r2, [r4, #0]
 8004ef2:	07d2      	lsls	r2, r2, #31
 8004ef4:	d501      	bpl.n	8004efa <_printf_float+0x1ae>
 8004ef6:	3302      	adds	r3, #2
 8004ef8:	e7f4      	b.n	8004ee4 <_printf_float+0x198>
 8004efa:	2301      	movs	r3, #1
 8004efc:	e7f2      	b.n	8004ee4 <_printf_float+0x198>
 8004efe:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004f02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f04:	4299      	cmp	r1, r3
 8004f06:	db05      	blt.n	8004f14 <_printf_float+0x1c8>
 8004f08:	6823      	ldr	r3, [r4, #0]
 8004f0a:	6121      	str	r1, [r4, #16]
 8004f0c:	07d8      	lsls	r0, r3, #31
 8004f0e:	d5ea      	bpl.n	8004ee6 <_printf_float+0x19a>
 8004f10:	1c4b      	adds	r3, r1, #1
 8004f12:	e7e7      	b.n	8004ee4 <_printf_float+0x198>
 8004f14:	2900      	cmp	r1, #0
 8004f16:	bfcc      	ite	gt
 8004f18:	2201      	movgt	r2, #1
 8004f1a:	f1c1 0202 	rsble	r2, r1, #2
 8004f1e:	4413      	add	r3, r2
 8004f20:	e7e0      	b.n	8004ee4 <_printf_float+0x198>
 8004f22:	6823      	ldr	r3, [r4, #0]
 8004f24:	055a      	lsls	r2, r3, #21
 8004f26:	d407      	bmi.n	8004f38 <_printf_float+0x1ec>
 8004f28:	6923      	ldr	r3, [r4, #16]
 8004f2a:	4642      	mov	r2, r8
 8004f2c:	4631      	mov	r1, r6
 8004f2e:	4628      	mov	r0, r5
 8004f30:	47b8      	blx	r7
 8004f32:	3001      	adds	r0, #1
 8004f34:	d12b      	bne.n	8004f8e <_printf_float+0x242>
 8004f36:	e764      	b.n	8004e02 <_printf_float+0xb6>
 8004f38:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004f3c:	f240 80dc 	bls.w	80050f8 <_printf_float+0x3ac>
 8004f40:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004f44:	2200      	movs	r2, #0
 8004f46:	2300      	movs	r3, #0
 8004f48:	f7fb fd9a 	bl	8000a80 <__aeabi_dcmpeq>
 8004f4c:	2800      	cmp	r0, #0
 8004f4e:	d033      	beq.n	8004fb8 <_printf_float+0x26c>
 8004f50:	2301      	movs	r3, #1
 8004f52:	4631      	mov	r1, r6
 8004f54:	4628      	mov	r0, r5
 8004f56:	4a35      	ldr	r2, [pc, #212]	@ (800502c <_printf_float+0x2e0>)
 8004f58:	47b8      	blx	r7
 8004f5a:	3001      	adds	r0, #1
 8004f5c:	f43f af51 	beq.w	8004e02 <_printf_float+0xb6>
 8004f60:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004f64:	4543      	cmp	r3, r8
 8004f66:	db02      	blt.n	8004f6e <_printf_float+0x222>
 8004f68:	6823      	ldr	r3, [r4, #0]
 8004f6a:	07d8      	lsls	r0, r3, #31
 8004f6c:	d50f      	bpl.n	8004f8e <_printf_float+0x242>
 8004f6e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004f72:	4631      	mov	r1, r6
 8004f74:	4628      	mov	r0, r5
 8004f76:	47b8      	blx	r7
 8004f78:	3001      	adds	r0, #1
 8004f7a:	f43f af42 	beq.w	8004e02 <_printf_float+0xb6>
 8004f7e:	f04f 0900 	mov.w	r9, #0
 8004f82:	f108 38ff 	add.w	r8, r8, #4294967295
 8004f86:	f104 0a1a 	add.w	sl, r4, #26
 8004f8a:	45c8      	cmp	r8, r9
 8004f8c:	dc09      	bgt.n	8004fa2 <_printf_float+0x256>
 8004f8e:	6823      	ldr	r3, [r4, #0]
 8004f90:	079b      	lsls	r3, r3, #30
 8004f92:	f100 8102 	bmi.w	800519a <_printf_float+0x44e>
 8004f96:	68e0      	ldr	r0, [r4, #12]
 8004f98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004f9a:	4298      	cmp	r0, r3
 8004f9c:	bfb8      	it	lt
 8004f9e:	4618      	movlt	r0, r3
 8004fa0:	e731      	b.n	8004e06 <_printf_float+0xba>
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	4652      	mov	r2, sl
 8004fa6:	4631      	mov	r1, r6
 8004fa8:	4628      	mov	r0, r5
 8004faa:	47b8      	blx	r7
 8004fac:	3001      	adds	r0, #1
 8004fae:	f43f af28 	beq.w	8004e02 <_printf_float+0xb6>
 8004fb2:	f109 0901 	add.w	r9, r9, #1
 8004fb6:	e7e8      	b.n	8004f8a <_printf_float+0x23e>
 8004fb8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	dc38      	bgt.n	8005030 <_printf_float+0x2e4>
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	4631      	mov	r1, r6
 8004fc2:	4628      	mov	r0, r5
 8004fc4:	4a19      	ldr	r2, [pc, #100]	@ (800502c <_printf_float+0x2e0>)
 8004fc6:	47b8      	blx	r7
 8004fc8:	3001      	adds	r0, #1
 8004fca:	f43f af1a 	beq.w	8004e02 <_printf_float+0xb6>
 8004fce:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004fd2:	ea59 0303 	orrs.w	r3, r9, r3
 8004fd6:	d102      	bne.n	8004fde <_printf_float+0x292>
 8004fd8:	6823      	ldr	r3, [r4, #0]
 8004fda:	07d9      	lsls	r1, r3, #31
 8004fdc:	d5d7      	bpl.n	8004f8e <_printf_float+0x242>
 8004fde:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004fe2:	4631      	mov	r1, r6
 8004fe4:	4628      	mov	r0, r5
 8004fe6:	47b8      	blx	r7
 8004fe8:	3001      	adds	r0, #1
 8004fea:	f43f af0a 	beq.w	8004e02 <_printf_float+0xb6>
 8004fee:	f04f 0a00 	mov.w	sl, #0
 8004ff2:	f104 0b1a 	add.w	fp, r4, #26
 8004ff6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ff8:	425b      	negs	r3, r3
 8004ffa:	4553      	cmp	r3, sl
 8004ffc:	dc01      	bgt.n	8005002 <_printf_float+0x2b6>
 8004ffe:	464b      	mov	r3, r9
 8005000:	e793      	b.n	8004f2a <_printf_float+0x1de>
 8005002:	2301      	movs	r3, #1
 8005004:	465a      	mov	r2, fp
 8005006:	4631      	mov	r1, r6
 8005008:	4628      	mov	r0, r5
 800500a:	47b8      	blx	r7
 800500c:	3001      	adds	r0, #1
 800500e:	f43f aef8 	beq.w	8004e02 <_printf_float+0xb6>
 8005012:	f10a 0a01 	add.w	sl, sl, #1
 8005016:	e7ee      	b.n	8004ff6 <_printf_float+0x2aa>
 8005018:	7fefffff 	.word	0x7fefffff
 800501c:	0800ac36 	.word	0x0800ac36
 8005020:	0800ac32 	.word	0x0800ac32
 8005024:	0800ac3e 	.word	0x0800ac3e
 8005028:	0800ac3a 	.word	0x0800ac3a
 800502c:	0800ad78 	.word	0x0800ad78
 8005030:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005032:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005036:	4553      	cmp	r3, sl
 8005038:	bfa8      	it	ge
 800503a:	4653      	movge	r3, sl
 800503c:	2b00      	cmp	r3, #0
 800503e:	4699      	mov	r9, r3
 8005040:	dc36      	bgt.n	80050b0 <_printf_float+0x364>
 8005042:	f04f 0b00 	mov.w	fp, #0
 8005046:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800504a:	f104 021a 	add.w	r2, r4, #26
 800504e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005050:	930a      	str	r3, [sp, #40]	@ 0x28
 8005052:	eba3 0309 	sub.w	r3, r3, r9
 8005056:	455b      	cmp	r3, fp
 8005058:	dc31      	bgt.n	80050be <_printf_float+0x372>
 800505a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800505c:	459a      	cmp	sl, r3
 800505e:	dc3a      	bgt.n	80050d6 <_printf_float+0x38a>
 8005060:	6823      	ldr	r3, [r4, #0]
 8005062:	07da      	lsls	r2, r3, #31
 8005064:	d437      	bmi.n	80050d6 <_printf_float+0x38a>
 8005066:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005068:	ebaa 0903 	sub.w	r9, sl, r3
 800506c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800506e:	ebaa 0303 	sub.w	r3, sl, r3
 8005072:	4599      	cmp	r9, r3
 8005074:	bfa8      	it	ge
 8005076:	4699      	movge	r9, r3
 8005078:	f1b9 0f00 	cmp.w	r9, #0
 800507c:	dc33      	bgt.n	80050e6 <_printf_float+0x39a>
 800507e:	f04f 0800 	mov.w	r8, #0
 8005082:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005086:	f104 0b1a 	add.w	fp, r4, #26
 800508a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800508c:	ebaa 0303 	sub.w	r3, sl, r3
 8005090:	eba3 0309 	sub.w	r3, r3, r9
 8005094:	4543      	cmp	r3, r8
 8005096:	f77f af7a 	ble.w	8004f8e <_printf_float+0x242>
 800509a:	2301      	movs	r3, #1
 800509c:	465a      	mov	r2, fp
 800509e:	4631      	mov	r1, r6
 80050a0:	4628      	mov	r0, r5
 80050a2:	47b8      	blx	r7
 80050a4:	3001      	adds	r0, #1
 80050a6:	f43f aeac 	beq.w	8004e02 <_printf_float+0xb6>
 80050aa:	f108 0801 	add.w	r8, r8, #1
 80050ae:	e7ec      	b.n	800508a <_printf_float+0x33e>
 80050b0:	4642      	mov	r2, r8
 80050b2:	4631      	mov	r1, r6
 80050b4:	4628      	mov	r0, r5
 80050b6:	47b8      	blx	r7
 80050b8:	3001      	adds	r0, #1
 80050ba:	d1c2      	bne.n	8005042 <_printf_float+0x2f6>
 80050bc:	e6a1      	b.n	8004e02 <_printf_float+0xb6>
 80050be:	2301      	movs	r3, #1
 80050c0:	4631      	mov	r1, r6
 80050c2:	4628      	mov	r0, r5
 80050c4:	920a      	str	r2, [sp, #40]	@ 0x28
 80050c6:	47b8      	blx	r7
 80050c8:	3001      	adds	r0, #1
 80050ca:	f43f ae9a 	beq.w	8004e02 <_printf_float+0xb6>
 80050ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80050d0:	f10b 0b01 	add.w	fp, fp, #1
 80050d4:	e7bb      	b.n	800504e <_printf_float+0x302>
 80050d6:	4631      	mov	r1, r6
 80050d8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80050dc:	4628      	mov	r0, r5
 80050de:	47b8      	blx	r7
 80050e0:	3001      	adds	r0, #1
 80050e2:	d1c0      	bne.n	8005066 <_printf_float+0x31a>
 80050e4:	e68d      	b.n	8004e02 <_printf_float+0xb6>
 80050e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80050e8:	464b      	mov	r3, r9
 80050ea:	4631      	mov	r1, r6
 80050ec:	4628      	mov	r0, r5
 80050ee:	4442      	add	r2, r8
 80050f0:	47b8      	blx	r7
 80050f2:	3001      	adds	r0, #1
 80050f4:	d1c3      	bne.n	800507e <_printf_float+0x332>
 80050f6:	e684      	b.n	8004e02 <_printf_float+0xb6>
 80050f8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80050fc:	f1ba 0f01 	cmp.w	sl, #1
 8005100:	dc01      	bgt.n	8005106 <_printf_float+0x3ba>
 8005102:	07db      	lsls	r3, r3, #31
 8005104:	d536      	bpl.n	8005174 <_printf_float+0x428>
 8005106:	2301      	movs	r3, #1
 8005108:	4642      	mov	r2, r8
 800510a:	4631      	mov	r1, r6
 800510c:	4628      	mov	r0, r5
 800510e:	47b8      	blx	r7
 8005110:	3001      	adds	r0, #1
 8005112:	f43f ae76 	beq.w	8004e02 <_printf_float+0xb6>
 8005116:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800511a:	4631      	mov	r1, r6
 800511c:	4628      	mov	r0, r5
 800511e:	47b8      	blx	r7
 8005120:	3001      	adds	r0, #1
 8005122:	f43f ae6e 	beq.w	8004e02 <_printf_float+0xb6>
 8005126:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800512a:	2200      	movs	r2, #0
 800512c:	2300      	movs	r3, #0
 800512e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005132:	f7fb fca5 	bl	8000a80 <__aeabi_dcmpeq>
 8005136:	b9c0      	cbnz	r0, 800516a <_printf_float+0x41e>
 8005138:	4653      	mov	r3, sl
 800513a:	f108 0201 	add.w	r2, r8, #1
 800513e:	4631      	mov	r1, r6
 8005140:	4628      	mov	r0, r5
 8005142:	47b8      	blx	r7
 8005144:	3001      	adds	r0, #1
 8005146:	d10c      	bne.n	8005162 <_printf_float+0x416>
 8005148:	e65b      	b.n	8004e02 <_printf_float+0xb6>
 800514a:	2301      	movs	r3, #1
 800514c:	465a      	mov	r2, fp
 800514e:	4631      	mov	r1, r6
 8005150:	4628      	mov	r0, r5
 8005152:	47b8      	blx	r7
 8005154:	3001      	adds	r0, #1
 8005156:	f43f ae54 	beq.w	8004e02 <_printf_float+0xb6>
 800515a:	f108 0801 	add.w	r8, r8, #1
 800515e:	45d0      	cmp	r8, sl
 8005160:	dbf3      	blt.n	800514a <_printf_float+0x3fe>
 8005162:	464b      	mov	r3, r9
 8005164:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005168:	e6e0      	b.n	8004f2c <_printf_float+0x1e0>
 800516a:	f04f 0800 	mov.w	r8, #0
 800516e:	f104 0b1a 	add.w	fp, r4, #26
 8005172:	e7f4      	b.n	800515e <_printf_float+0x412>
 8005174:	2301      	movs	r3, #1
 8005176:	4642      	mov	r2, r8
 8005178:	e7e1      	b.n	800513e <_printf_float+0x3f2>
 800517a:	2301      	movs	r3, #1
 800517c:	464a      	mov	r2, r9
 800517e:	4631      	mov	r1, r6
 8005180:	4628      	mov	r0, r5
 8005182:	47b8      	blx	r7
 8005184:	3001      	adds	r0, #1
 8005186:	f43f ae3c 	beq.w	8004e02 <_printf_float+0xb6>
 800518a:	f108 0801 	add.w	r8, r8, #1
 800518e:	68e3      	ldr	r3, [r4, #12]
 8005190:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005192:	1a5b      	subs	r3, r3, r1
 8005194:	4543      	cmp	r3, r8
 8005196:	dcf0      	bgt.n	800517a <_printf_float+0x42e>
 8005198:	e6fd      	b.n	8004f96 <_printf_float+0x24a>
 800519a:	f04f 0800 	mov.w	r8, #0
 800519e:	f104 0919 	add.w	r9, r4, #25
 80051a2:	e7f4      	b.n	800518e <_printf_float+0x442>

080051a4 <_printf_common>:
 80051a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051a8:	4616      	mov	r6, r2
 80051aa:	4698      	mov	r8, r3
 80051ac:	688a      	ldr	r2, [r1, #8]
 80051ae:	690b      	ldr	r3, [r1, #16]
 80051b0:	4607      	mov	r7, r0
 80051b2:	4293      	cmp	r3, r2
 80051b4:	bfb8      	it	lt
 80051b6:	4613      	movlt	r3, r2
 80051b8:	6033      	str	r3, [r6, #0]
 80051ba:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80051be:	460c      	mov	r4, r1
 80051c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80051c4:	b10a      	cbz	r2, 80051ca <_printf_common+0x26>
 80051c6:	3301      	adds	r3, #1
 80051c8:	6033      	str	r3, [r6, #0]
 80051ca:	6823      	ldr	r3, [r4, #0]
 80051cc:	0699      	lsls	r1, r3, #26
 80051ce:	bf42      	ittt	mi
 80051d0:	6833      	ldrmi	r3, [r6, #0]
 80051d2:	3302      	addmi	r3, #2
 80051d4:	6033      	strmi	r3, [r6, #0]
 80051d6:	6825      	ldr	r5, [r4, #0]
 80051d8:	f015 0506 	ands.w	r5, r5, #6
 80051dc:	d106      	bne.n	80051ec <_printf_common+0x48>
 80051de:	f104 0a19 	add.w	sl, r4, #25
 80051e2:	68e3      	ldr	r3, [r4, #12]
 80051e4:	6832      	ldr	r2, [r6, #0]
 80051e6:	1a9b      	subs	r3, r3, r2
 80051e8:	42ab      	cmp	r3, r5
 80051ea:	dc2b      	bgt.n	8005244 <_printf_common+0xa0>
 80051ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80051f0:	6822      	ldr	r2, [r4, #0]
 80051f2:	3b00      	subs	r3, #0
 80051f4:	bf18      	it	ne
 80051f6:	2301      	movne	r3, #1
 80051f8:	0692      	lsls	r2, r2, #26
 80051fa:	d430      	bmi.n	800525e <_printf_common+0xba>
 80051fc:	4641      	mov	r1, r8
 80051fe:	4638      	mov	r0, r7
 8005200:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005204:	47c8      	blx	r9
 8005206:	3001      	adds	r0, #1
 8005208:	d023      	beq.n	8005252 <_printf_common+0xae>
 800520a:	6823      	ldr	r3, [r4, #0]
 800520c:	6922      	ldr	r2, [r4, #16]
 800520e:	f003 0306 	and.w	r3, r3, #6
 8005212:	2b04      	cmp	r3, #4
 8005214:	bf14      	ite	ne
 8005216:	2500      	movne	r5, #0
 8005218:	6833      	ldreq	r3, [r6, #0]
 800521a:	f04f 0600 	mov.w	r6, #0
 800521e:	bf08      	it	eq
 8005220:	68e5      	ldreq	r5, [r4, #12]
 8005222:	f104 041a 	add.w	r4, r4, #26
 8005226:	bf08      	it	eq
 8005228:	1aed      	subeq	r5, r5, r3
 800522a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800522e:	bf08      	it	eq
 8005230:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005234:	4293      	cmp	r3, r2
 8005236:	bfc4      	itt	gt
 8005238:	1a9b      	subgt	r3, r3, r2
 800523a:	18ed      	addgt	r5, r5, r3
 800523c:	42b5      	cmp	r5, r6
 800523e:	d11a      	bne.n	8005276 <_printf_common+0xd2>
 8005240:	2000      	movs	r0, #0
 8005242:	e008      	b.n	8005256 <_printf_common+0xb2>
 8005244:	2301      	movs	r3, #1
 8005246:	4652      	mov	r2, sl
 8005248:	4641      	mov	r1, r8
 800524a:	4638      	mov	r0, r7
 800524c:	47c8      	blx	r9
 800524e:	3001      	adds	r0, #1
 8005250:	d103      	bne.n	800525a <_printf_common+0xb6>
 8005252:	f04f 30ff 	mov.w	r0, #4294967295
 8005256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800525a:	3501      	adds	r5, #1
 800525c:	e7c1      	b.n	80051e2 <_printf_common+0x3e>
 800525e:	2030      	movs	r0, #48	@ 0x30
 8005260:	18e1      	adds	r1, r4, r3
 8005262:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005266:	1c5a      	adds	r2, r3, #1
 8005268:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800526c:	4422      	add	r2, r4
 800526e:	3302      	adds	r3, #2
 8005270:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005274:	e7c2      	b.n	80051fc <_printf_common+0x58>
 8005276:	2301      	movs	r3, #1
 8005278:	4622      	mov	r2, r4
 800527a:	4641      	mov	r1, r8
 800527c:	4638      	mov	r0, r7
 800527e:	47c8      	blx	r9
 8005280:	3001      	adds	r0, #1
 8005282:	d0e6      	beq.n	8005252 <_printf_common+0xae>
 8005284:	3601      	adds	r6, #1
 8005286:	e7d9      	b.n	800523c <_printf_common+0x98>

08005288 <_printf_i>:
 8005288:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800528c:	7e0f      	ldrb	r7, [r1, #24]
 800528e:	4691      	mov	r9, r2
 8005290:	2f78      	cmp	r7, #120	@ 0x78
 8005292:	4680      	mov	r8, r0
 8005294:	460c      	mov	r4, r1
 8005296:	469a      	mov	sl, r3
 8005298:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800529a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800529e:	d807      	bhi.n	80052b0 <_printf_i+0x28>
 80052a0:	2f62      	cmp	r7, #98	@ 0x62
 80052a2:	d80a      	bhi.n	80052ba <_printf_i+0x32>
 80052a4:	2f00      	cmp	r7, #0
 80052a6:	f000 80d1 	beq.w	800544c <_printf_i+0x1c4>
 80052aa:	2f58      	cmp	r7, #88	@ 0x58
 80052ac:	f000 80b8 	beq.w	8005420 <_printf_i+0x198>
 80052b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80052b8:	e03a      	b.n	8005330 <_printf_i+0xa8>
 80052ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80052be:	2b15      	cmp	r3, #21
 80052c0:	d8f6      	bhi.n	80052b0 <_printf_i+0x28>
 80052c2:	a101      	add	r1, pc, #4	@ (adr r1, 80052c8 <_printf_i+0x40>)
 80052c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80052c8:	08005321 	.word	0x08005321
 80052cc:	08005335 	.word	0x08005335
 80052d0:	080052b1 	.word	0x080052b1
 80052d4:	080052b1 	.word	0x080052b1
 80052d8:	080052b1 	.word	0x080052b1
 80052dc:	080052b1 	.word	0x080052b1
 80052e0:	08005335 	.word	0x08005335
 80052e4:	080052b1 	.word	0x080052b1
 80052e8:	080052b1 	.word	0x080052b1
 80052ec:	080052b1 	.word	0x080052b1
 80052f0:	080052b1 	.word	0x080052b1
 80052f4:	08005433 	.word	0x08005433
 80052f8:	0800535f 	.word	0x0800535f
 80052fc:	080053ed 	.word	0x080053ed
 8005300:	080052b1 	.word	0x080052b1
 8005304:	080052b1 	.word	0x080052b1
 8005308:	08005455 	.word	0x08005455
 800530c:	080052b1 	.word	0x080052b1
 8005310:	0800535f 	.word	0x0800535f
 8005314:	080052b1 	.word	0x080052b1
 8005318:	080052b1 	.word	0x080052b1
 800531c:	080053f5 	.word	0x080053f5
 8005320:	6833      	ldr	r3, [r6, #0]
 8005322:	1d1a      	adds	r2, r3, #4
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	6032      	str	r2, [r6, #0]
 8005328:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800532c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005330:	2301      	movs	r3, #1
 8005332:	e09c      	b.n	800546e <_printf_i+0x1e6>
 8005334:	6833      	ldr	r3, [r6, #0]
 8005336:	6820      	ldr	r0, [r4, #0]
 8005338:	1d19      	adds	r1, r3, #4
 800533a:	6031      	str	r1, [r6, #0]
 800533c:	0606      	lsls	r6, r0, #24
 800533e:	d501      	bpl.n	8005344 <_printf_i+0xbc>
 8005340:	681d      	ldr	r5, [r3, #0]
 8005342:	e003      	b.n	800534c <_printf_i+0xc4>
 8005344:	0645      	lsls	r5, r0, #25
 8005346:	d5fb      	bpl.n	8005340 <_printf_i+0xb8>
 8005348:	f9b3 5000 	ldrsh.w	r5, [r3]
 800534c:	2d00      	cmp	r5, #0
 800534e:	da03      	bge.n	8005358 <_printf_i+0xd0>
 8005350:	232d      	movs	r3, #45	@ 0x2d
 8005352:	426d      	negs	r5, r5
 8005354:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005358:	230a      	movs	r3, #10
 800535a:	4858      	ldr	r0, [pc, #352]	@ (80054bc <_printf_i+0x234>)
 800535c:	e011      	b.n	8005382 <_printf_i+0xfa>
 800535e:	6821      	ldr	r1, [r4, #0]
 8005360:	6833      	ldr	r3, [r6, #0]
 8005362:	0608      	lsls	r0, r1, #24
 8005364:	f853 5b04 	ldr.w	r5, [r3], #4
 8005368:	d402      	bmi.n	8005370 <_printf_i+0xe8>
 800536a:	0649      	lsls	r1, r1, #25
 800536c:	bf48      	it	mi
 800536e:	b2ad      	uxthmi	r5, r5
 8005370:	2f6f      	cmp	r7, #111	@ 0x6f
 8005372:	6033      	str	r3, [r6, #0]
 8005374:	bf14      	ite	ne
 8005376:	230a      	movne	r3, #10
 8005378:	2308      	moveq	r3, #8
 800537a:	4850      	ldr	r0, [pc, #320]	@ (80054bc <_printf_i+0x234>)
 800537c:	2100      	movs	r1, #0
 800537e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005382:	6866      	ldr	r6, [r4, #4]
 8005384:	2e00      	cmp	r6, #0
 8005386:	60a6      	str	r6, [r4, #8]
 8005388:	db05      	blt.n	8005396 <_printf_i+0x10e>
 800538a:	6821      	ldr	r1, [r4, #0]
 800538c:	432e      	orrs	r6, r5
 800538e:	f021 0104 	bic.w	r1, r1, #4
 8005392:	6021      	str	r1, [r4, #0]
 8005394:	d04b      	beq.n	800542e <_printf_i+0x1a6>
 8005396:	4616      	mov	r6, r2
 8005398:	fbb5 f1f3 	udiv	r1, r5, r3
 800539c:	fb03 5711 	mls	r7, r3, r1, r5
 80053a0:	5dc7      	ldrb	r7, [r0, r7]
 80053a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80053a6:	462f      	mov	r7, r5
 80053a8:	42bb      	cmp	r3, r7
 80053aa:	460d      	mov	r5, r1
 80053ac:	d9f4      	bls.n	8005398 <_printf_i+0x110>
 80053ae:	2b08      	cmp	r3, #8
 80053b0:	d10b      	bne.n	80053ca <_printf_i+0x142>
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	07df      	lsls	r7, r3, #31
 80053b6:	d508      	bpl.n	80053ca <_printf_i+0x142>
 80053b8:	6923      	ldr	r3, [r4, #16]
 80053ba:	6861      	ldr	r1, [r4, #4]
 80053bc:	4299      	cmp	r1, r3
 80053be:	bfde      	ittt	le
 80053c0:	2330      	movle	r3, #48	@ 0x30
 80053c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80053c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80053ca:	1b92      	subs	r2, r2, r6
 80053cc:	6122      	str	r2, [r4, #16]
 80053ce:	464b      	mov	r3, r9
 80053d0:	4621      	mov	r1, r4
 80053d2:	4640      	mov	r0, r8
 80053d4:	f8cd a000 	str.w	sl, [sp]
 80053d8:	aa03      	add	r2, sp, #12
 80053da:	f7ff fee3 	bl	80051a4 <_printf_common>
 80053de:	3001      	adds	r0, #1
 80053e0:	d14a      	bne.n	8005478 <_printf_i+0x1f0>
 80053e2:	f04f 30ff 	mov.w	r0, #4294967295
 80053e6:	b004      	add	sp, #16
 80053e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053ec:	6823      	ldr	r3, [r4, #0]
 80053ee:	f043 0320 	orr.w	r3, r3, #32
 80053f2:	6023      	str	r3, [r4, #0]
 80053f4:	2778      	movs	r7, #120	@ 0x78
 80053f6:	4832      	ldr	r0, [pc, #200]	@ (80054c0 <_printf_i+0x238>)
 80053f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80053fc:	6823      	ldr	r3, [r4, #0]
 80053fe:	6831      	ldr	r1, [r6, #0]
 8005400:	061f      	lsls	r7, r3, #24
 8005402:	f851 5b04 	ldr.w	r5, [r1], #4
 8005406:	d402      	bmi.n	800540e <_printf_i+0x186>
 8005408:	065f      	lsls	r7, r3, #25
 800540a:	bf48      	it	mi
 800540c:	b2ad      	uxthmi	r5, r5
 800540e:	6031      	str	r1, [r6, #0]
 8005410:	07d9      	lsls	r1, r3, #31
 8005412:	bf44      	itt	mi
 8005414:	f043 0320 	orrmi.w	r3, r3, #32
 8005418:	6023      	strmi	r3, [r4, #0]
 800541a:	b11d      	cbz	r5, 8005424 <_printf_i+0x19c>
 800541c:	2310      	movs	r3, #16
 800541e:	e7ad      	b.n	800537c <_printf_i+0xf4>
 8005420:	4826      	ldr	r0, [pc, #152]	@ (80054bc <_printf_i+0x234>)
 8005422:	e7e9      	b.n	80053f8 <_printf_i+0x170>
 8005424:	6823      	ldr	r3, [r4, #0]
 8005426:	f023 0320 	bic.w	r3, r3, #32
 800542a:	6023      	str	r3, [r4, #0]
 800542c:	e7f6      	b.n	800541c <_printf_i+0x194>
 800542e:	4616      	mov	r6, r2
 8005430:	e7bd      	b.n	80053ae <_printf_i+0x126>
 8005432:	6833      	ldr	r3, [r6, #0]
 8005434:	6825      	ldr	r5, [r4, #0]
 8005436:	1d18      	adds	r0, r3, #4
 8005438:	6961      	ldr	r1, [r4, #20]
 800543a:	6030      	str	r0, [r6, #0]
 800543c:	062e      	lsls	r6, r5, #24
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	d501      	bpl.n	8005446 <_printf_i+0x1be>
 8005442:	6019      	str	r1, [r3, #0]
 8005444:	e002      	b.n	800544c <_printf_i+0x1c4>
 8005446:	0668      	lsls	r0, r5, #25
 8005448:	d5fb      	bpl.n	8005442 <_printf_i+0x1ba>
 800544a:	8019      	strh	r1, [r3, #0]
 800544c:	2300      	movs	r3, #0
 800544e:	4616      	mov	r6, r2
 8005450:	6123      	str	r3, [r4, #16]
 8005452:	e7bc      	b.n	80053ce <_printf_i+0x146>
 8005454:	6833      	ldr	r3, [r6, #0]
 8005456:	2100      	movs	r1, #0
 8005458:	1d1a      	adds	r2, r3, #4
 800545a:	6032      	str	r2, [r6, #0]
 800545c:	681e      	ldr	r6, [r3, #0]
 800545e:	6862      	ldr	r2, [r4, #4]
 8005460:	4630      	mov	r0, r6
 8005462:	f000 fc32 	bl	8005cca <memchr>
 8005466:	b108      	cbz	r0, 800546c <_printf_i+0x1e4>
 8005468:	1b80      	subs	r0, r0, r6
 800546a:	6060      	str	r0, [r4, #4]
 800546c:	6863      	ldr	r3, [r4, #4]
 800546e:	6123      	str	r3, [r4, #16]
 8005470:	2300      	movs	r3, #0
 8005472:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005476:	e7aa      	b.n	80053ce <_printf_i+0x146>
 8005478:	4632      	mov	r2, r6
 800547a:	4649      	mov	r1, r9
 800547c:	4640      	mov	r0, r8
 800547e:	6923      	ldr	r3, [r4, #16]
 8005480:	47d0      	blx	sl
 8005482:	3001      	adds	r0, #1
 8005484:	d0ad      	beq.n	80053e2 <_printf_i+0x15a>
 8005486:	6823      	ldr	r3, [r4, #0]
 8005488:	079b      	lsls	r3, r3, #30
 800548a:	d413      	bmi.n	80054b4 <_printf_i+0x22c>
 800548c:	68e0      	ldr	r0, [r4, #12]
 800548e:	9b03      	ldr	r3, [sp, #12]
 8005490:	4298      	cmp	r0, r3
 8005492:	bfb8      	it	lt
 8005494:	4618      	movlt	r0, r3
 8005496:	e7a6      	b.n	80053e6 <_printf_i+0x15e>
 8005498:	2301      	movs	r3, #1
 800549a:	4632      	mov	r2, r6
 800549c:	4649      	mov	r1, r9
 800549e:	4640      	mov	r0, r8
 80054a0:	47d0      	blx	sl
 80054a2:	3001      	adds	r0, #1
 80054a4:	d09d      	beq.n	80053e2 <_printf_i+0x15a>
 80054a6:	3501      	adds	r5, #1
 80054a8:	68e3      	ldr	r3, [r4, #12]
 80054aa:	9903      	ldr	r1, [sp, #12]
 80054ac:	1a5b      	subs	r3, r3, r1
 80054ae:	42ab      	cmp	r3, r5
 80054b0:	dcf2      	bgt.n	8005498 <_printf_i+0x210>
 80054b2:	e7eb      	b.n	800548c <_printf_i+0x204>
 80054b4:	2500      	movs	r5, #0
 80054b6:	f104 0619 	add.w	r6, r4, #25
 80054ba:	e7f5      	b.n	80054a8 <_printf_i+0x220>
 80054bc:	0800ac42 	.word	0x0800ac42
 80054c0:	0800ac53 	.word	0x0800ac53

080054c4 <_scanf_float>:
 80054c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054c8:	b087      	sub	sp, #28
 80054ca:	9303      	str	r3, [sp, #12]
 80054cc:	688b      	ldr	r3, [r1, #8]
 80054ce:	4691      	mov	r9, r2
 80054d0:	1e5a      	subs	r2, r3, #1
 80054d2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80054d6:	bf82      	ittt	hi
 80054d8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80054dc:	eb03 0b05 	addhi.w	fp, r3, r5
 80054e0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80054e4:	460a      	mov	r2, r1
 80054e6:	f04f 0500 	mov.w	r5, #0
 80054ea:	bf88      	it	hi
 80054ec:	608b      	strhi	r3, [r1, #8]
 80054ee:	680b      	ldr	r3, [r1, #0]
 80054f0:	4680      	mov	r8, r0
 80054f2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80054f6:	f842 3b1c 	str.w	r3, [r2], #28
 80054fa:	460c      	mov	r4, r1
 80054fc:	bf98      	it	ls
 80054fe:	f04f 0b00 	movls.w	fp, #0
 8005502:	4616      	mov	r6, r2
 8005504:	46aa      	mov	sl, r5
 8005506:	462f      	mov	r7, r5
 8005508:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800550c:	9201      	str	r2, [sp, #4]
 800550e:	9502      	str	r5, [sp, #8]
 8005510:	68a2      	ldr	r2, [r4, #8]
 8005512:	b15a      	cbz	r2, 800552c <_scanf_float+0x68>
 8005514:	f8d9 3000 	ldr.w	r3, [r9]
 8005518:	781b      	ldrb	r3, [r3, #0]
 800551a:	2b4e      	cmp	r3, #78	@ 0x4e
 800551c:	d862      	bhi.n	80055e4 <_scanf_float+0x120>
 800551e:	2b40      	cmp	r3, #64	@ 0x40
 8005520:	d83a      	bhi.n	8005598 <_scanf_float+0xd4>
 8005522:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005526:	b2c8      	uxtb	r0, r1
 8005528:	280e      	cmp	r0, #14
 800552a:	d938      	bls.n	800559e <_scanf_float+0xda>
 800552c:	b11f      	cbz	r7, 8005536 <_scanf_float+0x72>
 800552e:	6823      	ldr	r3, [r4, #0]
 8005530:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005534:	6023      	str	r3, [r4, #0]
 8005536:	f10a 3aff 	add.w	sl, sl, #4294967295
 800553a:	f1ba 0f01 	cmp.w	sl, #1
 800553e:	f200 8114 	bhi.w	800576a <_scanf_float+0x2a6>
 8005542:	9b01      	ldr	r3, [sp, #4]
 8005544:	429e      	cmp	r6, r3
 8005546:	f200 8105 	bhi.w	8005754 <_scanf_float+0x290>
 800554a:	2001      	movs	r0, #1
 800554c:	b007      	add	sp, #28
 800554e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005552:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005556:	2a0d      	cmp	r2, #13
 8005558:	d8e8      	bhi.n	800552c <_scanf_float+0x68>
 800555a:	a101      	add	r1, pc, #4	@ (adr r1, 8005560 <_scanf_float+0x9c>)
 800555c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005560:	080056a9 	.word	0x080056a9
 8005564:	0800552d 	.word	0x0800552d
 8005568:	0800552d 	.word	0x0800552d
 800556c:	0800552d 	.word	0x0800552d
 8005570:	08005705 	.word	0x08005705
 8005574:	080056df 	.word	0x080056df
 8005578:	0800552d 	.word	0x0800552d
 800557c:	0800552d 	.word	0x0800552d
 8005580:	080056b7 	.word	0x080056b7
 8005584:	0800552d 	.word	0x0800552d
 8005588:	0800552d 	.word	0x0800552d
 800558c:	0800552d 	.word	0x0800552d
 8005590:	0800552d 	.word	0x0800552d
 8005594:	08005673 	.word	0x08005673
 8005598:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800559c:	e7db      	b.n	8005556 <_scanf_float+0x92>
 800559e:	290e      	cmp	r1, #14
 80055a0:	d8c4      	bhi.n	800552c <_scanf_float+0x68>
 80055a2:	a001      	add	r0, pc, #4	@ (adr r0, 80055a8 <_scanf_float+0xe4>)
 80055a4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80055a8:	08005663 	.word	0x08005663
 80055ac:	0800552d 	.word	0x0800552d
 80055b0:	08005663 	.word	0x08005663
 80055b4:	080056f3 	.word	0x080056f3
 80055b8:	0800552d 	.word	0x0800552d
 80055bc:	08005605 	.word	0x08005605
 80055c0:	08005649 	.word	0x08005649
 80055c4:	08005649 	.word	0x08005649
 80055c8:	08005649 	.word	0x08005649
 80055cc:	08005649 	.word	0x08005649
 80055d0:	08005649 	.word	0x08005649
 80055d4:	08005649 	.word	0x08005649
 80055d8:	08005649 	.word	0x08005649
 80055dc:	08005649 	.word	0x08005649
 80055e0:	08005649 	.word	0x08005649
 80055e4:	2b6e      	cmp	r3, #110	@ 0x6e
 80055e6:	d809      	bhi.n	80055fc <_scanf_float+0x138>
 80055e8:	2b60      	cmp	r3, #96	@ 0x60
 80055ea:	d8b2      	bhi.n	8005552 <_scanf_float+0x8e>
 80055ec:	2b54      	cmp	r3, #84	@ 0x54
 80055ee:	d07b      	beq.n	80056e8 <_scanf_float+0x224>
 80055f0:	2b59      	cmp	r3, #89	@ 0x59
 80055f2:	d19b      	bne.n	800552c <_scanf_float+0x68>
 80055f4:	2d07      	cmp	r5, #7
 80055f6:	d199      	bne.n	800552c <_scanf_float+0x68>
 80055f8:	2508      	movs	r5, #8
 80055fa:	e02f      	b.n	800565c <_scanf_float+0x198>
 80055fc:	2b74      	cmp	r3, #116	@ 0x74
 80055fe:	d073      	beq.n	80056e8 <_scanf_float+0x224>
 8005600:	2b79      	cmp	r3, #121	@ 0x79
 8005602:	e7f6      	b.n	80055f2 <_scanf_float+0x12e>
 8005604:	6821      	ldr	r1, [r4, #0]
 8005606:	05c8      	lsls	r0, r1, #23
 8005608:	d51e      	bpl.n	8005648 <_scanf_float+0x184>
 800560a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800560e:	6021      	str	r1, [r4, #0]
 8005610:	3701      	adds	r7, #1
 8005612:	f1bb 0f00 	cmp.w	fp, #0
 8005616:	d003      	beq.n	8005620 <_scanf_float+0x15c>
 8005618:	3201      	adds	r2, #1
 800561a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800561e:	60a2      	str	r2, [r4, #8]
 8005620:	68a3      	ldr	r3, [r4, #8]
 8005622:	3b01      	subs	r3, #1
 8005624:	60a3      	str	r3, [r4, #8]
 8005626:	6923      	ldr	r3, [r4, #16]
 8005628:	3301      	adds	r3, #1
 800562a:	6123      	str	r3, [r4, #16]
 800562c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005630:	3b01      	subs	r3, #1
 8005632:	2b00      	cmp	r3, #0
 8005634:	f8c9 3004 	str.w	r3, [r9, #4]
 8005638:	f340 8083 	ble.w	8005742 <_scanf_float+0x27e>
 800563c:	f8d9 3000 	ldr.w	r3, [r9]
 8005640:	3301      	adds	r3, #1
 8005642:	f8c9 3000 	str.w	r3, [r9]
 8005646:	e763      	b.n	8005510 <_scanf_float+0x4c>
 8005648:	eb1a 0105 	adds.w	r1, sl, r5
 800564c:	f47f af6e 	bne.w	800552c <_scanf_float+0x68>
 8005650:	460d      	mov	r5, r1
 8005652:	468a      	mov	sl, r1
 8005654:	6822      	ldr	r2, [r4, #0]
 8005656:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800565a:	6022      	str	r2, [r4, #0]
 800565c:	f806 3b01 	strb.w	r3, [r6], #1
 8005660:	e7de      	b.n	8005620 <_scanf_float+0x15c>
 8005662:	6822      	ldr	r2, [r4, #0]
 8005664:	0610      	lsls	r0, r2, #24
 8005666:	f57f af61 	bpl.w	800552c <_scanf_float+0x68>
 800566a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800566e:	6022      	str	r2, [r4, #0]
 8005670:	e7f4      	b.n	800565c <_scanf_float+0x198>
 8005672:	f1ba 0f00 	cmp.w	sl, #0
 8005676:	d10c      	bne.n	8005692 <_scanf_float+0x1ce>
 8005678:	b977      	cbnz	r7, 8005698 <_scanf_float+0x1d4>
 800567a:	6822      	ldr	r2, [r4, #0]
 800567c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005680:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005684:	d108      	bne.n	8005698 <_scanf_float+0x1d4>
 8005686:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800568a:	f04f 0a01 	mov.w	sl, #1
 800568e:	6022      	str	r2, [r4, #0]
 8005690:	e7e4      	b.n	800565c <_scanf_float+0x198>
 8005692:	f1ba 0f02 	cmp.w	sl, #2
 8005696:	d051      	beq.n	800573c <_scanf_float+0x278>
 8005698:	2d01      	cmp	r5, #1
 800569a:	d002      	beq.n	80056a2 <_scanf_float+0x1de>
 800569c:	2d04      	cmp	r5, #4
 800569e:	f47f af45 	bne.w	800552c <_scanf_float+0x68>
 80056a2:	3501      	adds	r5, #1
 80056a4:	b2ed      	uxtb	r5, r5
 80056a6:	e7d9      	b.n	800565c <_scanf_float+0x198>
 80056a8:	f1ba 0f01 	cmp.w	sl, #1
 80056ac:	f47f af3e 	bne.w	800552c <_scanf_float+0x68>
 80056b0:	f04f 0a02 	mov.w	sl, #2
 80056b4:	e7d2      	b.n	800565c <_scanf_float+0x198>
 80056b6:	b975      	cbnz	r5, 80056d6 <_scanf_float+0x212>
 80056b8:	2f00      	cmp	r7, #0
 80056ba:	f47f af38 	bne.w	800552e <_scanf_float+0x6a>
 80056be:	6822      	ldr	r2, [r4, #0]
 80056c0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80056c4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80056c8:	f040 80ff 	bne.w	80058ca <_scanf_float+0x406>
 80056cc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80056d0:	2501      	movs	r5, #1
 80056d2:	6022      	str	r2, [r4, #0]
 80056d4:	e7c2      	b.n	800565c <_scanf_float+0x198>
 80056d6:	2d03      	cmp	r5, #3
 80056d8:	d0e3      	beq.n	80056a2 <_scanf_float+0x1de>
 80056da:	2d05      	cmp	r5, #5
 80056dc:	e7df      	b.n	800569e <_scanf_float+0x1da>
 80056de:	2d02      	cmp	r5, #2
 80056e0:	f47f af24 	bne.w	800552c <_scanf_float+0x68>
 80056e4:	2503      	movs	r5, #3
 80056e6:	e7b9      	b.n	800565c <_scanf_float+0x198>
 80056e8:	2d06      	cmp	r5, #6
 80056ea:	f47f af1f 	bne.w	800552c <_scanf_float+0x68>
 80056ee:	2507      	movs	r5, #7
 80056f0:	e7b4      	b.n	800565c <_scanf_float+0x198>
 80056f2:	6822      	ldr	r2, [r4, #0]
 80056f4:	0591      	lsls	r1, r2, #22
 80056f6:	f57f af19 	bpl.w	800552c <_scanf_float+0x68>
 80056fa:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80056fe:	6022      	str	r2, [r4, #0]
 8005700:	9702      	str	r7, [sp, #8]
 8005702:	e7ab      	b.n	800565c <_scanf_float+0x198>
 8005704:	6822      	ldr	r2, [r4, #0]
 8005706:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800570a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800570e:	d005      	beq.n	800571c <_scanf_float+0x258>
 8005710:	0550      	lsls	r0, r2, #21
 8005712:	f57f af0b 	bpl.w	800552c <_scanf_float+0x68>
 8005716:	2f00      	cmp	r7, #0
 8005718:	f000 80d7 	beq.w	80058ca <_scanf_float+0x406>
 800571c:	0591      	lsls	r1, r2, #22
 800571e:	bf58      	it	pl
 8005720:	9902      	ldrpl	r1, [sp, #8]
 8005722:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005726:	bf58      	it	pl
 8005728:	1a79      	subpl	r1, r7, r1
 800572a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800572e:	f04f 0700 	mov.w	r7, #0
 8005732:	bf58      	it	pl
 8005734:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005738:	6022      	str	r2, [r4, #0]
 800573a:	e78f      	b.n	800565c <_scanf_float+0x198>
 800573c:	f04f 0a03 	mov.w	sl, #3
 8005740:	e78c      	b.n	800565c <_scanf_float+0x198>
 8005742:	4649      	mov	r1, r9
 8005744:	4640      	mov	r0, r8
 8005746:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800574a:	4798      	blx	r3
 800574c:	2800      	cmp	r0, #0
 800574e:	f43f aedf 	beq.w	8005510 <_scanf_float+0x4c>
 8005752:	e6eb      	b.n	800552c <_scanf_float+0x68>
 8005754:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005758:	464a      	mov	r2, r9
 800575a:	4640      	mov	r0, r8
 800575c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005760:	4798      	blx	r3
 8005762:	6923      	ldr	r3, [r4, #16]
 8005764:	3b01      	subs	r3, #1
 8005766:	6123      	str	r3, [r4, #16]
 8005768:	e6eb      	b.n	8005542 <_scanf_float+0x7e>
 800576a:	1e6b      	subs	r3, r5, #1
 800576c:	2b06      	cmp	r3, #6
 800576e:	d824      	bhi.n	80057ba <_scanf_float+0x2f6>
 8005770:	2d02      	cmp	r5, #2
 8005772:	d836      	bhi.n	80057e2 <_scanf_float+0x31e>
 8005774:	9b01      	ldr	r3, [sp, #4]
 8005776:	429e      	cmp	r6, r3
 8005778:	f67f aee7 	bls.w	800554a <_scanf_float+0x86>
 800577c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005780:	464a      	mov	r2, r9
 8005782:	4640      	mov	r0, r8
 8005784:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005788:	4798      	blx	r3
 800578a:	6923      	ldr	r3, [r4, #16]
 800578c:	3b01      	subs	r3, #1
 800578e:	6123      	str	r3, [r4, #16]
 8005790:	e7f0      	b.n	8005774 <_scanf_float+0x2b0>
 8005792:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005796:	464a      	mov	r2, r9
 8005798:	4640      	mov	r0, r8
 800579a:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800579e:	4798      	blx	r3
 80057a0:	6923      	ldr	r3, [r4, #16]
 80057a2:	3b01      	subs	r3, #1
 80057a4:	6123      	str	r3, [r4, #16]
 80057a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80057aa:	fa5f fa8a 	uxtb.w	sl, sl
 80057ae:	f1ba 0f02 	cmp.w	sl, #2
 80057b2:	d1ee      	bne.n	8005792 <_scanf_float+0x2ce>
 80057b4:	3d03      	subs	r5, #3
 80057b6:	b2ed      	uxtb	r5, r5
 80057b8:	1b76      	subs	r6, r6, r5
 80057ba:	6823      	ldr	r3, [r4, #0]
 80057bc:	05da      	lsls	r2, r3, #23
 80057be:	d530      	bpl.n	8005822 <_scanf_float+0x35e>
 80057c0:	055b      	lsls	r3, r3, #21
 80057c2:	d511      	bpl.n	80057e8 <_scanf_float+0x324>
 80057c4:	9b01      	ldr	r3, [sp, #4]
 80057c6:	429e      	cmp	r6, r3
 80057c8:	f67f aebf 	bls.w	800554a <_scanf_float+0x86>
 80057cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80057d0:	464a      	mov	r2, r9
 80057d2:	4640      	mov	r0, r8
 80057d4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80057d8:	4798      	blx	r3
 80057da:	6923      	ldr	r3, [r4, #16]
 80057dc:	3b01      	subs	r3, #1
 80057de:	6123      	str	r3, [r4, #16]
 80057e0:	e7f0      	b.n	80057c4 <_scanf_float+0x300>
 80057e2:	46aa      	mov	sl, r5
 80057e4:	46b3      	mov	fp, r6
 80057e6:	e7de      	b.n	80057a6 <_scanf_float+0x2e2>
 80057e8:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80057ec:	6923      	ldr	r3, [r4, #16]
 80057ee:	2965      	cmp	r1, #101	@ 0x65
 80057f0:	f103 33ff 	add.w	r3, r3, #4294967295
 80057f4:	f106 35ff 	add.w	r5, r6, #4294967295
 80057f8:	6123      	str	r3, [r4, #16]
 80057fa:	d00c      	beq.n	8005816 <_scanf_float+0x352>
 80057fc:	2945      	cmp	r1, #69	@ 0x45
 80057fe:	d00a      	beq.n	8005816 <_scanf_float+0x352>
 8005800:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005804:	464a      	mov	r2, r9
 8005806:	4640      	mov	r0, r8
 8005808:	4798      	blx	r3
 800580a:	6923      	ldr	r3, [r4, #16]
 800580c:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005810:	3b01      	subs	r3, #1
 8005812:	1eb5      	subs	r5, r6, #2
 8005814:	6123      	str	r3, [r4, #16]
 8005816:	464a      	mov	r2, r9
 8005818:	4640      	mov	r0, r8
 800581a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800581e:	4798      	blx	r3
 8005820:	462e      	mov	r6, r5
 8005822:	6822      	ldr	r2, [r4, #0]
 8005824:	f012 0210 	ands.w	r2, r2, #16
 8005828:	d001      	beq.n	800582e <_scanf_float+0x36a>
 800582a:	2000      	movs	r0, #0
 800582c:	e68e      	b.n	800554c <_scanf_float+0x88>
 800582e:	7032      	strb	r2, [r6, #0]
 8005830:	6823      	ldr	r3, [r4, #0]
 8005832:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800583a:	d125      	bne.n	8005888 <_scanf_float+0x3c4>
 800583c:	9b02      	ldr	r3, [sp, #8]
 800583e:	429f      	cmp	r7, r3
 8005840:	d00a      	beq.n	8005858 <_scanf_float+0x394>
 8005842:	1bda      	subs	r2, r3, r7
 8005844:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005848:	429e      	cmp	r6, r3
 800584a:	bf28      	it	cs
 800584c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005850:	4630      	mov	r0, r6
 8005852:	491f      	ldr	r1, [pc, #124]	@ (80058d0 <_scanf_float+0x40c>)
 8005854:	f000 f914 	bl	8005a80 <siprintf>
 8005858:	2200      	movs	r2, #0
 800585a:	4640      	mov	r0, r8
 800585c:	9901      	ldr	r1, [sp, #4]
 800585e:	f002 fc3b 	bl	80080d8 <_strtod_r>
 8005862:	9b03      	ldr	r3, [sp, #12]
 8005864:	6825      	ldr	r5, [r4, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f015 0f02 	tst.w	r5, #2
 800586c:	4606      	mov	r6, r0
 800586e:	460f      	mov	r7, r1
 8005870:	f103 0204 	add.w	r2, r3, #4
 8005874:	d015      	beq.n	80058a2 <_scanf_float+0x3de>
 8005876:	9903      	ldr	r1, [sp, #12]
 8005878:	600a      	str	r2, [r1, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	e9c3 6700 	strd	r6, r7, [r3]
 8005880:	68e3      	ldr	r3, [r4, #12]
 8005882:	3301      	adds	r3, #1
 8005884:	60e3      	str	r3, [r4, #12]
 8005886:	e7d0      	b.n	800582a <_scanf_float+0x366>
 8005888:	9b04      	ldr	r3, [sp, #16]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d0e4      	beq.n	8005858 <_scanf_float+0x394>
 800588e:	9905      	ldr	r1, [sp, #20]
 8005890:	230a      	movs	r3, #10
 8005892:	4640      	mov	r0, r8
 8005894:	3101      	adds	r1, #1
 8005896:	f002 fc9f 	bl	80081d8 <_strtol_r>
 800589a:	9b04      	ldr	r3, [sp, #16]
 800589c:	9e05      	ldr	r6, [sp, #20]
 800589e:	1ac2      	subs	r2, r0, r3
 80058a0:	e7d0      	b.n	8005844 <_scanf_float+0x380>
 80058a2:	076d      	lsls	r5, r5, #29
 80058a4:	d4e7      	bmi.n	8005876 <_scanf_float+0x3b2>
 80058a6:	9d03      	ldr	r5, [sp, #12]
 80058a8:	602a      	str	r2, [r5, #0]
 80058aa:	681d      	ldr	r5, [r3, #0]
 80058ac:	4602      	mov	r2, r0
 80058ae:	460b      	mov	r3, r1
 80058b0:	f7fb f918 	bl	8000ae4 <__aeabi_dcmpun>
 80058b4:	b120      	cbz	r0, 80058c0 <_scanf_float+0x3fc>
 80058b6:	4807      	ldr	r0, [pc, #28]	@ (80058d4 <_scanf_float+0x410>)
 80058b8:	f000 fa16 	bl	8005ce8 <nanf>
 80058bc:	6028      	str	r0, [r5, #0]
 80058be:	e7df      	b.n	8005880 <_scanf_float+0x3bc>
 80058c0:	4630      	mov	r0, r6
 80058c2:	4639      	mov	r1, r7
 80058c4:	f7fb f96c 	bl	8000ba0 <__aeabi_d2f>
 80058c8:	e7f8      	b.n	80058bc <_scanf_float+0x3f8>
 80058ca:	2700      	movs	r7, #0
 80058cc:	e633      	b.n	8005536 <_scanf_float+0x72>
 80058ce:	bf00      	nop
 80058d0:	0800ac64 	.word	0x0800ac64
 80058d4:	0800adc0 	.word	0x0800adc0

080058d8 <std>:
 80058d8:	2300      	movs	r3, #0
 80058da:	b510      	push	{r4, lr}
 80058dc:	4604      	mov	r4, r0
 80058de:	e9c0 3300 	strd	r3, r3, [r0]
 80058e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80058e6:	6083      	str	r3, [r0, #8]
 80058e8:	8181      	strh	r1, [r0, #12]
 80058ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80058ec:	81c2      	strh	r2, [r0, #14]
 80058ee:	6183      	str	r3, [r0, #24]
 80058f0:	4619      	mov	r1, r3
 80058f2:	2208      	movs	r2, #8
 80058f4:	305c      	adds	r0, #92	@ 0x5c
 80058f6:	f000 f956 	bl	8005ba6 <memset>
 80058fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005930 <std+0x58>)
 80058fc:	6224      	str	r4, [r4, #32]
 80058fe:	6263      	str	r3, [r4, #36]	@ 0x24
 8005900:	4b0c      	ldr	r3, [pc, #48]	@ (8005934 <std+0x5c>)
 8005902:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005904:	4b0c      	ldr	r3, [pc, #48]	@ (8005938 <std+0x60>)
 8005906:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005908:	4b0c      	ldr	r3, [pc, #48]	@ (800593c <std+0x64>)
 800590a:	6323      	str	r3, [r4, #48]	@ 0x30
 800590c:	4b0c      	ldr	r3, [pc, #48]	@ (8005940 <std+0x68>)
 800590e:	429c      	cmp	r4, r3
 8005910:	d006      	beq.n	8005920 <std+0x48>
 8005912:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005916:	4294      	cmp	r4, r2
 8005918:	d002      	beq.n	8005920 <std+0x48>
 800591a:	33d0      	adds	r3, #208	@ 0xd0
 800591c:	429c      	cmp	r4, r3
 800591e:	d105      	bne.n	800592c <std+0x54>
 8005920:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005928:	f000 b9cc 	b.w	8005cc4 <__retarget_lock_init_recursive>
 800592c:	bd10      	pop	{r4, pc}
 800592e:	bf00      	nop
 8005930:	08005b1d 	.word	0x08005b1d
 8005934:	08005b43 	.word	0x08005b43
 8005938:	08005b7b 	.word	0x08005b7b
 800593c:	08005b9f 	.word	0x08005b9f
 8005940:	2000046c 	.word	0x2000046c

08005944 <stdio_exit_handler>:
 8005944:	4a02      	ldr	r2, [pc, #8]	@ (8005950 <stdio_exit_handler+0xc>)
 8005946:	4903      	ldr	r1, [pc, #12]	@ (8005954 <stdio_exit_handler+0x10>)
 8005948:	4803      	ldr	r0, [pc, #12]	@ (8005958 <stdio_exit_handler+0x14>)
 800594a:	f000 b869 	b.w	8005a20 <_fwalk_sglue>
 800594e:	bf00      	nop
 8005950:	20000014 	.word	0x20000014
 8005954:	08008e41 	.word	0x08008e41
 8005958:	20000024 	.word	0x20000024

0800595c <cleanup_stdio>:
 800595c:	6841      	ldr	r1, [r0, #4]
 800595e:	4b0c      	ldr	r3, [pc, #48]	@ (8005990 <cleanup_stdio+0x34>)
 8005960:	b510      	push	{r4, lr}
 8005962:	4299      	cmp	r1, r3
 8005964:	4604      	mov	r4, r0
 8005966:	d001      	beq.n	800596c <cleanup_stdio+0x10>
 8005968:	f003 fa6a 	bl	8008e40 <_fflush_r>
 800596c:	68a1      	ldr	r1, [r4, #8]
 800596e:	4b09      	ldr	r3, [pc, #36]	@ (8005994 <cleanup_stdio+0x38>)
 8005970:	4299      	cmp	r1, r3
 8005972:	d002      	beq.n	800597a <cleanup_stdio+0x1e>
 8005974:	4620      	mov	r0, r4
 8005976:	f003 fa63 	bl	8008e40 <_fflush_r>
 800597a:	68e1      	ldr	r1, [r4, #12]
 800597c:	4b06      	ldr	r3, [pc, #24]	@ (8005998 <cleanup_stdio+0x3c>)
 800597e:	4299      	cmp	r1, r3
 8005980:	d004      	beq.n	800598c <cleanup_stdio+0x30>
 8005982:	4620      	mov	r0, r4
 8005984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005988:	f003 ba5a 	b.w	8008e40 <_fflush_r>
 800598c:	bd10      	pop	{r4, pc}
 800598e:	bf00      	nop
 8005990:	2000046c 	.word	0x2000046c
 8005994:	200004d4 	.word	0x200004d4
 8005998:	2000053c 	.word	0x2000053c

0800599c <global_stdio_init.part.0>:
 800599c:	b510      	push	{r4, lr}
 800599e:	4b0b      	ldr	r3, [pc, #44]	@ (80059cc <global_stdio_init.part.0+0x30>)
 80059a0:	4c0b      	ldr	r4, [pc, #44]	@ (80059d0 <global_stdio_init.part.0+0x34>)
 80059a2:	4a0c      	ldr	r2, [pc, #48]	@ (80059d4 <global_stdio_init.part.0+0x38>)
 80059a4:	4620      	mov	r0, r4
 80059a6:	601a      	str	r2, [r3, #0]
 80059a8:	2104      	movs	r1, #4
 80059aa:	2200      	movs	r2, #0
 80059ac:	f7ff ff94 	bl	80058d8 <std>
 80059b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80059b4:	2201      	movs	r2, #1
 80059b6:	2109      	movs	r1, #9
 80059b8:	f7ff ff8e 	bl	80058d8 <std>
 80059bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80059c0:	2202      	movs	r2, #2
 80059c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059c6:	2112      	movs	r1, #18
 80059c8:	f7ff bf86 	b.w	80058d8 <std>
 80059cc:	200005a4 	.word	0x200005a4
 80059d0:	2000046c 	.word	0x2000046c
 80059d4:	08005945 	.word	0x08005945

080059d8 <__sfp_lock_acquire>:
 80059d8:	4801      	ldr	r0, [pc, #4]	@ (80059e0 <__sfp_lock_acquire+0x8>)
 80059da:	f000 b974 	b.w	8005cc6 <__retarget_lock_acquire_recursive>
 80059de:	bf00      	nop
 80059e0:	200005ad 	.word	0x200005ad

080059e4 <__sfp_lock_release>:
 80059e4:	4801      	ldr	r0, [pc, #4]	@ (80059ec <__sfp_lock_release+0x8>)
 80059e6:	f000 b96f 	b.w	8005cc8 <__retarget_lock_release_recursive>
 80059ea:	bf00      	nop
 80059ec:	200005ad 	.word	0x200005ad

080059f0 <__sinit>:
 80059f0:	b510      	push	{r4, lr}
 80059f2:	4604      	mov	r4, r0
 80059f4:	f7ff fff0 	bl	80059d8 <__sfp_lock_acquire>
 80059f8:	6a23      	ldr	r3, [r4, #32]
 80059fa:	b11b      	cbz	r3, 8005a04 <__sinit+0x14>
 80059fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a00:	f7ff bff0 	b.w	80059e4 <__sfp_lock_release>
 8005a04:	4b04      	ldr	r3, [pc, #16]	@ (8005a18 <__sinit+0x28>)
 8005a06:	6223      	str	r3, [r4, #32]
 8005a08:	4b04      	ldr	r3, [pc, #16]	@ (8005a1c <__sinit+0x2c>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d1f5      	bne.n	80059fc <__sinit+0xc>
 8005a10:	f7ff ffc4 	bl	800599c <global_stdio_init.part.0>
 8005a14:	e7f2      	b.n	80059fc <__sinit+0xc>
 8005a16:	bf00      	nop
 8005a18:	0800595d 	.word	0x0800595d
 8005a1c:	200005a4 	.word	0x200005a4

08005a20 <_fwalk_sglue>:
 8005a20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a24:	4607      	mov	r7, r0
 8005a26:	4688      	mov	r8, r1
 8005a28:	4614      	mov	r4, r2
 8005a2a:	2600      	movs	r6, #0
 8005a2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a30:	f1b9 0901 	subs.w	r9, r9, #1
 8005a34:	d505      	bpl.n	8005a42 <_fwalk_sglue+0x22>
 8005a36:	6824      	ldr	r4, [r4, #0]
 8005a38:	2c00      	cmp	r4, #0
 8005a3a:	d1f7      	bne.n	8005a2c <_fwalk_sglue+0xc>
 8005a3c:	4630      	mov	r0, r6
 8005a3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a42:	89ab      	ldrh	r3, [r5, #12]
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d907      	bls.n	8005a58 <_fwalk_sglue+0x38>
 8005a48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	d003      	beq.n	8005a58 <_fwalk_sglue+0x38>
 8005a50:	4629      	mov	r1, r5
 8005a52:	4638      	mov	r0, r7
 8005a54:	47c0      	blx	r8
 8005a56:	4306      	orrs	r6, r0
 8005a58:	3568      	adds	r5, #104	@ 0x68
 8005a5a:	e7e9      	b.n	8005a30 <_fwalk_sglue+0x10>

08005a5c <iprintf>:
 8005a5c:	b40f      	push	{r0, r1, r2, r3}
 8005a5e:	b507      	push	{r0, r1, r2, lr}
 8005a60:	4906      	ldr	r1, [pc, #24]	@ (8005a7c <iprintf+0x20>)
 8005a62:	ab04      	add	r3, sp, #16
 8005a64:	6808      	ldr	r0, [r1, #0]
 8005a66:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a6a:	6881      	ldr	r1, [r0, #8]
 8005a6c:	9301      	str	r3, [sp, #4]
 8005a6e:	f002 ff03 	bl	8008878 <_vfiprintf_r>
 8005a72:	b003      	add	sp, #12
 8005a74:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a78:	b004      	add	sp, #16
 8005a7a:	4770      	bx	lr
 8005a7c:	20000020 	.word	0x20000020

08005a80 <siprintf>:
 8005a80:	b40e      	push	{r1, r2, r3}
 8005a82:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005a86:	b510      	push	{r4, lr}
 8005a88:	2400      	movs	r4, #0
 8005a8a:	b09d      	sub	sp, #116	@ 0x74
 8005a8c:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005a8e:	9002      	str	r0, [sp, #8]
 8005a90:	9006      	str	r0, [sp, #24]
 8005a92:	9107      	str	r1, [sp, #28]
 8005a94:	9104      	str	r1, [sp, #16]
 8005a96:	4809      	ldr	r0, [pc, #36]	@ (8005abc <siprintf+0x3c>)
 8005a98:	4909      	ldr	r1, [pc, #36]	@ (8005ac0 <siprintf+0x40>)
 8005a9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a9e:	9105      	str	r1, [sp, #20]
 8005aa0:	6800      	ldr	r0, [r0, #0]
 8005aa2:	a902      	add	r1, sp, #8
 8005aa4:	9301      	str	r3, [sp, #4]
 8005aa6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005aa8:	f002 fbf4 	bl	8008294 <_svfiprintf_r>
 8005aac:	9b02      	ldr	r3, [sp, #8]
 8005aae:	701c      	strb	r4, [r3, #0]
 8005ab0:	b01d      	add	sp, #116	@ 0x74
 8005ab2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ab6:	b003      	add	sp, #12
 8005ab8:	4770      	bx	lr
 8005aba:	bf00      	nop
 8005abc:	20000020 	.word	0x20000020
 8005ac0:	ffff0208 	.word	0xffff0208

08005ac4 <siscanf>:
 8005ac4:	b40e      	push	{r1, r2, r3}
 8005ac6:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8005aca:	b570      	push	{r4, r5, r6, lr}
 8005acc:	2500      	movs	r5, #0
 8005ace:	b09d      	sub	sp, #116	@ 0x74
 8005ad0:	ac21      	add	r4, sp, #132	@ 0x84
 8005ad2:	f854 6b04 	ldr.w	r6, [r4], #4
 8005ad6:	f8ad 2014 	strh.w	r2, [sp, #20]
 8005ada:	951b      	str	r5, [sp, #108]	@ 0x6c
 8005adc:	9002      	str	r0, [sp, #8]
 8005ade:	9006      	str	r0, [sp, #24]
 8005ae0:	f7fa fba2 	bl	8000228 <strlen>
 8005ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8005b14 <siscanf+0x50>)
 8005ae6:	9003      	str	r0, [sp, #12]
 8005ae8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005aea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005aee:	9007      	str	r0, [sp, #28]
 8005af0:	4809      	ldr	r0, [pc, #36]	@ (8005b18 <siscanf+0x54>)
 8005af2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005af6:	4632      	mov	r2, r6
 8005af8:	4623      	mov	r3, r4
 8005afa:	a902      	add	r1, sp, #8
 8005afc:	6800      	ldr	r0, [r0, #0]
 8005afe:	950f      	str	r5, [sp, #60]	@ 0x3c
 8005b00:	9514      	str	r5, [sp, #80]	@ 0x50
 8005b02:	9401      	str	r4, [sp, #4]
 8005b04:	f002 fd1c 	bl	8008540 <__ssvfiscanf_r>
 8005b08:	b01d      	add	sp, #116	@ 0x74
 8005b0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005b0e:	b003      	add	sp, #12
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop
 8005b14:	08005b3f 	.word	0x08005b3f
 8005b18:	20000020 	.word	0x20000020

08005b1c <__sread>:
 8005b1c:	b510      	push	{r4, lr}
 8005b1e:	460c      	mov	r4, r1
 8005b20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b24:	f000 f880 	bl	8005c28 <_read_r>
 8005b28:	2800      	cmp	r0, #0
 8005b2a:	bfab      	itete	ge
 8005b2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b2e:	89a3      	ldrhlt	r3, [r4, #12]
 8005b30:	181b      	addge	r3, r3, r0
 8005b32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b36:	bfac      	ite	ge
 8005b38:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b3a:	81a3      	strhlt	r3, [r4, #12]
 8005b3c:	bd10      	pop	{r4, pc}

08005b3e <__seofread>:
 8005b3e:	2000      	movs	r0, #0
 8005b40:	4770      	bx	lr

08005b42 <__swrite>:
 8005b42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b46:	461f      	mov	r7, r3
 8005b48:	898b      	ldrh	r3, [r1, #12]
 8005b4a:	4605      	mov	r5, r0
 8005b4c:	05db      	lsls	r3, r3, #23
 8005b4e:	460c      	mov	r4, r1
 8005b50:	4616      	mov	r6, r2
 8005b52:	d505      	bpl.n	8005b60 <__swrite+0x1e>
 8005b54:	2302      	movs	r3, #2
 8005b56:	2200      	movs	r2, #0
 8005b58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b5c:	f000 f852 	bl	8005c04 <_lseek_r>
 8005b60:	89a3      	ldrh	r3, [r4, #12]
 8005b62:	4632      	mov	r2, r6
 8005b64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b68:	81a3      	strh	r3, [r4, #12]
 8005b6a:	4628      	mov	r0, r5
 8005b6c:	463b      	mov	r3, r7
 8005b6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b76:	f000 b869 	b.w	8005c4c <_write_r>

08005b7a <__sseek>:
 8005b7a:	b510      	push	{r4, lr}
 8005b7c:	460c      	mov	r4, r1
 8005b7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b82:	f000 f83f 	bl	8005c04 <_lseek_r>
 8005b86:	1c43      	adds	r3, r0, #1
 8005b88:	89a3      	ldrh	r3, [r4, #12]
 8005b8a:	bf15      	itete	ne
 8005b8c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005b8e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005b92:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005b96:	81a3      	strheq	r3, [r4, #12]
 8005b98:	bf18      	it	ne
 8005b9a:	81a3      	strhne	r3, [r4, #12]
 8005b9c:	bd10      	pop	{r4, pc}

08005b9e <__sclose>:
 8005b9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ba2:	f000 b81f 	b.w	8005be4 <_close_r>

08005ba6 <memset>:
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	4402      	add	r2, r0
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d100      	bne.n	8005bb0 <memset+0xa>
 8005bae:	4770      	bx	lr
 8005bb0:	f803 1b01 	strb.w	r1, [r3], #1
 8005bb4:	e7f9      	b.n	8005baa <memset+0x4>

08005bb6 <strncmp>:
 8005bb6:	b510      	push	{r4, lr}
 8005bb8:	b16a      	cbz	r2, 8005bd6 <strncmp+0x20>
 8005bba:	3901      	subs	r1, #1
 8005bbc:	1884      	adds	r4, r0, r2
 8005bbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bc2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d103      	bne.n	8005bd2 <strncmp+0x1c>
 8005bca:	42a0      	cmp	r0, r4
 8005bcc:	d001      	beq.n	8005bd2 <strncmp+0x1c>
 8005bce:	2a00      	cmp	r2, #0
 8005bd0:	d1f5      	bne.n	8005bbe <strncmp+0x8>
 8005bd2:	1ad0      	subs	r0, r2, r3
 8005bd4:	bd10      	pop	{r4, pc}
 8005bd6:	4610      	mov	r0, r2
 8005bd8:	e7fc      	b.n	8005bd4 <strncmp+0x1e>
	...

08005bdc <_localeconv_r>:
 8005bdc:	4800      	ldr	r0, [pc, #0]	@ (8005be0 <_localeconv_r+0x4>)
 8005bde:	4770      	bx	lr
 8005be0:	20000160 	.word	0x20000160

08005be4 <_close_r>:
 8005be4:	b538      	push	{r3, r4, r5, lr}
 8005be6:	2300      	movs	r3, #0
 8005be8:	4d05      	ldr	r5, [pc, #20]	@ (8005c00 <_close_r+0x1c>)
 8005bea:	4604      	mov	r4, r0
 8005bec:	4608      	mov	r0, r1
 8005bee:	602b      	str	r3, [r5, #0]
 8005bf0:	f7fc fabd 	bl	800216e <_close>
 8005bf4:	1c43      	adds	r3, r0, #1
 8005bf6:	d102      	bne.n	8005bfe <_close_r+0x1a>
 8005bf8:	682b      	ldr	r3, [r5, #0]
 8005bfa:	b103      	cbz	r3, 8005bfe <_close_r+0x1a>
 8005bfc:	6023      	str	r3, [r4, #0]
 8005bfe:	bd38      	pop	{r3, r4, r5, pc}
 8005c00:	200005a8 	.word	0x200005a8

08005c04 <_lseek_r>:
 8005c04:	b538      	push	{r3, r4, r5, lr}
 8005c06:	4604      	mov	r4, r0
 8005c08:	4608      	mov	r0, r1
 8005c0a:	4611      	mov	r1, r2
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	4d05      	ldr	r5, [pc, #20]	@ (8005c24 <_lseek_r+0x20>)
 8005c10:	602a      	str	r2, [r5, #0]
 8005c12:	461a      	mov	r2, r3
 8005c14:	f7fc facf 	bl	80021b6 <_lseek>
 8005c18:	1c43      	adds	r3, r0, #1
 8005c1a:	d102      	bne.n	8005c22 <_lseek_r+0x1e>
 8005c1c:	682b      	ldr	r3, [r5, #0]
 8005c1e:	b103      	cbz	r3, 8005c22 <_lseek_r+0x1e>
 8005c20:	6023      	str	r3, [r4, #0]
 8005c22:	bd38      	pop	{r3, r4, r5, pc}
 8005c24:	200005a8 	.word	0x200005a8

08005c28 <_read_r>:
 8005c28:	b538      	push	{r3, r4, r5, lr}
 8005c2a:	4604      	mov	r4, r0
 8005c2c:	4608      	mov	r0, r1
 8005c2e:	4611      	mov	r1, r2
 8005c30:	2200      	movs	r2, #0
 8005c32:	4d05      	ldr	r5, [pc, #20]	@ (8005c48 <_read_r+0x20>)
 8005c34:	602a      	str	r2, [r5, #0]
 8005c36:	461a      	mov	r2, r3
 8005c38:	f7fc fa60 	bl	80020fc <_read>
 8005c3c:	1c43      	adds	r3, r0, #1
 8005c3e:	d102      	bne.n	8005c46 <_read_r+0x1e>
 8005c40:	682b      	ldr	r3, [r5, #0]
 8005c42:	b103      	cbz	r3, 8005c46 <_read_r+0x1e>
 8005c44:	6023      	str	r3, [r4, #0]
 8005c46:	bd38      	pop	{r3, r4, r5, pc}
 8005c48:	200005a8 	.word	0x200005a8

08005c4c <_write_r>:
 8005c4c:	b538      	push	{r3, r4, r5, lr}
 8005c4e:	4604      	mov	r4, r0
 8005c50:	4608      	mov	r0, r1
 8005c52:	4611      	mov	r1, r2
 8005c54:	2200      	movs	r2, #0
 8005c56:	4d05      	ldr	r5, [pc, #20]	@ (8005c6c <_write_r+0x20>)
 8005c58:	602a      	str	r2, [r5, #0]
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	f7fc fa6b 	bl	8002136 <_write>
 8005c60:	1c43      	adds	r3, r0, #1
 8005c62:	d102      	bne.n	8005c6a <_write_r+0x1e>
 8005c64:	682b      	ldr	r3, [r5, #0]
 8005c66:	b103      	cbz	r3, 8005c6a <_write_r+0x1e>
 8005c68:	6023      	str	r3, [r4, #0]
 8005c6a:	bd38      	pop	{r3, r4, r5, pc}
 8005c6c:	200005a8 	.word	0x200005a8

08005c70 <__errno>:
 8005c70:	4b01      	ldr	r3, [pc, #4]	@ (8005c78 <__errno+0x8>)
 8005c72:	6818      	ldr	r0, [r3, #0]
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop
 8005c78:	20000020 	.word	0x20000020

08005c7c <__libc_init_array>:
 8005c7c:	b570      	push	{r4, r5, r6, lr}
 8005c7e:	2600      	movs	r6, #0
 8005c80:	4d0c      	ldr	r5, [pc, #48]	@ (8005cb4 <__libc_init_array+0x38>)
 8005c82:	4c0d      	ldr	r4, [pc, #52]	@ (8005cb8 <__libc_init_array+0x3c>)
 8005c84:	1b64      	subs	r4, r4, r5
 8005c86:	10a4      	asrs	r4, r4, #2
 8005c88:	42a6      	cmp	r6, r4
 8005c8a:	d109      	bne.n	8005ca0 <__libc_init_array+0x24>
 8005c8c:	f004 ff76 	bl	800ab7c <_init>
 8005c90:	2600      	movs	r6, #0
 8005c92:	4d0a      	ldr	r5, [pc, #40]	@ (8005cbc <__libc_init_array+0x40>)
 8005c94:	4c0a      	ldr	r4, [pc, #40]	@ (8005cc0 <__libc_init_array+0x44>)
 8005c96:	1b64      	subs	r4, r4, r5
 8005c98:	10a4      	asrs	r4, r4, #2
 8005c9a:	42a6      	cmp	r6, r4
 8005c9c:	d105      	bne.n	8005caa <__libc_init_array+0x2e>
 8005c9e:	bd70      	pop	{r4, r5, r6, pc}
 8005ca0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ca4:	4798      	blx	r3
 8005ca6:	3601      	adds	r6, #1
 8005ca8:	e7ee      	b.n	8005c88 <__libc_init_array+0xc>
 8005caa:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cae:	4798      	blx	r3
 8005cb0:	3601      	adds	r6, #1
 8005cb2:	e7f2      	b.n	8005c9a <__libc_init_array+0x1e>
 8005cb4:	0800b48c 	.word	0x0800b48c
 8005cb8:	0800b48c 	.word	0x0800b48c
 8005cbc:	0800b48c 	.word	0x0800b48c
 8005cc0:	0800b490 	.word	0x0800b490

08005cc4 <__retarget_lock_init_recursive>:
 8005cc4:	4770      	bx	lr

08005cc6 <__retarget_lock_acquire_recursive>:
 8005cc6:	4770      	bx	lr

08005cc8 <__retarget_lock_release_recursive>:
 8005cc8:	4770      	bx	lr

08005cca <memchr>:
 8005cca:	4603      	mov	r3, r0
 8005ccc:	b510      	push	{r4, lr}
 8005cce:	b2c9      	uxtb	r1, r1
 8005cd0:	4402      	add	r2, r0
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	d101      	bne.n	8005cdc <memchr+0x12>
 8005cd8:	2000      	movs	r0, #0
 8005cda:	e003      	b.n	8005ce4 <memchr+0x1a>
 8005cdc:	7804      	ldrb	r4, [r0, #0]
 8005cde:	3301      	adds	r3, #1
 8005ce0:	428c      	cmp	r4, r1
 8005ce2:	d1f6      	bne.n	8005cd2 <memchr+0x8>
 8005ce4:	bd10      	pop	{r4, pc}
	...

08005ce8 <nanf>:
 8005ce8:	4800      	ldr	r0, [pc, #0]	@ (8005cec <nanf+0x4>)
 8005cea:	4770      	bx	lr
 8005cec:	7fc00000 	.word	0x7fc00000

08005cf0 <quorem>:
 8005cf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cf4:	6903      	ldr	r3, [r0, #16]
 8005cf6:	690c      	ldr	r4, [r1, #16]
 8005cf8:	4607      	mov	r7, r0
 8005cfa:	42a3      	cmp	r3, r4
 8005cfc:	db7e      	blt.n	8005dfc <quorem+0x10c>
 8005cfe:	3c01      	subs	r4, #1
 8005d00:	00a3      	lsls	r3, r4, #2
 8005d02:	f100 0514 	add.w	r5, r0, #20
 8005d06:	f101 0814 	add.w	r8, r1, #20
 8005d0a:	9300      	str	r3, [sp, #0]
 8005d0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d10:	9301      	str	r3, [sp, #4]
 8005d12:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d22:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d26:	d32e      	bcc.n	8005d86 <quorem+0x96>
 8005d28:	f04f 0a00 	mov.w	sl, #0
 8005d2c:	46c4      	mov	ip, r8
 8005d2e:	46ae      	mov	lr, r5
 8005d30:	46d3      	mov	fp, sl
 8005d32:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005d36:	b298      	uxth	r0, r3
 8005d38:	fb06 a000 	mla	r0, r6, r0, sl
 8005d3c:	0c1b      	lsrs	r3, r3, #16
 8005d3e:	0c02      	lsrs	r2, r0, #16
 8005d40:	fb06 2303 	mla	r3, r6, r3, r2
 8005d44:	f8de 2000 	ldr.w	r2, [lr]
 8005d48:	b280      	uxth	r0, r0
 8005d4a:	b292      	uxth	r2, r2
 8005d4c:	1a12      	subs	r2, r2, r0
 8005d4e:	445a      	add	r2, fp
 8005d50:	f8de 0000 	ldr.w	r0, [lr]
 8005d54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005d5e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005d62:	b292      	uxth	r2, r2
 8005d64:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005d68:	45e1      	cmp	r9, ip
 8005d6a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005d6e:	f84e 2b04 	str.w	r2, [lr], #4
 8005d72:	d2de      	bcs.n	8005d32 <quorem+0x42>
 8005d74:	9b00      	ldr	r3, [sp, #0]
 8005d76:	58eb      	ldr	r3, [r5, r3]
 8005d78:	b92b      	cbnz	r3, 8005d86 <quorem+0x96>
 8005d7a:	9b01      	ldr	r3, [sp, #4]
 8005d7c:	3b04      	subs	r3, #4
 8005d7e:	429d      	cmp	r5, r3
 8005d80:	461a      	mov	r2, r3
 8005d82:	d32f      	bcc.n	8005de4 <quorem+0xf4>
 8005d84:	613c      	str	r4, [r7, #16]
 8005d86:	4638      	mov	r0, r7
 8005d88:	f001 f9c8 	bl	800711c <__mcmp>
 8005d8c:	2800      	cmp	r0, #0
 8005d8e:	db25      	blt.n	8005ddc <quorem+0xec>
 8005d90:	4629      	mov	r1, r5
 8005d92:	2000      	movs	r0, #0
 8005d94:	f858 2b04 	ldr.w	r2, [r8], #4
 8005d98:	f8d1 c000 	ldr.w	ip, [r1]
 8005d9c:	fa1f fe82 	uxth.w	lr, r2
 8005da0:	fa1f f38c 	uxth.w	r3, ip
 8005da4:	eba3 030e 	sub.w	r3, r3, lr
 8005da8:	4403      	add	r3, r0
 8005daa:	0c12      	lsrs	r2, r2, #16
 8005dac:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005db0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005db4:	b29b      	uxth	r3, r3
 8005db6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005dba:	45c1      	cmp	r9, r8
 8005dbc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005dc0:	f841 3b04 	str.w	r3, [r1], #4
 8005dc4:	d2e6      	bcs.n	8005d94 <quorem+0xa4>
 8005dc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005dca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dce:	b922      	cbnz	r2, 8005dda <quorem+0xea>
 8005dd0:	3b04      	subs	r3, #4
 8005dd2:	429d      	cmp	r5, r3
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	d30b      	bcc.n	8005df0 <quorem+0x100>
 8005dd8:	613c      	str	r4, [r7, #16]
 8005dda:	3601      	adds	r6, #1
 8005ddc:	4630      	mov	r0, r6
 8005dde:	b003      	add	sp, #12
 8005de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005de4:	6812      	ldr	r2, [r2, #0]
 8005de6:	3b04      	subs	r3, #4
 8005de8:	2a00      	cmp	r2, #0
 8005dea:	d1cb      	bne.n	8005d84 <quorem+0x94>
 8005dec:	3c01      	subs	r4, #1
 8005dee:	e7c6      	b.n	8005d7e <quorem+0x8e>
 8005df0:	6812      	ldr	r2, [r2, #0]
 8005df2:	3b04      	subs	r3, #4
 8005df4:	2a00      	cmp	r2, #0
 8005df6:	d1ef      	bne.n	8005dd8 <quorem+0xe8>
 8005df8:	3c01      	subs	r4, #1
 8005dfa:	e7ea      	b.n	8005dd2 <quorem+0xe2>
 8005dfc:	2000      	movs	r0, #0
 8005dfe:	e7ee      	b.n	8005dde <quorem+0xee>

08005e00 <_dtoa_r>:
 8005e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e04:	4614      	mov	r4, r2
 8005e06:	461d      	mov	r5, r3
 8005e08:	69c7      	ldr	r7, [r0, #28]
 8005e0a:	b097      	sub	sp, #92	@ 0x5c
 8005e0c:	4681      	mov	r9, r0
 8005e0e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005e12:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005e14:	b97f      	cbnz	r7, 8005e36 <_dtoa_r+0x36>
 8005e16:	2010      	movs	r0, #16
 8005e18:	f000 fe0e 	bl	8006a38 <malloc>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	f8c9 001c 	str.w	r0, [r9, #28]
 8005e22:	b920      	cbnz	r0, 8005e2e <_dtoa_r+0x2e>
 8005e24:	21ef      	movs	r1, #239	@ 0xef
 8005e26:	4bac      	ldr	r3, [pc, #688]	@ (80060d8 <_dtoa_r+0x2d8>)
 8005e28:	48ac      	ldr	r0, [pc, #688]	@ (80060dc <_dtoa_r+0x2dc>)
 8005e2a:	f003 f975 	bl	8009118 <__assert_func>
 8005e2e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005e32:	6007      	str	r7, [r0, #0]
 8005e34:	60c7      	str	r7, [r0, #12]
 8005e36:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e3a:	6819      	ldr	r1, [r3, #0]
 8005e3c:	b159      	cbz	r1, 8005e56 <_dtoa_r+0x56>
 8005e3e:	685a      	ldr	r2, [r3, #4]
 8005e40:	2301      	movs	r3, #1
 8005e42:	4093      	lsls	r3, r2
 8005e44:	604a      	str	r2, [r1, #4]
 8005e46:	608b      	str	r3, [r1, #8]
 8005e48:	4648      	mov	r0, r9
 8005e4a:	f000 feeb 	bl	8006c24 <_Bfree>
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e54:	601a      	str	r2, [r3, #0]
 8005e56:	1e2b      	subs	r3, r5, #0
 8005e58:	bfaf      	iteee	ge
 8005e5a:	2300      	movge	r3, #0
 8005e5c:	2201      	movlt	r2, #1
 8005e5e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005e62:	9307      	strlt	r3, [sp, #28]
 8005e64:	bfa8      	it	ge
 8005e66:	6033      	strge	r3, [r6, #0]
 8005e68:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005e6c:	4b9c      	ldr	r3, [pc, #624]	@ (80060e0 <_dtoa_r+0x2e0>)
 8005e6e:	bfb8      	it	lt
 8005e70:	6032      	strlt	r2, [r6, #0]
 8005e72:	ea33 0308 	bics.w	r3, r3, r8
 8005e76:	d112      	bne.n	8005e9e <_dtoa_r+0x9e>
 8005e78:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005e7c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005e7e:	6013      	str	r3, [r2, #0]
 8005e80:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005e84:	4323      	orrs	r3, r4
 8005e86:	f000 855e 	beq.w	8006946 <_dtoa_r+0xb46>
 8005e8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005e8c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80060e4 <_dtoa_r+0x2e4>
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	f000 8560 	beq.w	8006956 <_dtoa_r+0xb56>
 8005e96:	f10a 0303 	add.w	r3, sl, #3
 8005e9a:	f000 bd5a 	b.w	8006952 <_dtoa_r+0xb52>
 8005e9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005ea2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005ea6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005eaa:	2200      	movs	r2, #0
 8005eac:	2300      	movs	r3, #0
 8005eae:	f7fa fde7 	bl	8000a80 <__aeabi_dcmpeq>
 8005eb2:	4607      	mov	r7, r0
 8005eb4:	b158      	cbz	r0, 8005ece <_dtoa_r+0xce>
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005eba:	6013      	str	r3, [r2, #0]
 8005ebc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005ebe:	b113      	cbz	r3, 8005ec6 <_dtoa_r+0xc6>
 8005ec0:	4b89      	ldr	r3, [pc, #548]	@ (80060e8 <_dtoa_r+0x2e8>)
 8005ec2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005ec4:	6013      	str	r3, [r2, #0]
 8005ec6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80060ec <_dtoa_r+0x2ec>
 8005eca:	f000 bd44 	b.w	8006956 <_dtoa_r+0xb56>
 8005ece:	ab14      	add	r3, sp, #80	@ 0x50
 8005ed0:	9301      	str	r3, [sp, #4]
 8005ed2:	ab15      	add	r3, sp, #84	@ 0x54
 8005ed4:	9300      	str	r3, [sp, #0]
 8005ed6:	4648      	mov	r0, r9
 8005ed8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005edc:	f001 fa36 	bl	800734c <__d2b>
 8005ee0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005ee4:	9003      	str	r0, [sp, #12]
 8005ee6:	2e00      	cmp	r6, #0
 8005ee8:	d078      	beq.n	8005fdc <_dtoa_r+0x1dc>
 8005eea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005eee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ef0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005ef4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ef8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005efc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005f00:	9712      	str	r7, [sp, #72]	@ 0x48
 8005f02:	4619      	mov	r1, r3
 8005f04:	2200      	movs	r2, #0
 8005f06:	4b7a      	ldr	r3, [pc, #488]	@ (80060f0 <_dtoa_r+0x2f0>)
 8005f08:	f7fa f99a 	bl	8000240 <__aeabi_dsub>
 8005f0c:	a36c      	add	r3, pc, #432	@ (adr r3, 80060c0 <_dtoa_r+0x2c0>)
 8005f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f12:	f7fa fb4d 	bl	80005b0 <__aeabi_dmul>
 8005f16:	a36c      	add	r3, pc, #432	@ (adr r3, 80060c8 <_dtoa_r+0x2c8>)
 8005f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1c:	f7fa f992 	bl	8000244 <__adddf3>
 8005f20:	4604      	mov	r4, r0
 8005f22:	4630      	mov	r0, r6
 8005f24:	460d      	mov	r5, r1
 8005f26:	f7fa fad9 	bl	80004dc <__aeabi_i2d>
 8005f2a:	a369      	add	r3, pc, #420	@ (adr r3, 80060d0 <_dtoa_r+0x2d0>)
 8005f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f30:	f7fa fb3e 	bl	80005b0 <__aeabi_dmul>
 8005f34:	4602      	mov	r2, r0
 8005f36:	460b      	mov	r3, r1
 8005f38:	4620      	mov	r0, r4
 8005f3a:	4629      	mov	r1, r5
 8005f3c:	f7fa f982 	bl	8000244 <__adddf3>
 8005f40:	4604      	mov	r4, r0
 8005f42:	460d      	mov	r5, r1
 8005f44:	f7fa fde4 	bl	8000b10 <__aeabi_d2iz>
 8005f48:	2200      	movs	r2, #0
 8005f4a:	4607      	mov	r7, r0
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	4620      	mov	r0, r4
 8005f50:	4629      	mov	r1, r5
 8005f52:	f7fa fd9f 	bl	8000a94 <__aeabi_dcmplt>
 8005f56:	b140      	cbz	r0, 8005f6a <_dtoa_r+0x16a>
 8005f58:	4638      	mov	r0, r7
 8005f5a:	f7fa fabf 	bl	80004dc <__aeabi_i2d>
 8005f5e:	4622      	mov	r2, r4
 8005f60:	462b      	mov	r3, r5
 8005f62:	f7fa fd8d 	bl	8000a80 <__aeabi_dcmpeq>
 8005f66:	b900      	cbnz	r0, 8005f6a <_dtoa_r+0x16a>
 8005f68:	3f01      	subs	r7, #1
 8005f6a:	2f16      	cmp	r7, #22
 8005f6c:	d854      	bhi.n	8006018 <_dtoa_r+0x218>
 8005f6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f72:	4b60      	ldr	r3, [pc, #384]	@ (80060f4 <_dtoa_r+0x2f4>)
 8005f74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f7c:	f7fa fd8a 	bl	8000a94 <__aeabi_dcmplt>
 8005f80:	2800      	cmp	r0, #0
 8005f82:	d04b      	beq.n	800601c <_dtoa_r+0x21c>
 8005f84:	2300      	movs	r3, #0
 8005f86:	3f01      	subs	r7, #1
 8005f88:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005f8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f8c:	1b9b      	subs	r3, r3, r6
 8005f8e:	1e5a      	subs	r2, r3, #1
 8005f90:	bf49      	itett	mi
 8005f92:	f1c3 0301 	rsbmi	r3, r3, #1
 8005f96:	2300      	movpl	r3, #0
 8005f98:	9304      	strmi	r3, [sp, #16]
 8005f9a:	2300      	movmi	r3, #0
 8005f9c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f9e:	bf54      	ite	pl
 8005fa0:	9304      	strpl	r3, [sp, #16]
 8005fa2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005fa4:	2f00      	cmp	r7, #0
 8005fa6:	db3b      	blt.n	8006020 <_dtoa_r+0x220>
 8005fa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005faa:	970e      	str	r7, [sp, #56]	@ 0x38
 8005fac:	443b      	add	r3, r7
 8005fae:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fb4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005fb6:	2b09      	cmp	r3, #9
 8005fb8:	d865      	bhi.n	8006086 <_dtoa_r+0x286>
 8005fba:	2b05      	cmp	r3, #5
 8005fbc:	bfc4      	itt	gt
 8005fbe:	3b04      	subgt	r3, #4
 8005fc0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005fc2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005fc4:	bfc8      	it	gt
 8005fc6:	2400      	movgt	r4, #0
 8005fc8:	f1a3 0302 	sub.w	r3, r3, #2
 8005fcc:	bfd8      	it	le
 8005fce:	2401      	movle	r4, #1
 8005fd0:	2b03      	cmp	r3, #3
 8005fd2:	d864      	bhi.n	800609e <_dtoa_r+0x29e>
 8005fd4:	e8df f003 	tbb	[pc, r3]
 8005fd8:	2c385553 	.word	0x2c385553
 8005fdc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005fe0:	441e      	add	r6, r3
 8005fe2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005fe6:	2b20      	cmp	r3, #32
 8005fe8:	bfc1      	itttt	gt
 8005fea:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005fee:	fa08 f803 	lslgt.w	r8, r8, r3
 8005ff2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005ff6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005ffa:	bfd6      	itet	le
 8005ffc:	f1c3 0320 	rsble	r3, r3, #32
 8006000:	ea48 0003 	orrgt.w	r0, r8, r3
 8006004:	fa04 f003 	lslle.w	r0, r4, r3
 8006008:	f7fa fa58 	bl	80004bc <__aeabi_ui2d>
 800600c:	2201      	movs	r2, #1
 800600e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006012:	3e01      	subs	r6, #1
 8006014:	9212      	str	r2, [sp, #72]	@ 0x48
 8006016:	e774      	b.n	8005f02 <_dtoa_r+0x102>
 8006018:	2301      	movs	r3, #1
 800601a:	e7b5      	b.n	8005f88 <_dtoa_r+0x188>
 800601c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800601e:	e7b4      	b.n	8005f8a <_dtoa_r+0x18a>
 8006020:	9b04      	ldr	r3, [sp, #16]
 8006022:	1bdb      	subs	r3, r3, r7
 8006024:	9304      	str	r3, [sp, #16]
 8006026:	427b      	negs	r3, r7
 8006028:	930a      	str	r3, [sp, #40]	@ 0x28
 800602a:	2300      	movs	r3, #0
 800602c:	930e      	str	r3, [sp, #56]	@ 0x38
 800602e:	e7c1      	b.n	8005fb4 <_dtoa_r+0x1b4>
 8006030:	2301      	movs	r3, #1
 8006032:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006034:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006036:	eb07 0b03 	add.w	fp, r7, r3
 800603a:	f10b 0301 	add.w	r3, fp, #1
 800603e:	2b01      	cmp	r3, #1
 8006040:	9308      	str	r3, [sp, #32]
 8006042:	bfb8      	it	lt
 8006044:	2301      	movlt	r3, #1
 8006046:	e006      	b.n	8006056 <_dtoa_r+0x256>
 8006048:	2301      	movs	r3, #1
 800604a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800604c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800604e:	2b00      	cmp	r3, #0
 8006050:	dd28      	ble.n	80060a4 <_dtoa_r+0x2a4>
 8006052:	469b      	mov	fp, r3
 8006054:	9308      	str	r3, [sp, #32]
 8006056:	2100      	movs	r1, #0
 8006058:	2204      	movs	r2, #4
 800605a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800605e:	f102 0514 	add.w	r5, r2, #20
 8006062:	429d      	cmp	r5, r3
 8006064:	d926      	bls.n	80060b4 <_dtoa_r+0x2b4>
 8006066:	6041      	str	r1, [r0, #4]
 8006068:	4648      	mov	r0, r9
 800606a:	f000 fd9b 	bl	8006ba4 <_Balloc>
 800606e:	4682      	mov	sl, r0
 8006070:	2800      	cmp	r0, #0
 8006072:	d143      	bne.n	80060fc <_dtoa_r+0x2fc>
 8006074:	4602      	mov	r2, r0
 8006076:	f240 11af 	movw	r1, #431	@ 0x1af
 800607a:	4b1f      	ldr	r3, [pc, #124]	@ (80060f8 <_dtoa_r+0x2f8>)
 800607c:	e6d4      	b.n	8005e28 <_dtoa_r+0x28>
 800607e:	2300      	movs	r3, #0
 8006080:	e7e3      	b.n	800604a <_dtoa_r+0x24a>
 8006082:	2300      	movs	r3, #0
 8006084:	e7d5      	b.n	8006032 <_dtoa_r+0x232>
 8006086:	2401      	movs	r4, #1
 8006088:	2300      	movs	r3, #0
 800608a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800608c:	9320      	str	r3, [sp, #128]	@ 0x80
 800608e:	f04f 3bff 	mov.w	fp, #4294967295
 8006092:	2200      	movs	r2, #0
 8006094:	2312      	movs	r3, #18
 8006096:	f8cd b020 	str.w	fp, [sp, #32]
 800609a:	9221      	str	r2, [sp, #132]	@ 0x84
 800609c:	e7db      	b.n	8006056 <_dtoa_r+0x256>
 800609e:	2301      	movs	r3, #1
 80060a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060a2:	e7f4      	b.n	800608e <_dtoa_r+0x28e>
 80060a4:	f04f 0b01 	mov.w	fp, #1
 80060a8:	465b      	mov	r3, fp
 80060aa:	f8cd b020 	str.w	fp, [sp, #32]
 80060ae:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80060b2:	e7d0      	b.n	8006056 <_dtoa_r+0x256>
 80060b4:	3101      	adds	r1, #1
 80060b6:	0052      	lsls	r2, r2, #1
 80060b8:	e7d1      	b.n	800605e <_dtoa_r+0x25e>
 80060ba:	bf00      	nop
 80060bc:	f3af 8000 	nop.w
 80060c0:	636f4361 	.word	0x636f4361
 80060c4:	3fd287a7 	.word	0x3fd287a7
 80060c8:	8b60c8b3 	.word	0x8b60c8b3
 80060cc:	3fc68a28 	.word	0x3fc68a28
 80060d0:	509f79fb 	.word	0x509f79fb
 80060d4:	3fd34413 	.word	0x3fd34413
 80060d8:	0800ac76 	.word	0x0800ac76
 80060dc:	0800ac8d 	.word	0x0800ac8d
 80060e0:	7ff00000 	.word	0x7ff00000
 80060e4:	0800ac72 	.word	0x0800ac72
 80060e8:	0800ad79 	.word	0x0800ad79
 80060ec:	0800ad78 	.word	0x0800ad78
 80060f0:	3ff80000 	.word	0x3ff80000
 80060f4:	0800ae58 	.word	0x0800ae58
 80060f8:	0800ace5 	.word	0x0800ace5
 80060fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006100:	6018      	str	r0, [r3, #0]
 8006102:	9b08      	ldr	r3, [sp, #32]
 8006104:	2b0e      	cmp	r3, #14
 8006106:	f200 80a1 	bhi.w	800624c <_dtoa_r+0x44c>
 800610a:	2c00      	cmp	r4, #0
 800610c:	f000 809e 	beq.w	800624c <_dtoa_r+0x44c>
 8006110:	2f00      	cmp	r7, #0
 8006112:	dd33      	ble.n	800617c <_dtoa_r+0x37c>
 8006114:	4b9c      	ldr	r3, [pc, #624]	@ (8006388 <_dtoa_r+0x588>)
 8006116:	f007 020f 	and.w	r2, r7, #15
 800611a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800611e:	05f8      	lsls	r0, r7, #23
 8006120:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006124:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006128:	ea4f 1427 	mov.w	r4, r7, asr #4
 800612c:	d516      	bpl.n	800615c <_dtoa_r+0x35c>
 800612e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006132:	4b96      	ldr	r3, [pc, #600]	@ (800638c <_dtoa_r+0x58c>)
 8006134:	2603      	movs	r6, #3
 8006136:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800613a:	f7fa fb63 	bl	8000804 <__aeabi_ddiv>
 800613e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006142:	f004 040f 	and.w	r4, r4, #15
 8006146:	4d91      	ldr	r5, [pc, #580]	@ (800638c <_dtoa_r+0x58c>)
 8006148:	b954      	cbnz	r4, 8006160 <_dtoa_r+0x360>
 800614a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800614e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006152:	f7fa fb57 	bl	8000804 <__aeabi_ddiv>
 8006156:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800615a:	e028      	b.n	80061ae <_dtoa_r+0x3ae>
 800615c:	2602      	movs	r6, #2
 800615e:	e7f2      	b.n	8006146 <_dtoa_r+0x346>
 8006160:	07e1      	lsls	r1, r4, #31
 8006162:	d508      	bpl.n	8006176 <_dtoa_r+0x376>
 8006164:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006168:	e9d5 2300 	ldrd	r2, r3, [r5]
 800616c:	f7fa fa20 	bl	80005b0 <__aeabi_dmul>
 8006170:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006174:	3601      	adds	r6, #1
 8006176:	1064      	asrs	r4, r4, #1
 8006178:	3508      	adds	r5, #8
 800617a:	e7e5      	b.n	8006148 <_dtoa_r+0x348>
 800617c:	f000 80af 	beq.w	80062de <_dtoa_r+0x4de>
 8006180:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006184:	427c      	negs	r4, r7
 8006186:	4b80      	ldr	r3, [pc, #512]	@ (8006388 <_dtoa_r+0x588>)
 8006188:	f004 020f 	and.w	r2, r4, #15
 800618c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006194:	f7fa fa0c 	bl	80005b0 <__aeabi_dmul>
 8006198:	2602      	movs	r6, #2
 800619a:	2300      	movs	r3, #0
 800619c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80061a0:	4d7a      	ldr	r5, [pc, #488]	@ (800638c <_dtoa_r+0x58c>)
 80061a2:	1124      	asrs	r4, r4, #4
 80061a4:	2c00      	cmp	r4, #0
 80061a6:	f040 808f 	bne.w	80062c8 <_dtoa_r+0x4c8>
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d1d3      	bne.n	8006156 <_dtoa_r+0x356>
 80061ae:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80061b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f000 8094 	beq.w	80062e2 <_dtoa_r+0x4e2>
 80061ba:	2200      	movs	r2, #0
 80061bc:	4620      	mov	r0, r4
 80061be:	4629      	mov	r1, r5
 80061c0:	4b73      	ldr	r3, [pc, #460]	@ (8006390 <_dtoa_r+0x590>)
 80061c2:	f7fa fc67 	bl	8000a94 <__aeabi_dcmplt>
 80061c6:	2800      	cmp	r0, #0
 80061c8:	f000 808b 	beq.w	80062e2 <_dtoa_r+0x4e2>
 80061cc:	9b08      	ldr	r3, [sp, #32]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	f000 8087 	beq.w	80062e2 <_dtoa_r+0x4e2>
 80061d4:	f1bb 0f00 	cmp.w	fp, #0
 80061d8:	dd34      	ble.n	8006244 <_dtoa_r+0x444>
 80061da:	4620      	mov	r0, r4
 80061dc:	2200      	movs	r2, #0
 80061de:	4629      	mov	r1, r5
 80061e0:	4b6c      	ldr	r3, [pc, #432]	@ (8006394 <_dtoa_r+0x594>)
 80061e2:	f7fa f9e5 	bl	80005b0 <__aeabi_dmul>
 80061e6:	465c      	mov	r4, fp
 80061e8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80061ec:	f107 38ff 	add.w	r8, r7, #4294967295
 80061f0:	3601      	adds	r6, #1
 80061f2:	4630      	mov	r0, r6
 80061f4:	f7fa f972 	bl	80004dc <__aeabi_i2d>
 80061f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80061fc:	f7fa f9d8 	bl	80005b0 <__aeabi_dmul>
 8006200:	2200      	movs	r2, #0
 8006202:	4b65      	ldr	r3, [pc, #404]	@ (8006398 <_dtoa_r+0x598>)
 8006204:	f7fa f81e 	bl	8000244 <__adddf3>
 8006208:	4605      	mov	r5, r0
 800620a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800620e:	2c00      	cmp	r4, #0
 8006210:	d16a      	bne.n	80062e8 <_dtoa_r+0x4e8>
 8006212:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006216:	2200      	movs	r2, #0
 8006218:	4b60      	ldr	r3, [pc, #384]	@ (800639c <_dtoa_r+0x59c>)
 800621a:	f7fa f811 	bl	8000240 <__aeabi_dsub>
 800621e:	4602      	mov	r2, r0
 8006220:	460b      	mov	r3, r1
 8006222:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006226:	462a      	mov	r2, r5
 8006228:	4633      	mov	r3, r6
 800622a:	f7fa fc51 	bl	8000ad0 <__aeabi_dcmpgt>
 800622e:	2800      	cmp	r0, #0
 8006230:	f040 8298 	bne.w	8006764 <_dtoa_r+0x964>
 8006234:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006238:	462a      	mov	r2, r5
 800623a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800623e:	f7fa fc29 	bl	8000a94 <__aeabi_dcmplt>
 8006242:	bb38      	cbnz	r0, 8006294 <_dtoa_r+0x494>
 8006244:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006248:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800624c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800624e:	2b00      	cmp	r3, #0
 8006250:	f2c0 8157 	blt.w	8006502 <_dtoa_r+0x702>
 8006254:	2f0e      	cmp	r7, #14
 8006256:	f300 8154 	bgt.w	8006502 <_dtoa_r+0x702>
 800625a:	4b4b      	ldr	r3, [pc, #300]	@ (8006388 <_dtoa_r+0x588>)
 800625c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006260:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006264:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006268:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800626a:	2b00      	cmp	r3, #0
 800626c:	f280 80e5 	bge.w	800643a <_dtoa_r+0x63a>
 8006270:	9b08      	ldr	r3, [sp, #32]
 8006272:	2b00      	cmp	r3, #0
 8006274:	f300 80e1 	bgt.w	800643a <_dtoa_r+0x63a>
 8006278:	d10c      	bne.n	8006294 <_dtoa_r+0x494>
 800627a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800627e:	2200      	movs	r2, #0
 8006280:	4b46      	ldr	r3, [pc, #280]	@ (800639c <_dtoa_r+0x59c>)
 8006282:	f7fa f995 	bl	80005b0 <__aeabi_dmul>
 8006286:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800628a:	f7fa fc17 	bl	8000abc <__aeabi_dcmpge>
 800628e:	2800      	cmp	r0, #0
 8006290:	f000 8266 	beq.w	8006760 <_dtoa_r+0x960>
 8006294:	2400      	movs	r4, #0
 8006296:	4625      	mov	r5, r4
 8006298:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800629a:	4656      	mov	r6, sl
 800629c:	ea6f 0803 	mvn.w	r8, r3
 80062a0:	2700      	movs	r7, #0
 80062a2:	4621      	mov	r1, r4
 80062a4:	4648      	mov	r0, r9
 80062a6:	f000 fcbd 	bl	8006c24 <_Bfree>
 80062aa:	2d00      	cmp	r5, #0
 80062ac:	f000 80bd 	beq.w	800642a <_dtoa_r+0x62a>
 80062b0:	b12f      	cbz	r7, 80062be <_dtoa_r+0x4be>
 80062b2:	42af      	cmp	r7, r5
 80062b4:	d003      	beq.n	80062be <_dtoa_r+0x4be>
 80062b6:	4639      	mov	r1, r7
 80062b8:	4648      	mov	r0, r9
 80062ba:	f000 fcb3 	bl	8006c24 <_Bfree>
 80062be:	4629      	mov	r1, r5
 80062c0:	4648      	mov	r0, r9
 80062c2:	f000 fcaf 	bl	8006c24 <_Bfree>
 80062c6:	e0b0      	b.n	800642a <_dtoa_r+0x62a>
 80062c8:	07e2      	lsls	r2, r4, #31
 80062ca:	d505      	bpl.n	80062d8 <_dtoa_r+0x4d8>
 80062cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80062d0:	f7fa f96e 	bl	80005b0 <__aeabi_dmul>
 80062d4:	2301      	movs	r3, #1
 80062d6:	3601      	adds	r6, #1
 80062d8:	1064      	asrs	r4, r4, #1
 80062da:	3508      	adds	r5, #8
 80062dc:	e762      	b.n	80061a4 <_dtoa_r+0x3a4>
 80062de:	2602      	movs	r6, #2
 80062e0:	e765      	b.n	80061ae <_dtoa_r+0x3ae>
 80062e2:	46b8      	mov	r8, r7
 80062e4:	9c08      	ldr	r4, [sp, #32]
 80062e6:	e784      	b.n	80061f2 <_dtoa_r+0x3f2>
 80062e8:	4b27      	ldr	r3, [pc, #156]	@ (8006388 <_dtoa_r+0x588>)
 80062ea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80062ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80062f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80062f4:	4454      	add	r4, sl
 80062f6:	2900      	cmp	r1, #0
 80062f8:	d054      	beq.n	80063a4 <_dtoa_r+0x5a4>
 80062fa:	2000      	movs	r0, #0
 80062fc:	4928      	ldr	r1, [pc, #160]	@ (80063a0 <_dtoa_r+0x5a0>)
 80062fe:	f7fa fa81 	bl	8000804 <__aeabi_ddiv>
 8006302:	4633      	mov	r3, r6
 8006304:	462a      	mov	r2, r5
 8006306:	f7f9 ff9b 	bl	8000240 <__aeabi_dsub>
 800630a:	4656      	mov	r6, sl
 800630c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006310:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006314:	f7fa fbfc 	bl	8000b10 <__aeabi_d2iz>
 8006318:	4605      	mov	r5, r0
 800631a:	f7fa f8df 	bl	80004dc <__aeabi_i2d>
 800631e:	4602      	mov	r2, r0
 8006320:	460b      	mov	r3, r1
 8006322:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006326:	f7f9 ff8b 	bl	8000240 <__aeabi_dsub>
 800632a:	4602      	mov	r2, r0
 800632c:	460b      	mov	r3, r1
 800632e:	3530      	adds	r5, #48	@ 0x30
 8006330:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006334:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006338:	f806 5b01 	strb.w	r5, [r6], #1
 800633c:	f7fa fbaa 	bl	8000a94 <__aeabi_dcmplt>
 8006340:	2800      	cmp	r0, #0
 8006342:	d172      	bne.n	800642a <_dtoa_r+0x62a>
 8006344:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006348:	2000      	movs	r0, #0
 800634a:	4911      	ldr	r1, [pc, #68]	@ (8006390 <_dtoa_r+0x590>)
 800634c:	f7f9 ff78 	bl	8000240 <__aeabi_dsub>
 8006350:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006354:	f7fa fb9e 	bl	8000a94 <__aeabi_dcmplt>
 8006358:	2800      	cmp	r0, #0
 800635a:	f040 80b4 	bne.w	80064c6 <_dtoa_r+0x6c6>
 800635e:	42a6      	cmp	r6, r4
 8006360:	f43f af70 	beq.w	8006244 <_dtoa_r+0x444>
 8006364:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006368:	2200      	movs	r2, #0
 800636a:	4b0a      	ldr	r3, [pc, #40]	@ (8006394 <_dtoa_r+0x594>)
 800636c:	f7fa f920 	bl	80005b0 <__aeabi_dmul>
 8006370:	2200      	movs	r2, #0
 8006372:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006376:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800637a:	4b06      	ldr	r3, [pc, #24]	@ (8006394 <_dtoa_r+0x594>)
 800637c:	f7fa f918 	bl	80005b0 <__aeabi_dmul>
 8006380:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006384:	e7c4      	b.n	8006310 <_dtoa_r+0x510>
 8006386:	bf00      	nop
 8006388:	0800ae58 	.word	0x0800ae58
 800638c:	0800ae30 	.word	0x0800ae30
 8006390:	3ff00000 	.word	0x3ff00000
 8006394:	40240000 	.word	0x40240000
 8006398:	401c0000 	.word	0x401c0000
 800639c:	40140000 	.word	0x40140000
 80063a0:	3fe00000 	.word	0x3fe00000
 80063a4:	4631      	mov	r1, r6
 80063a6:	4628      	mov	r0, r5
 80063a8:	f7fa f902 	bl	80005b0 <__aeabi_dmul>
 80063ac:	4656      	mov	r6, sl
 80063ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063b2:	9413      	str	r4, [sp, #76]	@ 0x4c
 80063b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063b8:	f7fa fbaa 	bl	8000b10 <__aeabi_d2iz>
 80063bc:	4605      	mov	r5, r0
 80063be:	f7fa f88d 	bl	80004dc <__aeabi_i2d>
 80063c2:	4602      	mov	r2, r0
 80063c4:	460b      	mov	r3, r1
 80063c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063ca:	f7f9 ff39 	bl	8000240 <__aeabi_dsub>
 80063ce:	4602      	mov	r2, r0
 80063d0:	460b      	mov	r3, r1
 80063d2:	3530      	adds	r5, #48	@ 0x30
 80063d4:	f806 5b01 	strb.w	r5, [r6], #1
 80063d8:	42a6      	cmp	r6, r4
 80063da:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80063de:	f04f 0200 	mov.w	r2, #0
 80063e2:	d124      	bne.n	800642e <_dtoa_r+0x62e>
 80063e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80063e8:	4bae      	ldr	r3, [pc, #696]	@ (80066a4 <_dtoa_r+0x8a4>)
 80063ea:	f7f9 ff2b 	bl	8000244 <__adddf3>
 80063ee:	4602      	mov	r2, r0
 80063f0:	460b      	mov	r3, r1
 80063f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063f6:	f7fa fb6b 	bl	8000ad0 <__aeabi_dcmpgt>
 80063fa:	2800      	cmp	r0, #0
 80063fc:	d163      	bne.n	80064c6 <_dtoa_r+0x6c6>
 80063fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006402:	2000      	movs	r0, #0
 8006404:	49a7      	ldr	r1, [pc, #668]	@ (80066a4 <_dtoa_r+0x8a4>)
 8006406:	f7f9 ff1b 	bl	8000240 <__aeabi_dsub>
 800640a:	4602      	mov	r2, r0
 800640c:	460b      	mov	r3, r1
 800640e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006412:	f7fa fb3f 	bl	8000a94 <__aeabi_dcmplt>
 8006416:	2800      	cmp	r0, #0
 8006418:	f43f af14 	beq.w	8006244 <_dtoa_r+0x444>
 800641c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800641e:	1e73      	subs	r3, r6, #1
 8006420:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006422:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006426:	2b30      	cmp	r3, #48	@ 0x30
 8006428:	d0f8      	beq.n	800641c <_dtoa_r+0x61c>
 800642a:	4647      	mov	r7, r8
 800642c:	e03b      	b.n	80064a6 <_dtoa_r+0x6a6>
 800642e:	4b9e      	ldr	r3, [pc, #632]	@ (80066a8 <_dtoa_r+0x8a8>)
 8006430:	f7fa f8be 	bl	80005b0 <__aeabi_dmul>
 8006434:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006438:	e7bc      	b.n	80063b4 <_dtoa_r+0x5b4>
 800643a:	4656      	mov	r6, sl
 800643c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006440:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006444:	4620      	mov	r0, r4
 8006446:	4629      	mov	r1, r5
 8006448:	f7fa f9dc 	bl	8000804 <__aeabi_ddiv>
 800644c:	f7fa fb60 	bl	8000b10 <__aeabi_d2iz>
 8006450:	4680      	mov	r8, r0
 8006452:	f7fa f843 	bl	80004dc <__aeabi_i2d>
 8006456:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800645a:	f7fa f8a9 	bl	80005b0 <__aeabi_dmul>
 800645e:	4602      	mov	r2, r0
 8006460:	460b      	mov	r3, r1
 8006462:	4620      	mov	r0, r4
 8006464:	4629      	mov	r1, r5
 8006466:	f7f9 feeb 	bl	8000240 <__aeabi_dsub>
 800646a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800646e:	9d08      	ldr	r5, [sp, #32]
 8006470:	f806 4b01 	strb.w	r4, [r6], #1
 8006474:	eba6 040a 	sub.w	r4, r6, sl
 8006478:	42a5      	cmp	r5, r4
 800647a:	4602      	mov	r2, r0
 800647c:	460b      	mov	r3, r1
 800647e:	d133      	bne.n	80064e8 <_dtoa_r+0x6e8>
 8006480:	f7f9 fee0 	bl	8000244 <__adddf3>
 8006484:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006488:	4604      	mov	r4, r0
 800648a:	460d      	mov	r5, r1
 800648c:	f7fa fb20 	bl	8000ad0 <__aeabi_dcmpgt>
 8006490:	b9c0      	cbnz	r0, 80064c4 <_dtoa_r+0x6c4>
 8006492:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006496:	4620      	mov	r0, r4
 8006498:	4629      	mov	r1, r5
 800649a:	f7fa faf1 	bl	8000a80 <__aeabi_dcmpeq>
 800649e:	b110      	cbz	r0, 80064a6 <_dtoa_r+0x6a6>
 80064a0:	f018 0f01 	tst.w	r8, #1
 80064a4:	d10e      	bne.n	80064c4 <_dtoa_r+0x6c4>
 80064a6:	4648      	mov	r0, r9
 80064a8:	9903      	ldr	r1, [sp, #12]
 80064aa:	f000 fbbb 	bl	8006c24 <_Bfree>
 80064ae:	2300      	movs	r3, #0
 80064b0:	7033      	strb	r3, [r6, #0]
 80064b2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80064b4:	3701      	adds	r7, #1
 80064b6:	601f      	str	r7, [r3, #0]
 80064b8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	f000 824b 	beq.w	8006956 <_dtoa_r+0xb56>
 80064c0:	601e      	str	r6, [r3, #0]
 80064c2:	e248      	b.n	8006956 <_dtoa_r+0xb56>
 80064c4:	46b8      	mov	r8, r7
 80064c6:	4633      	mov	r3, r6
 80064c8:	461e      	mov	r6, r3
 80064ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064ce:	2a39      	cmp	r2, #57	@ 0x39
 80064d0:	d106      	bne.n	80064e0 <_dtoa_r+0x6e0>
 80064d2:	459a      	cmp	sl, r3
 80064d4:	d1f8      	bne.n	80064c8 <_dtoa_r+0x6c8>
 80064d6:	2230      	movs	r2, #48	@ 0x30
 80064d8:	f108 0801 	add.w	r8, r8, #1
 80064dc:	f88a 2000 	strb.w	r2, [sl]
 80064e0:	781a      	ldrb	r2, [r3, #0]
 80064e2:	3201      	adds	r2, #1
 80064e4:	701a      	strb	r2, [r3, #0]
 80064e6:	e7a0      	b.n	800642a <_dtoa_r+0x62a>
 80064e8:	2200      	movs	r2, #0
 80064ea:	4b6f      	ldr	r3, [pc, #444]	@ (80066a8 <_dtoa_r+0x8a8>)
 80064ec:	f7fa f860 	bl	80005b0 <__aeabi_dmul>
 80064f0:	2200      	movs	r2, #0
 80064f2:	2300      	movs	r3, #0
 80064f4:	4604      	mov	r4, r0
 80064f6:	460d      	mov	r5, r1
 80064f8:	f7fa fac2 	bl	8000a80 <__aeabi_dcmpeq>
 80064fc:	2800      	cmp	r0, #0
 80064fe:	d09f      	beq.n	8006440 <_dtoa_r+0x640>
 8006500:	e7d1      	b.n	80064a6 <_dtoa_r+0x6a6>
 8006502:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006504:	2a00      	cmp	r2, #0
 8006506:	f000 80ea 	beq.w	80066de <_dtoa_r+0x8de>
 800650a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800650c:	2a01      	cmp	r2, #1
 800650e:	f300 80cd 	bgt.w	80066ac <_dtoa_r+0x8ac>
 8006512:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006514:	2a00      	cmp	r2, #0
 8006516:	f000 80c1 	beq.w	800669c <_dtoa_r+0x89c>
 800651a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800651e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006520:	9e04      	ldr	r6, [sp, #16]
 8006522:	9a04      	ldr	r2, [sp, #16]
 8006524:	2101      	movs	r1, #1
 8006526:	441a      	add	r2, r3
 8006528:	9204      	str	r2, [sp, #16]
 800652a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800652c:	4648      	mov	r0, r9
 800652e:	441a      	add	r2, r3
 8006530:	9209      	str	r2, [sp, #36]	@ 0x24
 8006532:	f000 fc75 	bl	8006e20 <__i2b>
 8006536:	4605      	mov	r5, r0
 8006538:	b166      	cbz	r6, 8006554 <_dtoa_r+0x754>
 800653a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800653c:	2b00      	cmp	r3, #0
 800653e:	dd09      	ble.n	8006554 <_dtoa_r+0x754>
 8006540:	42b3      	cmp	r3, r6
 8006542:	bfa8      	it	ge
 8006544:	4633      	movge	r3, r6
 8006546:	9a04      	ldr	r2, [sp, #16]
 8006548:	1af6      	subs	r6, r6, r3
 800654a:	1ad2      	subs	r2, r2, r3
 800654c:	9204      	str	r2, [sp, #16]
 800654e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	9309      	str	r3, [sp, #36]	@ 0x24
 8006554:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006556:	b30b      	cbz	r3, 800659c <_dtoa_r+0x79c>
 8006558:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800655a:	2b00      	cmp	r3, #0
 800655c:	f000 80c6 	beq.w	80066ec <_dtoa_r+0x8ec>
 8006560:	2c00      	cmp	r4, #0
 8006562:	f000 80c0 	beq.w	80066e6 <_dtoa_r+0x8e6>
 8006566:	4629      	mov	r1, r5
 8006568:	4622      	mov	r2, r4
 800656a:	4648      	mov	r0, r9
 800656c:	f000 fd10 	bl	8006f90 <__pow5mult>
 8006570:	9a03      	ldr	r2, [sp, #12]
 8006572:	4601      	mov	r1, r0
 8006574:	4605      	mov	r5, r0
 8006576:	4648      	mov	r0, r9
 8006578:	f000 fc68 	bl	8006e4c <__multiply>
 800657c:	9903      	ldr	r1, [sp, #12]
 800657e:	4680      	mov	r8, r0
 8006580:	4648      	mov	r0, r9
 8006582:	f000 fb4f 	bl	8006c24 <_Bfree>
 8006586:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006588:	1b1b      	subs	r3, r3, r4
 800658a:	930a      	str	r3, [sp, #40]	@ 0x28
 800658c:	f000 80b1 	beq.w	80066f2 <_dtoa_r+0x8f2>
 8006590:	4641      	mov	r1, r8
 8006592:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006594:	4648      	mov	r0, r9
 8006596:	f000 fcfb 	bl	8006f90 <__pow5mult>
 800659a:	9003      	str	r0, [sp, #12]
 800659c:	2101      	movs	r1, #1
 800659e:	4648      	mov	r0, r9
 80065a0:	f000 fc3e 	bl	8006e20 <__i2b>
 80065a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065a6:	4604      	mov	r4, r0
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	f000 81d8 	beq.w	800695e <_dtoa_r+0xb5e>
 80065ae:	461a      	mov	r2, r3
 80065b0:	4601      	mov	r1, r0
 80065b2:	4648      	mov	r0, r9
 80065b4:	f000 fcec 	bl	8006f90 <__pow5mult>
 80065b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80065ba:	4604      	mov	r4, r0
 80065bc:	2b01      	cmp	r3, #1
 80065be:	f300 809f 	bgt.w	8006700 <_dtoa_r+0x900>
 80065c2:	9b06      	ldr	r3, [sp, #24]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f040 8097 	bne.w	80066f8 <_dtoa_r+0x8f8>
 80065ca:	9b07      	ldr	r3, [sp, #28]
 80065cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	f040 8093 	bne.w	80066fc <_dtoa_r+0x8fc>
 80065d6:	9b07      	ldr	r3, [sp, #28]
 80065d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065dc:	0d1b      	lsrs	r3, r3, #20
 80065de:	051b      	lsls	r3, r3, #20
 80065e0:	b133      	cbz	r3, 80065f0 <_dtoa_r+0x7f0>
 80065e2:	9b04      	ldr	r3, [sp, #16]
 80065e4:	3301      	adds	r3, #1
 80065e6:	9304      	str	r3, [sp, #16]
 80065e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065ea:	3301      	adds	r3, #1
 80065ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80065ee:	2301      	movs	r3, #1
 80065f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80065f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	f000 81b8 	beq.w	800696a <_dtoa_r+0xb6a>
 80065fa:	6923      	ldr	r3, [r4, #16]
 80065fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006600:	6918      	ldr	r0, [r3, #16]
 8006602:	f000 fbc1 	bl	8006d88 <__hi0bits>
 8006606:	f1c0 0020 	rsb	r0, r0, #32
 800660a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800660c:	4418      	add	r0, r3
 800660e:	f010 001f 	ands.w	r0, r0, #31
 8006612:	f000 8082 	beq.w	800671a <_dtoa_r+0x91a>
 8006616:	f1c0 0320 	rsb	r3, r0, #32
 800661a:	2b04      	cmp	r3, #4
 800661c:	dd73      	ble.n	8006706 <_dtoa_r+0x906>
 800661e:	9b04      	ldr	r3, [sp, #16]
 8006620:	f1c0 001c 	rsb	r0, r0, #28
 8006624:	4403      	add	r3, r0
 8006626:	9304      	str	r3, [sp, #16]
 8006628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800662a:	4406      	add	r6, r0
 800662c:	4403      	add	r3, r0
 800662e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006630:	9b04      	ldr	r3, [sp, #16]
 8006632:	2b00      	cmp	r3, #0
 8006634:	dd05      	ble.n	8006642 <_dtoa_r+0x842>
 8006636:	461a      	mov	r2, r3
 8006638:	4648      	mov	r0, r9
 800663a:	9903      	ldr	r1, [sp, #12]
 800663c:	f000 fd02 	bl	8007044 <__lshift>
 8006640:	9003      	str	r0, [sp, #12]
 8006642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006644:	2b00      	cmp	r3, #0
 8006646:	dd05      	ble.n	8006654 <_dtoa_r+0x854>
 8006648:	4621      	mov	r1, r4
 800664a:	461a      	mov	r2, r3
 800664c:	4648      	mov	r0, r9
 800664e:	f000 fcf9 	bl	8007044 <__lshift>
 8006652:	4604      	mov	r4, r0
 8006654:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006656:	2b00      	cmp	r3, #0
 8006658:	d061      	beq.n	800671e <_dtoa_r+0x91e>
 800665a:	4621      	mov	r1, r4
 800665c:	9803      	ldr	r0, [sp, #12]
 800665e:	f000 fd5d 	bl	800711c <__mcmp>
 8006662:	2800      	cmp	r0, #0
 8006664:	da5b      	bge.n	800671e <_dtoa_r+0x91e>
 8006666:	2300      	movs	r3, #0
 8006668:	220a      	movs	r2, #10
 800666a:	4648      	mov	r0, r9
 800666c:	9903      	ldr	r1, [sp, #12]
 800666e:	f000 fafb 	bl	8006c68 <__multadd>
 8006672:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006674:	f107 38ff 	add.w	r8, r7, #4294967295
 8006678:	9003      	str	r0, [sp, #12]
 800667a:	2b00      	cmp	r3, #0
 800667c:	f000 8177 	beq.w	800696e <_dtoa_r+0xb6e>
 8006680:	4629      	mov	r1, r5
 8006682:	2300      	movs	r3, #0
 8006684:	220a      	movs	r2, #10
 8006686:	4648      	mov	r0, r9
 8006688:	f000 faee 	bl	8006c68 <__multadd>
 800668c:	f1bb 0f00 	cmp.w	fp, #0
 8006690:	4605      	mov	r5, r0
 8006692:	dc6f      	bgt.n	8006774 <_dtoa_r+0x974>
 8006694:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006696:	2b02      	cmp	r3, #2
 8006698:	dc49      	bgt.n	800672e <_dtoa_r+0x92e>
 800669a:	e06b      	b.n	8006774 <_dtoa_r+0x974>
 800669c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800669e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80066a2:	e73c      	b.n	800651e <_dtoa_r+0x71e>
 80066a4:	3fe00000 	.word	0x3fe00000
 80066a8:	40240000 	.word	0x40240000
 80066ac:	9b08      	ldr	r3, [sp, #32]
 80066ae:	1e5c      	subs	r4, r3, #1
 80066b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066b2:	42a3      	cmp	r3, r4
 80066b4:	db09      	blt.n	80066ca <_dtoa_r+0x8ca>
 80066b6:	1b1c      	subs	r4, r3, r4
 80066b8:	9b08      	ldr	r3, [sp, #32]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	f6bf af30 	bge.w	8006520 <_dtoa_r+0x720>
 80066c0:	9b04      	ldr	r3, [sp, #16]
 80066c2:	9a08      	ldr	r2, [sp, #32]
 80066c4:	1a9e      	subs	r6, r3, r2
 80066c6:	2300      	movs	r3, #0
 80066c8:	e72b      	b.n	8006522 <_dtoa_r+0x722>
 80066ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80066ce:	1ae3      	subs	r3, r4, r3
 80066d0:	441a      	add	r2, r3
 80066d2:	940a      	str	r4, [sp, #40]	@ 0x28
 80066d4:	9e04      	ldr	r6, [sp, #16]
 80066d6:	2400      	movs	r4, #0
 80066d8:	9b08      	ldr	r3, [sp, #32]
 80066da:	920e      	str	r2, [sp, #56]	@ 0x38
 80066dc:	e721      	b.n	8006522 <_dtoa_r+0x722>
 80066de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80066e0:	9e04      	ldr	r6, [sp, #16]
 80066e2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80066e4:	e728      	b.n	8006538 <_dtoa_r+0x738>
 80066e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80066ea:	e751      	b.n	8006590 <_dtoa_r+0x790>
 80066ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80066ee:	9903      	ldr	r1, [sp, #12]
 80066f0:	e750      	b.n	8006594 <_dtoa_r+0x794>
 80066f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80066f6:	e751      	b.n	800659c <_dtoa_r+0x79c>
 80066f8:	2300      	movs	r3, #0
 80066fa:	e779      	b.n	80065f0 <_dtoa_r+0x7f0>
 80066fc:	9b06      	ldr	r3, [sp, #24]
 80066fe:	e777      	b.n	80065f0 <_dtoa_r+0x7f0>
 8006700:	2300      	movs	r3, #0
 8006702:	930a      	str	r3, [sp, #40]	@ 0x28
 8006704:	e779      	b.n	80065fa <_dtoa_r+0x7fa>
 8006706:	d093      	beq.n	8006630 <_dtoa_r+0x830>
 8006708:	9a04      	ldr	r2, [sp, #16]
 800670a:	331c      	adds	r3, #28
 800670c:	441a      	add	r2, r3
 800670e:	9204      	str	r2, [sp, #16]
 8006710:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006712:	441e      	add	r6, r3
 8006714:	441a      	add	r2, r3
 8006716:	9209      	str	r2, [sp, #36]	@ 0x24
 8006718:	e78a      	b.n	8006630 <_dtoa_r+0x830>
 800671a:	4603      	mov	r3, r0
 800671c:	e7f4      	b.n	8006708 <_dtoa_r+0x908>
 800671e:	9b08      	ldr	r3, [sp, #32]
 8006720:	46b8      	mov	r8, r7
 8006722:	2b00      	cmp	r3, #0
 8006724:	dc20      	bgt.n	8006768 <_dtoa_r+0x968>
 8006726:	469b      	mov	fp, r3
 8006728:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800672a:	2b02      	cmp	r3, #2
 800672c:	dd1e      	ble.n	800676c <_dtoa_r+0x96c>
 800672e:	f1bb 0f00 	cmp.w	fp, #0
 8006732:	f47f adb1 	bne.w	8006298 <_dtoa_r+0x498>
 8006736:	4621      	mov	r1, r4
 8006738:	465b      	mov	r3, fp
 800673a:	2205      	movs	r2, #5
 800673c:	4648      	mov	r0, r9
 800673e:	f000 fa93 	bl	8006c68 <__multadd>
 8006742:	4601      	mov	r1, r0
 8006744:	4604      	mov	r4, r0
 8006746:	9803      	ldr	r0, [sp, #12]
 8006748:	f000 fce8 	bl	800711c <__mcmp>
 800674c:	2800      	cmp	r0, #0
 800674e:	f77f ada3 	ble.w	8006298 <_dtoa_r+0x498>
 8006752:	4656      	mov	r6, sl
 8006754:	2331      	movs	r3, #49	@ 0x31
 8006756:	f108 0801 	add.w	r8, r8, #1
 800675a:	f806 3b01 	strb.w	r3, [r6], #1
 800675e:	e59f      	b.n	80062a0 <_dtoa_r+0x4a0>
 8006760:	46b8      	mov	r8, r7
 8006762:	9c08      	ldr	r4, [sp, #32]
 8006764:	4625      	mov	r5, r4
 8006766:	e7f4      	b.n	8006752 <_dtoa_r+0x952>
 8006768:	f8dd b020 	ldr.w	fp, [sp, #32]
 800676c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800676e:	2b00      	cmp	r3, #0
 8006770:	f000 8101 	beq.w	8006976 <_dtoa_r+0xb76>
 8006774:	2e00      	cmp	r6, #0
 8006776:	dd05      	ble.n	8006784 <_dtoa_r+0x984>
 8006778:	4629      	mov	r1, r5
 800677a:	4632      	mov	r2, r6
 800677c:	4648      	mov	r0, r9
 800677e:	f000 fc61 	bl	8007044 <__lshift>
 8006782:	4605      	mov	r5, r0
 8006784:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006786:	2b00      	cmp	r3, #0
 8006788:	d05c      	beq.n	8006844 <_dtoa_r+0xa44>
 800678a:	4648      	mov	r0, r9
 800678c:	6869      	ldr	r1, [r5, #4]
 800678e:	f000 fa09 	bl	8006ba4 <_Balloc>
 8006792:	4606      	mov	r6, r0
 8006794:	b928      	cbnz	r0, 80067a2 <_dtoa_r+0x9a2>
 8006796:	4602      	mov	r2, r0
 8006798:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800679c:	4b80      	ldr	r3, [pc, #512]	@ (80069a0 <_dtoa_r+0xba0>)
 800679e:	f7ff bb43 	b.w	8005e28 <_dtoa_r+0x28>
 80067a2:	692a      	ldr	r2, [r5, #16]
 80067a4:	f105 010c 	add.w	r1, r5, #12
 80067a8:	3202      	adds	r2, #2
 80067aa:	0092      	lsls	r2, r2, #2
 80067ac:	300c      	adds	r0, #12
 80067ae:	f002 fc9f 	bl	80090f0 <memcpy>
 80067b2:	2201      	movs	r2, #1
 80067b4:	4631      	mov	r1, r6
 80067b6:	4648      	mov	r0, r9
 80067b8:	f000 fc44 	bl	8007044 <__lshift>
 80067bc:	462f      	mov	r7, r5
 80067be:	4605      	mov	r5, r0
 80067c0:	f10a 0301 	add.w	r3, sl, #1
 80067c4:	9304      	str	r3, [sp, #16]
 80067c6:	eb0a 030b 	add.w	r3, sl, fp
 80067ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80067cc:	9b06      	ldr	r3, [sp, #24]
 80067ce:	f003 0301 	and.w	r3, r3, #1
 80067d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80067d4:	9b04      	ldr	r3, [sp, #16]
 80067d6:	4621      	mov	r1, r4
 80067d8:	9803      	ldr	r0, [sp, #12]
 80067da:	f103 3bff 	add.w	fp, r3, #4294967295
 80067de:	f7ff fa87 	bl	8005cf0 <quorem>
 80067e2:	4603      	mov	r3, r0
 80067e4:	4639      	mov	r1, r7
 80067e6:	3330      	adds	r3, #48	@ 0x30
 80067e8:	9006      	str	r0, [sp, #24]
 80067ea:	9803      	ldr	r0, [sp, #12]
 80067ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80067ee:	f000 fc95 	bl	800711c <__mcmp>
 80067f2:	462a      	mov	r2, r5
 80067f4:	9008      	str	r0, [sp, #32]
 80067f6:	4621      	mov	r1, r4
 80067f8:	4648      	mov	r0, r9
 80067fa:	f000 fcab 	bl	8007154 <__mdiff>
 80067fe:	68c2      	ldr	r2, [r0, #12]
 8006800:	4606      	mov	r6, r0
 8006802:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006804:	bb02      	cbnz	r2, 8006848 <_dtoa_r+0xa48>
 8006806:	4601      	mov	r1, r0
 8006808:	9803      	ldr	r0, [sp, #12]
 800680a:	f000 fc87 	bl	800711c <__mcmp>
 800680e:	4602      	mov	r2, r0
 8006810:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006812:	4631      	mov	r1, r6
 8006814:	4648      	mov	r0, r9
 8006816:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800681a:	f000 fa03 	bl	8006c24 <_Bfree>
 800681e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006820:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006822:	9e04      	ldr	r6, [sp, #16]
 8006824:	ea42 0103 	orr.w	r1, r2, r3
 8006828:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800682a:	4319      	orrs	r1, r3
 800682c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800682e:	d10d      	bne.n	800684c <_dtoa_r+0xa4c>
 8006830:	2b39      	cmp	r3, #57	@ 0x39
 8006832:	d027      	beq.n	8006884 <_dtoa_r+0xa84>
 8006834:	9a08      	ldr	r2, [sp, #32]
 8006836:	2a00      	cmp	r2, #0
 8006838:	dd01      	ble.n	800683e <_dtoa_r+0xa3e>
 800683a:	9b06      	ldr	r3, [sp, #24]
 800683c:	3331      	adds	r3, #49	@ 0x31
 800683e:	f88b 3000 	strb.w	r3, [fp]
 8006842:	e52e      	b.n	80062a2 <_dtoa_r+0x4a2>
 8006844:	4628      	mov	r0, r5
 8006846:	e7b9      	b.n	80067bc <_dtoa_r+0x9bc>
 8006848:	2201      	movs	r2, #1
 800684a:	e7e2      	b.n	8006812 <_dtoa_r+0xa12>
 800684c:	9908      	ldr	r1, [sp, #32]
 800684e:	2900      	cmp	r1, #0
 8006850:	db04      	blt.n	800685c <_dtoa_r+0xa5c>
 8006852:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006854:	4301      	orrs	r1, r0
 8006856:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006858:	4301      	orrs	r1, r0
 800685a:	d120      	bne.n	800689e <_dtoa_r+0xa9e>
 800685c:	2a00      	cmp	r2, #0
 800685e:	ddee      	ble.n	800683e <_dtoa_r+0xa3e>
 8006860:	2201      	movs	r2, #1
 8006862:	9903      	ldr	r1, [sp, #12]
 8006864:	4648      	mov	r0, r9
 8006866:	9304      	str	r3, [sp, #16]
 8006868:	f000 fbec 	bl	8007044 <__lshift>
 800686c:	4621      	mov	r1, r4
 800686e:	9003      	str	r0, [sp, #12]
 8006870:	f000 fc54 	bl	800711c <__mcmp>
 8006874:	2800      	cmp	r0, #0
 8006876:	9b04      	ldr	r3, [sp, #16]
 8006878:	dc02      	bgt.n	8006880 <_dtoa_r+0xa80>
 800687a:	d1e0      	bne.n	800683e <_dtoa_r+0xa3e>
 800687c:	07da      	lsls	r2, r3, #31
 800687e:	d5de      	bpl.n	800683e <_dtoa_r+0xa3e>
 8006880:	2b39      	cmp	r3, #57	@ 0x39
 8006882:	d1da      	bne.n	800683a <_dtoa_r+0xa3a>
 8006884:	2339      	movs	r3, #57	@ 0x39
 8006886:	f88b 3000 	strb.w	r3, [fp]
 800688a:	4633      	mov	r3, r6
 800688c:	461e      	mov	r6, r3
 800688e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006892:	3b01      	subs	r3, #1
 8006894:	2a39      	cmp	r2, #57	@ 0x39
 8006896:	d04e      	beq.n	8006936 <_dtoa_r+0xb36>
 8006898:	3201      	adds	r2, #1
 800689a:	701a      	strb	r2, [r3, #0]
 800689c:	e501      	b.n	80062a2 <_dtoa_r+0x4a2>
 800689e:	2a00      	cmp	r2, #0
 80068a0:	dd03      	ble.n	80068aa <_dtoa_r+0xaaa>
 80068a2:	2b39      	cmp	r3, #57	@ 0x39
 80068a4:	d0ee      	beq.n	8006884 <_dtoa_r+0xa84>
 80068a6:	3301      	adds	r3, #1
 80068a8:	e7c9      	b.n	800683e <_dtoa_r+0xa3e>
 80068aa:	9a04      	ldr	r2, [sp, #16]
 80068ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80068ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 80068b2:	428a      	cmp	r2, r1
 80068b4:	d028      	beq.n	8006908 <_dtoa_r+0xb08>
 80068b6:	2300      	movs	r3, #0
 80068b8:	220a      	movs	r2, #10
 80068ba:	9903      	ldr	r1, [sp, #12]
 80068bc:	4648      	mov	r0, r9
 80068be:	f000 f9d3 	bl	8006c68 <__multadd>
 80068c2:	42af      	cmp	r7, r5
 80068c4:	9003      	str	r0, [sp, #12]
 80068c6:	f04f 0300 	mov.w	r3, #0
 80068ca:	f04f 020a 	mov.w	r2, #10
 80068ce:	4639      	mov	r1, r7
 80068d0:	4648      	mov	r0, r9
 80068d2:	d107      	bne.n	80068e4 <_dtoa_r+0xae4>
 80068d4:	f000 f9c8 	bl	8006c68 <__multadd>
 80068d8:	4607      	mov	r7, r0
 80068da:	4605      	mov	r5, r0
 80068dc:	9b04      	ldr	r3, [sp, #16]
 80068de:	3301      	adds	r3, #1
 80068e0:	9304      	str	r3, [sp, #16]
 80068e2:	e777      	b.n	80067d4 <_dtoa_r+0x9d4>
 80068e4:	f000 f9c0 	bl	8006c68 <__multadd>
 80068e8:	4629      	mov	r1, r5
 80068ea:	4607      	mov	r7, r0
 80068ec:	2300      	movs	r3, #0
 80068ee:	220a      	movs	r2, #10
 80068f0:	4648      	mov	r0, r9
 80068f2:	f000 f9b9 	bl	8006c68 <__multadd>
 80068f6:	4605      	mov	r5, r0
 80068f8:	e7f0      	b.n	80068dc <_dtoa_r+0xadc>
 80068fa:	f1bb 0f00 	cmp.w	fp, #0
 80068fe:	bfcc      	ite	gt
 8006900:	465e      	movgt	r6, fp
 8006902:	2601      	movle	r6, #1
 8006904:	2700      	movs	r7, #0
 8006906:	4456      	add	r6, sl
 8006908:	2201      	movs	r2, #1
 800690a:	9903      	ldr	r1, [sp, #12]
 800690c:	4648      	mov	r0, r9
 800690e:	9304      	str	r3, [sp, #16]
 8006910:	f000 fb98 	bl	8007044 <__lshift>
 8006914:	4621      	mov	r1, r4
 8006916:	9003      	str	r0, [sp, #12]
 8006918:	f000 fc00 	bl	800711c <__mcmp>
 800691c:	2800      	cmp	r0, #0
 800691e:	dcb4      	bgt.n	800688a <_dtoa_r+0xa8a>
 8006920:	d102      	bne.n	8006928 <_dtoa_r+0xb28>
 8006922:	9b04      	ldr	r3, [sp, #16]
 8006924:	07db      	lsls	r3, r3, #31
 8006926:	d4b0      	bmi.n	800688a <_dtoa_r+0xa8a>
 8006928:	4633      	mov	r3, r6
 800692a:	461e      	mov	r6, r3
 800692c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006930:	2a30      	cmp	r2, #48	@ 0x30
 8006932:	d0fa      	beq.n	800692a <_dtoa_r+0xb2a>
 8006934:	e4b5      	b.n	80062a2 <_dtoa_r+0x4a2>
 8006936:	459a      	cmp	sl, r3
 8006938:	d1a8      	bne.n	800688c <_dtoa_r+0xa8c>
 800693a:	2331      	movs	r3, #49	@ 0x31
 800693c:	f108 0801 	add.w	r8, r8, #1
 8006940:	f88a 3000 	strb.w	r3, [sl]
 8006944:	e4ad      	b.n	80062a2 <_dtoa_r+0x4a2>
 8006946:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006948:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80069a4 <_dtoa_r+0xba4>
 800694c:	b11b      	cbz	r3, 8006956 <_dtoa_r+0xb56>
 800694e:	f10a 0308 	add.w	r3, sl, #8
 8006952:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006954:	6013      	str	r3, [r2, #0]
 8006956:	4650      	mov	r0, sl
 8006958:	b017      	add	sp, #92	@ 0x5c
 800695a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800695e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006960:	2b01      	cmp	r3, #1
 8006962:	f77f ae2e 	ble.w	80065c2 <_dtoa_r+0x7c2>
 8006966:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006968:	930a      	str	r3, [sp, #40]	@ 0x28
 800696a:	2001      	movs	r0, #1
 800696c:	e64d      	b.n	800660a <_dtoa_r+0x80a>
 800696e:	f1bb 0f00 	cmp.w	fp, #0
 8006972:	f77f aed9 	ble.w	8006728 <_dtoa_r+0x928>
 8006976:	4656      	mov	r6, sl
 8006978:	4621      	mov	r1, r4
 800697a:	9803      	ldr	r0, [sp, #12]
 800697c:	f7ff f9b8 	bl	8005cf0 <quorem>
 8006980:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006984:	f806 3b01 	strb.w	r3, [r6], #1
 8006988:	eba6 020a 	sub.w	r2, r6, sl
 800698c:	4593      	cmp	fp, r2
 800698e:	ddb4      	ble.n	80068fa <_dtoa_r+0xafa>
 8006990:	2300      	movs	r3, #0
 8006992:	220a      	movs	r2, #10
 8006994:	4648      	mov	r0, r9
 8006996:	9903      	ldr	r1, [sp, #12]
 8006998:	f000 f966 	bl	8006c68 <__multadd>
 800699c:	9003      	str	r0, [sp, #12]
 800699e:	e7eb      	b.n	8006978 <_dtoa_r+0xb78>
 80069a0:	0800ace5 	.word	0x0800ace5
 80069a4:	0800ac69 	.word	0x0800ac69

080069a8 <_free_r>:
 80069a8:	b538      	push	{r3, r4, r5, lr}
 80069aa:	4605      	mov	r5, r0
 80069ac:	2900      	cmp	r1, #0
 80069ae:	d040      	beq.n	8006a32 <_free_r+0x8a>
 80069b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069b4:	1f0c      	subs	r4, r1, #4
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	bfb8      	it	lt
 80069ba:	18e4      	addlt	r4, r4, r3
 80069bc:	f000 f8e6 	bl	8006b8c <__malloc_lock>
 80069c0:	4a1c      	ldr	r2, [pc, #112]	@ (8006a34 <_free_r+0x8c>)
 80069c2:	6813      	ldr	r3, [r2, #0]
 80069c4:	b933      	cbnz	r3, 80069d4 <_free_r+0x2c>
 80069c6:	6063      	str	r3, [r4, #4]
 80069c8:	6014      	str	r4, [r2, #0]
 80069ca:	4628      	mov	r0, r5
 80069cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069d0:	f000 b8e2 	b.w	8006b98 <__malloc_unlock>
 80069d4:	42a3      	cmp	r3, r4
 80069d6:	d908      	bls.n	80069ea <_free_r+0x42>
 80069d8:	6820      	ldr	r0, [r4, #0]
 80069da:	1821      	adds	r1, r4, r0
 80069dc:	428b      	cmp	r3, r1
 80069de:	bf01      	itttt	eq
 80069e0:	6819      	ldreq	r1, [r3, #0]
 80069e2:	685b      	ldreq	r3, [r3, #4]
 80069e4:	1809      	addeq	r1, r1, r0
 80069e6:	6021      	streq	r1, [r4, #0]
 80069e8:	e7ed      	b.n	80069c6 <_free_r+0x1e>
 80069ea:	461a      	mov	r2, r3
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	b10b      	cbz	r3, 80069f4 <_free_r+0x4c>
 80069f0:	42a3      	cmp	r3, r4
 80069f2:	d9fa      	bls.n	80069ea <_free_r+0x42>
 80069f4:	6811      	ldr	r1, [r2, #0]
 80069f6:	1850      	adds	r0, r2, r1
 80069f8:	42a0      	cmp	r0, r4
 80069fa:	d10b      	bne.n	8006a14 <_free_r+0x6c>
 80069fc:	6820      	ldr	r0, [r4, #0]
 80069fe:	4401      	add	r1, r0
 8006a00:	1850      	adds	r0, r2, r1
 8006a02:	4283      	cmp	r3, r0
 8006a04:	6011      	str	r1, [r2, #0]
 8006a06:	d1e0      	bne.n	80069ca <_free_r+0x22>
 8006a08:	6818      	ldr	r0, [r3, #0]
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	4408      	add	r0, r1
 8006a0e:	6010      	str	r0, [r2, #0]
 8006a10:	6053      	str	r3, [r2, #4]
 8006a12:	e7da      	b.n	80069ca <_free_r+0x22>
 8006a14:	d902      	bls.n	8006a1c <_free_r+0x74>
 8006a16:	230c      	movs	r3, #12
 8006a18:	602b      	str	r3, [r5, #0]
 8006a1a:	e7d6      	b.n	80069ca <_free_r+0x22>
 8006a1c:	6820      	ldr	r0, [r4, #0]
 8006a1e:	1821      	adds	r1, r4, r0
 8006a20:	428b      	cmp	r3, r1
 8006a22:	bf01      	itttt	eq
 8006a24:	6819      	ldreq	r1, [r3, #0]
 8006a26:	685b      	ldreq	r3, [r3, #4]
 8006a28:	1809      	addeq	r1, r1, r0
 8006a2a:	6021      	streq	r1, [r4, #0]
 8006a2c:	6063      	str	r3, [r4, #4]
 8006a2e:	6054      	str	r4, [r2, #4]
 8006a30:	e7cb      	b.n	80069ca <_free_r+0x22>
 8006a32:	bd38      	pop	{r3, r4, r5, pc}
 8006a34:	200005b4 	.word	0x200005b4

08006a38 <malloc>:
 8006a38:	4b02      	ldr	r3, [pc, #8]	@ (8006a44 <malloc+0xc>)
 8006a3a:	4601      	mov	r1, r0
 8006a3c:	6818      	ldr	r0, [r3, #0]
 8006a3e:	f000 b825 	b.w	8006a8c <_malloc_r>
 8006a42:	bf00      	nop
 8006a44:	20000020 	.word	0x20000020

08006a48 <sbrk_aligned>:
 8006a48:	b570      	push	{r4, r5, r6, lr}
 8006a4a:	4e0f      	ldr	r6, [pc, #60]	@ (8006a88 <sbrk_aligned+0x40>)
 8006a4c:	460c      	mov	r4, r1
 8006a4e:	6831      	ldr	r1, [r6, #0]
 8006a50:	4605      	mov	r5, r0
 8006a52:	b911      	cbnz	r1, 8006a5a <sbrk_aligned+0x12>
 8006a54:	f002 fb3c 	bl	80090d0 <_sbrk_r>
 8006a58:	6030      	str	r0, [r6, #0]
 8006a5a:	4621      	mov	r1, r4
 8006a5c:	4628      	mov	r0, r5
 8006a5e:	f002 fb37 	bl	80090d0 <_sbrk_r>
 8006a62:	1c43      	adds	r3, r0, #1
 8006a64:	d103      	bne.n	8006a6e <sbrk_aligned+0x26>
 8006a66:	f04f 34ff 	mov.w	r4, #4294967295
 8006a6a:	4620      	mov	r0, r4
 8006a6c:	bd70      	pop	{r4, r5, r6, pc}
 8006a6e:	1cc4      	adds	r4, r0, #3
 8006a70:	f024 0403 	bic.w	r4, r4, #3
 8006a74:	42a0      	cmp	r0, r4
 8006a76:	d0f8      	beq.n	8006a6a <sbrk_aligned+0x22>
 8006a78:	1a21      	subs	r1, r4, r0
 8006a7a:	4628      	mov	r0, r5
 8006a7c:	f002 fb28 	bl	80090d0 <_sbrk_r>
 8006a80:	3001      	adds	r0, #1
 8006a82:	d1f2      	bne.n	8006a6a <sbrk_aligned+0x22>
 8006a84:	e7ef      	b.n	8006a66 <sbrk_aligned+0x1e>
 8006a86:	bf00      	nop
 8006a88:	200005b0 	.word	0x200005b0

08006a8c <_malloc_r>:
 8006a8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a90:	1ccd      	adds	r5, r1, #3
 8006a92:	f025 0503 	bic.w	r5, r5, #3
 8006a96:	3508      	adds	r5, #8
 8006a98:	2d0c      	cmp	r5, #12
 8006a9a:	bf38      	it	cc
 8006a9c:	250c      	movcc	r5, #12
 8006a9e:	2d00      	cmp	r5, #0
 8006aa0:	4606      	mov	r6, r0
 8006aa2:	db01      	blt.n	8006aa8 <_malloc_r+0x1c>
 8006aa4:	42a9      	cmp	r1, r5
 8006aa6:	d904      	bls.n	8006ab2 <_malloc_r+0x26>
 8006aa8:	230c      	movs	r3, #12
 8006aaa:	6033      	str	r3, [r6, #0]
 8006aac:	2000      	movs	r0, #0
 8006aae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ab2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006b88 <_malloc_r+0xfc>
 8006ab6:	f000 f869 	bl	8006b8c <__malloc_lock>
 8006aba:	f8d8 3000 	ldr.w	r3, [r8]
 8006abe:	461c      	mov	r4, r3
 8006ac0:	bb44      	cbnz	r4, 8006b14 <_malloc_r+0x88>
 8006ac2:	4629      	mov	r1, r5
 8006ac4:	4630      	mov	r0, r6
 8006ac6:	f7ff ffbf 	bl	8006a48 <sbrk_aligned>
 8006aca:	1c43      	adds	r3, r0, #1
 8006acc:	4604      	mov	r4, r0
 8006ace:	d158      	bne.n	8006b82 <_malloc_r+0xf6>
 8006ad0:	f8d8 4000 	ldr.w	r4, [r8]
 8006ad4:	4627      	mov	r7, r4
 8006ad6:	2f00      	cmp	r7, #0
 8006ad8:	d143      	bne.n	8006b62 <_malloc_r+0xd6>
 8006ada:	2c00      	cmp	r4, #0
 8006adc:	d04b      	beq.n	8006b76 <_malloc_r+0xea>
 8006ade:	6823      	ldr	r3, [r4, #0]
 8006ae0:	4639      	mov	r1, r7
 8006ae2:	4630      	mov	r0, r6
 8006ae4:	eb04 0903 	add.w	r9, r4, r3
 8006ae8:	f002 faf2 	bl	80090d0 <_sbrk_r>
 8006aec:	4581      	cmp	r9, r0
 8006aee:	d142      	bne.n	8006b76 <_malloc_r+0xea>
 8006af0:	6821      	ldr	r1, [r4, #0]
 8006af2:	4630      	mov	r0, r6
 8006af4:	1a6d      	subs	r5, r5, r1
 8006af6:	4629      	mov	r1, r5
 8006af8:	f7ff ffa6 	bl	8006a48 <sbrk_aligned>
 8006afc:	3001      	adds	r0, #1
 8006afe:	d03a      	beq.n	8006b76 <_malloc_r+0xea>
 8006b00:	6823      	ldr	r3, [r4, #0]
 8006b02:	442b      	add	r3, r5
 8006b04:	6023      	str	r3, [r4, #0]
 8006b06:	f8d8 3000 	ldr.w	r3, [r8]
 8006b0a:	685a      	ldr	r2, [r3, #4]
 8006b0c:	bb62      	cbnz	r2, 8006b68 <_malloc_r+0xdc>
 8006b0e:	f8c8 7000 	str.w	r7, [r8]
 8006b12:	e00f      	b.n	8006b34 <_malloc_r+0xa8>
 8006b14:	6822      	ldr	r2, [r4, #0]
 8006b16:	1b52      	subs	r2, r2, r5
 8006b18:	d420      	bmi.n	8006b5c <_malloc_r+0xd0>
 8006b1a:	2a0b      	cmp	r2, #11
 8006b1c:	d917      	bls.n	8006b4e <_malloc_r+0xc2>
 8006b1e:	1961      	adds	r1, r4, r5
 8006b20:	42a3      	cmp	r3, r4
 8006b22:	6025      	str	r5, [r4, #0]
 8006b24:	bf18      	it	ne
 8006b26:	6059      	strne	r1, [r3, #4]
 8006b28:	6863      	ldr	r3, [r4, #4]
 8006b2a:	bf08      	it	eq
 8006b2c:	f8c8 1000 	streq.w	r1, [r8]
 8006b30:	5162      	str	r2, [r4, r5]
 8006b32:	604b      	str	r3, [r1, #4]
 8006b34:	4630      	mov	r0, r6
 8006b36:	f000 f82f 	bl	8006b98 <__malloc_unlock>
 8006b3a:	f104 000b 	add.w	r0, r4, #11
 8006b3e:	1d23      	adds	r3, r4, #4
 8006b40:	f020 0007 	bic.w	r0, r0, #7
 8006b44:	1ac2      	subs	r2, r0, r3
 8006b46:	bf1c      	itt	ne
 8006b48:	1a1b      	subne	r3, r3, r0
 8006b4a:	50a3      	strne	r3, [r4, r2]
 8006b4c:	e7af      	b.n	8006aae <_malloc_r+0x22>
 8006b4e:	6862      	ldr	r2, [r4, #4]
 8006b50:	42a3      	cmp	r3, r4
 8006b52:	bf0c      	ite	eq
 8006b54:	f8c8 2000 	streq.w	r2, [r8]
 8006b58:	605a      	strne	r2, [r3, #4]
 8006b5a:	e7eb      	b.n	8006b34 <_malloc_r+0xa8>
 8006b5c:	4623      	mov	r3, r4
 8006b5e:	6864      	ldr	r4, [r4, #4]
 8006b60:	e7ae      	b.n	8006ac0 <_malloc_r+0x34>
 8006b62:	463c      	mov	r4, r7
 8006b64:	687f      	ldr	r7, [r7, #4]
 8006b66:	e7b6      	b.n	8006ad6 <_malloc_r+0x4a>
 8006b68:	461a      	mov	r2, r3
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	42a3      	cmp	r3, r4
 8006b6e:	d1fb      	bne.n	8006b68 <_malloc_r+0xdc>
 8006b70:	2300      	movs	r3, #0
 8006b72:	6053      	str	r3, [r2, #4]
 8006b74:	e7de      	b.n	8006b34 <_malloc_r+0xa8>
 8006b76:	230c      	movs	r3, #12
 8006b78:	4630      	mov	r0, r6
 8006b7a:	6033      	str	r3, [r6, #0]
 8006b7c:	f000 f80c 	bl	8006b98 <__malloc_unlock>
 8006b80:	e794      	b.n	8006aac <_malloc_r+0x20>
 8006b82:	6005      	str	r5, [r0, #0]
 8006b84:	e7d6      	b.n	8006b34 <_malloc_r+0xa8>
 8006b86:	bf00      	nop
 8006b88:	200005b4 	.word	0x200005b4

08006b8c <__malloc_lock>:
 8006b8c:	4801      	ldr	r0, [pc, #4]	@ (8006b94 <__malloc_lock+0x8>)
 8006b8e:	f7ff b89a 	b.w	8005cc6 <__retarget_lock_acquire_recursive>
 8006b92:	bf00      	nop
 8006b94:	200005ac 	.word	0x200005ac

08006b98 <__malloc_unlock>:
 8006b98:	4801      	ldr	r0, [pc, #4]	@ (8006ba0 <__malloc_unlock+0x8>)
 8006b9a:	f7ff b895 	b.w	8005cc8 <__retarget_lock_release_recursive>
 8006b9e:	bf00      	nop
 8006ba0:	200005ac 	.word	0x200005ac

08006ba4 <_Balloc>:
 8006ba4:	b570      	push	{r4, r5, r6, lr}
 8006ba6:	69c6      	ldr	r6, [r0, #28]
 8006ba8:	4604      	mov	r4, r0
 8006baa:	460d      	mov	r5, r1
 8006bac:	b976      	cbnz	r6, 8006bcc <_Balloc+0x28>
 8006bae:	2010      	movs	r0, #16
 8006bb0:	f7ff ff42 	bl	8006a38 <malloc>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	61e0      	str	r0, [r4, #28]
 8006bb8:	b920      	cbnz	r0, 8006bc4 <_Balloc+0x20>
 8006bba:	216b      	movs	r1, #107	@ 0x6b
 8006bbc:	4b17      	ldr	r3, [pc, #92]	@ (8006c1c <_Balloc+0x78>)
 8006bbe:	4818      	ldr	r0, [pc, #96]	@ (8006c20 <_Balloc+0x7c>)
 8006bc0:	f002 faaa 	bl	8009118 <__assert_func>
 8006bc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bc8:	6006      	str	r6, [r0, #0]
 8006bca:	60c6      	str	r6, [r0, #12]
 8006bcc:	69e6      	ldr	r6, [r4, #28]
 8006bce:	68f3      	ldr	r3, [r6, #12]
 8006bd0:	b183      	cbz	r3, 8006bf4 <_Balloc+0x50>
 8006bd2:	69e3      	ldr	r3, [r4, #28]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006bda:	b9b8      	cbnz	r0, 8006c0c <_Balloc+0x68>
 8006bdc:	2101      	movs	r1, #1
 8006bde:	fa01 f605 	lsl.w	r6, r1, r5
 8006be2:	1d72      	adds	r2, r6, #5
 8006be4:	4620      	mov	r0, r4
 8006be6:	0092      	lsls	r2, r2, #2
 8006be8:	f002 fab4 	bl	8009154 <_calloc_r>
 8006bec:	b160      	cbz	r0, 8006c08 <_Balloc+0x64>
 8006bee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006bf2:	e00e      	b.n	8006c12 <_Balloc+0x6e>
 8006bf4:	2221      	movs	r2, #33	@ 0x21
 8006bf6:	2104      	movs	r1, #4
 8006bf8:	4620      	mov	r0, r4
 8006bfa:	f002 faab 	bl	8009154 <_calloc_r>
 8006bfe:	69e3      	ldr	r3, [r4, #28]
 8006c00:	60f0      	str	r0, [r6, #12]
 8006c02:	68db      	ldr	r3, [r3, #12]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1e4      	bne.n	8006bd2 <_Balloc+0x2e>
 8006c08:	2000      	movs	r0, #0
 8006c0a:	bd70      	pop	{r4, r5, r6, pc}
 8006c0c:	6802      	ldr	r2, [r0, #0]
 8006c0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c12:	2300      	movs	r3, #0
 8006c14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c18:	e7f7      	b.n	8006c0a <_Balloc+0x66>
 8006c1a:	bf00      	nop
 8006c1c:	0800ac76 	.word	0x0800ac76
 8006c20:	0800acf6 	.word	0x0800acf6

08006c24 <_Bfree>:
 8006c24:	b570      	push	{r4, r5, r6, lr}
 8006c26:	69c6      	ldr	r6, [r0, #28]
 8006c28:	4605      	mov	r5, r0
 8006c2a:	460c      	mov	r4, r1
 8006c2c:	b976      	cbnz	r6, 8006c4c <_Bfree+0x28>
 8006c2e:	2010      	movs	r0, #16
 8006c30:	f7ff ff02 	bl	8006a38 <malloc>
 8006c34:	4602      	mov	r2, r0
 8006c36:	61e8      	str	r0, [r5, #28]
 8006c38:	b920      	cbnz	r0, 8006c44 <_Bfree+0x20>
 8006c3a:	218f      	movs	r1, #143	@ 0x8f
 8006c3c:	4b08      	ldr	r3, [pc, #32]	@ (8006c60 <_Bfree+0x3c>)
 8006c3e:	4809      	ldr	r0, [pc, #36]	@ (8006c64 <_Bfree+0x40>)
 8006c40:	f002 fa6a 	bl	8009118 <__assert_func>
 8006c44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c48:	6006      	str	r6, [r0, #0]
 8006c4a:	60c6      	str	r6, [r0, #12]
 8006c4c:	b13c      	cbz	r4, 8006c5e <_Bfree+0x3a>
 8006c4e:	69eb      	ldr	r3, [r5, #28]
 8006c50:	6862      	ldr	r2, [r4, #4]
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c58:	6021      	str	r1, [r4, #0]
 8006c5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c5e:	bd70      	pop	{r4, r5, r6, pc}
 8006c60:	0800ac76 	.word	0x0800ac76
 8006c64:	0800acf6 	.word	0x0800acf6

08006c68 <__multadd>:
 8006c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c6c:	4607      	mov	r7, r0
 8006c6e:	460c      	mov	r4, r1
 8006c70:	461e      	mov	r6, r3
 8006c72:	2000      	movs	r0, #0
 8006c74:	690d      	ldr	r5, [r1, #16]
 8006c76:	f101 0c14 	add.w	ip, r1, #20
 8006c7a:	f8dc 3000 	ldr.w	r3, [ip]
 8006c7e:	3001      	adds	r0, #1
 8006c80:	b299      	uxth	r1, r3
 8006c82:	fb02 6101 	mla	r1, r2, r1, r6
 8006c86:	0c1e      	lsrs	r6, r3, #16
 8006c88:	0c0b      	lsrs	r3, r1, #16
 8006c8a:	fb02 3306 	mla	r3, r2, r6, r3
 8006c8e:	b289      	uxth	r1, r1
 8006c90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c94:	4285      	cmp	r5, r0
 8006c96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c9a:	f84c 1b04 	str.w	r1, [ip], #4
 8006c9e:	dcec      	bgt.n	8006c7a <__multadd+0x12>
 8006ca0:	b30e      	cbz	r6, 8006ce6 <__multadd+0x7e>
 8006ca2:	68a3      	ldr	r3, [r4, #8]
 8006ca4:	42ab      	cmp	r3, r5
 8006ca6:	dc19      	bgt.n	8006cdc <__multadd+0x74>
 8006ca8:	6861      	ldr	r1, [r4, #4]
 8006caa:	4638      	mov	r0, r7
 8006cac:	3101      	adds	r1, #1
 8006cae:	f7ff ff79 	bl	8006ba4 <_Balloc>
 8006cb2:	4680      	mov	r8, r0
 8006cb4:	b928      	cbnz	r0, 8006cc2 <__multadd+0x5a>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	21ba      	movs	r1, #186	@ 0xba
 8006cba:	4b0c      	ldr	r3, [pc, #48]	@ (8006cec <__multadd+0x84>)
 8006cbc:	480c      	ldr	r0, [pc, #48]	@ (8006cf0 <__multadd+0x88>)
 8006cbe:	f002 fa2b 	bl	8009118 <__assert_func>
 8006cc2:	6922      	ldr	r2, [r4, #16]
 8006cc4:	f104 010c 	add.w	r1, r4, #12
 8006cc8:	3202      	adds	r2, #2
 8006cca:	0092      	lsls	r2, r2, #2
 8006ccc:	300c      	adds	r0, #12
 8006cce:	f002 fa0f 	bl	80090f0 <memcpy>
 8006cd2:	4621      	mov	r1, r4
 8006cd4:	4638      	mov	r0, r7
 8006cd6:	f7ff ffa5 	bl	8006c24 <_Bfree>
 8006cda:	4644      	mov	r4, r8
 8006cdc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ce0:	3501      	adds	r5, #1
 8006ce2:	615e      	str	r6, [r3, #20]
 8006ce4:	6125      	str	r5, [r4, #16]
 8006ce6:	4620      	mov	r0, r4
 8006ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cec:	0800ace5 	.word	0x0800ace5
 8006cf0:	0800acf6 	.word	0x0800acf6

08006cf4 <__s2b>:
 8006cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cf8:	4615      	mov	r5, r2
 8006cfa:	2209      	movs	r2, #9
 8006cfc:	461f      	mov	r7, r3
 8006cfe:	3308      	adds	r3, #8
 8006d00:	460c      	mov	r4, r1
 8006d02:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d06:	4606      	mov	r6, r0
 8006d08:	2201      	movs	r2, #1
 8006d0a:	2100      	movs	r1, #0
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	db09      	blt.n	8006d24 <__s2b+0x30>
 8006d10:	4630      	mov	r0, r6
 8006d12:	f7ff ff47 	bl	8006ba4 <_Balloc>
 8006d16:	b940      	cbnz	r0, 8006d2a <__s2b+0x36>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	21d3      	movs	r1, #211	@ 0xd3
 8006d1c:	4b18      	ldr	r3, [pc, #96]	@ (8006d80 <__s2b+0x8c>)
 8006d1e:	4819      	ldr	r0, [pc, #100]	@ (8006d84 <__s2b+0x90>)
 8006d20:	f002 f9fa 	bl	8009118 <__assert_func>
 8006d24:	0052      	lsls	r2, r2, #1
 8006d26:	3101      	adds	r1, #1
 8006d28:	e7f0      	b.n	8006d0c <__s2b+0x18>
 8006d2a:	9b08      	ldr	r3, [sp, #32]
 8006d2c:	2d09      	cmp	r5, #9
 8006d2e:	6143      	str	r3, [r0, #20]
 8006d30:	f04f 0301 	mov.w	r3, #1
 8006d34:	6103      	str	r3, [r0, #16]
 8006d36:	dd16      	ble.n	8006d66 <__s2b+0x72>
 8006d38:	f104 0909 	add.w	r9, r4, #9
 8006d3c:	46c8      	mov	r8, r9
 8006d3e:	442c      	add	r4, r5
 8006d40:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006d44:	4601      	mov	r1, r0
 8006d46:	220a      	movs	r2, #10
 8006d48:	4630      	mov	r0, r6
 8006d4a:	3b30      	subs	r3, #48	@ 0x30
 8006d4c:	f7ff ff8c 	bl	8006c68 <__multadd>
 8006d50:	45a0      	cmp	r8, r4
 8006d52:	d1f5      	bne.n	8006d40 <__s2b+0x4c>
 8006d54:	f1a5 0408 	sub.w	r4, r5, #8
 8006d58:	444c      	add	r4, r9
 8006d5a:	1b2d      	subs	r5, r5, r4
 8006d5c:	1963      	adds	r3, r4, r5
 8006d5e:	42bb      	cmp	r3, r7
 8006d60:	db04      	blt.n	8006d6c <__s2b+0x78>
 8006d62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d66:	2509      	movs	r5, #9
 8006d68:	340a      	adds	r4, #10
 8006d6a:	e7f6      	b.n	8006d5a <__s2b+0x66>
 8006d6c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006d70:	4601      	mov	r1, r0
 8006d72:	220a      	movs	r2, #10
 8006d74:	4630      	mov	r0, r6
 8006d76:	3b30      	subs	r3, #48	@ 0x30
 8006d78:	f7ff ff76 	bl	8006c68 <__multadd>
 8006d7c:	e7ee      	b.n	8006d5c <__s2b+0x68>
 8006d7e:	bf00      	nop
 8006d80:	0800ace5 	.word	0x0800ace5
 8006d84:	0800acf6 	.word	0x0800acf6

08006d88 <__hi0bits>:
 8006d88:	4603      	mov	r3, r0
 8006d8a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006d8e:	bf3a      	itte	cc
 8006d90:	0403      	lslcc	r3, r0, #16
 8006d92:	2010      	movcc	r0, #16
 8006d94:	2000      	movcs	r0, #0
 8006d96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d9a:	bf3c      	itt	cc
 8006d9c:	021b      	lslcc	r3, r3, #8
 8006d9e:	3008      	addcc	r0, #8
 8006da0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006da4:	bf3c      	itt	cc
 8006da6:	011b      	lslcc	r3, r3, #4
 8006da8:	3004      	addcc	r0, #4
 8006daa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dae:	bf3c      	itt	cc
 8006db0:	009b      	lslcc	r3, r3, #2
 8006db2:	3002      	addcc	r0, #2
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	db05      	blt.n	8006dc4 <__hi0bits+0x3c>
 8006db8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006dbc:	f100 0001 	add.w	r0, r0, #1
 8006dc0:	bf08      	it	eq
 8006dc2:	2020      	moveq	r0, #32
 8006dc4:	4770      	bx	lr

08006dc6 <__lo0bits>:
 8006dc6:	6803      	ldr	r3, [r0, #0]
 8006dc8:	4602      	mov	r2, r0
 8006dca:	f013 0007 	ands.w	r0, r3, #7
 8006dce:	d00b      	beq.n	8006de8 <__lo0bits+0x22>
 8006dd0:	07d9      	lsls	r1, r3, #31
 8006dd2:	d421      	bmi.n	8006e18 <__lo0bits+0x52>
 8006dd4:	0798      	lsls	r0, r3, #30
 8006dd6:	bf49      	itett	mi
 8006dd8:	085b      	lsrmi	r3, r3, #1
 8006dda:	089b      	lsrpl	r3, r3, #2
 8006ddc:	2001      	movmi	r0, #1
 8006dde:	6013      	strmi	r3, [r2, #0]
 8006de0:	bf5c      	itt	pl
 8006de2:	2002      	movpl	r0, #2
 8006de4:	6013      	strpl	r3, [r2, #0]
 8006de6:	4770      	bx	lr
 8006de8:	b299      	uxth	r1, r3
 8006dea:	b909      	cbnz	r1, 8006df0 <__lo0bits+0x2a>
 8006dec:	2010      	movs	r0, #16
 8006dee:	0c1b      	lsrs	r3, r3, #16
 8006df0:	b2d9      	uxtb	r1, r3
 8006df2:	b909      	cbnz	r1, 8006df8 <__lo0bits+0x32>
 8006df4:	3008      	adds	r0, #8
 8006df6:	0a1b      	lsrs	r3, r3, #8
 8006df8:	0719      	lsls	r1, r3, #28
 8006dfa:	bf04      	itt	eq
 8006dfc:	091b      	lsreq	r3, r3, #4
 8006dfe:	3004      	addeq	r0, #4
 8006e00:	0799      	lsls	r1, r3, #30
 8006e02:	bf04      	itt	eq
 8006e04:	089b      	lsreq	r3, r3, #2
 8006e06:	3002      	addeq	r0, #2
 8006e08:	07d9      	lsls	r1, r3, #31
 8006e0a:	d403      	bmi.n	8006e14 <__lo0bits+0x4e>
 8006e0c:	085b      	lsrs	r3, r3, #1
 8006e0e:	f100 0001 	add.w	r0, r0, #1
 8006e12:	d003      	beq.n	8006e1c <__lo0bits+0x56>
 8006e14:	6013      	str	r3, [r2, #0]
 8006e16:	4770      	bx	lr
 8006e18:	2000      	movs	r0, #0
 8006e1a:	4770      	bx	lr
 8006e1c:	2020      	movs	r0, #32
 8006e1e:	4770      	bx	lr

08006e20 <__i2b>:
 8006e20:	b510      	push	{r4, lr}
 8006e22:	460c      	mov	r4, r1
 8006e24:	2101      	movs	r1, #1
 8006e26:	f7ff febd 	bl	8006ba4 <_Balloc>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	b928      	cbnz	r0, 8006e3a <__i2b+0x1a>
 8006e2e:	f240 1145 	movw	r1, #325	@ 0x145
 8006e32:	4b04      	ldr	r3, [pc, #16]	@ (8006e44 <__i2b+0x24>)
 8006e34:	4804      	ldr	r0, [pc, #16]	@ (8006e48 <__i2b+0x28>)
 8006e36:	f002 f96f 	bl	8009118 <__assert_func>
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	6144      	str	r4, [r0, #20]
 8006e3e:	6103      	str	r3, [r0, #16]
 8006e40:	bd10      	pop	{r4, pc}
 8006e42:	bf00      	nop
 8006e44:	0800ace5 	.word	0x0800ace5
 8006e48:	0800acf6 	.word	0x0800acf6

08006e4c <__multiply>:
 8006e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e50:	4617      	mov	r7, r2
 8006e52:	690a      	ldr	r2, [r1, #16]
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	4689      	mov	r9, r1
 8006e58:	429a      	cmp	r2, r3
 8006e5a:	bfa2      	ittt	ge
 8006e5c:	463b      	movge	r3, r7
 8006e5e:	460f      	movge	r7, r1
 8006e60:	4699      	movge	r9, r3
 8006e62:	693d      	ldr	r5, [r7, #16]
 8006e64:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	6879      	ldr	r1, [r7, #4]
 8006e6c:	eb05 060a 	add.w	r6, r5, sl
 8006e70:	42b3      	cmp	r3, r6
 8006e72:	b085      	sub	sp, #20
 8006e74:	bfb8      	it	lt
 8006e76:	3101      	addlt	r1, #1
 8006e78:	f7ff fe94 	bl	8006ba4 <_Balloc>
 8006e7c:	b930      	cbnz	r0, 8006e8c <__multiply+0x40>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006e84:	4b40      	ldr	r3, [pc, #256]	@ (8006f88 <__multiply+0x13c>)
 8006e86:	4841      	ldr	r0, [pc, #260]	@ (8006f8c <__multiply+0x140>)
 8006e88:	f002 f946 	bl	8009118 <__assert_func>
 8006e8c:	f100 0414 	add.w	r4, r0, #20
 8006e90:	4623      	mov	r3, r4
 8006e92:	2200      	movs	r2, #0
 8006e94:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006e98:	4573      	cmp	r3, lr
 8006e9a:	d320      	bcc.n	8006ede <__multiply+0x92>
 8006e9c:	f107 0814 	add.w	r8, r7, #20
 8006ea0:	f109 0114 	add.w	r1, r9, #20
 8006ea4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006ea8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006eac:	9302      	str	r3, [sp, #8]
 8006eae:	1beb      	subs	r3, r5, r7
 8006eb0:	3b15      	subs	r3, #21
 8006eb2:	f023 0303 	bic.w	r3, r3, #3
 8006eb6:	3304      	adds	r3, #4
 8006eb8:	3715      	adds	r7, #21
 8006eba:	42bd      	cmp	r5, r7
 8006ebc:	bf38      	it	cc
 8006ebe:	2304      	movcc	r3, #4
 8006ec0:	9301      	str	r3, [sp, #4]
 8006ec2:	9b02      	ldr	r3, [sp, #8]
 8006ec4:	9103      	str	r1, [sp, #12]
 8006ec6:	428b      	cmp	r3, r1
 8006ec8:	d80c      	bhi.n	8006ee4 <__multiply+0x98>
 8006eca:	2e00      	cmp	r6, #0
 8006ecc:	dd03      	ble.n	8006ed6 <__multiply+0x8a>
 8006ece:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d055      	beq.n	8006f82 <__multiply+0x136>
 8006ed6:	6106      	str	r6, [r0, #16]
 8006ed8:	b005      	add	sp, #20
 8006eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ede:	f843 2b04 	str.w	r2, [r3], #4
 8006ee2:	e7d9      	b.n	8006e98 <__multiply+0x4c>
 8006ee4:	f8b1 a000 	ldrh.w	sl, [r1]
 8006ee8:	f1ba 0f00 	cmp.w	sl, #0
 8006eec:	d01f      	beq.n	8006f2e <__multiply+0xe2>
 8006eee:	46c4      	mov	ip, r8
 8006ef0:	46a1      	mov	r9, r4
 8006ef2:	2700      	movs	r7, #0
 8006ef4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006ef8:	f8d9 3000 	ldr.w	r3, [r9]
 8006efc:	fa1f fb82 	uxth.w	fp, r2
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	fb0a 330b 	mla	r3, sl, fp, r3
 8006f06:	443b      	add	r3, r7
 8006f08:	f8d9 7000 	ldr.w	r7, [r9]
 8006f0c:	0c12      	lsrs	r2, r2, #16
 8006f0e:	0c3f      	lsrs	r7, r7, #16
 8006f10:	fb0a 7202 	mla	r2, sl, r2, r7
 8006f14:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006f18:	b29b      	uxth	r3, r3
 8006f1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f1e:	4565      	cmp	r5, ip
 8006f20:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006f24:	f849 3b04 	str.w	r3, [r9], #4
 8006f28:	d8e4      	bhi.n	8006ef4 <__multiply+0xa8>
 8006f2a:	9b01      	ldr	r3, [sp, #4]
 8006f2c:	50e7      	str	r7, [r4, r3]
 8006f2e:	9b03      	ldr	r3, [sp, #12]
 8006f30:	3104      	adds	r1, #4
 8006f32:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006f36:	f1b9 0f00 	cmp.w	r9, #0
 8006f3a:	d020      	beq.n	8006f7e <__multiply+0x132>
 8006f3c:	4647      	mov	r7, r8
 8006f3e:	46a4      	mov	ip, r4
 8006f40:	f04f 0a00 	mov.w	sl, #0
 8006f44:	6823      	ldr	r3, [r4, #0]
 8006f46:	f8b7 b000 	ldrh.w	fp, [r7]
 8006f4a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	fb09 220b 	mla	r2, r9, fp, r2
 8006f54:	4452      	add	r2, sl
 8006f56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f5a:	f84c 3b04 	str.w	r3, [ip], #4
 8006f5e:	f857 3b04 	ldr.w	r3, [r7], #4
 8006f62:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f66:	f8bc 3000 	ldrh.w	r3, [ip]
 8006f6a:	42bd      	cmp	r5, r7
 8006f6c:	fb09 330a 	mla	r3, r9, sl, r3
 8006f70:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006f74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f78:	d8e5      	bhi.n	8006f46 <__multiply+0xfa>
 8006f7a:	9a01      	ldr	r2, [sp, #4]
 8006f7c:	50a3      	str	r3, [r4, r2]
 8006f7e:	3404      	adds	r4, #4
 8006f80:	e79f      	b.n	8006ec2 <__multiply+0x76>
 8006f82:	3e01      	subs	r6, #1
 8006f84:	e7a1      	b.n	8006eca <__multiply+0x7e>
 8006f86:	bf00      	nop
 8006f88:	0800ace5 	.word	0x0800ace5
 8006f8c:	0800acf6 	.word	0x0800acf6

08006f90 <__pow5mult>:
 8006f90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f94:	4615      	mov	r5, r2
 8006f96:	f012 0203 	ands.w	r2, r2, #3
 8006f9a:	4607      	mov	r7, r0
 8006f9c:	460e      	mov	r6, r1
 8006f9e:	d007      	beq.n	8006fb0 <__pow5mult+0x20>
 8006fa0:	4c25      	ldr	r4, [pc, #148]	@ (8007038 <__pow5mult+0xa8>)
 8006fa2:	3a01      	subs	r2, #1
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006faa:	f7ff fe5d 	bl	8006c68 <__multadd>
 8006fae:	4606      	mov	r6, r0
 8006fb0:	10ad      	asrs	r5, r5, #2
 8006fb2:	d03d      	beq.n	8007030 <__pow5mult+0xa0>
 8006fb4:	69fc      	ldr	r4, [r7, #28]
 8006fb6:	b97c      	cbnz	r4, 8006fd8 <__pow5mult+0x48>
 8006fb8:	2010      	movs	r0, #16
 8006fba:	f7ff fd3d 	bl	8006a38 <malloc>
 8006fbe:	4602      	mov	r2, r0
 8006fc0:	61f8      	str	r0, [r7, #28]
 8006fc2:	b928      	cbnz	r0, 8006fd0 <__pow5mult+0x40>
 8006fc4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006fc8:	4b1c      	ldr	r3, [pc, #112]	@ (800703c <__pow5mult+0xac>)
 8006fca:	481d      	ldr	r0, [pc, #116]	@ (8007040 <__pow5mult+0xb0>)
 8006fcc:	f002 f8a4 	bl	8009118 <__assert_func>
 8006fd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006fd4:	6004      	str	r4, [r0, #0]
 8006fd6:	60c4      	str	r4, [r0, #12]
 8006fd8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006fdc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006fe0:	b94c      	cbnz	r4, 8006ff6 <__pow5mult+0x66>
 8006fe2:	f240 2171 	movw	r1, #625	@ 0x271
 8006fe6:	4638      	mov	r0, r7
 8006fe8:	f7ff ff1a 	bl	8006e20 <__i2b>
 8006fec:	2300      	movs	r3, #0
 8006fee:	4604      	mov	r4, r0
 8006ff0:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ff4:	6003      	str	r3, [r0, #0]
 8006ff6:	f04f 0900 	mov.w	r9, #0
 8006ffa:	07eb      	lsls	r3, r5, #31
 8006ffc:	d50a      	bpl.n	8007014 <__pow5mult+0x84>
 8006ffe:	4631      	mov	r1, r6
 8007000:	4622      	mov	r2, r4
 8007002:	4638      	mov	r0, r7
 8007004:	f7ff ff22 	bl	8006e4c <__multiply>
 8007008:	4680      	mov	r8, r0
 800700a:	4631      	mov	r1, r6
 800700c:	4638      	mov	r0, r7
 800700e:	f7ff fe09 	bl	8006c24 <_Bfree>
 8007012:	4646      	mov	r6, r8
 8007014:	106d      	asrs	r5, r5, #1
 8007016:	d00b      	beq.n	8007030 <__pow5mult+0xa0>
 8007018:	6820      	ldr	r0, [r4, #0]
 800701a:	b938      	cbnz	r0, 800702c <__pow5mult+0x9c>
 800701c:	4622      	mov	r2, r4
 800701e:	4621      	mov	r1, r4
 8007020:	4638      	mov	r0, r7
 8007022:	f7ff ff13 	bl	8006e4c <__multiply>
 8007026:	6020      	str	r0, [r4, #0]
 8007028:	f8c0 9000 	str.w	r9, [r0]
 800702c:	4604      	mov	r4, r0
 800702e:	e7e4      	b.n	8006ffa <__pow5mult+0x6a>
 8007030:	4630      	mov	r0, r6
 8007032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007036:	bf00      	nop
 8007038:	0800ae24 	.word	0x0800ae24
 800703c:	0800ac76 	.word	0x0800ac76
 8007040:	0800acf6 	.word	0x0800acf6

08007044 <__lshift>:
 8007044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007048:	460c      	mov	r4, r1
 800704a:	4607      	mov	r7, r0
 800704c:	4691      	mov	r9, r2
 800704e:	6923      	ldr	r3, [r4, #16]
 8007050:	6849      	ldr	r1, [r1, #4]
 8007052:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007056:	68a3      	ldr	r3, [r4, #8]
 8007058:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800705c:	f108 0601 	add.w	r6, r8, #1
 8007060:	42b3      	cmp	r3, r6
 8007062:	db0b      	blt.n	800707c <__lshift+0x38>
 8007064:	4638      	mov	r0, r7
 8007066:	f7ff fd9d 	bl	8006ba4 <_Balloc>
 800706a:	4605      	mov	r5, r0
 800706c:	b948      	cbnz	r0, 8007082 <__lshift+0x3e>
 800706e:	4602      	mov	r2, r0
 8007070:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007074:	4b27      	ldr	r3, [pc, #156]	@ (8007114 <__lshift+0xd0>)
 8007076:	4828      	ldr	r0, [pc, #160]	@ (8007118 <__lshift+0xd4>)
 8007078:	f002 f84e 	bl	8009118 <__assert_func>
 800707c:	3101      	adds	r1, #1
 800707e:	005b      	lsls	r3, r3, #1
 8007080:	e7ee      	b.n	8007060 <__lshift+0x1c>
 8007082:	2300      	movs	r3, #0
 8007084:	f100 0114 	add.w	r1, r0, #20
 8007088:	f100 0210 	add.w	r2, r0, #16
 800708c:	4618      	mov	r0, r3
 800708e:	4553      	cmp	r3, sl
 8007090:	db33      	blt.n	80070fa <__lshift+0xb6>
 8007092:	6920      	ldr	r0, [r4, #16]
 8007094:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007098:	f104 0314 	add.w	r3, r4, #20
 800709c:	f019 091f 	ands.w	r9, r9, #31
 80070a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80070a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80070a8:	d02b      	beq.n	8007102 <__lshift+0xbe>
 80070aa:	468a      	mov	sl, r1
 80070ac:	2200      	movs	r2, #0
 80070ae:	f1c9 0e20 	rsb	lr, r9, #32
 80070b2:	6818      	ldr	r0, [r3, #0]
 80070b4:	fa00 f009 	lsl.w	r0, r0, r9
 80070b8:	4310      	orrs	r0, r2
 80070ba:	f84a 0b04 	str.w	r0, [sl], #4
 80070be:	f853 2b04 	ldr.w	r2, [r3], #4
 80070c2:	459c      	cmp	ip, r3
 80070c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80070c8:	d8f3      	bhi.n	80070b2 <__lshift+0x6e>
 80070ca:	ebac 0304 	sub.w	r3, ip, r4
 80070ce:	3b15      	subs	r3, #21
 80070d0:	f023 0303 	bic.w	r3, r3, #3
 80070d4:	3304      	adds	r3, #4
 80070d6:	f104 0015 	add.w	r0, r4, #21
 80070da:	4560      	cmp	r0, ip
 80070dc:	bf88      	it	hi
 80070de:	2304      	movhi	r3, #4
 80070e0:	50ca      	str	r2, [r1, r3]
 80070e2:	b10a      	cbz	r2, 80070e8 <__lshift+0xa4>
 80070e4:	f108 0602 	add.w	r6, r8, #2
 80070e8:	3e01      	subs	r6, #1
 80070ea:	4638      	mov	r0, r7
 80070ec:	4621      	mov	r1, r4
 80070ee:	612e      	str	r6, [r5, #16]
 80070f0:	f7ff fd98 	bl	8006c24 <_Bfree>
 80070f4:	4628      	mov	r0, r5
 80070f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80070fe:	3301      	adds	r3, #1
 8007100:	e7c5      	b.n	800708e <__lshift+0x4a>
 8007102:	3904      	subs	r1, #4
 8007104:	f853 2b04 	ldr.w	r2, [r3], #4
 8007108:	459c      	cmp	ip, r3
 800710a:	f841 2f04 	str.w	r2, [r1, #4]!
 800710e:	d8f9      	bhi.n	8007104 <__lshift+0xc0>
 8007110:	e7ea      	b.n	80070e8 <__lshift+0xa4>
 8007112:	bf00      	nop
 8007114:	0800ace5 	.word	0x0800ace5
 8007118:	0800acf6 	.word	0x0800acf6

0800711c <__mcmp>:
 800711c:	4603      	mov	r3, r0
 800711e:	690a      	ldr	r2, [r1, #16]
 8007120:	6900      	ldr	r0, [r0, #16]
 8007122:	b530      	push	{r4, r5, lr}
 8007124:	1a80      	subs	r0, r0, r2
 8007126:	d10e      	bne.n	8007146 <__mcmp+0x2a>
 8007128:	3314      	adds	r3, #20
 800712a:	3114      	adds	r1, #20
 800712c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007130:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007134:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007138:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800713c:	4295      	cmp	r5, r2
 800713e:	d003      	beq.n	8007148 <__mcmp+0x2c>
 8007140:	d205      	bcs.n	800714e <__mcmp+0x32>
 8007142:	f04f 30ff 	mov.w	r0, #4294967295
 8007146:	bd30      	pop	{r4, r5, pc}
 8007148:	42a3      	cmp	r3, r4
 800714a:	d3f3      	bcc.n	8007134 <__mcmp+0x18>
 800714c:	e7fb      	b.n	8007146 <__mcmp+0x2a>
 800714e:	2001      	movs	r0, #1
 8007150:	e7f9      	b.n	8007146 <__mcmp+0x2a>
	...

08007154 <__mdiff>:
 8007154:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007158:	4689      	mov	r9, r1
 800715a:	4606      	mov	r6, r0
 800715c:	4611      	mov	r1, r2
 800715e:	4648      	mov	r0, r9
 8007160:	4614      	mov	r4, r2
 8007162:	f7ff ffdb 	bl	800711c <__mcmp>
 8007166:	1e05      	subs	r5, r0, #0
 8007168:	d112      	bne.n	8007190 <__mdiff+0x3c>
 800716a:	4629      	mov	r1, r5
 800716c:	4630      	mov	r0, r6
 800716e:	f7ff fd19 	bl	8006ba4 <_Balloc>
 8007172:	4602      	mov	r2, r0
 8007174:	b928      	cbnz	r0, 8007182 <__mdiff+0x2e>
 8007176:	f240 2137 	movw	r1, #567	@ 0x237
 800717a:	4b3e      	ldr	r3, [pc, #248]	@ (8007274 <__mdiff+0x120>)
 800717c:	483e      	ldr	r0, [pc, #248]	@ (8007278 <__mdiff+0x124>)
 800717e:	f001 ffcb 	bl	8009118 <__assert_func>
 8007182:	2301      	movs	r3, #1
 8007184:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007188:	4610      	mov	r0, r2
 800718a:	b003      	add	sp, #12
 800718c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007190:	bfbc      	itt	lt
 8007192:	464b      	movlt	r3, r9
 8007194:	46a1      	movlt	r9, r4
 8007196:	4630      	mov	r0, r6
 8007198:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800719c:	bfba      	itte	lt
 800719e:	461c      	movlt	r4, r3
 80071a0:	2501      	movlt	r5, #1
 80071a2:	2500      	movge	r5, #0
 80071a4:	f7ff fcfe 	bl	8006ba4 <_Balloc>
 80071a8:	4602      	mov	r2, r0
 80071aa:	b918      	cbnz	r0, 80071b4 <__mdiff+0x60>
 80071ac:	f240 2145 	movw	r1, #581	@ 0x245
 80071b0:	4b30      	ldr	r3, [pc, #192]	@ (8007274 <__mdiff+0x120>)
 80071b2:	e7e3      	b.n	800717c <__mdiff+0x28>
 80071b4:	f100 0b14 	add.w	fp, r0, #20
 80071b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80071bc:	f109 0310 	add.w	r3, r9, #16
 80071c0:	60c5      	str	r5, [r0, #12]
 80071c2:	f04f 0c00 	mov.w	ip, #0
 80071c6:	f109 0514 	add.w	r5, r9, #20
 80071ca:	46d9      	mov	r9, fp
 80071cc:	6926      	ldr	r6, [r4, #16]
 80071ce:	f104 0e14 	add.w	lr, r4, #20
 80071d2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80071d6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80071da:	9301      	str	r3, [sp, #4]
 80071dc:	9b01      	ldr	r3, [sp, #4]
 80071de:	f85e 0b04 	ldr.w	r0, [lr], #4
 80071e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80071e6:	b281      	uxth	r1, r0
 80071e8:	9301      	str	r3, [sp, #4]
 80071ea:	fa1f f38a 	uxth.w	r3, sl
 80071ee:	1a5b      	subs	r3, r3, r1
 80071f0:	0c00      	lsrs	r0, r0, #16
 80071f2:	4463      	add	r3, ip
 80071f4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80071f8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007202:	4576      	cmp	r6, lr
 8007204:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007208:	f849 3b04 	str.w	r3, [r9], #4
 800720c:	d8e6      	bhi.n	80071dc <__mdiff+0x88>
 800720e:	1b33      	subs	r3, r6, r4
 8007210:	3b15      	subs	r3, #21
 8007212:	f023 0303 	bic.w	r3, r3, #3
 8007216:	3415      	adds	r4, #21
 8007218:	3304      	adds	r3, #4
 800721a:	42a6      	cmp	r6, r4
 800721c:	bf38      	it	cc
 800721e:	2304      	movcc	r3, #4
 8007220:	441d      	add	r5, r3
 8007222:	445b      	add	r3, fp
 8007224:	461e      	mov	r6, r3
 8007226:	462c      	mov	r4, r5
 8007228:	4544      	cmp	r4, r8
 800722a:	d30e      	bcc.n	800724a <__mdiff+0xf6>
 800722c:	f108 0103 	add.w	r1, r8, #3
 8007230:	1b49      	subs	r1, r1, r5
 8007232:	f021 0103 	bic.w	r1, r1, #3
 8007236:	3d03      	subs	r5, #3
 8007238:	45a8      	cmp	r8, r5
 800723a:	bf38      	it	cc
 800723c:	2100      	movcc	r1, #0
 800723e:	440b      	add	r3, r1
 8007240:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007244:	b199      	cbz	r1, 800726e <__mdiff+0x11a>
 8007246:	6117      	str	r7, [r2, #16]
 8007248:	e79e      	b.n	8007188 <__mdiff+0x34>
 800724a:	46e6      	mov	lr, ip
 800724c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007250:	fa1f fc81 	uxth.w	ip, r1
 8007254:	44f4      	add	ip, lr
 8007256:	0c08      	lsrs	r0, r1, #16
 8007258:	4471      	add	r1, lr
 800725a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800725e:	b289      	uxth	r1, r1
 8007260:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007264:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007268:	f846 1b04 	str.w	r1, [r6], #4
 800726c:	e7dc      	b.n	8007228 <__mdiff+0xd4>
 800726e:	3f01      	subs	r7, #1
 8007270:	e7e6      	b.n	8007240 <__mdiff+0xec>
 8007272:	bf00      	nop
 8007274:	0800ace5 	.word	0x0800ace5
 8007278:	0800acf6 	.word	0x0800acf6

0800727c <__ulp>:
 800727c:	4b0e      	ldr	r3, [pc, #56]	@ (80072b8 <__ulp+0x3c>)
 800727e:	400b      	ands	r3, r1
 8007280:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007284:	2b00      	cmp	r3, #0
 8007286:	dc08      	bgt.n	800729a <__ulp+0x1e>
 8007288:	425b      	negs	r3, r3
 800728a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800728e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007292:	da04      	bge.n	800729e <__ulp+0x22>
 8007294:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007298:	4113      	asrs	r3, r2
 800729a:	2200      	movs	r2, #0
 800729c:	e008      	b.n	80072b0 <__ulp+0x34>
 800729e:	f1a2 0314 	sub.w	r3, r2, #20
 80072a2:	2b1e      	cmp	r3, #30
 80072a4:	bfd6      	itet	le
 80072a6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80072aa:	2201      	movgt	r2, #1
 80072ac:	40da      	lsrle	r2, r3
 80072ae:	2300      	movs	r3, #0
 80072b0:	4619      	mov	r1, r3
 80072b2:	4610      	mov	r0, r2
 80072b4:	4770      	bx	lr
 80072b6:	bf00      	nop
 80072b8:	7ff00000 	.word	0x7ff00000

080072bc <__b2d>:
 80072bc:	6902      	ldr	r2, [r0, #16]
 80072be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072c0:	f100 0614 	add.w	r6, r0, #20
 80072c4:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80072c8:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80072cc:	4f1e      	ldr	r7, [pc, #120]	@ (8007348 <__b2d+0x8c>)
 80072ce:	4620      	mov	r0, r4
 80072d0:	f7ff fd5a 	bl	8006d88 <__hi0bits>
 80072d4:	4603      	mov	r3, r0
 80072d6:	f1c0 0020 	rsb	r0, r0, #32
 80072da:	2b0a      	cmp	r3, #10
 80072dc:	f1a2 0504 	sub.w	r5, r2, #4
 80072e0:	6008      	str	r0, [r1, #0]
 80072e2:	dc12      	bgt.n	800730a <__b2d+0x4e>
 80072e4:	42ae      	cmp	r6, r5
 80072e6:	bf2c      	ite	cs
 80072e8:	2200      	movcs	r2, #0
 80072ea:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80072ee:	f1c3 0c0b 	rsb	ip, r3, #11
 80072f2:	3315      	adds	r3, #21
 80072f4:	fa24 fe0c 	lsr.w	lr, r4, ip
 80072f8:	fa04 f303 	lsl.w	r3, r4, r3
 80072fc:	fa22 f20c 	lsr.w	r2, r2, ip
 8007300:	ea4e 0107 	orr.w	r1, lr, r7
 8007304:	431a      	orrs	r2, r3
 8007306:	4610      	mov	r0, r2
 8007308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800730a:	42ae      	cmp	r6, r5
 800730c:	bf36      	itet	cc
 800730e:	f1a2 0508 	subcc.w	r5, r2, #8
 8007312:	2200      	movcs	r2, #0
 8007314:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007318:	3b0b      	subs	r3, #11
 800731a:	d012      	beq.n	8007342 <__b2d+0x86>
 800731c:	f1c3 0720 	rsb	r7, r3, #32
 8007320:	fa22 f107 	lsr.w	r1, r2, r7
 8007324:	409c      	lsls	r4, r3
 8007326:	430c      	orrs	r4, r1
 8007328:	42b5      	cmp	r5, r6
 800732a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800732e:	bf94      	ite	ls
 8007330:	2400      	movls	r4, #0
 8007332:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8007336:	409a      	lsls	r2, r3
 8007338:	40fc      	lsrs	r4, r7
 800733a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800733e:	4322      	orrs	r2, r4
 8007340:	e7e1      	b.n	8007306 <__b2d+0x4a>
 8007342:	ea44 0107 	orr.w	r1, r4, r7
 8007346:	e7de      	b.n	8007306 <__b2d+0x4a>
 8007348:	3ff00000 	.word	0x3ff00000

0800734c <__d2b>:
 800734c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007350:	2101      	movs	r1, #1
 8007352:	4690      	mov	r8, r2
 8007354:	4699      	mov	r9, r3
 8007356:	9e08      	ldr	r6, [sp, #32]
 8007358:	f7ff fc24 	bl	8006ba4 <_Balloc>
 800735c:	4604      	mov	r4, r0
 800735e:	b930      	cbnz	r0, 800736e <__d2b+0x22>
 8007360:	4602      	mov	r2, r0
 8007362:	f240 310f 	movw	r1, #783	@ 0x30f
 8007366:	4b23      	ldr	r3, [pc, #140]	@ (80073f4 <__d2b+0xa8>)
 8007368:	4823      	ldr	r0, [pc, #140]	@ (80073f8 <__d2b+0xac>)
 800736a:	f001 fed5 	bl	8009118 <__assert_func>
 800736e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007372:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007376:	b10d      	cbz	r5, 800737c <__d2b+0x30>
 8007378:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800737c:	9301      	str	r3, [sp, #4]
 800737e:	f1b8 0300 	subs.w	r3, r8, #0
 8007382:	d024      	beq.n	80073ce <__d2b+0x82>
 8007384:	4668      	mov	r0, sp
 8007386:	9300      	str	r3, [sp, #0]
 8007388:	f7ff fd1d 	bl	8006dc6 <__lo0bits>
 800738c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007390:	b1d8      	cbz	r0, 80073ca <__d2b+0x7e>
 8007392:	f1c0 0320 	rsb	r3, r0, #32
 8007396:	fa02 f303 	lsl.w	r3, r2, r3
 800739a:	430b      	orrs	r3, r1
 800739c:	40c2      	lsrs	r2, r0
 800739e:	6163      	str	r3, [r4, #20]
 80073a0:	9201      	str	r2, [sp, #4]
 80073a2:	9b01      	ldr	r3, [sp, #4]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	bf0c      	ite	eq
 80073a8:	2201      	moveq	r2, #1
 80073aa:	2202      	movne	r2, #2
 80073ac:	61a3      	str	r3, [r4, #24]
 80073ae:	6122      	str	r2, [r4, #16]
 80073b0:	b1ad      	cbz	r5, 80073de <__d2b+0x92>
 80073b2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80073b6:	4405      	add	r5, r0
 80073b8:	6035      	str	r5, [r6, #0]
 80073ba:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80073be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073c0:	6018      	str	r0, [r3, #0]
 80073c2:	4620      	mov	r0, r4
 80073c4:	b002      	add	sp, #8
 80073c6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80073ca:	6161      	str	r1, [r4, #20]
 80073cc:	e7e9      	b.n	80073a2 <__d2b+0x56>
 80073ce:	a801      	add	r0, sp, #4
 80073d0:	f7ff fcf9 	bl	8006dc6 <__lo0bits>
 80073d4:	9b01      	ldr	r3, [sp, #4]
 80073d6:	2201      	movs	r2, #1
 80073d8:	6163      	str	r3, [r4, #20]
 80073da:	3020      	adds	r0, #32
 80073dc:	e7e7      	b.n	80073ae <__d2b+0x62>
 80073de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80073e2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80073e6:	6030      	str	r0, [r6, #0]
 80073e8:	6918      	ldr	r0, [r3, #16]
 80073ea:	f7ff fccd 	bl	8006d88 <__hi0bits>
 80073ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80073f2:	e7e4      	b.n	80073be <__d2b+0x72>
 80073f4:	0800ace5 	.word	0x0800ace5
 80073f8:	0800acf6 	.word	0x0800acf6

080073fc <__ratio>:
 80073fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007400:	b085      	sub	sp, #20
 8007402:	e9cd 1000 	strd	r1, r0, [sp]
 8007406:	a902      	add	r1, sp, #8
 8007408:	f7ff ff58 	bl	80072bc <__b2d>
 800740c:	468b      	mov	fp, r1
 800740e:	4606      	mov	r6, r0
 8007410:	460f      	mov	r7, r1
 8007412:	9800      	ldr	r0, [sp, #0]
 8007414:	a903      	add	r1, sp, #12
 8007416:	f7ff ff51 	bl	80072bc <__b2d>
 800741a:	460d      	mov	r5, r1
 800741c:	9b01      	ldr	r3, [sp, #4]
 800741e:	4689      	mov	r9, r1
 8007420:	6919      	ldr	r1, [r3, #16]
 8007422:	9b00      	ldr	r3, [sp, #0]
 8007424:	4604      	mov	r4, r0
 8007426:	691b      	ldr	r3, [r3, #16]
 8007428:	4630      	mov	r0, r6
 800742a:	1ac9      	subs	r1, r1, r3
 800742c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007430:	1a9b      	subs	r3, r3, r2
 8007432:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007436:	2b00      	cmp	r3, #0
 8007438:	bfcd      	iteet	gt
 800743a:	463a      	movgt	r2, r7
 800743c:	462a      	movle	r2, r5
 800743e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007442:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8007446:	bfd8      	it	le
 8007448:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800744c:	464b      	mov	r3, r9
 800744e:	4622      	mov	r2, r4
 8007450:	4659      	mov	r1, fp
 8007452:	f7f9 f9d7 	bl	8000804 <__aeabi_ddiv>
 8007456:	b005      	add	sp, #20
 8007458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800745c <__copybits>:
 800745c:	3901      	subs	r1, #1
 800745e:	b570      	push	{r4, r5, r6, lr}
 8007460:	1149      	asrs	r1, r1, #5
 8007462:	6914      	ldr	r4, [r2, #16]
 8007464:	3101      	adds	r1, #1
 8007466:	f102 0314 	add.w	r3, r2, #20
 800746a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800746e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007472:	1f05      	subs	r5, r0, #4
 8007474:	42a3      	cmp	r3, r4
 8007476:	d30c      	bcc.n	8007492 <__copybits+0x36>
 8007478:	1aa3      	subs	r3, r4, r2
 800747a:	3b11      	subs	r3, #17
 800747c:	f023 0303 	bic.w	r3, r3, #3
 8007480:	3211      	adds	r2, #17
 8007482:	42a2      	cmp	r2, r4
 8007484:	bf88      	it	hi
 8007486:	2300      	movhi	r3, #0
 8007488:	4418      	add	r0, r3
 800748a:	2300      	movs	r3, #0
 800748c:	4288      	cmp	r0, r1
 800748e:	d305      	bcc.n	800749c <__copybits+0x40>
 8007490:	bd70      	pop	{r4, r5, r6, pc}
 8007492:	f853 6b04 	ldr.w	r6, [r3], #4
 8007496:	f845 6f04 	str.w	r6, [r5, #4]!
 800749a:	e7eb      	b.n	8007474 <__copybits+0x18>
 800749c:	f840 3b04 	str.w	r3, [r0], #4
 80074a0:	e7f4      	b.n	800748c <__copybits+0x30>

080074a2 <__any_on>:
 80074a2:	f100 0214 	add.w	r2, r0, #20
 80074a6:	6900      	ldr	r0, [r0, #16]
 80074a8:	114b      	asrs	r3, r1, #5
 80074aa:	4298      	cmp	r0, r3
 80074ac:	b510      	push	{r4, lr}
 80074ae:	db11      	blt.n	80074d4 <__any_on+0x32>
 80074b0:	dd0a      	ble.n	80074c8 <__any_on+0x26>
 80074b2:	f011 011f 	ands.w	r1, r1, #31
 80074b6:	d007      	beq.n	80074c8 <__any_on+0x26>
 80074b8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80074bc:	fa24 f001 	lsr.w	r0, r4, r1
 80074c0:	fa00 f101 	lsl.w	r1, r0, r1
 80074c4:	428c      	cmp	r4, r1
 80074c6:	d10b      	bne.n	80074e0 <__any_on+0x3e>
 80074c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d803      	bhi.n	80074d8 <__any_on+0x36>
 80074d0:	2000      	movs	r0, #0
 80074d2:	bd10      	pop	{r4, pc}
 80074d4:	4603      	mov	r3, r0
 80074d6:	e7f7      	b.n	80074c8 <__any_on+0x26>
 80074d8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80074dc:	2900      	cmp	r1, #0
 80074de:	d0f5      	beq.n	80074cc <__any_on+0x2a>
 80074e0:	2001      	movs	r0, #1
 80074e2:	e7f6      	b.n	80074d2 <__any_on+0x30>

080074e4 <sulp>:
 80074e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074e8:	460f      	mov	r7, r1
 80074ea:	4690      	mov	r8, r2
 80074ec:	f7ff fec6 	bl	800727c <__ulp>
 80074f0:	4604      	mov	r4, r0
 80074f2:	460d      	mov	r5, r1
 80074f4:	f1b8 0f00 	cmp.w	r8, #0
 80074f8:	d011      	beq.n	800751e <sulp+0x3a>
 80074fa:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80074fe:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007502:	2b00      	cmp	r3, #0
 8007504:	dd0b      	ble.n	800751e <sulp+0x3a>
 8007506:	2400      	movs	r4, #0
 8007508:	051b      	lsls	r3, r3, #20
 800750a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800750e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007512:	4622      	mov	r2, r4
 8007514:	462b      	mov	r3, r5
 8007516:	f7f9 f84b 	bl	80005b0 <__aeabi_dmul>
 800751a:	4604      	mov	r4, r0
 800751c:	460d      	mov	r5, r1
 800751e:	4620      	mov	r0, r4
 8007520:	4629      	mov	r1, r5
 8007522:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007528 <_strtod_l>:
 8007528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800752c:	b09f      	sub	sp, #124	@ 0x7c
 800752e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007530:	2200      	movs	r2, #0
 8007532:	460c      	mov	r4, r1
 8007534:	921a      	str	r2, [sp, #104]	@ 0x68
 8007536:	f04f 0a00 	mov.w	sl, #0
 800753a:	f04f 0b00 	mov.w	fp, #0
 800753e:	460a      	mov	r2, r1
 8007540:	9005      	str	r0, [sp, #20]
 8007542:	9219      	str	r2, [sp, #100]	@ 0x64
 8007544:	7811      	ldrb	r1, [r2, #0]
 8007546:	292b      	cmp	r1, #43	@ 0x2b
 8007548:	d048      	beq.n	80075dc <_strtod_l+0xb4>
 800754a:	d836      	bhi.n	80075ba <_strtod_l+0x92>
 800754c:	290d      	cmp	r1, #13
 800754e:	d830      	bhi.n	80075b2 <_strtod_l+0x8a>
 8007550:	2908      	cmp	r1, #8
 8007552:	d830      	bhi.n	80075b6 <_strtod_l+0x8e>
 8007554:	2900      	cmp	r1, #0
 8007556:	d039      	beq.n	80075cc <_strtod_l+0xa4>
 8007558:	2200      	movs	r2, #0
 800755a:	920e      	str	r2, [sp, #56]	@ 0x38
 800755c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800755e:	782a      	ldrb	r2, [r5, #0]
 8007560:	2a30      	cmp	r2, #48	@ 0x30
 8007562:	f040 80b0 	bne.w	80076c6 <_strtod_l+0x19e>
 8007566:	786a      	ldrb	r2, [r5, #1]
 8007568:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800756c:	2a58      	cmp	r2, #88	@ 0x58
 800756e:	d16c      	bne.n	800764a <_strtod_l+0x122>
 8007570:	9302      	str	r3, [sp, #8]
 8007572:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007574:	4a8f      	ldr	r2, [pc, #572]	@ (80077b4 <_strtod_l+0x28c>)
 8007576:	9301      	str	r3, [sp, #4]
 8007578:	ab1a      	add	r3, sp, #104	@ 0x68
 800757a:	9300      	str	r3, [sp, #0]
 800757c:	9805      	ldr	r0, [sp, #20]
 800757e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007580:	a919      	add	r1, sp, #100	@ 0x64
 8007582:	f001 fe63 	bl	800924c <__gethex>
 8007586:	f010 060f 	ands.w	r6, r0, #15
 800758a:	4604      	mov	r4, r0
 800758c:	d005      	beq.n	800759a <_strtod_l+0x72>
 800758e:	2e06      	cmp	r6, #6
 8007590:	d126      	bne.n	80075e0 <_strtod_l+0xb8>
 8007592:	2300      	movs	r3, #0
 8007594:	3501      	adds	r5, #1
 8007596:	9519      	str	r5, [sp, #100]	@ 0x64
 8007598:	930e      	str	r3, [sp, #56]	@ 0x38
 800759a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800759c:	2b00      	cmp	r3, #0
 800759e:	f040 8582 	bne.w	80080a6 <_strtod_l+0xb7e>
 80075a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075a4:	b1bb      	cbz	r3, 80075d6 <_strtod_l+0xae>
 80075a6:	4650      	mov	r0, sl
 80075a8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80075ac:	b01f      	add	sp, #124	@ 0x7c
 80075ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b2:	2920      	cmp	r1, #32
 80075b4:	d1d0      	bne.n	8007558 <_strtod_l+0x30>
 80075b6:	3201      	adds	r2, #1
 80075b8:	e7c3      	b.n	8007542 <_strtod_l+0x1a>
 80075ba:	292d      	cmp	r1, #45	@ 0x2d
 80075bc:	d1cc      	bne.n	8007558 <_strtod_l+0x30>
 80075be:	2101      	movs	r1, #1
 80075c0:	910e      	str	r1, [sp, #56]	@ 0x38
 80075c2:	1c51      	adds	r1, r2, #1
 80075c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80075c6:	7852      	ldrb	r2, [r2, #1]
 80075c8:	2a00      	cmp	r2, #0
 80075ca:	d1c7      	bne.n	800755c <_strtod_l+0x34>
 80075cc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80075ce:	9419      	str	r4, [sp, #100]	@ 0x64
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	f040 8566 	bne.w	80080a2 <_strtod_l+0xb7a>
 80075d6:	4650      	mov	r0, sl
 80075d8:	4659      	mov	r1, fp
 80075da:	e7e7      	b.n	80075ac <_strtod_l+0x84>
 80075dc:	2100      	movs	r1, #0
 80075de:	e7ef      	b.n	80075c0 <_strtod_l+0x98>
 80075e0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80075e2:	b13a      	cbz	r2, 80075f4 <_strtod_l+0xcc>
 80075e4:	2135      	movs	r1, #53	@ 0x35
 80075e6:	a81c      	add	r0, sp, #112	@ 0x70
 80075e8:	f7ff ff38 	bl	800745c <__copybits>
 80075ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80075ee:	9805      	ldr	r0, [sp, #20]
 80075f0:	f7ff fb18 	bl	8006c24 <_Bfree>
 80075f4:	3e01      	subs	r6, #1
 80075f6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80075f8:	2e04      	cmp	r6, #4
 80075fa:	d806      	bhi.n	800760a <_strtod_l+0xe2>
 80075fc:	e8df f006 	tbb	[pc, r6]
 8007600:	201d0314 	.word	0x201d0314
 8007604:	14          	.byte	0x14
 8007605:	00          	.byte	0x00
 8007606:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800760a:	05e1      	lsls	r1, r4, #23
 800760c:	bf48      	it	mi
 800760e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007612:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007616:	0d1b      	lsrs	r3, r3, #20
 8007618:	051b      	lsls	r3, r3, #20
 800761a:	2b00      	cmp	r3, #0
 800761c:	d1bd      	bne.n	800759a <_strtod_l+0x72>
 800761e:	f7fe fb27 	bl	8005c70 <__errno>
 8007622:	2322      	movs	r3, #34	@ 0x22
 8007624:	6003      	str	r3, [r0, #0]
 8007626:	e7b8      	b.n	800759a <_strtod_l+0x72>
 8007628:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800762c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007630:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007634:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007638:	e7e7      	b.n	800760a <_strtod_l+0xe2>
 800763a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80077b8 <_strtod_l+0x290>
 800763e:	e7e4      	b.n	800760a <_strtod_l+0xe2>
 8007640:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007644:	f04f 3aff 	mov.w	sl, #4294967295
 8007648:	e7df      	b.n	800760a <_strtod_l+0xe2>
 800764a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800764c:	1c5a      	adds	r2, r3, #1
 800764e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007650:	785b      	ldrb	r3, [r3, #1]
 8007652:	2b30      	cmp	r3, #48	@ 0x30
 8007654:	d0f9      	beq.n	800764a <_strtod_l+0x122>
 8007656:	2b00      	cmp	r3, #0
 8007658:	d09f      	beq.n	800759a <_strtod_l+0x72>
 800765a:	2301      	movs	r3, #1
 800765c:	2700      	movs	r7, #0
 800765e:	220a      	movs	r2, #10
 8007660:	46b9      	mov	r9, r7
 8007662:	9308      	str	r3, [sp, #32]
 8007664:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007666:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007668:	930c      	str	r3, [sp, #48]	@ 0x30
 800766a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800766c:	7805      	ldrb	r5, [r0, #0]
 800766e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007672:	b2d9      	uxtb	r1, r3
 8007674:	2909      	cmp	r1, #9
 8007676:	d928      	bls.n	80076ca <_strtod_l+0x1a2>
 8007678:	2201      	movs	r2, #1
 800767a:	4950      	ldr	r1, [pc, #320]	@ (80077bc <_strtod_l+0x294>)
 800767c:	f7fe fa9b 	bl	8005bb6 <strncmp>
 8007680:	2800      	cmp	r0, #0
 8007682:	d032      	beq.n	80076ea <_strtod_l+0x1c2>
 8007684:	2000      	movs	r0, #0
 8007686:	462a      	mov	r2, r5
 8007688:	4603      	mov	r3, r0
 800768a:	464d      	mov	r5, r9
 800768c:	900a      	str	r0, [sp, #40]	@ 0x28
 800768e:	2a65      	cmp	r2, #101	@ 0x65
 8007690:	d001      	beq.n	8007696 <_strtod_l+0x16e>
 8007692:	2a45      	cmp	r2, #69	@ 0x45
 8007694:	d114      	bne.n	80076c0 <_strtod_l+0x198>
 8007696:	b91d      	cbnz	r5, 80076a0 <_strtod_l+0x178>
 8007698:	9a08      	ldr	r2, [sp, #32]
 800769a:	4302      	orrs	r2, r0
 800769c:	d096      	beq.n	80075cc <_strtod_l+0xa4>
 800769e:	2500      	movs	r5, #0
 80076a0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80076a2:	1c62      	adds	r2, r4, #1
 80076a4:	9219      	str	r2, [sp, #100]	@ 0x64
 80076a6:	7862      	ldrb	r2, [r4, #1]
 80076a8:	2a2b      	cmp	r2, #43	@ 0x2b
 80076aa:	d07a      	beq.n	80077a2 <_strtod_l+0x27a>
 80076ac:	2a2d      	cmp	r2, #45	@ 0x2d
 80076ae:	d07e      	beq.n	80077ae <_strtod_l+0x286>
 80076b0:	f04f 0c00 	mov.w	ip, #0
 80076b4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80076b8:	2909      	cmp	r1, #9
 80076ba:	f240 8085 	bls.w	80077c8 <_strtod_l+0x2a0>
 80076be:	9419      	str	r4, [sp, #100]	@ 0x64
 80076c0:	f04f 0800 	mov.w	r8, #0
 80076c4:	e0a5      	b.n	8007812 <_strtod_l+0x2ea>
 80076c6:	2300      	movs	r3, #0
 80076c8:	e7c8      	b.n	800765c <_strtod_l+0x134>
 80076ca:	f1b9 0f08 	cmp.w	r9, #8
 80076ce:	bfd8      	it	le
 80076d0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80076d2:	f100 0001 	add.w	r0, r0, #1
 80076d6:	bfd6      	itet	le
 80076d8:	fb02 3301 	mlale	r3, r2, r1, r3
 80076dc:	fb02 3707 	mlagt	r7, r2, r7, r3
 80076e0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80076e2:	f109 0901 	add.w	r9, r9, #1
 80076e6:	9019      	str	r0, [sp, #100]	@ 0x64
 80076e8:	e7bf      	b.n	800766a <_strtod_l+0x142>
 80076ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076ec:	1c5a      	adds	r2, r3, #1
 80076ee:	9219      	str	r2, [sp, #100]	@ 0x64
 80076f0:	785a      	ldrb	r2, [r3, #1]
 80076f2:	f1b9 0f00 	cmp.w	r9, #0
 80076f6:	d03b      	beq.n	8007770 <_strtod_l+0x248>
 80076f8:	464d      	mov	r5, r9
 80076fa:	900a      	str	r0, [sp, #40]	@ 0x28
 80076fc:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007700:	2b09      	cmp	r3, #9
 8007702:	d912      	bls.n	800772a <_strtod_l+0x202>
 8007704:	2301      	movs	r3, #1
 8007706:	e7c2      	b.n	800768e <_strtod_l+0x166>
 8007708:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800770a:	3001      	adds	r0, #1
 800770c:	1c5a      	adds	r2, r3, #1
 800770e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007710:	785a      	ldrb	r2, [r3, #1]
 8007712:	2a30      	cmp	r2, #48	@ 0x30
 8007714:	d0f8      	beq.n	8007708 <_strtod_l+0x1e0>
 8007716:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800771a:	2b08      	cmp	r3, #8
 800771c:	f200 84c8 	bhi.w	80080b0 <_strtod_l+0xb88>
 8007720:	900a      	str	r0, [sp, #40]	@ 0x28
 8007722:	2000      	movs	r0, #0
 8007724:	4605      	mov	r5, r0
 8007726:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007728:	930c      	str	r3, [sp, #48]	@ 0x30
 800772a:	3a30      	subs	r2, #48	@ 0x30
 800772c:	f100 0301 	add.w	r3, r0, #1
 8007730:	d018      	beq.n	8007764 <_strtod_l+0x23c>
 8007732:	462e      	mov	r6, r5
 8007734:	f04f 0e0a 	mov.w	lr, #10
 8007738:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800773a:	4419      	add	r1, r3
 800773c:	910a      	str	r1, [sp, #40]	@ 0x28
 800773e:	1c71      	adds	r1, r6, #1
 8007740:	eba1 0c05 	sub.w	ip, r1, r5
 8007744:	4563      	cmp	r3, ip
 8007746:	dc15      	bgt.n	8007774 <_strtod_l+0x24c>
 8007748:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800774c:	182b      	adds	r3, r5, r0
 800774e:	2b08      	cmp	r3, #8
 8007750:	f105 0501 	add.w	r5, r5, #1
 8007754:	4405      	add	r5, r0
 8007756:	dc1a      	bgt.n	800778e <_strtod_l+0x266>
 8007758:	230a      	movs	r3, #10
 800775a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800775c:	fb03 2301 	mla	r3, r3, r1, r2
 8007760:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007762:	2300      	movs	r3, #0
 8007764:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007766:	4618      	mov	r0, r3
 8007768:	1c51      	adds	r1, r2, #1
 800776a:	9119      	str	r1, [sp, #100]	@ 0x64
 800776c:	7852      	ldrb	r2, [r2, #1]
 800776e:	e7c5      	b.n	80076fc <_strtod_l+0x1d4>
 8007770:	4648      	mov	r0, r9
 8007772:	e7ce      	b.n	8007712 <_strtod_l+0x1ea>
 8007774:	2e08      	cmp	r6, #8
 8007776:	dc05      	bgt.n	8007784 <_strtod_l+0x25c>
 8007778:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800777a:	fb0e f606 	mul.w	r6, lr, r6
 800777e:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007780:	460e      	mov	r6, r1
 8007782:	e7dc      	b.n	800773e <_strtod_l+0x216>
 8007784:	2910      	cmp	r1, #16
 8007786:	bfd8      	it	le
 8007788:	fb0e f707 	mulle.w	r7, lr, r7
 800778c:	e7f8      	b.n	8007780 <_strtod_l+0x258>
 800778e:	2b0f      	cmp	r3, #15
 8007790:	bfdc      	itt	le
 8007792:	230a      	movle	r3, #10
 8007794:	fb03 2707 	mlale	r7, r3, r7, r2
 8007798:	e7e3      	b.n	8007762 <_strtod_l+0x23a>
 800779a:	2300      	movs	r3, #0
 800779c:	930a      	str	r3, [sp, #40]	@ 0x28
 800779e:	2301      	movs	r3, #1
 80077a0:	e77a      	b.n	8007698 <_strtod_l+0x170>
 80077a2:	f04f 0c00 	mov.w	ip, #0
 80077a6:	1ca2      	adds	r2, r4, #2
 80077a8:	9219      	str	r2, [sp, #100]	@ 0x64
 80077aa:	78a2      	ldrb	r2, [r4, #2]
 80077ac:	e782      	b.n	80076b4 <_strtod_l+0x18c>
 80077ae:	f04f 0c01 	mov.w	ip, #1
 80077b2:	e7f8      	b.n	80077a6 <_strtod_l+0x27e>
 80077b4:	0800af34 	.word	0x0800af34
 80077b8:	7ff00000 	.word	0x7ff00000
 80077bc:	0800ad4f 	.word	0x0800ad4f
 80077c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80077c2:	1c51      	adds	r1, r2, #1
 80077c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80077c6:	7852      	ldrb	r2, [r2, #1]
 80077c8:	2a30      	cmp	r2, #48	@ 0x30
 80077ca:	d0f9      	beq.n	80077c0 <_strtod_l+0x298>
 80077cc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80077d0:	2908      	cmp	r1, #8
 80077d2:	f63f af75 	bhi.w	80076c0 <_strtod_l+0x198>
 80077d6:	f04f 080a 	mov.w	r8, #10
 80077da:	3a30      	subs	r2, #48	@ 0x30
 80077dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80077de:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80077e0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80077e2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80077e4:	1c56      	adds	r6, r2, #1
 80077e6:	9619      	str	r6, [sp, #100]	@ 0x64
 80077e8:	7852      	ldrb	r2, [r2, #1]
 80077ea:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80077ee:	f1be 0f09 	cmp.w	lr, #9
 80077f2:	d939      	bls.n	8007868 <_strtod_l+0x340>
 80077f4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80077f6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80077fa:	1a76      	subs	r6, r6, r1
 80077fc:	2e08      	cmp	r6, #8
 80077fe:	dc03      	bgt.n	8007808 <_strtod_l+0x2e0>
 8007800:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007802:	4588      	cmp	r8, r1
 8007804:	bfa8      	it	ge
 8007806:	4688      	movge	r8, r1
 8007808:	f1bc 0f00 	cmp.w	ip, #0
 800780c:	d001      	beq.n	8007812 <_strtod_l+0x2ea>
 800780e:	f1c8 0800 	rsb	r8, r8, #0
 8007812:	2d00      	cmp	r5, #0
 8007814:	d14e      	bne.n	80078b4 <_strtod_l+0x38c>
 8007816:	9908      	ldr	r1, [sp, #32]
 8007818:	4308      	orrs	r0, r1
 800781a:	f47f aebe 	bne.w	800759a <_strtod_l+0x72>
 800781e:	2b00      	cmp	r3, #0
 8007820:	f47f aed4 	bne.w	80075cc <_strtod_l+0xa4>
 8007824:	2a69      	cmp	r2, #105	@ 0x69
 8007826:	d028      	beq.n	800787a <_strtod_l+0x352>
 8007828:	dc25      	bgt.n	8007876 <_strtod_l+0x34e>
 800782a:	2a49      	cmp	r2, #73	@ 0x49
 800782c:	d025      	beq.n	800787a <_strtod_l+0x352>
 800782e:	2a4e      	cmp	r2, #78	@ 0x4e
 8007830:	f47f aecc 	bne.w	80075cc <_strtod_l+0xa4>
 8007834:	4999      	ldr	r1, [pc, #612]	@ (8007a9c <_strtod_l+0x574>)
 8007836:	a819      	add	r0, sp, #100	@ 0x64
 8007838:	f001 ff2a 	bl	8009690 <__match>
 800783c:	2800      	cmp	r0, #0
 800783e:	f43f aec5 	beq.w	80075cc <_strtod_l+0xa4>
 8007842:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007844:	781b      	ldrb	r3, [r3, #0]
 8007846:	2b28      	cmp	r3, #40	@ 0x28
 8007848:	d12e      	bne.n	80078a8 <_strtod_l+0x380>
 800784a:	4995      	ldr	r1, [pc, #596]	@ (8007aa0 <_strtod_l+0x578>)
 800784c:	aa1c      	add	r2, sp, #112	@ 0x70
 800784e:	a819      	add	r0, sp, #100	@ 0x64
 8007850:	f001 ff32 	bl	80096b8 <__hexnan>
 8007854:	2805      	cmp	r0, #5
 8007856:	d127      	bne.n	80078a8 <_strtod_l+0x380>
 8007858:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800785a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800785e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007862:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007866:	e698      	b.n	800759a <_strtod_l+0x72>
 8007868:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800786a:	fb08 2101 	mla	r1, r8, r1, r2
 800786e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007872:	9209      	str	r2, [sp, #36]	@ 0x24
 8007874:	e7b5      	b.n	80077e2 <_strtod_l+0x2ba>
 8007876:	2a6e      	cmp	r2, #110	@ 0x6e
 8007878:	e7da      	b.n	8007830 <_strtod_l+0x308>
 800787a:	498a      	ldr	r1, [pc, #552]	@ (8007aa4 <_strtod_l+0x57c>)
 800787c:	a819      	add	r0, sp, #100	@ 0x64
 800787e:	f001 ff07 	bl	8009690 <__match>
 8007882:	2800      	cmp	r0, #0
 8007884:	f43f aea2 	beq.w	80075cc <_strtod_l+0xa4>
 8007888:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800788a:	4987      	ldr	r1, [pc, #540]	@ (8007aa8 <_strtod_l+0x580>)
 800788c:	3b01      	subs	r3, #1
 800788e:	a819      	add	r0, sp, #100	@ 0x64
 8007890:	9319      	str	r3, [sp, #100]	@ 0x64
 8007892:	f001 fefd 	bl	8009690 <__match>
 8007896:	b910      	cbnz	r0, 800789e <_strtod_l+0x376>
 8007898:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800789a:	3301      	adds	r3, #1
 800789c:	9319      	str	r3, [sp, #100]	@ 0x64
 800789e:	f04f 0a00 	mov.w	sl, #0
 80078a2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8007aac <_strtod_l+0x584>
 80078a6:	e678      	b.n	800759a <_strtod_l+0x72>
 80078a8:	4881      	ldr	r0, [pc, #516]	@ (8007ab0 <_strtod_l+0x588>)
 80078aa:	f001 fc2f 	bl	800910c <nan>
 80078ae:	4682      	mov	sl, r0
 80078b0:	468b      	mov	fp, r1
 80078b2:	e672      	b.n	800759a <_strtod_l+0x72>
 80078b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078b6:	f1b9 0f00 	cmp.w	r9, #0
 80078ba:	bf08      	it	eq
 80078bc:	46a9      	moveq	r9, r5
 80078be:	eba8 0303 	sub.w	r3, r8, r3
 80078c2:	2d10      	cmp	r5, #16
 80078c4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80078c6:	462c      	mov	r4, r5
 80078c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80078ca:	bfa8      	it	ge
 80078cc:	2410      	movge	r4, #16
 80078ce:	f7f8 fdf5 	bl	80004bc <__aeabi_ui2d>
 80078d2:	2d09      	cmp	r5, #9
 80078d4:	4682      	mov	sl, r0
 80078d6:	468b      	mov	fp, r1
 80078d8:	dc11      	bgt.n	80078fe <_strtod_l+0x3d6>
 80078da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078dc:	2b00      	cmp	r3, #0
 80078de:	f43f ae5c 	beq.w	800759a <_strtod_l+0x72>
 80078e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078e4:	dd76      	ble.n	80079d4 <_strtod_l+0x4ac>
 80078e6:	2b16      	cmp	r3, #22
 80078e8:	dc5d      	bgt.n	80079a6 <_strtod_l+0x47e>
 80078ea:	4972      	ldr	r1, [pc, #456]	@ (8007ab4 <_strtod_l+0x58c>)
 80078ec:	4652      	mov	r2, sl
 80078ee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80078f2:	465b      	mov	r3, fp
 80078f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80078f8:	f7f8 fe5a 	bl	80005b0 <__aeabi_dmul>
 80078fc:	e7d7      	b.n	80078ae <_strtod_l+0x386>
 80078fe:	4b6d      	ldr	r3, [pc, #436]	@ (8007ab4 <_strtod_l+0x58c>)
 8007900:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007904:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007908:	f7f8 fe52 	bl	80005b0 <__aeabi_dmul>
 800790c:	4682      	mov	sl, r0
 800790e:	4638      	mov	r0, r7
 8007910:	468b      	mov	fp, r1
 8007912:	f7f8 fdd3 	bl	80004bc <__aeabi_ui2d>
 8007916:	4602      	mov	r2, r0
 8007918:	460b      	mov	r3, r1
 800791a:	4650      	mov	r0, sl
 800791c:	4659      	mov	r1, fp
 800791e:	f7f8 fc91 	bl	8000244 <__adddf3>
 8007922:	2d0f      	cmp	r5, #15
 8007924:	4682      	mov	sl, r0
 8007926:	468b      	mov	fp, r1
 8007928:	ddd7      	ble.n	80078da <_strtod_l+0x3b2>
 800792a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800792c:	1b2c      	subs	r4, r5, r4
 800792e:	441c      	add	r4, r3
 8007930:	2c00      	cmp	r4, #0
 8007932:	f340 8093 	ble.w	8007a5c <_strtod_l+0x534>
 8007936:	f014 030f 	ands.w	r3, r4, #15
 800793a:	d00a      	beq.n	8007952 <_strtod_l+0x42a>
 800793c:	495d      	ldr	r1, [pc, #372]	@ (8007ab4 <_strtod_l+0x58c>)
 800793e:	4652      	mov	r2, sl
 8007940:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007944:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007948:	465b      	mov	r3, fp
 800794a:	f7f8 fe31 	bl	80005b0 <__aeabi_dmul>
 800794e:	4682      	mov	sl, r0
 8007950:	468b      	mov	fp, r1
 8007952:	f034 040f 	bics.w	r4, r4, #15
 8007956:	d073      	beq.n	8007a40 <_strtod_l+0x518>
 8007958:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800795c:	dd49      	ble.n	80079f2 <_strtod_l+0x4ca>
 800795e:	2400      	movs	r4, #0
 8007960:	46a0      	mov	r8, r4
 8007962:	46a1      	mov	r9, r4
 8007964:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007966:	2322      	movs	r3, #34	@ 0x22
 8007968:	f04f 0a00 	mov.w	sl, #0
 800796c:	9a05      	ldr	r2, [sp, #20]
 800796e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8007aac <_strtod_l+0x584>
 8007972:	6013      	str	r3, [r2, #0]
 8007974:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007976:	2b00      	cmp	r3, #0
 8007978:	f43f ae0f 	beq.w	800759a <_strtod_l+0x72>
 800797c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800797e:	9805      	ldr	r0, [sp, #20]
 8007980:	f7ff f950 	bl	8006c24 <_Bfree>
 8007984:	4649      	mov	r1, r9
 8007986:	9805      	ldr	r0, [sp, #20]
 8007988:	f7ff f94c 	bl	8006c24 <_Bfree>
 800798c:	4641      	mov	r1, r8
 800798e:	9805      	ldr	r0, [sp, #20]
 8007990:	f7ff f948 	bl	8006c24 <_Bfree>
 8007994:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007996:	9805      	ldr	r0, [sp, #20]
 8007998:	f7ff f944 	bl	8006c24 <_Bfree>
 800799c:	4621      	mov	r1, r4
 800799e:	9805      	ldr	r0, [sp, #20]
 80079a0:	f7ff f940 	bl	8006c24 <_Bfree>
 80079a4:	e5f9      	b.n	800759a <_strtod_l+0x72>
 80079a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079a8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80079ac:	4293      	cmp	r3, r2
 80079ae:	dbbc      	blt.n	800792a <_strtod_l+0x402>
 80079b0:	4c40      	ldr	r4, [pc, #256]	@ (8007ab4 <_strtod_l+0x58c>)
 80079b2:	f1c5 050f 	rsb	r5, r5, #15
 80079b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80079ba:	4652      	mov	r2, sl
 80079bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079c0:	465b      	mov	r3, fp
 80079c2:	f7f8 fdf5 	bl	80005b0 <__aeabi_dmul>
 80079c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079c8:	1b5d      	subs	r5, r3, r5
 80079ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80079ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 80079d2:	e791      	b.n	80078f8 <_strtod_l+0x3d0>
 80079d4:	3316      	adds	r3, #22
 80079d6:	dba8      	blt.n	800792a <_strtod_l+0x402>
 80079d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079da:	4650      	mov	r0, sl
 80079dc:	eba3 0808 	sub.w	r8, r3, r8
 80079e0:	4b34      	ldr	r3, [pc, #208]	@ (8007ab4 <_strtod_l+0x58c>)
 80079e2:	4659      	mov	r1, fp
 80079e4:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80079e8:	e9d8 2300 	ldrd	r2, r3, [r8]
 80079ec:	f7f8 ff0a 	bl	8000804 <__aeabi_ddiv>
 80079f0:	e75d      	b.n	80078ae <_strtod_l+0x386>
 80079f2:	2300      	movs	r3, #0
 80079f4:	4650      	mov	r0, sl
 80079f6:	4659      	mov	r1, fp
 80079f8:	461e      	mov	r6, r3
 80079fa:	4f2f      	ldr	r7, [pc, #188]	@ (8007ab8 <_strtod_l+0x590>)
 80079fc:	1124      	asrs	r4, r4, #4
 80079fe:	2c01      	cmp	r4, #1
 8007a00:	dc21      	bgt.n	8007a46 <_strtod_l+0x51e>
 8007a02:	b10b      	cbz	r3, 8007a08 <_strtod_l+0x4e0>
 8007a04:	4682      	mov	sl, r0
 8007a06:	468b      	mov	fp, r1
 8007a08:	492b      	ldr	r1, [pc, #172]	@ (8007ab8 <_strtod_l+0x590>)
 8007a0a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007a0e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007a12:	4652      	mov	r2, sl
 8007a14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a18:	465b      	mov	r3, fp
 8007a1a:	f7f8 fdc9 	bl	80005b0 <__aeabi_dmul>
 8007a1e:	4b23      	ldr	r3, [pc, #140]	@ (8007aac <_strtod_l+0x584>)
 8007a20:	460a      	mov	r2, r1
 8007a22:	400b      	ands	r3, r1
 8007a24:	4925      	ldr	r1, [pc, #148]	@ (8007abc <_strtod_l+0x594>)
 8007a26:	4682      	mov	sl, r0
 8007a28:	428b      	cmp	r3, r1
 8007a2a:	d898      	bhi.n	800795e <_strtod_l+0x436>
 8007a2c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007a30:	428b      	cmp	r3, r1
 8007a32:	bf86      	itte	hi
 8007a34:	f04f 3aff 	movhi.w	sl, #4294967295
 8007a38:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8007ac0 <_strtod_l+0x598>
 8007a3c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007a40:	2300      	movs	r3, #0
 8007a42:	9308      	str	r3, [sp, #32]
 8007a44:	e076      	b.n	8007b34 <_strtod_l+0x60c>
 8007a46:	07e2      	lsls	r2, r4, #31
 8007a48:	d504      	bpl.n	8007a54 <_strtod_l+0x52c>
 8007a4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a4e:	f7f8 fdaf 	bl	80005b0 <__aeabi_dmul>
 8007a52:	2301      	movs	r3, #1
 8007a54:	3601      	adds	r6, #1
 8007a56:	1064      	asrs	r4, r4, #1
 8007a58:	3708      	adds	r7, #8
 8007a5a:	e7d0      	b.n	80079fe <_strtod_l+0x4d6>
 8007a5c:	d0f0      	beq.n	8007a40 <_strtod_l+0x518>
 8007a5e:	4264      	negs	r4, r4
 8007a60:	f014 020f 	ands.w	r2, r4, #15
 8007a64:	d00a      	beq.n	8007a7c <_strtod_l+0x554>
 8007a66:	4b13      	ldr	r3, [pc, #76]	@ (8007ab4 <_strtod_l+0x58c>)
 8007a68:	4650      	mov	r0, sl
 8007a6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a6e:	4659      	mov	r1, fp
 8007a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a74:	f7f8 fec6 	bl	8000804 <__aeabi_ddiv>
 8007a78:	4682      	mov	sl, r0
 8007a7a:	468b      	mov	fp, r1
 8007a7c:	1124      	asrs	r4, r4, #4
 8007a7e:	d0df      	beq.n	8007a40 <_strtod_l+0x518>
 8007a80:	2c1f      	cmp	r4, #31
 8007a82:	dd1f      	ble.n	8007ac4 <_strtod_l+0x59c>
 8007a84:	2400      	movs	r4, #0
 8007a86:	46a0      	mov	r8, r4
 8007a88:	46a1      	mov	r9, r4
 8007a8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007a8c:	2322      	movs	r3, #34	@ 0x22
 8007a8e:	9a05      	ldr	r2, [sp, #20]
 8007a90:	f04f 0a00 	mov.w	sl, #0
 8007a94:	f04f 0b00 	mov.w	fp, #0
 8007a98:	6013      	str	r3, [r2, #0]
 8007a9a:	e76b      	b.n	8007974 <_strtod_l+0x44c>
 8007a9c:	0800ac3f 	.word	0x0800ac3f
 8007aa0:	0800af20 	.word	0x0800af20
 8007aa4:	0800ac37 	.word	0x0800ac37
 8007aa8:	0800ac6c 	.word	0x0800ac6c
 8007aac:	7ff00000 	.word	0x7ff00000
 8007ab0:	0800adc0 	.word	0x0800adc0
 8007ab4:	0800ae58 	.word	0x0800ae58
 8007ab8:	0800ae30 	.word	0x0800ae30
 8007abc:	7ca00000 	.word	0x7ca00000
 8007ac0:	7fefffff 	.word	0x7fefffff
 8007ac4:	f014 0310 	ands.w	r3, r4, #16
 8007ac8:	bf18      	it	ne
 8007aca:	236a      	movne	r3, #106	@ 0x6a
 8007acc:	4650      	mov	r0, sl
 8007ace:	9308      	str	r3, [sp, #32]
 8007ad0:	4659      	mov	r1, fp
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	4e77      	ldr	r6, [pc, #476]	@ (8007cb4 <_strtod_l+0x78c>)
 8007ad6:	07e7      	lsls	r7, r4, #31
 8007ad8:	d504      	bpl.n	8007ae4 <_strtod_l+0x5bc>
 8007ada:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007ade:	f7f8 fd67 	bl	80005b0 <__aeabi_dmul>
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	1064      	asrs	r4, r4, #1
 8007ae6:	f106 0608 	add.w	r6, r6, #8
 8007aea:	d1f4      	bne.n	8007ad6 <_strtod_l+0x5ae>
 8007aec:	b10b      	cbz	r3, 8007af2 <_strtod_l+0x5ca>
 8007aee:	4682      	mov	sl, r0
 8007af0:	468b      	mov	fp, r1
 8007af2:	9b08      	ldr	r3, [sp, #32]
 8007af4:	b1b3      	cbz	r3, 8007b24 <_strtod_l+0x5fc>
 8007af6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007afa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	4659      	mov	r1, fp
 8007b02:	dd0f      	ble.n	8007b24 <_strtod_l+0x5fc>
 8007b04:	2b1f      	cmp	r3, #31
 8007b06:	dd58      	ble.n	8007bba <_strtod_l+0x692>
 8007b08:	2b34      	cmp	r3, #52	@ 0x34
 8007b0a:	bfd8      	it	le
 8007b0c:	f04f 33ff 	movle.w	r3, #4294967295
 8007b10:	f04f 0a00 	mov.w	sl, #0
 8007b14:	bfcf      	iteee	gt
 8007b16:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007b1a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007b1e:	4093      	lslle	r3, r2
 8007b20:	ea03 0b01 	andle.w	fp, r3, r1
 8007b24:	2200      	movs	r2, #0
 8007b26:	2300      	movs	r3, #0
 8007b28:	4650      	mov	r0, sl
 8007b2a:	4659      	mov	r1, fp
 8007b2c:	f7f8 ffa8 	bl	8000a80 <__aeabi_dcmpeq>
 8007b30:	2800      	cmp	r0, #0
 8007b32:	d1a7      	bne.n	8007a84 <_strtod_l+0x55c>
 8007b34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b36:	464a      	mov	r2, r9
 8007b38:	9300      	str	r3, [sp, #0]
 8007b3a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007b3c:	462b      	mov	r3, r5
 8007b3e:	9805      	ldr	r0, [sp, #20]
 8007b40:	f7ff f8d8 	bl	8006cf4 <__s2b>
 8007b44:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007b46:	2800      	cmp	r0, #0
 8007b48:	f43f af09 	beq.w	800795e <_strtod_l+0x436>
 8007b4c:	2400      	movs	r4, #0
 8007b4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b52:	2a00      	cmp	r2, #0
 8007b54:	eba3 0308 	sub.w	r3, r3, r8
 8007b58:	bfa8      	it	ge
 8007b5a:	2300      	movge	r3, #0
 8007b5c:	46a0      	mov	r8, r4
 8007b5e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007b60:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007b64:	9316      	str	r3, [sp, #88]	@ 0x58
 8007b66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b68:	9805      	ldr	r0, [sp, #20]
 8007b6a:	6859      	ldr	r1, [r3, #4]
 8007b6c:	f7ff f81a 	bl	8006ba4 <_Balloc>
 8007b70:	4681      	mov	r9, r0
 8007b72:	2800      	cmp	r0, #0
 8007b74:	f43f aef7 	beq.w	8007966 <_strtod_l+0x43e>
 8007b78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b7a:	300c      	adds	r0, #12
 8007b7c:	691a      	ldr	r2, [r3, #16]
 8007b7e:	f103 010c 	add.w	r1, r3, #12
 8007b82:	3202      	adds	r2, #2
 8007b84:	0092      	lsls	r2, r2, #2
 8007b86:	f001 fab3 	bl	80090f0 <memcpy>
 8007b8a:	ab1c      	add	r3, sp, #112	@ 0x70
 8007b8c:	9301      	str	r3, [sp, #4]
 8007b8e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007b90:	9300      	str	r3, [sp, #0]
 8007b92:	4652      	mov	r2, sl
 8007b94:	465b      	mov	r3, fp
 8007b96:	9805      	ldr	r0, [sp, #20]
 8007b98:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007b9c:	f7ff fbd6 	bl	800734c <__d2b>
 8007ba0:	901a      	str	r0, [sp, #104]	@ 0x68
 8007ba2:	2800      	cmp	r0, #0
 8007ba4:	f43f aedf 	beq.w	8007966 <_strtod_l+0x43e>
 8007ba8:	2101      	movs	r1, #1
 8007baa:	9805      	ldr	r0, [sp, #20]
 8007bac:	f7ff f938 	bl	8006e20 <__i2b>
 8007bb0:	4680      	mov	r8, r0
 8007bb2:	b948      	cbnz	r0, 8007bc8 <_strtod_l+0x6a0>
 8007bb4:	f04f 0800 	mov.w	r8, #0
 8007bb8:	e6d5      	b.n	8007966 <_strtod_l+0x43e>
 8007bba:	f04f 32ff 	mov.w	r2, #4294967295
 8007bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8007bc2:	ea03 0a0a 	and.w	sl, r3, sl
 8007bc6:	e7ad      	b.n	8007b24 <_strtod_l+0x5fc>
 8007bc8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007bca:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007bcc:	2d00      	cmp	r5, #0
 8007bce:	bfab      	itete	ge
 8007bd0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007bd2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007bd4:	18ef      	addge	r7, r5, r3
 8007bd6:	1b5e      	sublt	r6, r3, r5
 8007bd8:	9b08      	ldr	r3, [sp, #32]
 8007bda:	bfa8      	it	ge
 8007bdc:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007bde:	eba5 0503 	sub.w	r5, r5, r3
 8007be2:	4415      	add	r5, r2
 8007be4:	4b34      	ldr	r3, [pc, #208]	@ (8007cb8 <_strtod_l+0x790>)
 8007be6:	f105 35ff 	add.w	r5, r5, #4294967295
 8007bea:	bfb8      	it	lt
 8007bec:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007bee:	429d      	cmp	r5, r3
 8007bf0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007bf4:	da50      	bge.n	8007c98 <_strtod_l+0x770>
 8007bf6:	1b5b      	subs	r3, r3, r5
 8007bf8:	2b1f      	cmp	r3, #31
 8007bfa:	f04f 0101 	mov.w	r1, #1
 8007bfe:	eba2 0203 	sub.w	r2, r2, r3
 8007c02:	dc3d      	bgt.n	8007c80 <_strtod_l+0x758>
 8007c04:	fa01 f303 	lsl.w	r3, r1, r3
 8007c08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c0e:	18bd      	adds	r5, r7, r2
 8007c10:	9b08      	ldr	r3, [sp, #32]
 8007c12:	42af      	cmp	r7, r5
 8007c14:	4416      	add	r6, r2
 8007c16:	441e      	add	r6, r3
 8007c18:	463b      	mov	r3, r7
 8007c1a:	bfa8      	it	ge
 8007c1c:	462b      	movge	r3, r5
 8007c1e:	42b3      	cmp	r3, r6
 8007c20:	bfa8      	it	ge
 8007c22:	4633      	movge	r3, r6
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	bfc2      	ittt	gt
 8007c28:	1aed      	subgt	r5, r5, r3
 8007c2a:	1af6      	subgt	r6, r6, r3
 8007c2c:	1aff      	subgt	r7, r7, r3
 8007c2e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	dd16      	ble.n	8007c62 <_strtod_l+0x73a>
 8007c34:	4641      	mov	r1, r8
 8007c36:	461a      	mov	r2, r3
 8007c38:	9805      	ldr	r0, [sp, #20]
 8007c3a:	f7ff f9a9 	bl	8006f90 <__pow5mult>
 8007c3e:	4680      	mov	r8, r0
 8007c40:	2800      	cmp	r0, #0
 8007c42:	d0b7      	beq.n	8007bb4 <_strtod_l+0x68c>
 8007c44:	4601      	mov	r1, r0
 8007c46:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007c48:	9805      	ldr	r0, [sp, #20]
 8007c4a:	f7ff f8ff 	bl	8006e4c <__multiply>
 8007c4e:	900a      	str	r0, [sp, #40]	@ 0x28
 8007c50:	2800      	cmp	r0, #0
 8007c52:	f43f ae88 	beq.w	8007966 <_strtod_l+0x43e>
 8007c56:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007c58:	9805      	ldr	r0, [sp, #20]
 8007c5a:	f7fe ffe3 	bl	8006c24 <_Bfree>
 8007c5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c60:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c62:	2d00      	cmp	r5, #0
 8007c64:	dc1d      	bgt.n	8007ca2 <_strtod_l+0x77a>
 8007c66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	dd27      	ble.n	8007cbc <_strtod_l+0x794>
 8007c6c:	4649      	mov	r1, r9
 8007c6e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007c70:	9805      	ldr	r0, [sp, #20]
 8007c72:	f7ff f98d 	bl	8006f90 <__pow5mult>
 8007c76:	4681      	mov	r9, r0
 8007c78:	bb00      	cbnz	r0, 8007cbc <_strtod_l+0x794>
 8007c7a:	f04f 0900 	mov.w	r9, #0
 8007c7e:	e672      	b.n	8007966 <_strtod_l+0x43e>
 8007c80:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007c84:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007c88:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007c8c:	35e2      	adds	r5, #226	@ 0xe2
 8007c8e:	fa01 f305 	lsl.w	r3, r1, r5
 8007c92:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c94:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007c96:	e7ba      	b.n	8007c0e <_strtod_l+0x6e6>
 8007c98:	2300      	movs	r3, #0
 8007c9a:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007ca0:	e7b5      	b.n	8007c0e <_strtod_l+0x6e6>
 8007ca2:	462a      	mov	r2, r5
 8007ca4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ca6:	9805      	ldr	r0, [sp, #20]
 8007ca8:	f7ff f9cc 	bl	8007044 <__lshift>
 8007cac:	901a      	str	r0, [sp, #104]	@ 0x68
 8007cae:	2800      	cmp	r0, #0
 8007cb0:	d1d9      	bne.n	8007c66 <_strtod_l+0x73e>
 8007cb2:	e658      	b.n	8007966 <_strtod_l+0x43e>
 8007cb4:	0800af48 	.word	0x0800af48
 8007cb8:	fffffc02 	.word	0xfffffc02
 8007cbc:	2e00      	cmp	r6, #0
 8007cbe:	dd07      	ble.n	8007cd0 <_strtod_l+0x7a8>
 8007cc0:	4649      	mov	r1, r9
 8007cc2:	4632      	mov	r2, r6
 8007cc4:	9805      	ldr	r0, [sp, #20]
 8007cc6:	f7ff f9bd 	bl	8007044 <__lshift>
 8007cca:	4681      	mov	r9, r0
 8007ccc:	2800      	cmp	r0, #0
 8007cce:	d0d4      	beq.n	8007c7a <_strtod_l+0x752>
 8007cd0:	2f00      	cmp	r7, #0
 8007cd2:	dd08      	ble.n	8007ce6 <_strtod_l+0x7be>
 8007cd4:	4641      	mov	r1, r8
 8007cd6:	463a      	mov	r2, r7
 8007cd8:	9805      	ldr	r0, [sp, #20]
 8007cda:	f7ff f9b3 	bl	8007044 <__lshift>
 8007cde:	4680      	mov	r8, r0
 8007ce0:	2800      	cmp	r0, #0
 8007ce2:	f43f ae40 	beq.w	8007966 <_strtod_l+0x43e>
 8007ce6:	464a      	mov	r2, r9
 8007ce8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007cea:	9805      	ldr	r0, [sp, #20]
 8007cec:	f7ff fa32 	bl	8007154 <__mdiff>
 8007cf0:	4604      	mov	r4, r0
 8007cf2:	2800      	cmp	r0, #0
 8007cf4:	f43f ae37 	beq.w	8007966 <_strtod_l+0x43e>
 8007cf8:	68c3      	ldr	r3, [r0, #12]
 8007cfa:	4641      	mov	r1, r8
 8007cfc:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007cfe:	2300      	movs	r3, #0
 8007d00:	60c3      	str	r3, [r0, #12]
 8007d02:	f7ff fa0b 	bl	800711c <__mcmp>
 8007d06:	2800      	cmp	r0, #0
 8007d08:	da3d      	bge.n	8007d86 <_strtod_l+0x85e>
 8007d0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d0c:	ea53 030a 	orrs.w	r3, r3, sl
 8007d10:	d163      	bne.n	8007dda <_strtod_l+0x8b2>
 8007d12:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d15f      	bne.n	8007dda <_strtod_l+0x8b2>
 8007d1a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d1e:	0d1b      	lsrs	r3, r3, #20
 8007d20:	051b      	lsls	r3, r3, #20
 8007d22:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007d26:	d958      	bls.n	8007dda <_strtod_l+0x8b2>
 8007d28:	6963      	ldr	r3, [r4, #20]
 8007d2a:	b913      	cbnz	r3, 8007d32 <_strtod_l+0x80a>
 8007d2c:	6923      	ldr	r3, [r4, #16]
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	dd53      	ble.n	8007dda <_strtod_l+0x8b2>
 8007d32:	4621      	mov	r1, r4
 8007d34:	2201      	movs	r2, #1
 8007d36:	9805      	ldr	r0, [sp, #20]
 8007d38:	f7ff f984 	bl	8007044 <__lshift>
 8007d3c:	4641      	mov	r1, r8
 8007d3e:	4604      	mov	r4, r0
 8007d40:	f7ff f9ec 	bl	800711c <__mcmp>
 8007d44:	2800      	cmp	r0, #0
 8007d46:	dd48      	ble.n	8007dda <_strtod_l+0x8b2>
 8007d48:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d4c:	9a08      	ldr	r2, [sp, #32]
 8007d4e:	0d1b      	lsrs	r3, r3, #20
 8007d50:	051b      	lsls	r3, r3, #20
 8007d52:	2a00      	cmp	r2, #0
 8007d54:	d062      	beq.n	8007e1c <_strtod_l+0x8f4>
 8007d56:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007d5a:	d85f      	bhi.n	8007e1c <_strtod_l+0x8f4>
 8007d5c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007d60:	f67f ae94 	bls.w	8007a8c <_strtod_l+0x564>
 8007d64:	4650      	mov	r0, sl
 8007d66:	4659      	mov	r1, fp
 8007d68:	4ba3      	ldr	r3, [pc, #652]	@ (8007ff8 <_strtod_l+0xad0>)
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f7f8 fc20 	bl	80005b0 <__aeabi_dmul>
 8007d70:	4ba2      	ldr	r3, [pc, #648]	@ (8007ffc <_strtod_l+0xad4>)
 8007d72:	4682      	mov	sl, r0
 8007d74:	400b      	ands	r3, r1
 8007d76:	468b      	mov	fp, r1
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	f47f adff 	bne.w	800797c <_strtod_l+0x454>
 8007d7e:	2322      	movs	r3, #34	@ 0x22
 8007d80:	9a05      	ldr	r2, [sp, #20]
 8007d82:	6013      	str	r3, [r2, #0]
 8007d84:	e5fa      	b.n	800797c <_strtod_l+0x454>
 8007d86:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007d8a:	d165      	bne.n	8007e58 <_strtod_l+0x930>
 8007d8c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007d8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d92:	b35a      	cbz	r2, 8007dec <_strtod_l+0x8c4>
 8007d94:	4a9a      	ldr	r2, [pc, #616]	@ (8008000 <_strtod_l+0xad8>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d12b      	bne.n	8007df2 <_strtod_l+0x8ca>
 8007d9a:	9b08      	ldr	r3, [sp, #32]
 8007d9c:	4651      	mov	r1, sl
 8007d9e:	b303      	cbz	r3, 8007de2 <_strtod_l+0x8ba>
 8007da0:	465a      	mov	r2, fp
 8007da2:	4b96      	ldr	r3, [pc, #600]	@ (8007ffc <_strtod_l+0xad4>)
 8007da4:	4013      	ands	r3, r2
 8007da6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007daa:	f04f 32ff 	mov.w	r2, #4294967295
 8007dae:	d81b      	bhi.n	8007de8 <_strtod_l+0x8c0>
 8007db0:	0d1b      	lsrs	r3, r3, #20
 8007db2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007db6:	fa02 f303 	lsl.w	r3, r2, r3
 8007dba:	4299      	cmp	r1, r3
 8007dbc:	d119      	bne.n	8007df2 <_strtod_l+0x8ca>
 8007dbe:	4b91      	ldr	r3, [pc, #580]	@ (8008004 <_strtod_l+0xadc>)
 8007dc0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	d102      	bne.n	8007dcc <_strtod_l+0x8a4>
 8007dc6:	3101      	adds	r1, #1
 8007dc8:	f43f adcd 	beq.w	8007966 <_strtod_l+0x43e>
 8007dcc:	f04f 0a00 	mov.w	sl, #0
 8007dd0:	4b8a      	ldr	r3, [pc, #552]	@ (8007ffc <_strtod_l+0xad4>)
 8007dd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007dd4:	401a      	ands	r2, r3
 8007dd6:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007dda:	9b08      	ldr	r3, [sp, #32]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d1c1      	bne.n	8007d64 <_strtod_l+0x83c>
 8007de0:	e5cc      	b.n	800797c <_strtod_l+0x454>
 8007de2:	f04f 33ff 	mov.w	r3, #4294967295
 8007de6:	e7e8      	b.n	8007dba <_strtod_l+0x892>
 8007de8:	4613      	mov	r3, r2
 8007dea:	e7e6      	b.n	8007dba <_strtod_l+0x892>
 8007dec:	ea53 030a 	orrs.w	r3, r3, sl
 8007df0:	d0aa      	beq.n	8007d48 <_strtod_l+0x820>
 8007df2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007df4:	b1db      	cbz	r3, 8007e2e <_strtod_l+0x906>
 8007df6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007df8:	4213      	tst	r3, r2
 8007dfa:	d0ee      	beq.n	8007dda <_strtod_l+0x8b2>
 8007dfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007dfe:	4650      	mov	r0, sl
 8007e00:	4659      	mov	r1, fp
 8007e02:	9a08      	ldr	r2, [sp, #32]
 8007e04:	b1bb      	cbz	r3, 8007e36 <_strtod_l+0x90e>
 8007e06:	f7ff fb6d 	bl	80074e4 <sulp>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	460b      	mov	r3, r1
 8007e0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e12:	f7f8 fa17 	bl	8000244 <__adddf3>
 8007e16:	4682      	mov	sl, r0
 8007e18:	468b      	mov	fp, r1
 8007e1a:	e7de      	b.n	8007dda <_strtod_l+0x8b2>
 8007e1c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007e20:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007e24:	f04f 3aff 	mov.w	sl, #4294967295
 8007e28:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007e2c:	e7d5      	b.n	8007dda <_strtod_l+0x8b2>
 8007e2e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007e30:	ea13 0f0a 	tst.w	r3, sl
 8007e34:	e7e1      	b.n	8007dfa <_strtod_l+0x8d2>
 8007e36:	f7ff fb55 	bl	80074e4 <sulp>
 8007e3a:	4602      	mov	r2, r0
 8007e3c:	460b      	mov	r3, r1
 8007e3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e42:	f7f8 f9fd 	bl	8000240 <__aeabi_dsub>
 8007e46:	2200      	movs	r2, #0
 8007e48:	2300      	movs	r3, #0
 8007e4a:	4682      	mov	sl, r0
 8007e4c:	468b      	mov	fp, r1
 8007e4e:	f7f8 fe17 	bl	8000a80 <__aeabi_dcmpeq>
 8007e52:	2800      	cmp	r0, #0
 8007e54:	d0c1      	beq.n	8007dda <_strtod_l+0x8b2>
 8007e56:	e619      	b.n	8007a8c <_strtod_l+0x564>
 8007e58:	4641      	mov	r1, r8
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	f7ff face 	bl	80073fc <__ratio>
 8007e60:	2200      	movs	r2, #0
 8007e62:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007e66:	4606      	mov	r6, r0
 8007e68:	460f      	mov	r7, r1
 8007e6a:	f7f8 fe1d 	bl	8000aa8 <__aeabi_dcmple>
 8007e6e:	2800      	cmp	r0, #0
 8007e70:	d06d      	beq.n	8007f4e <_strtod_l+0xa26>
 8007e72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d178      	bne.n	8007f6a <_strtod_l+0xa42>
 8007e78:	f1ba 0f00 	cmp.w	sl, #0
 8007e7c:	d156      	bne.n	8007f2c <_strtod_l+0xa04>
 8007e7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d158      	bne.n	8007f3a <_strtod_l+0xa12>
 8007e88:	2200      	movs	r2, #0
 8007e8a:	4630      	mov	r0, r6
 8007e8c:	4639      	mov	r1, r7
 8007e8e:	4b5e      	ldr	r3, [pc, #376]	@ (8008008 <_strtod_l+0xae0>)
 8007e90:	f7f8 fe00 	bl	8000a94 <__aeabi_dcmplt>
 8007e94:	2800      	cmp	r0, #0
 8007e96:	d157      	bne.n	8007f48 <_strtod_l+0xa20>
 8007e98:	4630      	mov	r0, r6
 8007e9a:	4639      	mov	r1, r7
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	4b5b      	ldr	r3, [pc, #364]	@ (800800c <_strtod_l+0xae4>)
 8007ea0:	f7f8 fb86 	bl	80005b0 <__aeabi_dmul>
 8007ea4:	4606      	mov	r6, r0
 8007ea6:	460f      	mov	r7, r1
 8007ea8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007eac:	9606      	str	r6, [sp, #24]
 8007eae:	9307      	str	r3, [sp, #28]
 8007eb0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007eb4:	4d51      	ldr	r5, [pc, #324]	@ (8007ffc <_strtod_l+0xad4>)
 8007eb6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007eba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ebc:	401d      	ands	r5, r3
 8007ebe:	4b54      	ldr	r3, [pc, #336]	@ (8008010 <_strtod_l+0xae8>)
 8007ec0:	429d      	cmp	r5, r3
 8007ec2:	f040 80ab 	bne.w	800801c <_strtod_l+0xaf4>
 8007ec6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ec8:	4650      	mov	r0, sl
 8007eca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007ece:	4659      	mov	r1, fp
 8007ed0:	f7ff f9d4 	bl	800727c <__ulp>
 8007ed4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ed8:	f7f8 fb6a 	bl	80005b0 <__aeabi_dmul>
 8007edc:	4652      	mov	r2, sl
 8007ede:	465b      	mov	r3, fp
 8007ee0:	f7f8 f9b0 	bl	8000244 <__adddf3>
 8007ee4:	460b      	mov	r3, r1
 8007ee6:	4945      	ldr	r1, [pc, #276]	@ (8007ffc <_strtod_l+0xad4>)
 8007ee8:	4a4a      	ldr	r2, [pc, #296]	@ (8008014 <_strtod_l+0xaec>)
 8007eea:	4019      	ands	r1, r3
 8007eec:	4291      	cmp	r1, r2
 8007eee:	4682      	mov	sl, r0
 8007ef0:	d942      	bls.n	8007f78 <_strtod_l+0xa50>
 8007ef2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007ef4:	4b43      	ldr	r3, [pc, #268]	@ (8008004 <_strtod_l+0xadc>)
 8007ef6:	429a      	cmp	r2, r3
 8007ef8:	d103      	bne.n	8007f02 <_strtod_l+0x9da>
 8007efa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007efc:	3301      	adds	r3, #1
 8007efe:	f43f ad32 	beq.w	8007966 <_strtod_l+0x43e>
 8007f02:	f04f 3aff 	mov.w	sl, #4294967295
 8007f06:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8008004 <_strtod_l+0xadc>
 8007f0a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007f0c:	9805      	ldr	r0, [sp, #20]
 8007f0e:	f7fe fe89 	bl	8006c24 <_Bfree>
 8007f12:	4649      	mov	r1, r9
 8007f14:	9805      	ldr	r0, [sp, #20]
 8007f16:	f7fe fe85 	bl	8006c24 <_Bfree>
 8007f1a:	4641      	mov	r1, r8
 8007f1c:	9805      	ldr	r0, [sp, #20]
 8007f1e:	f7fe fe81 	bl	8006c24 <_Bfree>
 8007f22:	4621      	mov	r1, r4
 8007f24:	9805      	ldr	r0, [sp, #20]
 8007f26:	f7fe fe7d 	bl	8006c24 <_Bfree>
 8007f2a:	e61c      	b.n	8007b66 <_strtod_l+0x63e>
 8007f2c:	f1ba 0f01 	cmp.w	sl, #1
 8007f30:	d103      	bne.n	8007f3a <_strtod_l+0xa12>
 8007f32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	f43f ada9 	beq.w	8007a8c <_strtod_l+0x564>
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	4b36      	ldr	r3, [pc, #216]	@ (8008018 <_strtod_l+0xaf0>)
 8007f3e:	2600      	movs	r6, #0
 8007f40:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007f44:	4f30      	ldr	r7, [pc, #192]	@ (8008008 <_strtod_l+0xae0>)
 8007f46:	e7b3      	b.n	8007eb0 <_strtod_l+0x988>
 8007f48:	2600      	movs	r6, #0
 8007f4a:	4f30      	ldr	r7, [pc, #192]	@ (800800c <_strtod_l+0xae4>)
 8007f4c:	e7ac      	b.n	8007ea8 <_strtod_l+0x980>
 8007f4e:	4630      	mov	r0, r6
 8007f50:	4639      	mov	r1, r7
 8007f52:	4b2e      	ldr	r3, [pc, #184]	@ (800800c <_strtod_l+0xae4>)
 8007f54:	2200      	movs	r2, #0
 8007f56:	f7f8 fb2b 	bl	80005b0 <__aeabi_dmul>
 8007f5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f5c:	4606      	mov	r6, r0
 8007f5e:	460f      	mov	r7, r1
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d0a1      	beq.n	8007ea8 <_strtod_l+0x980>
 8007f64:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007f68:	e7a2      	b.n	8007eb0 <_strtod_l+0x988>
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	4b26      	ldr	r3, [pc, #152]	@ (8008008 <_strtod_l+0xae0>)
 8007f6e:	4616      	mov	r6, r2
 8007f70:	461f      	mov	r7, r3
 8007f72:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007f76:	e79b      	b.n	8007eb0 <_strtod_l+0x988>
 8007f78:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007f7c:	9b08      	ldr	r3, [sp, #32]
 8007f7e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d1c1      	bne.n	8007f0a <_strtod_l+0x9e2>
 8007f86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007f8a:	0d1b      	lsrs	r3, r3, #20
 8007f8c:	051b      	lsls	r3, r3, #20
 8007f8e:	429d      	cmp	r5, r3
 8007f90:	d1bb      	bne.n	8007f0a <_strtod_l+0x9e2>
 8007f92:	4630      	mov	r0, r6
 8007f94:	4639      	mov	r1, r7
 8007f96:	f7f9 f983 	bl	80012a0 <__aeabi_d2lz>
 8007f9a:	f7f8 fadb 	bl	8000554 <__aeabi_l2d>
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	460b      	mov	r3, r1
 8007fa2:	4630      	mov	r0, r6
 8007fa4:	4639      	mov	r1, r7
 8007fa6:	f7f8 f94b 	bl	8000240 <__aeabi_dsub>
 8007faa:	460b      	mov	r3, r1
 8007fac:	4602      	mov	r2, r0
 8007fae:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007fb2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007fb6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fb8:	ea46 060a 	orr.w	r6, r6, sl
 8007fbc:	431e      	orrs	r6, r3
 8007fbe:	d06a      	beq.n	8008096 <_strtod_l+0xb6e>
 8007fc0:	a309      	add	r3, pc, #36	@ (adr r3, 8007fe8 <_strtod_l+0xac0>)
 8007fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc6:	f7f8 fd65 	bl	8000a94 <__aeabi_dcmplt>
 8007fca:	2800      	cmp	r0, #0
 8007fcc:	f47f acd6 	bne.w	800797c <_strtod_l+0x454>
 8007fd0:	a307      	add	r3, pc, #28	@ (adr r3, 8007ff0 <_strtod_l+0xac8>)
 8007fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007fda:	f7f8 fd79 	bl	8000ad0 <__aeabi_dcmpgt>
 8007fde:	2800      	cmp	r0, #0
 8007fe0:	d093      	beq.n	8007f0a <_strtod_l+0x9e2>
 8007fe2:	e4cb      	b.n	800797c <_strtod_l+0x454>
 8007fe4:	f3af 8000 	nop.w
 8007fe8:	94a03595 	.word	0x94a03595
 8007fec:	3fdfffff 	.word	0x3fdfffff
 8007ff0:	35afe535 	.word	0x35afe535
 8007ff4:	3fe00000 	.word	0x3fe00000
 8007ff8:	39500000 	.word	0x39500000
 8007ffc:	7ff00000 	.word	0x7ff00000
 8008000:	000fffff 	.word	0x000fffff
 8008004:	7fefffff 	.word	0x7fefffff
 8008008:	3ff00000 	.word	0x3ff00000
 800800c:	3fe00000 	.word	0x3fe00000
 8008010:	7fe00000 	.word	0x7fe00000
 8008014:	7c9fffff 	.word	0x7c9fffff
 8008018:	bff00000 	.word	0xbff00000
 800801c:	9b08      	ldr	r3, [sp, #32]
 800801e:	b323      	cbz	r3, 800806a <_strtod_l+0xb42>
 8008020:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008024:	d821      	bhi.n	800806a <_strtod_l+0xb42>
 8008026:	a328      	add	r3, pc, #160	@ (adr r3, 80080c8 <_strtod_l+0xba0>)
 8008028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800802c:	4630      	mov	r0, r6
 800802e:	4639      	mov	r1, r7
 8008030:	f7f8 fd3a 	bl	8000aa8 <__aeabi_dcmple>
 8008034:	b1a0      	cbz	r0, 8008060 <_strtod_l+0xb38>
 8008036:	4639      	mov	r1, r7
 8008038:	4630      	mov	r0, r6
 800803a:	f7f8 fd91 	bl	8000b60 <__aeabi_d2uiz>
 800803e:	2801      	cmp	r0, #1
 8008040:	bf38      	it	cc
 8008042:	2001      	movcc	r0, #1
 8008044:	f7f8 fa3a 	bl	80004bc <__aeabi_ui2d>
 8008048:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800804a:	4606      	mov	r6, r0
 800804c:	460f      	mov	r7, r1
 800804e:	b9fb      	cbnz	r3, 8008090 <_strtod_l+0xb68>
 8008050:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008054:	9014      	str	r0, [sp, #80]	@ 0x50
 8008056:	9315      	str	r3, [sp, #84]	@ 0x54
 8008058:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800805c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008060:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008062:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008066:	1b5b      	subs	r3, r3, r5
 8008068:	9311      	str	r3, [sp, #68]	@ 0x44
 800806a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800806e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008072:	f7ff f903 	bl	800727c <__ulp>
 8008076:	4602      	mov	r2, r0
 8008078:	460b      	mov	r3, r1
 800807a:	4650      	mov	r0, sl
 800807c:	4659      	mov	r1, fp
 800807e:	f7f8 fa97 	bl	80005b0 <__aeabi_dmul>
 8008082:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008086:	f7f8 f8dd 	bl	8000244 <__adddf3>
 800808a:	4682      	mov	sl, r0
 800808c:	468b      	mov	fp, r1
 800808e:	e775      	b.n	8007f7c <_strtod_l+0xa54>
 8008090:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008094:	e7e0      	b.n	8008058 <_strtod_l+0xb30>
 8008096:	a30e      	add	r3, pc, #56	@ (adr r3, 80080d0 <_strtod_l+0xba8>)
 8008098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809c:	f7f8 fcfa 	bl	8000a94 <__aeabi_dcmplt>
 80080a0:	e79d      	b.n	8007fde <_strtod_l+0xab6>
 80080a2:	2300      	movs	r3, #0
 80080a4:	930e      	str	r3, [sp, #56]	@ 0x38
 80080a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080a8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80080aa:	6013      	str	r3, [r2, #0]
 80080ac:	f7ff ba79 	b.w	80075a2 <_strtod_l+0x7a>
 80080b0:	2a65      	cmp	r2, #101	@ 0x65
 80080b2:	f43f ab72 	beq.w	800779a <_strtod_l+0x272>
 80080b6:	2a45      	cmp	r2, #69	@ 0x45
 80080b8:	f43f ab6f 	beq.w	800779a <_strtod_l+0x272>
 80080bc:	2301      	movs	r3, #1
 80080be:	f7ff bbaa 	b.w	8007816 <_strtod_l+0x2ee>
 80080c2:	bf00      	nop
 80080c4:	f3af 8000 	nop.w
 80080c8:	ffc00000 	.word	0xffc00000
 80080cc:	41dfffff 	.word	0x41dfffff
 80080d0:	94a03595 	.word	0x94a03595
 80080d4:	3fcfffff 	.word	0x3fcfffff

080080d8 <_strtod_r>:
 80080d8:	4b01      	ldr	r3, [pc, #4]	@ (80080e0 <_strtod_r+0x8>)
 80080da:	f7ff ba25 	b.w	8007528 <_strtod_l>
 80080de:	bf00      	nop
 80080e0:	20000070 	.word	0x20000070

080080e4 <_strtol_l.isra.0>:
 80080e4:	2b24      	cmp	r3, #36	@ 0x24
 80080e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080ea:	4686      	mov	lr, r0
 80080ec:	4690      	mov	r8, r2
 80080ee:	d801      	bhi.n	80080f4 <_strtol_l.isra.0+0x10>
 80080f0:	2b01      	cmp	r3, #1
 80080f2:	d106      	bne.n	8008102 <_strtol_l.isra.0+0x1e>
 80080f4:	f7fd fdbc 	bl	8005c70 <__errno>
 80080f8:	2316      	movs	r3, #22
 80080fa:	6003      	str	r3, [r0, #0]
 80080fc:	2000      	movs	r0, #0
 80080fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008102:	460d      	mov	r5, r1
 8008104:	4833      	ldr	r0, [pc, #204]	@ (80081d4 <_strtol_l.isra.0+0xf0>)
 8008106:	462a      	mov	r2, r5
 8008108:	f815 4b01 	ldrb.w	r4, [r5], #1
 800810c:	5d06      	ldrb	r6, [r0, r4]
 800810e:	f016 0608 	ands.w	r6, r6, #8
 8008112:	d1f8      	bne.n	8008106 <_strtol_l.isra.0+0x22>
 8008114:	2c2d      	cmp	r4, #45	@ 0x2d
 8008116:	d110      	bne.n	800813a <_strtol_l.isra.0+0x56>
 8008118:	2601      	movs	r6, #1
 800811a:	782c      	ldrb	r4, [r5, #0]
 800811c:	1c95      	adds	r5, r2, #2
 800811e:	f033 0210 	bics.w	r2, r3, #16
 8008122:	d115      	bne.n	8008150 <_strtol_l.isra.0+0x6c>
 8008124:	2c30      	cmp	r4, #48	@ 0x30
 8008126:	d10d      	bne.n	8008144 <_strtol_l.isra.0+0x60>
 8008128:	782a      	ldrb	r2, [r5, #0]
 800812a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800812e:	2a58      	cmp	r2, #88	@ 0x58
 8008130:	d108      	bne.n	8008144 <_strtol_l.isra.0+0x60>
 8008132:	786c      	ldrb	r4, [r5, #1]
 8008134:	3502      	adds	r5, #2
 8008136:	2310      	movs	r3, #16
 8008138:	e00a      	b.n	8008150 <_strtol_l.isra.0+0x6c>
 800813a:	2c2b      	cmp	r4, #43	@ 0x2b
 800813c:	bf04      	itt	eq
 800813e:	782c      	ldrbeq	r4, [r5, #0]
 8008140:	1c95      	addeq	r5, r2, #2
 8008142:	e7ec      	b.n	800811e <_strtol_l.isra.0+0x3a>
 8008144:	2b00      	cmp	r3, #0
 8008146:	d1f6      	bne.n	8008136 <_strtol_l.isra.0+0x52>
 8008148:	2c30      	cmp	r4, #48	@ 0x30
 800814a:	bf14      	ite	ne
 800814c:	230a      	movne	r3, #10
 800814e:	2308      	moveq	r3, #8
 8008150:	2200      	movs	r2, #0
 8008152:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008156:	f10c 3cff 	add.w	ip, ip, #4294967295
 800815a:	fbbc f9f3 	udiv	r9, ip, r3
 800815e:	4610      	mov	r0, r2
 8008160:	fb03 ca19 	mls	sl, r3, r9, ip
 8008164:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008168:	2f09      	cmp	r7, #9
 800816a:	d80f      	bhi.n	800818c <_strtol_l.isra.0+0xa8>
 800816c:	463c      	mov	r4, r7
 800816e:	42a3      	cmp	r3, r4
 8008170:	dd1b      	ble.n	80081aa <_strtol_l.isra.0+0xc6>
 8008172:	1c57      	adds	r7, r2, #1
 8008174:	d007      	beq.n	8008186 <_strtol_l.isra.0+0xa2>
 8008176:	4581      	cmp	r9, r0
 8008178:	d314      	bcc.n	80081a4 <_strtol_l.isra.0+0xc0>
 800817a:	d101      	bne.n	8008180 <_strtol_l.isra.0+0x9c>
 800817c:	45a2      	cmp	sl, r4
 800817e:	db11      	blt.n	80081a4 <_strtol_l.isra.0+0xc0>
 8008180:	2201      	movs	r2, #1
 8008182:	fb00 4003 	mla	r0, r0, r3, r4
 8008186:	f815 4b01 	ldrb.w	r4, [r5], #1
 800818a:	e7eb      	b.n	8008164 <_strtol_l.isra.0+0x80>
 800818c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008190:	2f19      	cmp	r7, #25
 8008192:	d801      	bhi.n	8008198 <_strtol_l.isra.0+0xb4>
 8008194:	3c37      	subs	r4, #55	@ 0x37
 8008196:	e7ea      	b.n	800816e <_strtol_l.isra.0+0x8a>
 8008198:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800819c:	2f19      	cmp	r7, #25
 800819e:	d804      	bhi.n	80081aa <_strtol_l.isra.0+0xc6>
 80081a0:	3c57      	subs	r4, #87	@ 0x57
 80081a2:	e7e4      	b.n	800816e <_strtol_l.isra.0+0x8a>
 80081a4:	f04f 32ff 	mov.w	r2, #4294967295
 80081a8:	e7ed      	b.n	8008186 <_strtol_l.isra.0+0xa2>
 80081aa:	1c53      	adds	r3, r2, #1
 80081ac:	d108      	bne.n	80081c0 <_strtol_l.isra.0+0xdc>
 80081ae:	2322      	movs	r3, #34	@ 0x22
 80081b0:	4660      	mov	r0, ip
 80081b2:	f8ce 3000 	str.w	r3, [lr]
 80081b6:	f1b8 0f00 	cmp.w	r8, #0
 80081ba:	d0a0      	beq.n	80080fe <_strtol_l.isra.0+0x1a>
 80081bc:	1e69      	subs	r1, r5, #1
 80081be:	e006      	b.n	80081ce <_strtol_l.isra.0+0xea>
 80081c0:	b106      	cbz	r6, 80081c4 <_strtol_l.isra.0+0xe0>
 80081c2:	4240      	negs	r0, r0
 80081c4:	f1b8 0f00 	cmp.w	r8, #0
 80081c8:	d099      	beq.n	80080fe <_strtol_l.isra.0+0x1a>
 80081ca:	2a00      	cmp	r2, #0
 80081cc:	d1f6      	bne.n	80081bc <_strtol_l.isra.0+0xd8>
 80081ce:	f8c8 1000 	str.w	r1, [r8]
 80081d2:	e794      	b.n	80080fe <_strtol_l.isra.0+0x1a>
 80081d4:	0800af71 	.word	0x0800af71

080081d8 <_strtol_r>:
 80081d8:	f7ff bf84 	b.w	80080e4 <_strtol_l.isra.0>

080081dc <__ssputs_r>:
 80081dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081e0:	461f      	mov	r7, r3
 80081e2:	688e      	ldr	r6, [r1, #8]
 80081e4:	4682      	mov	sl, r0
 80081e6:	42be      	cmp	r6, r7
 80081e8:	460c      	mov	r4, r1
 80081ea:	4690      	mov	r8, r2
 80081ec:	680b      	ldr	r3, [r1, #0]
 80081ee:	d82d      	bhi.n	800824c <__ssputs_r+0x70>
 80081f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80081f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80081f8:	d026      	beq.n	8008248 <__ssputs_r+0x6c>
 80081fa:	6965      	ldr	r5, [r4, #20]
 80081fc:	6909      	ldr	r1, [r1, #16]
 80081fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008202:	eba3 0901 	sub.w	r9, r3, r1
 8008206:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800820a:	1c7b      	adds	r3, r7, #1
 800820c:	444b      	add	r3, r9
 800820e:	106d      	asrs	r5, r5, #1
 8008210:	429d      	cmp	r5, r3
 8008212:	bf38      	it	cc
 8008214:	461d      	movcc	r5, r3
 8008216:	0553      	lsls	r3, r2, #21
 8008218:	d527      	bpl.n	800826a <__ssputs_r+0x8e>
 800821a:	4629      	mov	r1, r5
 800821c:	f7fe fc36 	bl	8006a8c <_malloc_r>
 8008220:	4606      	mov	r6, r0
 8008222:	b360      	cbz	r0, 800827e <__ssputs_r+0xa2>
 8008224:	464a      	mov	r2, r9
 8008226:	6921      	ldr	r1, [r4, #16]
 8008228:	f000 ff62 	bl	80090f0 <memcpy>
 800822c:	89a3      	ldrh	r3, [r4, #12]
 800822e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008236:	81a3      	strh	r3, [r4, #12]
 8008238:	6126      	str	r6, [r4, #16]
 800823a:	444e      	add	r6, r9
 800823c:	6026      	str	r6, [r4, #0]
 800823e:	463e      	mov	r6, r7
 8008240:	6165      	str	r5, [r4, #20]
 8008242:	eba5 0509 	sub.w	r5, r5, r9
 8008246:	60a5      	str	r5, [r4, #8]
 8008248:	42be      	cmp	r6, r7
 800824a:	d900      	bls.n	800824e <__ssputs_r+0x72>
 800824c:	463e      	mov	r6, r7
 800824e:	4632      	mov	r2, r6
 8008250:	4641      	mov	r1, r8
 8008252:	6820      	ldr	r0, [r4, #0]
 8008254:	f000 ff22 	bl	800909c <memmove>
 8008258:	2000      	movs	r0, #0
 800825a:	68a3      	ldr	r3, [r4, #8]
 800825c:	1b9b      	subs	r3, r3, r6
 800825e:	60a3      	str	r3, [r4, #8]
 8008260:	6823      	ldr	r3, [r4, #0]
 8008262:	4433      	add	r3, r6
 8008264:	6023      	str	r3, [r4, #0]
 8008266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800826a:	462a      	mov	r2, r5
 800826c:	f001 fad1 	bl	8009812 <_realloc_r>
 8008270:	4606      	mov	r6, r0
 8008272:	2800      	cmp	r0, #0
 8008274:	d1e0      	bne.n	8008238 <__ssputs_r+0x5c>
 8008276:	4650      	mov	r0, sl
 8008278:	6921      	ldr	r1, [r4, #16]
 800827a:	f7fe fb95 	bl	80069a8 <_free_r>
 800827e:	230c      	movs	r3, #12
 8008280:	f8ca 3000 	str.w	r3, [sl]
 8008284:	89a3      	ldrh	r3, [r4, #12]
 8008286:	f04f 30ff 	mov.w	r0, #4294967295
 800828a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800828e:	81a3      	strh	r3, [r4, #12]
 8008290:	e7e9      	b.n	8008266 <__ssputs_r+0x8a>
	...

08008294 <_svfiprintf_r>:
 8008294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008298:	4698      	mov	r8, r3
 800829a:	898b      	ldrh	r3, [r1, #12]
 800829c:	4607      	mov	r7, r0
 800829e:	061b      	lsls	r3, r3, #24
 80082a0:	460d      	mov	r5, r1
 80082a2:	4614      	mov	r4, r2
 80082a4:	b09d      	sub	sp, #116	@ 0x74
 80082a6:	d510      	bpl.n	80082ca <_svfiprintf_r+0x36>
 80082a8:	690b      	ldr	r3, [r1, #16]
 80082aa:	b973      	cbnz	r3, 80082ca <_svfiprintf_r+0x36>
 80082ac:	2140      	movs	r1, #64	@ 0x40
 80082ae:	f7fe fbed 	bl	8006a8c <_malloc_r>
 80082b2:	6028      	str	r0, [r5, #0]
 80082b4:	6128      	str	r0, [r5, #16]
 80082b6:	b930      	cbnz	r0, 80082c6 <_svfiprintf_r+0x32>
 80082b8:	230c      	movs	r3, #12
 80082ba:	603b      	str	r3, [r7, #0]
 80082bc:	f04f 30ff 	mov.w	r0, #4294967295
 80082c0:	b01d      	add	sp, #116	@ 0x74
 80082c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082c6:	2340      	movs	r3, #64	@ 0x40
 80082c8:	616b      	str	r3, [r5, #20]
 80082ca:	2300      	movs	r3, #0
 80082cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80082ce:	2320      	movs	r3, #32
 80082d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80082d4:	2330      	movs	r3, #48	@ 0x30
 80082d6:	f04f 0901 	mov.w	r9, #1
 80082da:	f8cd 800c 	str.w	r8, [sp, #12]
 80082de:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008478 <_svfiprintf_r+0x1e4>
 80082e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80082e6:	4623      	mov	r3, r4
 80082e8:	469a      	mov	sl, r3
 80082ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082ee:	b10a      	cbz	r2, 80082f4 <_svfiprintf_r+0x60>
 80082f0:	2a25      	cmp	r2, #37	@ 0x25
 80082f2:	d1f9      	bne.n	80082e8 <_svfiprintf_r+0x54>
 80082f4:	ebba 0b04 	subs.w	fp, sl, r4
 80082f8:	d00b      	beq.n	8008312 <_svfiprintf_r+0x7e>
 80082fa:	465b      	mov	r3, fp
 80082fc:	4622      	mov	r2, r4
 80082fe:	4629      	mov	r1, r5
 8008300:	4638      	mov	r0, r7
 8008302:	f7ff ff6b 	bl	80081dc <__ssputs_r>
 8008306:	3001      	adds	r0, #1
 8008308:	f000 80a7 	beq.w	800845a <_svfiprintf_r+0x1c6>
 800830c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800830e:	445a      	add	r2, fp
 8008310:	9209      	str	r2, [sp, #36]	@ 0x24
 8008312:	f89a 3000 	ldrb.w	r3, [sl]
 8008316:	2b00      	cmp	r3, #0
 8008318:	f000 809f 	beq.w	800845a <_svfiprintf_r+0x1c6>
 800831c:	2300      	movs	r3, #0
 800831e:	f04f 32ff 	mov.w	r2, #4294967295
 8008322:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008326:	f10a 0a01 	add.w	sl, sl, #1
 800832a:	9304      	str	r3, [sp, #16]
 800832c:	9307      	str	r3, [sp, #28]
 800832e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008332:	931a      	str	r3, [sp, #104]	@ 0x68
 8008334:	4654      	mov	r4, sl
 8008336:	2205      	movs	r2, #5
 8008338:	f814 1b01 	ldrb.w	r1, [r4], #1
 800833c:	484e      	ldr	r0, [pc, #312]	@ (8008478 <_svfiprintf_r+0x1e4>)
 800833e:	f7fd fcc4 	bl	8005cca <memchr>
 8008342:	9a04      	ldr	r2, [sp, #16]
 8008344:	b9d8      	cbnz	r0, 800837e <_svfiprintf_r+0xea>
 8008346:	06d0      	lsls	r0, r2, #27
 8008348:	bf44      	itt	mi
 800834a:	2320      	movmi	r3, #32
 800834c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008350:	0711      	lsls	r1, r2, #28
 8008352:	bf44      	itt	mi
 8008354:	232b      	movmi	r3, #43	@ 0x2b
 8008356:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800835a:	f89a 3000 	ldrb.w	r3, [sl]
 800835e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008360:	d015      	beq.n	800838e <_svfiprintf_r+0xfa>
 8008362:	4654      	mov	r4, sl
 8008364:	2000      	movs	r0, #0
 8008366:	f04f 0c0a 	mov.w	ip, #10
 800836a:	9a07      	ldr	r2, [sp, #28]
 800836c:	4621      	mov	r1, r4
 800836e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008372:	3b30      	subs	r3, #48	@ 0x30
 8008374:	2b09      	cmp	r3, #9
 8008376:	d94b      	bls.n	8008410 <_svfiprintf_r+0x17c>
 8008378:	b1b0      	cbz	r0, 80083a8 <_svfiprintf_r+0x114>
 800837a:	9207      	str	r2, [sp, #28]
 800837c:	e014      	b.n	80083a8 <_svfiprintf_r+0x114>
 800837e:	eba0 0308 	sub.w	r3, r0, r8
 8008382:	fa09 f303 	lsl.w	r3, r9, r3
 8008386:	4313      	orrs	r3, r2
 8008388:	46a2      	mov	sl, r4
 800838a:	9304      	str	r3, [sp, #16]
 800838c:	e7d2      	b.n	8008334 <_svfiprintf_r+0xa0>
 800838e:	9b03      	ldr	r3, [sp, #12]
 8008390:	1d19      	adds	r1, r3, #4
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	9103      	str	r1, [sp, #12]
 8008396:	2b00      	cmp	r3, #0
 8008398:	bfbb      	ittet	lt
 800839a:	425b      	neglt	r3, r3
 800839c:	f042 0202 	orrlt.w	r2, r2, #2
 80083a0:	9307      	strge	r3, [sp, #28]
 80083a2:	9307      	strlt	r3, [sp, #28]
 80083a4:	bfb8      	it	lt
 80083a6:	9204      	strlt	r2, [sp, #16]
 80083a8:	7823      	ldrb	r3, [r4, #0]
 80083aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80083ac:	d10a      	bne.n	80083c4 <_svfiprintf_r+0x130>
 80083ae:	7863      	ldrb	r3, [r4, #1]
 80083b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80083b2:	d132      	bne.n	800841a <_svfiprintf_r+0x186>
 80083b4:	9b03      	ldr	r3, [sp, #12]
 80083b6:	3402      	adds	r4, #2
 80083b8:	1d1a      	adds	r2, r3, #4
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	9203      	str	r2, [sp, #12]
 80083be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80083c2:	9305      	str	r3, [sp, #20]
 80083c4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800847c <_svfiprintf_r+0x1e8>
 80083c8:	2203      	movs	r2, #3
 80083ca:	4650      	mov	r0, sl
 80083cc:	7821      	ldrb	r1, [r4, #0]
 80083ce:	f7fd fc7c 	bl	8005cca <memchr>
 80083d2:	b138      	cbz	r0, 80083e4 <_svfiprintf_r+0x150>
 80083d4:	2240      	movs	r2, #64	@ 0x40
 80083d6:	9b04      	ldr	r3, [sp, #16]
 80083d8:	eba0 000a 	sub.w	r0, r0, sl
 80083dc:	4082      	lsls	r2, r0
 80083de:	4313      	orrs	r3, r2
 80083e0:	3401      	adds	r4, #1
 80083e2:	9304      	str	r3, [sp, #16]
 80083e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083e8:	2206      	movs	r2, #6
 80083ea:	4825      	ldr	r0, [pc, #148]	@ (8008480 <_svfiprintf_r+0x1ec>)
 80083ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80083f0:	f7fd fc6b 	bl	8005cca <memchr>
 80083f4:	2800      	cmp	r0, #0
 80083f6:	d036      	beq.n	8008466 <_svfiprintf_r+0x1d2>
 80083f8:	4b22      	ldr	r3, [pc, #136]	@ (8008484 <_svfiprintf_r+0x1f0>)
 80083fa:	bb1b      	cbnz	r3, 8008444 <_svfiprintf_r+0x1b0>
 80083fc:	9b03      	ldr	r3, [sp, #12]
 80083fe:	3307      	adds	r3, #7
 8008400:	f023 0307 	bic.w	r3, r3, #7
 8008404:	3308      	adds	r3, #8
 8008406:	9303      	str	r3, [sp, #12]
 8008408:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800840a:	4433      	add	r3, r6
 800840c:	9309      	str	r3, [sp, #36]	@ 0x24
 800840e:	e76a      	b.n	80082e6 <_svfiprintf_r+0x52>
 8008410:	460c      	mov	r4, r1
 8008412:	2001      	movs	r0, #1
 8008414:	fb0c 3202 	mla	r2, ip, r2, r3
 8008418:	e7a8      	b.n	800836c <_svfiprintf_r+0xd8>
 800841a:	2300      	movs	r3, #0
 800841c:	f04f 0c0a 	mov.w	ip, #10
 8008420:	4619      	mov	r1, r3
 8008422:	3401      	adds	r4, #1
 8008424:	9305      	str	r3, [sp, #20]
 8008426:	4620      	mov	r0, r4
 8008428:	f810 2b01 	ldrb.w	r2, [r0], #1
 800842c:	3a30      	subs	r2, #48	@ 0x30
 800842e:	2a09      	cmp	r2, #9
 8008430:	d903      	bls.n	800843a <_svfiprintf_r+0x1a6>
 8008432:	2b00      	cmp	r3, #0
 8008434:	d0c6      	beq.n	80083c4 <_svfiprintf_r+0x130>
 8008436:	9105      	str	r1, [sp, #20]
 8008438:	e7c4      	b.n	80083c4 <_svfiprintf_r+0x130>
 800843a:	4604      	mov	r4, r0
 800843c:	2301      	movs	r3, #1
 800843e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008442:	e7f0      	b.n	8008426 <_svfiprintf_r+0x192>
 8008444:	ab03      	add	r3, sp, #12
 8008446:	9300      	str	r3, [sp, #0]
 8008448:	462a      	mov	r2, r5
 800844a:	4638      	mov	r0, r7
 800844c:	4b0e      	ldr	r3, [pc, #56]	@ (8008488 <_svfiprintf_r+0x1f4>)
 800844e:	a904      	add	r1, sp, #16
 8008450:	f7fc fc7c 	bl	8004d4c <_printf_float>
 8008454:	1c42      	adds	r2, r0, #1
 8008456:	4606      	mov	r6, r0
 8008458:	d1d6      	bne.n	8008408 <_svfiprintf_r+0x174>
 800845a:	89ab      	ldrh	r3, [r5, #12]
 800845c:	065b      	lsls	r3, r3, #25
 800845e:	f53f af2d 	bmi.w	80082bc <_svfiprintf_r+0x28>
 8008462:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008464:	e72c      	b.n	80082c0 <_svfiprintf_r+0x2c>
 8008466:	ab03      	add	r3, sp, #12
 8008468:	9300      	str	r3, [sp, #0]
 800846a:	462a      	mov	r2, r5
 800846c:	4638      	mov	r0, r7
 800846e:	4b06      	ldr	r3, [pc, #24]	@ (8008488 <_svfiprintf_r+0x1f4>)
 8008470:	a904      	add	r1, sp, #16
 8008472:	f7fc ff09 	bl	8005288 <_printf_i>
 8008476:	e7ed      	b.n	8008454 <_svfiprintf_r+0x1c0>
 8008478:	0800ad51 	.word	0x0800ad51
 800847c:	0800ad57 	.word	0x0800ad57
 8008480:	0800ad5b 	.word	0x0800ad5b
 8008484:	08004d4d 	.word	0x08004d4d
 8008488:	080081dd 	.word	0x080081dd

0800848c <_sungetc_r>:
 800848c:	b538      	push	{r3, r4, r5, lr}
 800848e:	1c4b      	adds	r3, r1, #1
 8008490:	4614      	mov	r4, r2
 8008492:	d103      	bne.n	800849c <_sungetc_r+0x10>
 8008494:	f04f 35ff 	mov.w	r5, #4294967295
 8008498:	4628      	mov	r0, r5
 800849a:	bd38      	pop	{r3, r4, r5, pc}
 800849c:	8993      	ldrh	r3, [r2, #12]
 800849e:	b2cd      	uxtb	r5, r1
 80084a0:	f023 0320 	bic.w	r3, r3, #32
 80084a4:	8193      	strh	r3, [r2, #12]
 80084a6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80084a8:	6852      	ldr	r2, [r2, #4]
 80084aa:	b18b      	cbz	r3, 80084d0 <_sungetc_r+0x44>
 80084ac:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80084ae:	4293      	cmp	r3, r2
 80084b0:	dd08      	ble.n	80084c4 <_sungetc_r+0x38>
 80084b2:	6823      	ldr	r3, [r4, #0]
 80084b4:	1e5a      	subs	r2, r3, #1
 80084b6:	6022      	str	r2, [r4, #0]
 80084b8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80084bc:	6863      	ldr	r3, [r4, #4]
 80084be:	3301      	adds	r3, #1
 80084c0:	6063      	str	r3, [r4, #4]
 80084c2:	e7e9      	b.n	8008498 <_sungetc_r+0xc>
 80084c4:	4621      	mov	r1, r4
 80084c6:	f000 fd1c 	bl	8008f02 <__submore>
 80084ca:	2800      	cmp	r0, #0
 80084cc:	d0f1      	beq.n	80084b2 <_sungetc_r+0x26>
 80084ce:	e7e1      	b.n	8008494 <_sungetc_r+0x8>
 80084d0:	6921      	ldr	r1, [r4, #16]
 80084d2:	6823      	ldr	r3, [r4, #0]
 80084d4:	b151      	cbz	r1, 80084ec <_sungetc_r+0x60>
 80084d6:	4299      	cmp	r1, r3
 80084d8:	d208      	bcs.n	80084ec <_sungetc_r+0x60>
 80084da:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80084de:	42a9      	cmp	r1, r5
 80084e0:	d104      	bne.n	80084ec <_sungetc_r+0x60>
 80084e2:	3b01      	subs	r3, #1
 80084e4:	3201      	adds	r2, #1
 80084e6:	6023      	str	r3, [r4, #0]
 80084e8:	6062      	str	r2, [r4, #4]
 80084ea:	e7d5      	b.n	8008498 <_sungetc_r+0xc>
 80084ec:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80084f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80084f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80084f6:	2303      	movs	r3, #3
 80084f8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80084fa:	4623      	mov	r3, r4
 80084fc:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008500:	6023      	str	r3, [r4, #0]
 8008502:	2301      	movs	r3, #1
 8008504:	e7dc      	b.n	80084c0 <_sungetc_r+0x34>

08008506 <__ssrefill_r>:
 8008506:	b510      	push	{r4, lr}
 8008508:	460c      	mov	r4, r1
 800850a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800850c:	b169      	cbz	r1, 800852a <__ssrefill_r+0x24>
 800850e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008512:	4299      	cmp	r1, r3
 8008514:	d001      	beq.n	800851a <__ssrefill_r+0x14>
 8008516:	f7fe fa47 	bl	80069a8 <_free_r>
 800851a:	2000      	movs	r0, #0
 800851c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800851e:	6360      	str	r0, [r4, #52]	@ 0x34
 8008520:	6063      	str	r3, [r4, #4]
 8008522:	b113      	cbz	r3, 800852a <__ssrefill_r+0x24>
 8008524:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008526:	6023      	str	r3, [r4, #0]
 8008528:	bd10      	pop	{r4, pc}
 800852a:	6923      	ldr	r3, [r4, #16]
 800852c:	f04f 30ff 	mov.w	r0, #4294967295
 8008530:	6023      	str	r3, [r4, #0]
 8008532:	2300      	movs	r3, #0
 8008534:	6063      	str	r3, [r4, #4]
 8008536:	89a3      	ldrh	r3, [r4, #12]
 8008538:	f043 0320 	orr.w	r3, r3, #32
 800853c:	81a3      	strh	r3, [r4, #12]
 800853e:	e7f3      	b.n	8008528 <__ssrefill_r+0x22>

08008540 <__ssvfiscanf_r>:
 8008540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008544:	460c      	mov	r4, r1
 8008546:	2100      	movs	r1, #0
 8008548:	4606      	mov	r6, r0
 800854a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800854e:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8008552:	49ab      	ldr	r1, [pc, #684]	@ (8008800 <__ssvfiscanf_r+0x2c0>)
 8008554:	f10d 0804 	add.w	r8, sp, #4
 8008558:	91a0      	str	r1, [sp, #640]	@ 0x280
 800855a:	49aa      	ldr	r1, [pc, #680]	@ (8008804 <__ssvfiscanf_r+0x2c4>)
 800855c:	4faa      	ldr	r7, [pc, #680]	@ (8008808 <__ssvfiscanf_r+0x2c8>)
 800855e:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8008562:	91a1      	str	r1, [sp, #644]	@ 0x284
 8008564:	9300      	str	r3, [sp, #0]
 8008566:	f892 9000 	ldrb.w	r9, [r2]
 800856a:	f1b9 0f00 	cmp.w	r9, #0
 800856e:	f000 8159 	beq.w	8008824 <__ssvfiscanf_r+0x2e4>
 8008572:	f817 3009 	ldrb.w	r3, [r7, r9]
 8008576:	1c55      	adds	r5, r2, #1
 8008578:	f013 0308 	ands.w	r3, r3, #8
 800857c:	d019      	beq.n	80085b2 <__ssvfiscanf_r+0x72>
 800857e:	6863      	ldr	r3, [r4, #4]
 8008580:	2b00      	cmp	r3, #0
 8008582:	dd0f      	ble.n	80085a4 <__ssvfiscanf_r+0x64>
 8008584:	6823      	ldr	r3, [r4, #0]
 8008586:	781a      	ldrb	r2, [r3, #0]
 8008588:	5cba      	ldrb	r2, [r7, r2]
 800858a:	0712      	lsls	r2, r2, #28
 800858c:	d401      	bmi.n	8008592 <__ssvfiscanf_r+0x52>
 800858e:	462a      	mov	r2, r5
 8008590:	e7e9      	b.n	8008566 <__ssvfiscanf_r+0x26>
 8008592:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008594:	3301      	adds	r3, #1
 8008596:	3201      	adds	r2, #1
 8008598:	9245      	str	r2, [sp, #276]	@ 0x114
 800859a:	6862      	ldr	r2, [r4, #4]
 800859c:	6023      	str	r3, [r4, #0]
 800859e:	3a01      	subs	r2, #1
 80085a0:	6062      	str	r2, [r4, #4]
 80085a2:	e7ec      	b.n	800857e <__ssvfiscanf_r+0x3e>
 80085a4:	4621      	mov	r1, r4
 80085a6:	4630      	mov	r0, r6
 80085a8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80085aa:	4798      	blx	r3
 80085ac:	2800      	cmp	r0, #0
 80085ae:	d0e9      	beq.n	8008584 <__ssvfiscanf_r+0x44>
 80085b0:	e7ed      	b.n	800858e <__ssvfiscanf_r+0x4e>
 80085b2:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80085b6:	f040 8086 	bne.w	80086c6 <__ssvfiscanf_r+0x186>
 80085ba:	9341      	str	r3, [sp, #260]	@ 0x104
 80085bc:	9343      	str	r3, [sp, #268]	@ 0x10c
 80085be:	7853      	ldrb	r3, [r2, #1]
 80085c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80085c2:	bf04      	itt	eq
 80085c4:	2310      	moveq	r3, #16
 80085c6:	1c95      	addeq	r5, r2, #2
 80085c8:	f04f 020a 	mov.w	r2, #10
 80085cc:	bf08      	it	eq
 80085ce:	9341      	streq	r3, [sp, #260]	@ 0x104
 80085d0:	46aa      	mov	sl, r5
 80085d2:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80085d6:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80085da:	2b09      	cmp	r3, #9
 80085dc:	d91e      	bls.n	800861c <__ssvfiscanf_r+0xdc>
 80085de:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 800880c <__ssvfiscanf_r+0x2cc>
 80085e2:	2203      	movs	r2, #3
 80085e4:	4658      	mov	r0, fp
 80085e6:	f7fd fb70 	bl	8005cca <memchr>
 80085ea:	b138      	cbz	r0, 80085fc <__ssvfiscanf_r+0xbc>
 80085ec:	2301      	movs	r3, #1
 80085ee:	4655      	mov	r5, sl
 80085f0:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80085f2:	eba0 000b 	sub.w	r0, r0, fp
 80085f6:	4083      	lsls	r3, r0
 80085f8:	4313      	orrs	r3, r2
 80085fa:	9341      	str	r3, [sp, #260]	@ 0x104
 80085fc:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008600:	2b78      	cmp	r3, #120	@ 0x78
 8008602:	d806      	bhi.n	8008612 <__ssvfiscanf_r+0xd2>
 8008604:	2b57      	cmp	r3, #87	@ 0x57
 8008606:	d810      	bhi.n	800862a <__ssvfiscanf_r+0xea>
 8008608:	2b25      	cmp	r3, #37	@ 0x25
 800860a:	d05c      	beq.n	80086c6 <__ssvfiscanf_r+0x186>
 800860c:	d856      	bhi.n	80086bc <__ssvfiscanf_r+0x17c>
 800860e:	2b00      	cmp	r3, #0
 8008610:	d074      	beq.n	80086fc <__ssvfiscanf_r+0x1bc>
 8008612:	2303      	movs	r3, #3
 8008614:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008616:	230a      	movs	r3, #10
 8008618:	9342      	str	r3, [sp, #264]	@ 0x108
 800861a:	e087      	b.n	800872c <__ssvfiscanf_r+0x1ec>
 800861c:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800861e:	4655      	mov	r5, sl
 8008620:	fb02 1103 	mla	r1, r2, r3, r1
 8008624:	3930      	subs	r1, #48	@ 0x30
 8008626:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008628:	e7d2      	b.n	80085d0 <__ssvfiscanf_r+0x90>
 800862a:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800862e:	2a20      	cmp	r2, #32
 8008630:	d8ef      	bhi.n	8008612 <__ssvfiscanf_r+0xd2>
 8008632:	a101      	add	r1, pc, #4	@ (adr r1, 8008638 <__ssvfiscanf_r+0xf8>)
 8008634:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008638:	0800870b 	.word	0x0800870b
 800863c:	08008613 	.word	0x08008613
 8008640:	08008613 	.word	0x08008613
 8008644:	08008765 	.word	0x08008765
 8008648:	08008613 	.word	0x08008613
 800864c:	08008613 	.word	0x08008613
 8008650:	08008613 	.word	0x08008613
 8008654:	08008613 	.word	0x08008613
 8008658:	08008613 	.word	0x08008613
 800865c:	08008613 	.word	0x08008613
 8008660:	08008613 	.word	0x08008613
 8008664:	0800877b 	.word	0x0800877b
 8008668:	08008761 	.word	0x08008761
 800866c:	080086c3 	.word	0x080086c3
 8008670:	080086c3 	.word	0x080086c3
 8008674:	080086c3 	.word	0x080086c3
 8008678:	08008613 	.word	0x08008613
 800867c:	0800871d 	.word	0x0800871d
 8008680:	08008613 	.word	0x08008613
 8008684:	08008613 	.word	0x08008613
 8008688:	08008613 	.word	0x08008613
 800868c:	08008613 	.word	0x08008613
 8008690:	0800878b 	.word	0x0800878b
 8008694:	08008725 	.word	0x08008725
 8008698:	08008703 	.word	0x08008703
 800869c:	08008613 	.word	0x08008613
 80086a0:	08008613 	.word	0x08008613
 80086a4:	08008787 	.word	0x08008787
 80086a8:	08008613 	.word	0x08008613
 80086ac:	08008761 	.word	0x08008761
 80086b0:	08008613 	.word	0x08008613
 80086b4:	08008613 	.word	0x08008613
 80086b8:	0800870b 	.word	0x0800870b
 80086bc:	3b45      	subs	r3, #69	@ 0x45
 80086be:	2b02      	cmp	r3, #2
 80086c0:	d8a7      	bhi.n	8008612 <__ssvfiscanf_r+0xd2>
 80086c2:	2305      	movs	r3, #5
 80086c4:	e031      	b.n	800872a <__ssvfiscanf_r+0x1ea>
 80086c6:	6863      	ldr	r3, [r4, #4]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	dd0d      	ble.n	80086e8 <__ssvfiscanf_r+0x1a8>
 80086cc:	6823      	ldr	r3, [r4, #0]
 80086ce:	781a      	ldrb	r2, [r3, #0]
 80086d0:	454a      	cmp	r2, r9
 80086d2:	f040 80a7 	bne.w	8008824 <__ssvfiscanf_r+0x2e4>
 80086d6:	3301      	adds	r3, #1
 80086d8:	6862      	ldr	r2, [r4, #4]
 80086da:	6023      	str	r3, [r4, #0]
 80086dc:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80086de:	3a01      	subs	r2, #1
 80086e0:	3301      	adds	r3, #1
 80086e2:	6062      	str	r2, [r4, #4]
 80086e4:	9345      	str	r3, [sp, #276]	@ 0x114
 80086e6:	e752      	b.n	800858e <__ssvfiscanf_r+0x4e>
 80086e8:	4621      	mov	r1, r4
 80086ea:	4630      	mov	r0, r6
 80086ec:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80086ee:	4798      	blx	r3
 80086f0:	2800      	cmp	r0, #0
 80086f2:	d0eb      	beq.n	80086cc <__ssvfiscanf_r+0x18c>
 80086f4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80086f6:	2800      	cmp	r0, #0
 80086f8:	f040 808c 	bne.w	8008814 <__ssvfiscanf_r+0x2d4>
 80086fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008700:	e08c      	b.n	800881c <__ssvfiscanf_r+0x2dc>
 8008702:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008704:	f042 0220 	orr.w	r2, r2, #32
 8008708:	9241      	str	r2, [sp, #260]	@ 0x104
 800870a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800870c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008710:	9241      	str	r2, [sp, #260]	@ 0x104
 8008712:	2210      	movs	r2, #16
 8008714:	2b6e      	cmp	r3, #110	@ 0x6e
 8008716:	9242      	str	r2, [sp, #264]	@ 0x108
 8008718:	d902      	bls.n	8008720 <__ssvfiscanf_r+0x1e0>
 800871a:	e005      	b.n	8008728 <__ssvfiscanf_r+0x1e8>
 800871c:	2300      	movs	r3, #0
 800871e:	9342      	str	r3, [sp, #264]	@ 0x108
 8008720:	2303      	movs	r3, #3
 8008722:	e002      	b.n	800872a <__ssvfiscanf_r+0x1ea>
 8008724:	2308      	movs	r3, #8
 8008726:	9342      	str	r3, [sp, #264]	@ 0x108
 8008728:	2304      	movs	r3, #4
 800872a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800872c:	6863      	ldr	r3, [r4, #4]
 800872e:	2b00      	cmp	r3, #0
 8008730:	dd39      	ble.n	80087a6 <__ssvfiscanf_r+0x266>
 8008732:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008734:	0659      	lsls	r1, r3, #25
 8008736:	d404      	bmi.n	8008742 <__ssvfiscanf_r+0x202>
 8008738:	6823      	ldr	r3, [r4, #0]
 800873a:	781a      	ldrb	r2, [r3, #0]
 800873c:	5cba      	ldrb	r2, [r7, r2]
 800873e:	0712      	lsls	r2, r2, #28
 8008740:	d438      	bmi.n	80087b4 <__ssvfiscanf_r+0x274>
 8008742:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8008744:	2b02      	cmp	r3, #2
 8008746:	dc47      	bgt.n	80087d8 <__ssvfiscanf_r+0x298>
 8008748:	466b      	mov	r3, sp
 800874a:	4622      	mov	r2, r4
 800874c:	4630      	mov	r0, r6
 800874e:	a941      	add	r1, sp, #260	@ 0x104
 8008750:	f000 f9aa 	bl	8008aa8 <_scanf_chars>
 8008754:	2801      	cmp	r0, #1
 8008756:	d065      	beq.n	8008824 <__ssvfiscanf_r+0x2e4>
 8008758:	2802      	cmp	r0, #2
 800875a:	f47f af18 	bne.w	800858e <__ssvfiscanf_r+0x4e>
 800875e:	e7c9      	b.n	80086f4 <__ssvfiscanf_r+0x1b4>
 8008760:	220a      	movs	r2, #10
 8008762:	e7d7      	b.n	8008714 <__ssvfiscanf_r+0x1d4>
 8008764:	4629      	mov	r1, r5
 8008766:	4640      	mov	r0, r8
 8008768:	f000 fb92 	bl	8008e90 <__sccl>
 800876c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800876e:	4605      	mov	r5, r0
 8008770:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008774:	9341      	str	r3, [sp, #260]	@ 0x104
 8008776:	2301      	movs	r3, #1
 8008778:	e7d7      	b.n	800872a <__ssvfiscanf_r+0x1ea>
 800877a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800877c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008780:	9341      	str	r3, [sp, #260]	@ 0x104
 8008782:	2300      	movs	r3, #0
 8008784:	e7d1      	b.n	800872a <__ssvfiscanf_r+0x1ea>
 8008786:	2302      	movs	r3, #2
 8008788:	e7cf      	b.n	800872a <__ssvfiscanf_r+0x1ea>
 800878a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800878c:	06c3      	lsls	r3, r0, #27
 800878e:	f53f aefe 	bmi.w	800858e <__ssvfiscanf_r+0x4e>
 8008792:	9b00      	ldr	r3, [sp, #0]
 8008794:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008796:	1d19      	adds	r1, r3, #4
 8008798:	9100      	str	r1, [sp, #0]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	07c0      	lsls	r0, r0, #31
 800879e:	bf4c      	ite	mi
 80087a0:	801a      	strhmi	r2, [r3, #0]
 80087a2:	601a      	strpl	r2, [r3, #0]
 80087a4:	e6f3      	b.n	800858e <__ssvfiscanf_r+0x4e>
 80087a6:	4621      	mov	r1, r4
 80087a8:	4630      	mov	r0, r6
 80087aa:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80087ac:	4798      	blx	r3
 80087ae:	2800      	cmp	r0, #0
 80087b0:	d0bf      	beq.n	8008732 <__ssvfiscanf_r+0x1f2>
 80087b2:	e79f      	b.n	80086f4 <__ssvfiscanf_r+0x1b4>
 80087b4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80087b6:	3201      	adds	r2, #1
 80087b8:	9245      	str	r2, [sp, #276]	@ 0x114
 80087ba:	6862      	ldr	r2, [r4, #4]
 80087bc:	3a01      	subs	r2, #1
 80087be:	2a00      	cmp	r2, #0
 80087c0:	6062      	str	r2, [r4, #4]
 80087c2:	dd02      	ble.n	80087ca <__ssvfiscanf_r+0x28a>
 80087c4:	3301      	adds	r3, #1
 80087c6:	6023      	str	r3, [r4, #0]
 80087c8:	e7b6      	b.n	8008738 <__ssvfiscanf_r+0x1f8>
 80087ca:	4621      	mov	r1, r4
 80087cc:	4630      	mov	r0, r6
 80087ce:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80087d0:	4798      	blx	r3
 80087d2:	2800      	cmp	r0, #0
 80087d4:	d0b0      	beq.n	8008738 <__ssvfiscanf_r+0x1f8>
 80087d6:	e78d      	b.n	80086f4 <__ssvfiscanf_r+0x1b4>
 80087d8:	2b04      	cmp	r3, #4
 80087da:	dc06      	bgt.n	80087ea <__ssvfiscanf_r+0x2aa>
 80087dc:	466b      	mov	r3, sp
 80087de:	4622      	mov	r2, r4
 80087e0:	4630      	mov	r0, r6
 80087e2:	a941      	add	r1, sp, #260	@ 0x104
 80087e4:	f000 f9ba 	bl	8008b5c <_scanf_i>
 80087e8:	e7b4      	b.n	8008754 <__ssvfiscanf_r+0x214>
 80087ea:	4b09      	ldr	r3, [pc, #36]	@ (8008810 <__ssvfiscanf_r+0x2d0>)
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	f43f aece 	beq.w	800858e <__ssvfiscanf_r+0x4e>
 80087f2:	466b      	mov	r3, sp
 80087f4:	4622      	mov	r2, r4
 80087f6:	4630      	mov	r0, r6
 80087f8:	a941      	add	r1, sp, #260	@ 0x104
 80087fa:	f7fc fe63 	bl	80054c4 <_scanf_float>
 80087fe:	e7a9      	b.n	8008754 <__ssvfiscanf_r+0x214>
 8008800:	0800848d 	.word	0x0800848d
 8008804:	08008507 	.word	0x08008507
 8008808:	0800af71 	.word	0x0800af71
 800880c:	0800ad57 	.word	0x0800ad57
 8008810:	080054c5 	.word	0x080054c5
 8008814:	89a3      	ldrh	r3, [r4, #12]
 8008816:	065b      	lsls	r3, r3, #25
 8008818:	f53f af70 	bmi.w	80086fc <__ssvfiscanf_r+0x1bc>
 800881c:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8008820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008824:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008826:	e7f9      	b.n	800881c <__ssvfiscanf_r+0x2dc>

08008828 <__sfputc_r>:
 8008828:	6893      	ldr	r3, [r2, #8]
 800882a:	b410      	push	{r4}
 800882c:	3b01      	subs	r3, #1
 800882e:	2b00      	cmp	r3, #0
 8008830:	6093      	str	r3, [r2, #8]
 8008832:	da07      	bge.n	8008844 <__sfputc_r+0x1c>
 8008834:	6994      	ldr	r4, [r2, #24]
 8008836:	42a3      	cmp	r3, r4
 8008838:	db01      	blt.n	800883e <__sfputc_r+0x16>
 800883a:	290a      	cmp	r1, #10
 800883c:	d102      	bne.n	8008844 <__sfputc_r+0x1c>
 800883e:	bc10      	pop	{r4}
 8008840:	f000 bb97 	b.w	8008f72 <__swbuf_r>
 8008844:	6813      	ldr	r3, [r2, #0]
 8008846:	1c58      	adds	r0, r3, #1
 8008848:	6010      	str	r0, [r2, #0]
 800884a:	7019      	strb	r1, [r3, #0]
 800884c:	4608      	mov	r0, r1
 800884e:	bc10      	pop	{r4}
 8008850:	4770      	bx	lr

08008852 <__sfputs_r>:
 8008852:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008854:	4606      	mov	r6, r0
 8008856:	460f      	mov	r7, r1
 8008858:	4614      	mov	r4, r2
 800885a:	18d5      	adds	r5, r2, r3
 800885c:	42ac      	cmp	r4, r5
 800885e:	d101      	bne.n	8008864 <__sfputs_r+0x12>
 8008860:	2000      	movs	r0, #0
 8008862:	e007      	b.n	8008874 <__sfputs_r+0x22>
 8008864:	463a      	mov	r2, r7
 8008866:	4630      	mov	r0, r6
 8008868:	f814 1b01 	ldrb.w	r1, [r4], #1
 800886c:	f7ff ffdc 	bl	8008828 <__sfputc_r>
 8008870:	1c43      	adds	r3, r0, #1
 8008872:	d1f3      	bne.n	800885c <__sfputs_r+0xa>
 8008874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008878 <_vfiprintf_r>:
 8008878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800887c:	460d      	mov	r5, r1
 800887e:	4614      	mov	r4, r2
 8008880:	4698      	mov	r8, r3
 8008882:	4606      	mov	r6, r0
 8008884:	b09d      	sub	sp, #116	@ 0x74
 8008886:	b118      	cbz	r0, 8008890 <_vfiprintf_r+0x18>
 8008888:	6a03      	ldr	r3, [r0, #32]
 800888a:	b90b      	cbnz	r3, 8008890 <_vfiprintf_r+0x18>
 800888c:	f7fd f8b0 	bl	80059f0 <__sinit>
 8008890:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008892:	07d9      	lsls	r1, r3, #31
 8008894:	d405      	bmi.n	80088a2 <_vfiprintf_r+0x2a>
 8008896:	89ab      	ldrh	r3, [r5, #12]
 8008898:	059a      	lsls	r2, r3, #22
 800889a:	d402      	bmi.n	80088a2 <_vfiprintf_r+0x2a>
 800889c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800889e:	f7fd fa12 	bl	8005cc6 <__retarget_lock_acquire_recursive>
 80088a2:	89ab      	ldrh	r3, [r5, #12]
 80088a4:	071b      	lsls	r3, r3, #28
 80088a6:	d501      	bpl.n	80088ac <_vfiprintf_r+0x34>
 80088a8:	692b      	ldr	r3, [r5, #16]
 80088aa:	b99b      	cbnz	r3, 80088d4 <_vfiprintf_r+0x5c>
 80088ac:	4629      	mov	r1, r5
 80088ae:	4630      	mov	r0, r6
 80088b0:	f000 fb9e 	bl	8008ff0 <__swsetup_r>
 80088b4:	b170      	cbz	r0, 80088d4 <_vfiprintf_r+0x5c>
 80088b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80088b8:	07dc      	lsls	r4, r3, #31
 80088ba:	d504      	bpl.n	80088c6 <_vfiprintf_r+0x4e>
 80088bc:	f04f 30ff 	mov.w	r0, #4294967295
 80088c0:	b01d      	add	sp, #116	@ 0x74
 80088c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088c6:	89ab      	ldrh	r3, [r5, #12]
 80088c8:	0598      	lsls	r0, r3, #22
 80088ca:	d4f7      	bmi.n	80088bc <_vfiprintf_r+0x44>
 80088cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80088ce:	f7fd f9fb 	bl	8005cc8 <__retarget_lock_release_recursive>
 80088d2:	e7f3      	b.n	80088bc <_vfiprintf_r+0x44>
 80088d4:	2300      	movs	r3, #0
 80088d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80088d8:	2320      	movs	r3, #32
 80088da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80088de:	2330      	movs	r3, #48	@ 0x30
 80088e0:	f04f 0901 	mov.w	r9, #1
 80088e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80088e8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008a94 <_vfiprintf_r+0x21c>
 80088ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80088f0:	4623      	mov	r3, r4
 80088f2:	469a      	mov	sl, r3
 80088f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088f8:	b10a      	cbz	r2, 80088fe <_vfiprintf_r+0x86>
 80088fa:	2a25      	cmp	r2, #37	@ 0x25
 80088fc:	d1f9      	bne.n	80088f2 <_vfiprintf_r+0x7a>
 80088fe:	ebba 0b04 	subs.w	fp, sl, r4
 8008902:	d00b      	beq.n	800891c <_vfiprintf_r+0xa4>
 8008904:	465b      	mov	r3, fp
 8008906:	4622      	mov	r2, r4
 8008908:	4629      	mov	r1, r5
 800890a:	4630      	mov	r0, r6
 800890c:	f7ff ffa1 	bl	8008852 <__sfputs_r>
 8008910:	3001      	adds	r0, #1
 8008912:	f000 80a7 	beq.w	8008a64 <_vfiprintf_r+0x1ec>
 8008916:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008918:	445a      	add	r2, fp
 800891a:	9209      	str	r2, [sp, #36]	@ 0x24
 800891c:	f89a 3000 	ldrb.w	r3, [sl]
 8008920:	2b00      	cmp	r3, #0
 8008922:	f000 809f 	beq.w	8008a64 <_vfiprintf_r+0x1ec>
 8008926:	2300      	movs	r3, #0
 8008928:	f04f 32ff 	mov.w	r2, #4294967295
 800892c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008930:	f10a 0a01 	add.w	sl, sl, #1
 8008934:	9304      	str	r3, [sp, #16]
 8008936:	9307      	str	r3, [sp, #28]
 8008938:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800893c:	931a      	str	r3, [sp, #104]	@ 0x68
 800893e:	4654      	mov	r4, sl
 8008940:	2205      	movs	r2, #5
 8008942:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008946:	4853      	ldr	r0, [pc, #332]	@ (8008a94 <_vfiprintf_r+0x21c>)
 8008948:	f7fd f9bf 	bl	8005cca <memchr>
 800894c:	9a04      	ldr	r2, [sp, #16]
 800894e:	b9d8      	cbnz	r0, 8008988 <_vfiprintf_r+0x110>
 8008950:	06d1      	lsls	r1, r2, #27
 8008952:	bf44      	itt	mi
 8008954:	2320      	movmi	r3, #32
 8008956:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800895a:	0713      	lsls	r3, r2, #28
 800895c:	bf44      	itt	mi
 800895e:	232b      	movmi	r3, #43	@ 0x2b
 8008960:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008964:	f89a 3000 	ldrb.w	r3, [sl]
 8008968:	2b2a      	cmp	r3, #42	@ 0x2a
 800896a:	d015      	beq.n	8008998 <_vfiprintf_r+0x120>
 800896c:	4654      	mov	r4, sl
 800896e:	2000      	movs	r0, #0
 8008970:	f04f 0c0a 	mov.w	ip, #10
 8008974:	9a07      	ldr	r2, [sp, #28]
 8008976:	4621      	mov	r1, r4
 8008978:	f811 3b01 	ldrb.w	r3, [r1], #1
 800897c:	3b30      	subs	r3, #48	@ 0x30
 800897e:	2b09      	cmp	r3, #9
 8008980:	d94b      	bls.n	8008a1a <_vfiprintf_r+0x1a2>
 8008982:	b1b0      	cbz	r0, 80089b2 <_vfiprintf_r+0x13a>
 8008984:	9207      	str	r2, [sp, #28]
 8008986:	e014      	b.n	80089b2 <_vfiprintf_r+0x13a>
 8008988:	eba0 0308 	sub.w	r3, r0, r8
 800898c:	fa09 f303 	lsl.w	r3, r9, r3
 8008990:	4313      	orrs	r3, r2
 8008992:	46a2      	mov	sl, r4
 8008994:	9304      	str	r3, [sp, #16]
 8008996:	e7d2      	b.n	800893e <_vfiprintf_r+0xc6>
 8008998:	9b03      	ldr	r3, [sp, #12]
 800899a:	1d19      	adds	r1, r3, #4
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	9103      	str	r1, [sp, #12]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	bfbb      	ittet	lt
 80089a4:	425b      	neglt	r3, r3
 80089a6:	f042 0202 	orrlt.w	r2, r2, #2
 80089aa:	9307      	strge	r3, [sp, #28]
 80089ac:	9307      	strlt	r3, [sp, #28]
 80089ae:	bfb8      	it	lt
 80089b0:	9204      	strlt	r2, [sp, #16]
 80089b2:	7823      	ldrb	r3, [r4, #0]
 80089b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80089b6:	d10a      	bne.n	80089ce <_vfiprintf_r+0x156>
 80089b8:	7863      	ldrb	r3, [r4, #1]
 80089ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80089bc:	d132      	bne.n	8008a24 <_vfiprintf_r+0x1ac>
 80089be:	9b03      	ldr	r3, [sp, #12]
 80089c0:	3402      	adds	r4, #2
 80089c2:	1d1a      	adds	r2, r3, #4
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	9203      	str	r2, [sp, #12]
 80089c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80089cc:	9305      	str	r3, [sp, #20]
 80089ce:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008a98 <_vfiprintf_r+0x220>
 80089d2:	2203      	movs	r2, #3
 80089d4:	4650      	mov	r0, sl
 80089d6:	7821      	ldrb	r1, [r4, #0]
 80089d8:	f7fd f977 	bl	8005cca <memchr>
 80089dc:	b138      	cbz	r0, 80089ee <_vfiprintf_r+0x176>
 80089de:	2240      	movs	r2, #64	@ 0x40
 80089e0:	9b04      	ldr	r3, [sp, #16]
 80089e2:	eba0 000a 	sub.w	r0, r0, sl
 80089e6:	4082      	lsls	r2, r0
 80089e8:	4313      	orrs	r3, r2
 80089ea:	3401      	adds	r4, #1
 80089ec:	9304      	str	r3, [sp, #16]
 80089ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089f2:	2206      	movs	r2, #6
 80089f4:	4829      	ldr	r0, [pc, #164]	@ (8008a9c <_vfiprintf_r+0x224>)
 80089f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80089fa:	f7fd f966 	bl	8005cca <memchr>
 80089fe:	2800      	cmp	r0, #0
 8008a00:	d03f      	beq.n	8008a82 <_vfiprintf_r+0x20a>
 8008a02:	4b27      	ldr	r3, [pc, #156]	@ (8008aa0 <_vfiprintf_r+0x228>)
 8008a04:	bb1b      	cbnz	r3, 8008a4e <_vfiprintf_r+0x1d6>
 8008a06:	9b03      	ldr	r3, [sp, #12]
 8008a08:	3307      	adds	r3, #7
 8008a0a:	f023 0307 	bic.w	r3, r3, #7
 8008a0e:	3308      	adds	r3, #8
 8008a10:	9303      	str	r3, [sp, #12]
 8008a12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a14:	443b      	add	r3, r7
 8008a16:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a18:	e76a      	b.n	80088f0 <_vfiprintf_r+0x78>
 8008a1a:	460c      	mov	r4, r1
 8008a1c:	2001      	movs	r0, #1
 8008a1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a22:	e7a8      	b.n	8008976 <_vfiprintf_r+0xfe>
 8008a24:	2300      	movs	r3, #0
 8008a26:	f04f 0c0a 	mov.w	ip, #10
 8008a2a:	4619      	mov	r1, r3
 8008a2c:	3401      	adds	r4, #1
 8008a2e:	9305      	str	r3, [sp, #20]
 8008a30:	4620      	mov	r0, r4
 8008a32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a36:	3a30      	subs	r2, #48	@ 0x30
 8008a38:	2a09      	cmp	r2, #9
 8008a3a:	d903      	bls.n	8008a44 <_vfiprintf_r+0x1cc>
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d0c6      	beq.n	80089ce <_vfiprintf_r+0x156>
 8008a40:	9105      	str	r1, [sp, #20]
 8008a42:	e7c4      	b.n	80089ce <_vfiprintf_r+0x156>
 8008a44:	4604      	mov	r4, r0
 8008a46:	2301      	movs	r3, #1
 8008a48:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a4c:	e7f0      	b.n	8008a30 <_vfiprintf_r+0x1b8>
 8008a4e:	ab03      	add	r3, sp, #12
 8008a50:	9300      	str	r3, [sp, #0]
 8008a52:	462a      	mov	r2, r5
 8008a54:	4630      	mov	r0, r6
 8008a56:	4b13      	ldr	r3, [pc, #76]	@ (8008aa4 <_vfiprintf_r+0x22c>)
 8008a58:	a904      	add	r1, sp, #16
 8008a5a:	f7fc f977 	bl	8004d4c <_printf_float>
 8008a5e:	4607      	mov	r7, r0
 8008a60:	1c78      	adds	r0, r7, #1
 8008a62:	d1d6      	bne.n	8008a12 <_vfiprintf_r+0x19a>
 8008a64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a66:	07d9      	lsls	r1, r3, #31
 8008a68:	d405      	bmi.n	8008a76 <_vfiprintf_r+0x1fe>
 8008a6a:	89ab      	ldrh	r3, [r5, #12]
 8008a6c:	059a      	lsls	r2, r3, #22
 8008a6e:	d402      	bmi.n	8008a76 <_vfiprintf_r+0x1fe>
 8008a70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a72:	f7fd f929 	bl	8005cc8 <__retarget_lock_release_recursive>
 8008a76:	89ab      	ldrh	r3, [r5, #12]
 8008a78:	065b      	lsls	r3, r3, #25
 8008a7a:	f53f af1f 	bmi.w	80088bc <_vfiprintf_r+0x44>
 8008a7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a80:	e71e      	b.n	80088c0 <_vfiprintf_r+0x48>
 8008a82:	ab03      	add	r3, sp, #12
 8008a84:	9300      	str	r3, [sp, #0]
 8008a86:	462a      	mov	r2, r5
 8008a88:	4630      	mov	r0, r6
 8008a8a:	4b06      	ldr	r3, [pc, #24]	@ (8008aa4 <_vfiprintf_r+0x22c>)
 8008a8c:	a904      	add	r1, sp, #16
 8008a8e:	f7fc fbfb 	bl	8005288 <_printf_i>
 8008a92:	e7e4      	b.n	8008a5e <_vfiprintf_r+0x1e6>
 8008a94:	0800ad51 	.word	0x0800ad51
 8008a98:	0800ad57 	.word	0x0800ad57
 8008a9c:	0800ad5b 	.word	0x0800ad5b
 8008aa0:	08004d4d 	.word	0x08004d4d
 8008aa4:	08008853 	.word	0x08008853

08008aa8 <_scanf_chars>:
 8008aa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008aac:	4615      	mov	r5, r2
 8008aae:	688a      	ldr	r2, [r1, #8]
 8008ab0:	4680      	mov	r8, r0
 8008ab2:	460c      	mov	r4, r1
 8008ab4:	b932      	cbnz	r2, 8008ac4 <_scanf_chars+0x1c>
 8008ab6:	698a      	ldr	r2, [r1, #24]
 8008ab8:	2a00      	cmp	r2, #0
 8008aba:	bf14      	ite	ne
 8008abc:	f04f 32ff 	movne.w	r2, #4294967295
 8008ac0:	2201      	moveq	r2, #1
 8008ac2:	608a      	str	r2, [r1, #8]
 8008ac4:	2700      	movs	r7, #0
 8008ac6:	6822      	ldr	r2, [r4, #0]
 8008ac8:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8008b58 <_scanf_chars+0xb0>
 8008acc:	06d1      	lsls	r1, r2, #27
 8008ace:	bf5f      	itttt	pl
 8008ad0:	681a      	ldrpl	r2, [r3, #0]
 8008ad2:	1d11      	addpl	r1, r2, #4
 8008ad4:	6019      	strpl	r1, [r3, #0]
 8008ad6:	6816      	ldrpl	r6, [r2, #0]
 8008ad8:	69a0      	ldr	r0, [r4, #24]
 8008ada:	b188      	cbz	r0, 8008b00 <_scanf_chars+0x58>
 8008adc:	2801      	cmp	r0, #1
 8008ade:	d107      	bne.n	8008af0 <_scanf_chars+0x48>
 8008ae0:	682b      	ldr	r3, [r5, #0]
 8008ae2:	781a      	ldrb	r2, [r3, #0]
 8008ae4:	6963      	ldr	r3, [r4, #20]
 8008ae6:	5c9b      	ldrb	r3, [r3, r2]
 8008ae8:	b953      	cbnz	r3, 8008b00 <_scanf_chars+0x58>
 8008aea:	2f00      	cmp	r7, #0
 8008aec:	d031      	beq.n	8008b52 <_scanf_chars+0xaa>
 8008aee:	e022      	b.n	8008b36 <_scanf_chars+0x8e>
 8008af0:	2802      	cmp	r0, #2
 8008af2:	d120      	bne.n	8008b36 <_scanf_chars+0x8e>
 8008af4:	682b      	ldr	r3, [r5, #0]
 8008af6:	781b      	ldrb	r3, [r3, #0]
 8008af8:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008afc:	071b      	lsls	r3, r3, #28
 8008afe:	d41a      	bmi.n	8008b36 <_scanf_chars+0x8e>
 8008b00:	6823      	ldr	r3, [r4, #0]
 8008b02:	3701      	adds	r7, #1
 8008b04:	06da      	lsls	r2, r3, #27
 8008b06:	bf5e      	ittt	pl
 8008b08:	682b      	ldrpl	r3, [r5, #0]
 8008b0a:	781b      	ldrbpl	r3, [r3, #0]
 8008b0c:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008b10:	682a      	ldr	r2, [r5, #0]
 8008b12:	686b      	ldr	r3, [r5, #4]
 8008b14:	3201      	adds	r2, #1
 8008b16:	602a      	str	r2, [r5, #0]
 8008b18:	68a2      	ldr	r2, [r4, #8]
 8008b1a:	3b01      	subs	r3, #1
 8008b1c:	3a01      	subs	r2, #1
 8008b1e:	606b      	str	r3, [r5, #4]
 8008b20:	60a2      	str	r2, [r4, #8]
 8008b22:	b142      	cbz	r2, 8008b36 <_scanf_chars+0x8e>
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	dcd7      	bgt.n	8008ad8 <_scanf_chars+0x30>
 8008b28:	4629      	mov	r1, r5
 8008b2a:	4640      	mov	r0, r8
 8008b2c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008b30:	4798      	blx	r3
 8008b32:	2800      	cmp	r0, #0
 8008b34:	d0d0      	beq.n	8008ad8 <_scanf_chars+0x30>
 8008b36:	6823      	ldr	r3, [r4, #0]
 8008b38:	f013 0310 	ands.w	r3, r3, #16
 8008b3c:	d105      	bne.n	8008b4a <_scanf_chars+0xa2>
 8008b3e:	68e2      	ldr	r2, [r4, #12]
 8008b40:	3201      	adds	r2, #1
 8008b42:	60e2      	str	r2, [r4, #12]
 8008b44:	69a2      	ldr	r2, [r4, #24]
 8008b46:	b102      	cbz	r2, 8008b4a <_scanf_chars+0xa2>
 8008b48:	7033      	strb	r3, [r6, #0]
 8008b4a:	2000      	movs	r0, #0
 8008b4c:	6923      	ldr	r3, [r4, #16]
 8008b4e:	443b      	add	r3, r7
 8008b50:	6123      	str	r3, [r4, #16]
 8008b52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b56:	bf00      	nop
 8008b58:	0800af71 	.word	0x0800af71

08008b5c <_scanf_i>:
 8008b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b60:	460c      	mov	r4, r1
 8008b62:	4698      	mov	r8, r3
 8008b64:	4b72      	ldr	r3, [pc, #456]	@ (8008d30 <_scanf_i+0x1d4>)
 8008b66:	b087      	sub	sp, #28
 8008b68:	4682      	mov	sl, r0
 8008b6a:	4616      	mov	r6, r2
 8008b6c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008b70:	ab03      	add	r3, sp, #12
 8008b72:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008b76:	4b6f      	ldr	r3, [pc, #444]	@ (8008d34 <_scanf_i+0x1d8>)
 8008b78:	69a1      	ldr	r1, [r4, #24]
 8008b7a:	4a6f      	ldr	r2, [pc, #444]	@ (8008d38 <_scanf_i+0x1dc>)
 8008b7c:	4627      	mov	r7, r4
 8008b7e:	2903      	cmp	r1, #3
 8008b80:	bf08      	it	eq
 8008b82:	461a      	moveq	r2, r3
 8008b84:	68a3      	ldr	r3, [r4, #8]
 8008b86:	9201      	str	r2, [sp, #4]
 8008b88:	1e5a      	subs	r2, r3, #1
 8008b8a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008b8e:	bf81      	itttt	hi
 8008b90:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008b94:	eb03 0905 	addhi.w	r9, r3, r5
 8008b98:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008b9c:	60a3      	strhi	r3, [r4, #8]
 8008b9e:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008ba2:	bf98      	it	ls
 8008ba4:	f04f 0900 	movls.w	r9, #0
 8008ba8:	463d      	mov	r5, r7
 8008baa:	f04f 0b00 	mov.w	fp, #0
 8008bae:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008bb2:	6023      	str	r3, [r4, #0]
 8008bb4:	6831      	ldr	r1, [r6, #0]
 8008bb6:	ab03      	add	r3, sp, #12
 8008bb8:	2202      	movs	r2, #2
 8008bba:	7809      	ldrb	r1, [r1, #0]
 8008bbc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008bc0:	f7fd f883 	bl	8005cca <memchr>
 8008bc4:	b328      	cbz	r0, 8008c12 <_scanf_i+0xb6>
 8008bc6:	f1bb 0f01 	cmp.w	fp, #1
 8008bca:	d159      	bne.n	8008c80 <_scanf_i+0x124>
 8008bcc:	6862      	ldr	r2, [r4, #4]
 8008bce:	b92a      	cbnz	r2, 8008bdc <_scanf_i+0x80>
 8008bd0:	2108      	movs	r1, #8
 8008bd2:	6822      	ldr	r2, [r4, #0]
 8008bd4:	6061      	str	r1, [r4, #4]
 8008bd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008bda:	6022      	str	r2, [r4, #0]
 8008bdc:	6822      	ldr	r2, [r4, #0]
 8008bde:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008be2:	6022      	str	r2, [r4, #0]
 8008be4:	68a2      	ldr	r2, [r4, #8]
 8008be6:	1e51      	subs	r1, r2, #1
 8008be8:	60a1      	str	r1, [r4, #8]
 8008bea:	b192      	cbz	r2, 8008c12 <_scanf_i+0xb6>
 8008bec:	6832      	ldr	r2, [r6, #0]
 8008bee:	1c51      	adds	r1, r2, #1
 8008bf0:	6031      	str	r1, [r6, #0]
 8008bf2:	7812      	ldrb	r2, [r2, #0]
 8008bf4:	f805 2b01 	strb.w	r2, [r5], #1
 8008bf8:	6872      	ldr	r2, [r6, #4]
 8008bfa:	3a01      	subs	r2, #1
 8008bfc:	2a00      	cmp	r2, #0
 8008bfe:	6072      	str	r2, [r6, #4]
 8008c00:	dc07      	bgt.n	8008c12 <_scanf_i+0xb6>
 8008c02:	4631      	mov	r1, r6
 8008c04:	4650      	mov	r0, sl
 8008c06:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8008c0a:	4790      	blx	r2
 8008c0c:	2800      	cmp	r0, #0
 8008c0e:	f040 8085 	bne.w	8008d1c <_scanf_i+0x1c0>
 8008c12:	f10b 0b01 	add.w	fp, fp, #1
 8008c16:	f1bb 0f03 	cmp.w	fp, #3
 8008c1a:	d1cb      	bne.n	8008bb4 <_scanf_i+0x58>
 8008c1c:	6863      	ldr	r3, [r4, #4]
 8008c1e:	b90b      	cbnz	r3, 8008c24 <_scanf_i+0xc8>
 8008c20:	230a      	movs	r3, #10
 8008c22:	6063      	str	r3, [r4, #4]
 8008c24:	6863      	ldr	r3, [r4, #4]
 8008c26:	4945      	ldr	r1, [pc, #276]	@ (8008d3c <_scanf_i+0x1e0>)
 8008c28:	6960      	ldr	r0, [r4, #20]
 8008c2a:	1ac9      	subs	r1, r1, r3
 8008c2c:	f000 f930 	bl	8008e90 <__sccl>
 8008c30:	f04f 0b00 	mov.w	fp, #0
 8008c34:	68a3      	ldr	r3, [r4, #8]
 8008c36:	6822      	ldr	r2, [r4, #0]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d03d      	beq.n	8008cb8 <_scanf_i+0x15c>
 8008c3c:	6831      	ldr	r1, [r6, #0]
 8008c3e:	6960      	ldr	r0, [r4, #20]
 8008c40:	f891 c000 	ldrb.w	ip, [r1]
 8008c44:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008c48:	2800      	cmp	r0, #0
 8008c4a:	d035      	beq.n	8008cb8 <_scanf_i+0x15c>
 8008c4c:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8008c50:	d124      	bne.n	8008c9c <_scanf_i+0x140>
 8008c52:	0510      	lsls	r0, r2, #20
 8008c54:	d522      	bpl.n	8008c9c <_scanf_i+0x140>
 8008c56:	f10b 0b01 	add.w	fp, fp, #1
 8008c5a:	f1b9 0f00 	cmp.w	r9, #0
 8008c5e:	d003      	beq.n	8008c68 <_scanf_i+0x10c>
 8008c60:	3301      	adds	r3, #1
 8008c62:	f109 39ff 	add.w	r9, r9, #4294967295
 8008c66:	60a3      	str	r3, [r4, #8]
 8008c68:	6873      	ldr	r3, [r6, #4]
 8008c6a:	3b01      	subs	r3, #1
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	6073      	str	r3, [r6, #4]
 8008c70:	dd1b      	ble.n	8008caa <_scanf_i+0x14e>
 8008c72:	6833      	ldr	r3, [r6, #0]
 8008c74:	3301      	adds	r3, #1
 8008c76:	6033      	str	r3, [r6, #0]
 8008c78:	68a3      	ldr	r3, [r4, #8]
 8008c7a:	3b01      	subs	r3, #1
 8008c7c:	60a3      	str	r3, [r4, #8]
 8008c7e:	e7d9      	b.n	8008c34 <_scanf_i+0xd8>
 8008c80:	f1bb 0f02 	cmp.w	fp, #2
 8008c84:	d1ae      	bne.n	8008be4 <_scanf_i+0x88>
 8008c86:	6822      	ldr	r2, [r4, #0]
 8008c88:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8008c8c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008c90:	d1c4      	bne.n	8008c1c <_scanf_i+0xc0>
 8008c92:	2110      	movs	r1, #16
 8008c94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c98:	6061      	str	r1, [r4, #4]
 8008c9a:	e7a2      	b.n	8008be2 <_scanf_i+0x86>
 8008c9c:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8008ca0:	6022      	str	r2, [r4, #0]
 8008ca2:	780b      	ldrb	r3, [r1, #0]
 8008ca4:	f805 3b01 	strb.w	r3, [r5], #1
 8008ca8:	e7de      	b.n	8008c68 <_scanf_i+0x10c>
 8008caa:	4631      	mov	r1, r6
 8008cac:	4650      	mov	r0, sl
 8008cae:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008cb2:	4798      	blx	r3
 8008cb4:	2800      	cmp	r0, #0
 8008cb6:	d0df      	beq.n	8008c78 <_scanf_i+0x11c>
 8008cb8:	6823      	ldr	r3, [r4, #0]
 8008cba:	05d9      	lsls	r1, r3, #23
 8008cbc:	d50d      	bpl.n	8008cda <_scanf_i+0x17e>
 8008cbe:	42bd      	cmp	r5, r7
 8008cc0:	d909      	bls.n	8008cd6 <_scanf_i+0x17a>
 8008cc2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008cc6:	4632      	mov	r2, r6
 8008cc8:	4650      	mov	r0, sl
 8008cca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008cce:	f105 39ff 	add.w	r9, r5, #4294967295
 8008cd2:	4798      	blx	r3
 8008cd4:	464d      	mov	r5, r9
 8008cd6:	42bd      	cmp	r5, r7
 8008cd8:	d028      	beq.n	8008d2c <_scanf_i+0x1d0>
 8008cda:	6822      	ldr	r2, [r4, #0]
 8008cdc:	f012 0210 	ands.w	r2, r2, #16
 8008ce0:	d113      	bne.n	8008d0a <_scanf_i+0x1ae>
 8008ce2:	702a      	strb	r2, [r5, #0]
 8008ce4:	4639      	mov	r1, r7
 8008ce6:	6863      	ldr	r3, [r4, #4]
 8008ce8:	4650      	mov	r0, sl
 8008cea:	9e01      	ldr	r6, [sp, #4]
 8008cec:	47b0      	blx	r6
 8008cee:	f8d8 3000 	ldr.w	r3, [r8]
 8008cf2:	6821      	ldr	r1, [r4, #0]
 8008cf4:	1d1a      	adds	r2, r3, #4
 8008cf6:	f8c8 2000 	str.w	r2, [r8]
 8008cfa:	f011 0f20 	tst.w	r1, #32
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	d00f      	beq.n	8008d22 <_scanf_i+0x1c6>
 8008d02:	6018      	str	r0, [r3, #0]
 8008d04:	68e3      	ldr	r3, [r4, #12]
 8008d06:	3301      	adds	r3, #1
 8008d08:	60e3      	str	r3, [r4, #12]
 8008d0a:	2000      	movs	r0, #0
 8008d0c:	6923      	ldr	r3, [r4, #16]
 8008d0e:	1bed      	subs	r5, r5, r7
 8008d10:	445d      	add	r5, fp
 8008d12:	442b      	add	r3, r5
 8008d14:	6123      	str	r3, [r4, #16]
 8008d16:	b007      	add	sp, #28
 8008d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d1c:	f04f 0b00 	mov.w	fp, #0
 8008d20:	e7ca      	b.n	8008cb8 <_scanf_i+0x15c>
 8008d22:	07ca      	lsls	r2, r1, #31
 8008d24:	bf4c      	ite	mi
 8008d26:	8018      	strhmi	r0, [r3, #0]
 8008d28:	6018      	strpl	r0, [r3, #0]
 8008d2a:	e7eb      	b.n	8008d04 <_scanf_i+0x1a8>
 8008d2c:	2001      	movs	r0, #1
 8008d2e:	e7f2      	b.n	8008d16 <_scanf_i+0x1ba>
 8008d30:	0800abfc 	.word	0x0800abfc
 8008d34:	080081d9 	.word	0x080081d9
 8008d38:	0800994d 	.word	0x0800994d
 8008d3c:	0800ad72 	.word	0x0800ad72

08008d40 <__sflush_r>:
 8008d40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d46:	0716      	lsls	r6, r2, #28
 8008d48:	4605      	mov	r5, r0
 8008d4a:	460c      	mov	r4, r1
 8008d4c:	d454      	bmi.n	8008df8 <__sflush_r+0xb8>
 8008d4e:	684b      	ldr	r3, [r1, #4]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	dc02      	bgt.n	8008d5a <__sflush_r+0x1a>
 8008d54:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	dd48      	ble.n	8008dec <__sflush_r+0xac>
 8008d5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d5c:	2e00      	cmp	r6, #0
 8008d5e:	d045      	beq.n	8008dec <__sflush_r+0xac>
 8008d60:	2300      	movs	r3, #0
 8008d62:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008d66:	682f      	ldr	r7, [r5, #0]
 8008d68:	6a21      	ldr	r1, [r4, #32]
 8008d6a:	602b      	str	r3, [r5, #0]
 8008d6c:	d030      	beq.n	8008dd0 <__sflush_r+0x90>
 8008d6e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008d70:	89a3      	ldrh	r3, [r4, #12]
 8008d72:	0759      	lsls	r1, r3, #29
 8008d74:	d505      	bpl.n	8008d82 <__sflush_r+0x42>
 8008d76:	6863      	ldr	r3, [r4, #4]
 8008d78:	1ad2      	subs	r2, r2, r3
 8008d7a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008d7c:	b10b      	cbz	r3, 8008d82 <__sflush_r+0x42>
 8008d7e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008d80:	1ad2      	subs	r2, r2, r3
 8008d82:	2300      	movs	r3, #0
 8008d84:	4628      	mov	r0, r5
 8008d86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d88:	6a21      	ldr	r1, [r4, #32]
 8008d8a:	47b0      	blx	r6
 8008d8c:	1c43      	adds	r3, r0, #1
 8008d8e:	89a3      	ldrh	r3, [r4, #12]
 8008d90:	d106      	bne.n	8008da0 <__sflush_r+0x60>
 8008d92:	6829      	ldr	r1, [r5, #0]
 8008d94:	291d      	cmp	r1, #29
 8008d96:	d82b      	bhi.n	8008df0 <__sflush_r+0xb0>
 8008d98:	4a28      	ldr	r2, [pc, #160]	@ (8008e3c <__sflush_r+0xfc>)
 8008d9a:	40ca      	lsrs	r2, r1
 8008d9c:	07d6      	lsls	r6, r2, #31
 8008d9e:	d527      	bpl.n	8008df0 <__sflush_r+0xb0>
 8008da0:	2200      	movs	r2, #0
 8008da2:	6062      	str	r2, [r4, #4]
 8008da4:	6922      	ldr	r2, [r4, #16]
 8008da6:	04d9      	lsls	r1, r3, #19
 8008da8:	6022      	str	r2, [r4, #0]
 8008daa:	d504      	bpl.n	8008db6 <__sflush_r+0x76>
 8008dac:	1c42      	adds	r2, r0, #1
 8008dae:	d101      	bne.n	8008db4 <__sflush_r+0x74>
 8008db0:	682b      	ldr	r3, [r5, #0]
 8008db2:	b903      	cbnz	r3, 8008db6 <__sflush_r+0x76>
 8008db4:	6560      	str	r0, [r4, #84]	@ 0x54
 8008db6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008db8:	602f      	str	r7, [r5, #0]
 8008dba:	b1b9      	cbz	r1, 8008dec <__sflush_r+0xac>
 8008dbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008dc0:	4299      	cmp	r1, r3
 8008dc2:	d002      	beq.n	8008dca <__sflush_r+0x8a>
 8008dc4:	4628      	mov	r0, r5
 8008dc6:	f7fd fdef 	bl	80069a8 <_free_r>
 8008dca:	2300      	movs	r3, #0
 8008dcc:	6363      	str	r3, [r4, #52]	@ 0x34
 8008dce:	e00d      	b.n	8008dec <__sflush_r+0xac>
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	4628      	mov	r0, r5
 8008dd4:	47b0      	blx	r6
 8008dd6:	4602      	mov	r2, r0
 8008dd8:	1c50      	adds	r0, r2, #1
 8008dda:	d1c9      	bne.n	8008d70 <__sflush_r+0x30>
 8008ddc:	682b      	ldr	r3, [r5, #0]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d0c6      	beq.n	8008d70 <__sflush_r+0x30>
 8008de2:	2b1d      	cmp	r3, #29
 8008de4:	d001      	beq.n	8008dea <__sflush_r+0xaa>
 8008de6:	2b16      	cmp	r3, #22
 8008de8:	d11d      	bne.n	8008e26 <__sflush_r+0xe6>
 8008dea:	602f      	str	r7, [r5, #0]
 8008dec:	2000      	movs	r0, #0
 8008dee:	e021      	b.n	8008e34 <__sflush_r+0xf4>
 8008df0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008df4:	b21b      	sxth	r3, r3
 8008df6:	e01a      	b.n	8008e2e <__sflush_r+0xee>
 8008df8:	690f      	ldr	r7, [r1, #16]
 8008dfa:	2f00      	cmp	r7, #0
 8008dfc:	d0f6      	beq.n	8008dec <__sflush_r+0xac>
 8008dfe:	0793      	lsls	r3, r2, #30
 8008e00:	bf18      	it	ne
 8008e02:	2300      	movne	r3, #0
 8008e04:	680e      	ldr	r6, [r1, #0]
 8008e06:	bf08      	it	eq
 8008e08:	694b      	ldreq	r3, [r1, #20]
 8008e0a:	1bf6      	subs	r6, r6, r7
 8008e0c:	600f      	str	r7, [r1, #0]
 8008e0e:	608b      	str	r3, [r1, #8]
 8008e10:	2e00      	cmp	r6, #0
 8008e12:	ddeb      	ble.n	8008dec <__sflush_r+0xac>
 8008e14:	4633      	mov	r3, r6
 8008e16:	463a      	mov	r2, r7
 8008e18:	4628      	mov	r0, r5
 8008e1a:	6a21      	ldr	r1, [r4, #32]
 8008e1c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008e20:	47e0      	blx	ip
 8008e22:	2800      	cmp	r0, #0
 8008e24:	dc07      	bgt.n	8008e36 <__sflush_r+0xf6>
 8008e26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e2e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e32:	81a3      	strh	r3, [r4, #12]
 8008e34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e36:	4407      	add	r7, r0
 8008e38:	1a36      	subs	r6, r6, r0
 8008e3a:	e7e9      	b.n	8008e10 <__sflush_r+0xd0>
 8008e3c:	20400001 	.word	0x20400001

08008e40 <_fflush_r>:
 8008e40:	b538      	push	{r3, r4, r5, lr}
 8008e42:	690b      	ldr	r3, [r1, #16]
 8008e44:	4605      	mov	r5, r0
 8008e46:	460c      	mov	r4, r1
 8008e48:	b913      	cbnz	r3, 8008e50 <_fflush_r+0x10>
 8008e4a:	2500      	movs	r5, #0
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	bd38      	pop	{r3, r4, r5, pc}
 8008e50:	b118      	cbz	r0, 8008e5a <_fflush_r+0x1a>
 8008e52:	6a03      	ldr	r3, [r0, #32]
 8008e54:	b90b      	cbnz	r3, 8008e5a <_fflush_r+0x1a>
 8008e56:	f7fc fdcb 	bl	80059f0 <__sinit>
 8008e5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d0f3      	beq.n	8008e4a <_fflush_r+0xa>
 8008e62:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008e64:	07d0      	lsls	r0, r2, #31
 8008e66:	d404      	bmi.n	8008e72 <_fflush_r+0x32>
 8008e68:	0599      	lsls	r1, r3, #22
 8008e6a:	d402      	bmi.n	8008e72 <_fflush_r+0x32>
 8008e6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e6e:	f7fc ff2a 	bl	8005cc6 <__retarget_lock_acquire_recursive>
 8008e72:	4628      	mov	r0, r5
 8008e74:	4621      	mov	r1, r4
 8008e76:	f7ff ff63 	bl	8008d40 <__sflush_r>
 8008e7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008e7c:	4605      	mov	r5, r0
 8008e7e:	07da      	lsls	r2, r3, #31
 8008e80:	d4e4      	bmi.n	8008e4c <_fflush_r+0xc>
 8008e82:	89a3      	ldrh	r3, [r4, #12]
 8008e84:	059b      	lsls	r3, r3, #22
 8008e86:	d4e1      	bmi.n	8008e4c <_fflush_r+0xc>
 8008e88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e8a:	f7fc ff1d 	bl	8005cc8 <__retarget_lock_release_recursive>
 8008e8e:	e7dd      	b.n	8008e4c <_fflush_r+0xc>

08008e90 <__sccl>:
 8008e90:	b570      	push	{r4, r5, r6, lr}
 8008e92:	780b      	ldrb	r3, [r1, #0]
 8008e94:	4604      	mov	r4, r0
 8008e96:	2b5e      	cmp	r3, #94	@ 0x5e
 8008e98:	bf0b      	itete	eq
 8008e9a:	784b      	ldrbeq	r3, [r1, #1]
 8008e9c:	1c4a      	addne	r2, r1, #1
 8008e9e:	1c8a      	addeq	r2, r1, #2
 8008ea0:	2100      	movne	r1, #0
 8008ea2:	bf08      	it	eq
 8008ea4:	2101      	moveq	r1, #1
 8008ea6:	3801      	subs	r0, #1
 8008ea8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8008eac:	f800 1f01 	strb.w	r1, [r0, #1]!
 8008eb0:	42a8      	cmp	r0, r5
 8008eb2:	d1fb      	bne.n	8008eac <__sccl+0x1c>
 8008eb4:	b90b      	cbnz	r3, 8008eba <__sccl+0x2a>
 8008eb6:	1e50      	subs	r0, r2, #1
 8008eb8:	bd70      	pop	{r4, r5, r6, pc}
 8008eba:	f081 0101 	eor.w	r1, r1, #1
 8008ebe:	4610      	mov	r0, r2
 8008ec0:	54e1      	strb	r1, [r4, r3]
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008ec8:	2d2d      	cmp	r5, #45	@ 0x2d
 8008eca:	d005      	beq.n	8008ed8 <__sccl+0x48>
 8008ecc:	2d5d      	cmp	r5, #93	@ 0x5d
 8008ece:	d016      	beq.n	8008efe <__sccl+0x6e>
 8008ed0:	2d00      	cmp	r5, #0
 8008ed2:	d0f1      	beq.n	8008eb8 <__sccl+0x28>
 8008ed4:	462b      	mov	r3, r5
 8008ed6:	e7f2      	b.n	8008ebe <__sccl+0x2e>
 8008ed8:	7846      	ldrb	r6, [r0, #1]
 8008eda:	2e5d      	cmp	r6, #93	@ 0x5d
 8008edc:	d0fa      	beq.n	8008ed4 <__sccl+0x44>
 8008ede:	42b3      	cmp	r3, r6
 8008ee0:	dcf8      	bgt.n	8008ed4 <__sccl+0x44>
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	3002      	adds	r0, #2
 8008ee6:	3201      	adds	r2, #1
 8008ee8:	4296      	cmp	r6, r2
 8008eea:	54a1      	strb	r1, [r4, r2]
 8008eec:	dcfb      	bgt.n	8008ee6 <__sccl+0x56>
 8008eee:	1af2      	subs	r2, r6, r3
 8008ef0:	3a01      	subs	r2, #1
 8008ef2:	42b3      	cmp	r3, r6
 8008ef4:	bfa8      	it	ge
 8008ef6:	2200      	movge	r2, #0
 8008ef8:	1c5d      	adds	r5, r3, #1
 8008efa:	18ab      	adds	r3, r5, r2
 8008efc:	e7e1      	b.n	8008ec2 <__sccl+0x32>
 8008efe:	4610      	mov	r0, r2
 8008f00:	e7da      	b.n	8008eb8 <__sccl+0x28>

08008f02 <__submore>:
 8008f02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f06:	460c      	mov	r4, r1
 8008f08:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008f0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008f0e:	4299      	cmp	r1, r3
 8008f10:	d11b      	bne.n	8008f4a <__submore+0x48>
 8008f12:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008f16:	f7fd fdb9 	bl	8006a8c <_malloc_r>
 8008f1a:	b918      	cbnz	r0, 8008f24 <__submore+0x22>
 8008f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008f28:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008f2a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8008f2e:	6360      	str	r0, [r4, #52]	@ 0x34
 8008f30:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008f34:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008f38:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8008f3c:	7043      	strb	r3, [r0, #1]
 8008f3e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008f42:	7003      	strb	r3, [r0, #0]
 8008f44:	6020      	str	r0, [r4, #0]
 8008f46:	2000      	movs	r0, #0
 8008f48:	e7ea      	b.n	8008f20 <__submore+0x1e>
 8008f4a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8008f4c:	0077      	lsls	r7, r6, #1
 8008f4e:	463a      	mov	r2, r7
 8008f50:	f000 fc5f 	bl	8009812 <_realloc_r>
 8008f54:	4605      	mov	r5, r0
 8008f56:	2800      	cmp	r0, #0
 8008f58:	d0e0      	beq.n	8008f1c <__submore+0x1a>
 8008f5a:	eb00 0806 	add.w	r8, r0, r6
 8008f5e:	4601      	mov	r1, r0
 8008f60:	4632      	mov	r2, r6
 8008f62:	4640      	mov	r0, r8
 8008f64:	f000 f8c4 	bl	80090f0 <memcpy>
 8008f68:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8008f6c:	f8c4 8000 	str.w	r8, [r4]
 8008f70:	e7e9      	b.n	8008f46 <__submore+0x44>

08008f72 <__swbuf_r>:
 8008f72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f74:	460e      	mov	r6, r1
 8008f76:	4614      	mov	r4, r2
 8008f78:	4605      	mov	r5, r0
 8008f7a:	b118      	cbz	r0, 8008f84 <__swbuf_r+0x12>
 8008f7c:	6a03      	ldr	r3, [r0, #32]
 8008f7e:	b90b      	cbnz	r3, 8008f84 <__swbuf_r+0x12>
 8008f80:	f7fc fd36 	bl	80059f0 <__sinit>
 8008f84:	69a3      	ldr	r3, [r4, #24]
 8008f86:	60a3      	str	r3, [r4, #8]
 8008f88:	89a3      	ldrh	r3, [r4, #12]
 8008f8a:	071a      	lsls	r2, r3, #28
 8008f8c:	d501      	bpl.n	8008f92 <__swbuf_r+0x20>
 8008f8e:	6923      	ldr	r3, [r4, #16]
 8008f90:	b943      	cbnz	r3, 8008fa4 <__swbuf_r+0x32>
 8008f92:	4621      	mov	r1, r4
 8008f94:	4628      	mov	r0, r5
 8008f96:	f000 f82b 	bl	8008ff0 <__swsetup_r>
 8008f9a:	b118      	cbz	r0, 8008fa4 <__swbuf_r+0x32>
 8008f9c:	f04f 37ff 	mov.w	r7, #4294967295
 8008fa0:	4638      	mov	r0, r7
 8008fa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fa4:	6823      	ldr	r3, [r4, #0]
 8008fa6:	6922      	ldr	r2, [r4, #16]
 8008fa8:	b2f6      	uxtb	r6, r6
 8008faa:	1a98      	subs	r0, r3, r2
 8008fac:	6963      	ldr	r3, [r4, #20]
 8008fae:	4637      	mov	r7, r6
 8008fb0:	4283      	cmp	r3, r0
 8008fb2:	dc05      	bgt.n	8008fc0 <__swbuf_r+0x4e>
 8008fb4:	4621      	mov	r1, r4
 8008fb6:	4628      	mov	r0, r5
 8008fb8:	f7ff ff42 	bl	8008e40 <_fflush_r>
 8008fbc:	2800      	cmp	r0, #0
 8008fbe:	d1ed      	bne.n	8008f9c <__swbuf_r+0x2a>
 8008fc0:	68a3      	ldr	r3, [r4, #8]
 8008fc2:	3b01      	subs	r3, #1
 8008fc4:	60a3      	str	r3, [r4, #8]
 8008fc6:	6823      	ldr	r3, [r4, #0]
 8008fc8:	1c5a      	adds	r2, r3, #1
 8008fca:	6022      	str	r2, [r4, #0]
 8008fcc:	701e      	strb	r6, [r3, #0]
 8008fce:	6962      	ldr	r2, [r4, #20]
 8008fd0:	1c43      	adds	r3, r0, #1
 8008fd2:	429a      	cmp	r2, r3
 8008fd4:	d004      	beq.n	8008fe0 <__swbuf_r+0x6e>
 8008fd6:	89a3      	ldrh	r3, [r4, #12]
 8008fd8:	07db      	lsls	r3, r3, #31
 8008fda:	d5e1      	bpl.n	8008fa0 <__swbuf_r+0x2e>
 8008fdc:	2e0a      	cmp	r6, #10
 8008fde:	d1df      	bne.n	8008fa0 <__swbuf_r+0x2e>
 8008fe0:	4621      	mov	r1, r4
 8008fe2:	4628      	mov	r0, r5
 8008fe4:	f7ff ff2c 	bl	8008e40 <_fflush_r>
 8008fe8:	2800      	cmp	r0, #0
 8008fea:	d0d9      	beq.n	8008fa0 <__swbuf_r+0x2e>
 8008fec:	e7d6      	b.n	8008f9c <__swbuf_r+0x2a>
	...

08008ff0 <__swsetup_r>:
 8008ff0:	b538      	push	{r3, r4, r5, lr}
 8008ff2:	4b29      	ldr	r3, [pc, #164]	@ (8009098 <__swsetup_r+0xa8>)
 8008ff4:	4605      	mov	r5, r0
 8008ff6:	6818      	ldr	r0, [r3, #0]
 8008ff8:	460c      	mov	r4, r1
 8008ffa:	b118      	cbz	r0, 8009004 <__swsetup_r+0x14>
 8008ffc:	6a03      	ldr	r3, [r0, #32]
 8008ffe:	b90b      	cbnz	r3, 8009004 <__swsetup_r+0x14>
 8009000:	f7fc fcf6 	bl	80059f0 <__sinit>
 8009004:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009008:	0719      	lsls	r1, r3, #28
 800900a:	d422      	bmi.n	8009052 <__swsetup_r+0x62>
 800900c:	06da      	lsls	r2, r3, #27
 800900e:	d407      	bmi.n	8009020 <__swsetup_r+0x30>
 8009010:	2209      	movs	r2, #9
 8009012:	602a      	str	r2, [r5, #0]
 8009014:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009018:	f04f 30ff 	mov.w	r0, #4294967295
 800901c:	81a3      	strh	r3, [r4, #12]
 800901e:	e033      	b.n	8009088 <__swsetup_r+0x98>
 8009020:	0758      	lsls	r0, r3, #29
 8009022:	d512      	bpl.n	800904a <__swsetup_r+0x5a>
 8009024:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009026:	b141      	cbz	r1, 800903a <__swsetup_r+0x4a>
 8009028:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800902c:	4299      	cmp	r1, r3
 800902e:	d002      	beq.n	8009036 <__swsetup_r+0x46>
 8009030:	4628      	mov	r0, r5
 8009032:	f7fd fcb9 	bl	80069a8 <_free_r>
 8009036:	2300      	movs	r3, #0
 8009038:	6363      	str	r3, [r4, #52]	@ 0x34
 800903a:	89a3      	ldrh	r3, [r4, #12]
 800903c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009040:	81a3      	strh	r3, [r4, #12]
 8009042:	2300      	movs	r3, #0
 8009044:	6063      	str	r3, [r4, #4]
 8009046:	6923      	ldr	r3, [r4, #16]
 8009048:	6023      	str	r3, [r4, #0]
 800904a:	89a3      	ldrh	r3, [r4, #12]
 800904c:	f043 0308 	orr.w	r3, r3, #8
 8009050:	81a3      	strh	r3, [r4, #12]
 8009052:	6923      	ldr	r3, [r4, #16]
 8009054:	b94b      	cbnz	r3, 800906a <__swsetup_r+0x7a>
 8009056:	89a3      	ldrh	r3, [r4, #12]
 8009058:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800905c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009060:	d003      	beq.n	800906a <__swsetup_r+0x7a>
 8009062:	4621      	mov	r1, r4
 8009064:	4628      	mov	r0, r5
 8009066:	f000 fcb8 	bl	80099da <__smakebuf_r>
 800906a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800906e:	f013 0201 	ands.w	r2, r3, #1
 8009072:	d00a      	beq.n	800908a <__swsetup_r+0x9a>
 8009074:	2200      	movs	r2, #0
 8009076:	60a2      	str	r2, [r4, #8]
 8009078:	6962      	ldr	r2, [r4, #20]
 800907a:	4252      	negs	r2, r2
 800907c:	61a2      	str	r2, [r4, #24]
 800907e:	6922      	ldr	r2, [r4, #16]
 8009080:	b942      	cbnz	r2, 8009094 <__swsetup_r+0xa4>
 8009082:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009086:	d1c5      	bne.n	8009014 <__swsetup_r+0x24>
 8009088:	bd38      	pop	{r3, r4, r5, pc}
 800908a:	0799      	lsls	r1, r3, #30
 800908c:	bf58      	it	pl
 800908e:	6962      	ldrpl	r2, [r4, #20]
 8009090:	60a2      	str	r2, [r4, #8]
 8009092:	e7f4      	b.n	800907e <__swsetup_r+0x8e>
 8009094:	2000      	movs	r0, #0
 8009096:	e7f7      	b.n	8009088 <__swsetup_r+0x98>
 8009098:	20000020 	.word	0x20000020

0800909c <memmove>:
 800909c:	4288      	cmp	r0, r1
 800909e:	b510      	push	{r4, lr}
 80090a0:	eb01 0402 	add.w	r4, r1, r2
 80090a4:	d902      	bls.n	80090ac <memmove+0x10>
 80090a6:	4284      	cmp	r4, r0
 80090a8:	4623      	mov	r3, r4
 80090aa:	d807      	bhi.n	80090bc <memmove+0x20>
 80090ac:	1e43      	subs	r3, r0, #1
 80090ae:	42a1      	cmp	r1, r4
 80090b0:	d008      	beq.n	80090c4 <memmove+0x28>
 80090b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80090b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80090ba:	e7f8      	b.n	80090ae <memmove+0x12>
 80090bc:	4601      	mov	r1, r0
 80090be:	4402      	add	r2, r0
 80090c0:	428a      	cmp	r2, r1
 80090c2:	d100      	bne.n	80090c6 <memmove+0x2a>
 80090c4:	bd10      	pop	{r4, pc}
 80090c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80090ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80090ce:	e7f7      	b.n	80090c0 <memmove+0x24>

080090d0 <_sbrk_r>:
 80090d0:	b538      	push	{r3, r4, r5, lr}
 80090d2:	2300      	movs	r3, #0
 80090d4:	4d05      	ldr	r5, [pc, #20]	@ (80090ec <_sbrk_r+0x1c>)
 80090d6:	4604      	mov	r4, r0
 80090d8:	4608      	mov	r0, r1
 80090da:	602b      	str	r3, [r5, #0]
 80090dc:	f7f9 f878 	bl	80021d0 <_sbrk>
 80090e0:	1c43      	adds	r3, r0, #1
 80090e2:	d102      	bne.n	80090ea <_sbrk_r+0x1a>
 80090e4:	682b      	ldr	r3, [r5, #0]
 80090e6:	b103      	cbz	r3, 80090ea <_sbrk_r+0x1a>
 80090e8:	6023      	str	r3, [r4, #0]
 80090ea:	bd38      	pop	{r3, r4, r5, pc}
 80090ec:	200005a8 	.word	0x200005a8

080090f0 <memcpy>:
 80090f0:	440a      	add	r2, r1
 80090f2:	4291      	cmp	r1, r2
 80090f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80090f8:	d100      	bne.n	80090fc <memcpy+0xc>
 80090fa:	4770      	bx	lr
 80090fc:	b510      	push	{r4, lr}
 80090fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009102:	4291      	cmp	r1, r2
 8009104:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009108:	d1f9      	bne.n	80090fe <memcpy+0xe>
 800910a:	bd10      	pop	{r4, pc}

0800910c <nan>:
 800910c:	2000      	movs	r0, #0
 800910e:	4901      	ldr	r1, [pc, #4]	@ (8009114 <nan+0x8>)
 8009110:	4770      	bx	lr
 8009112:	bf00      	nop
 8009114:	7ff80000 	.word	0x7ff80000

08009118 <__assert_func>:
 8009118:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800911a:	4614      	mov	r4, r2
 800911c:	461a      	mov	r2, r3
 800911e:	4b09      	ldr	r3, [pc, #36]	@ (8009144 <__assert_func+0x2c>)
 8009120:	4605      	mov	r5, r0
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	68d8      	ldr	r0, [r3, #12]
 8009126:	b14c      	cbz	r4, 800913c <__assert_func+0x24>
 8009128:	4b07      	ldr	r3, [pc, #28]	@ (8009148 <__assert_func+0x30>)
 800912a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800912e:	9100      	str	r1, [sp, #0]
 8009130:	462b      	mov	r3, r5
 8009132:	4906      	ldr	r1, [pc, #24]	@ (800914c <__assert_func+0x34>)
 8009134:	f000 fc1a 	bl	800996c <fiprintf>
 8009138:	f000 fcae 	bl	8009a98 <abort>
 800913c:	4b04      	ldr	r3, [pc, #16]	@ (8009150 <__assert_func+0x38>)
 800913e:	461c      	mov	r4, r3
 8009140:	e7f3      	b.n	800912a <__assert_func+0x12>
 8009142:	bf00      	nop
 8009144:	20000020 	.word	0x20000020
 8009148:	0800ad85 	.word	0x0800ad85
 800914c:	0800ad92 	.word	0x0800ad92
 8009150:	0800adc0 	.word	0x0800adc0

08009154 <_calloc_r>:
 8009154:	b570      	push	{r4, r5, r6, lr}
 8009156:	fba1 5402 	umull	r5, r4, r1, r2
 800915a:	b934      	cbnz	r4, 800916a <_calloc_r+0x16>
 800915c:	4629      	mov	r1, r5
 800915e:	f7fd fc95 	bl	8006a8c <_malloc_r>
 8009162:	4606      	mov	r6, r0
 8009164:	b928      	cbnz	r0, 8009172 <_calloc_r+0x1e>
 8009166:	4630      	mov	r0, r6
 8009168:	bd70      	pop	{r4, r5, r6, pc}
 800916a:	220c      	movs	r2, #12
 800916c:	2600      	movs	r6, #0
 800916e:	6002      	str	r2, [r0, #0]
 8009170:	e7f9      	b.n	8009166 <_calloc_r+0x12>
 8009172:	462a      	mov	r2, r5
 8009174:	4621      	mov	r1, r4
 8009176:	f7fc fd16 	bl	8005ba6 <memset>
 800917a:	e7f4      	b.n	8009166 <_calloc_r+0x12>

0800917c <rshift>:
 800917c:	6903      	ldr	r3, [r0, #16]
 800917e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009182:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009186:	f100 0414 	add.w	r4, r0, #20
 800918a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800918e:	dd46      	ble.n	800921e <rshift+0xa2>
 8009190:	f011 011f 	ands.w	r1, r1, #31
 8009194:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009198:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800919c:	d10c      	bne.n	80091b8 <rshift+0x3c>
 800919e:	4629      	mov	r1, r5
 80091a0:	f100 0710 	add.w	r7, r0, #16
 80091a4:	42b1      	cmp	r1, r6
 80091a6:	d335      	bcc.n	8009214 <rshift+0x98>
 80091a8:	1a9b      	subs	r3, r3, r2
 80091aa:	009b      	lsls	r3, r3, #2
 80091ac:	1eea      	subs	r2, r5, #3
 80091ae:	4296      	cmp	r6, r2
 80091b0:	bf38      	it	cc
 80091b2:	2300      	movcc	r3, #0
 80091b4:	4423      	add	r3, r4
 80091b6:	e015      	b.n	80091e4 <rshift+0x68>
 80091b8:	46a1      	mov	r9, r4
 80091ba:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80091be:	f1c1 0820 	rsb	r8, r1, #32
 80091c2:	40cf      	lsrs	r7, r1
 80091c4:	f105 0e04 	add.w	lr, r5, #4
 80091c8:	4576      	cmp	r6, lr
 80091ca:	46f4      	mov	ip, lr
 80091cc:	d816      	bhi.n	80091fc <rshift+0x80>
 80091ce:	1a9a      	subs	r2, r3, r2
 80091d0:	0092      	lsls	r2, r2, #2
 80091d2:	3a04      	subs	r2, #4
 80091d4:	3501      	adds	r5, #1
 80091d6:	42ae      	cmp	r6, r5
 80091d8:	bf38      	it	cc
 80091da:	2200      	movcc	r2, #0
 80091dc:	18a3      	adds	r3, r4, r2
 80091de:	50a7      	str	r7, [r4, r2]
 80091e0:	b107      	cbz	r7, 80091e4 <rshift+0x68>
 80091e2:	3304      	adds	r3, #4
 80091e4:	42a3      	cmp	r3, r4
 80091e6:	eba3 0204 	sub.w	r2, r3, r4
 80091ea:	bf08      	it	eq
 80091ec:	2300      	moveq	r3, #0
 80091ee:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80091f2:	6102      	str	r2, [r0, #16]
 80091f4:	bf08      	it	eq
 80091f6:	6143      	streq	r3, [r0, #20]
 80091f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091fc:	f8dc c000 	ldr.w	ip, [ip]
 8009200:	fa0c fc08 	lsl.w	ip, ip, r8
 8009204:	ea4c 0707 	orr.w	r7, ip, r7
 8009208:	f849 7b04 	str.w	r7, [r9], #4
 800920c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009210:	40cf      	lsrs	r7, r1
 8009212:	e7d9      	b.n	80091c8 <rshift+0x4c>
 8009214:	f851 cb04 	ldr.w	ip, [r1], #4
 8009218:	f847 cf04 	str.w	ip, [r7, #4]!
 800921c:	e7c2      	b.n	80091a4 <rshift+0x28>
 800921e:	4623      	mov	r3, r4
 8009220:	e7e0      	b.n	80091e4 <rshift+0x68>

08009222 <__hexdig_fun>:
 8009222:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009226:	2b09      	cmp	r3, #9
 8009228:	d802      	bhi.n	8009230 <__hexdig_fun+0xe>
 800922a:	3820      	subs	r0, #32
 800922c:	b2c0      	uxtb	r0, r0
 800922e:	4770      	bx	lr
 8009230:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009234:	2b05      	cmp	r3, #5
 8009236:	d801      	bhi.n	800923c <__hexdig_fun+0x1a>
 8009238:	3847      	subs	r0, #71	@ 0x47
 800923a:	e7f7      	b.n	800922c <__hexdig_fun+0xa>
 800923c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009240:	2b05      	cmp	r3, #5
 8009242:	d801      	bhi.n	8009248 <__hexdig_fun+0x26>
 8009244:	3827      	subs	r0, #39	@ 0x27
 8009246:	e7f1      	b.n	800922c <__hexdig_fun+0xa>
 8009248:	2000      	movs	r0, #0
 800924a:	4770      	bx	lr

0800924c <__gethex>:
 800924c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009250:	468a      	mov	sl, r1
 8009252:	4690      	mov	r8, r2
 8009254:	b085      	sub	sp, #20
 8009256:	9302      	str	r3, [sp, #8]
 8009258:	680b      	ldr	r3, [r1, #0]
 800925a:	9001      	str	r0, [sp, #4]
 800925c:	1c9c      	adds	r4, r3, #2
 800925e:	46a1      	mov	r9, r4
 8009260:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009264:	2830      	cmp	r0, #48	@ 0x30
 8009266:	d0fa      	beq.n	800925e <__gethex+0x12>
 8009268:	eba9 0303 	sub.w	r3, r9, r3
 800926c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009270:	f7ff ffd7 	bl	8009222 <__hexdig_fun>
 8009274:	4605      	mov	r5, r0
 8009276:	2800      	cmp	r0, #0
 8009278:	d168      	bne.n	800934c <__gethex+0x100>
 800927a:	2201      	movs	r2, #1
 800927c:	4648      	mov	r0, r9
 800927e:	499f      	ldr	r1, [pc, #636]	@ (80094fc <__gethex+0x2b0>)
 8009280:	f7fc fc99 	bl	8005bb6 <strncmp>
 8009284:	4607      	mov	r7, r0
 8009286:	2800      	cmp	r0, #0
 8009288:	d167      	bne.n	800935a <__gethex+0x10e>
 800928a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800928e:	4626      	mov	r6, r4
 8009290:	f7ff ffc7 	bl	8009222 <__hexdig_fun>
 8009294:	2800      	cmp	r0, #0
 8009296:	d062      	beq.n	800935e <__gethex+0x112>
 8009298:	4623      	mov	r3, r4
 800929a:	7818      	ldrb	r0, [r3, #0]
 800929c:	4699      	mov	r9, r3
 800929e:	2830      	cmp	r0, #48	@ 0x30
 80092a0:	f103 0301 	add.w	r3, r3, #1
 80092a4:	d0f9      	beq.n	800929a <__gethex+0x4e>
 80092a6:	f7ff ffbc 	bl	8009222 <__hexdig_fun>
 80092aa:	fab0 f580 	clz	r5, r0
 80092ae:	f04f 0b01 	mov.w	fp, #1
 80092b2:	096d      	lsrs	r5, r5, #5
 80092b4:	464a      	mov	r2, r9
 80092b6:	4616      	mov	r6, r2
 80092b8:	7830      	ldrb	r0, [r6, #0]
 80092ba:	3201      	adds	r2, #1
 80092bc:	f7ff ffb1 	bl	8009222 <__hexdig_fun>
 80092c0:	2800      	cmp	r0, #0
 80092c2:	d1f8      	bne.n	80092b6 <__gethex+0x6a>
 80092c4:	2201      	movs	r2, #1
 80092c6:	4630      	mov	r0, r6
 80092c8:	498c      	ldr	r1, [pc, #560]	@ (80094fc <__gethex+0x2b0>)
 80092ca:	f7fc fc74 	bl	8005bb6 <strncmp>
 80092ce:	2800      	cmp	r0, #0
 80092d0:	d13f      	bne.n	8009352 <__gethex+0x106>
 80092d2:	b944      	cbnz	r4, 80092e6 <__gethex+0x9a>
 80092d4:	1c74      	adds	r4, r6, #1
 80092d6:	4622      	mov	r2, r4
 80092d8:	4616      	mov	r6, r2
 80092da:	7830      	ldrb	r0, [r6, #0]
 80092dc:	3201      	adds	r2, #1
 80092de:	f7ff ffa0 	bl	8009222 <__hexdig_fun>
 80092e2:	2800      	cmp	r0, #0
 80092e4:	d1f8      	bne.n	80092d8 <__gethex+0x8c>
 80092e6:	1ba4      	subs	r4, r4, r6
 80092e8:	00a7      	lsls	r7, r4, #2
 80092ea:	7833      	ldrb	r3, [r6, #0]
 80092ec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80092f0:	2b50      	cmp	r3, #80	@ 0x50
 80092f2:	d13e      	bne.n	8009372 <__gethex+0x126>
 80092f4:	7873      	ldrb	r3, [r6, #1]
 80092f6:	2b2b      	cmp	r3, #43	@ 0x2b
 80092f8:	d033      	beq.n	8009362 <__gethex+0x116>
 80092fa:	2b2d      	cmp	r3, #45	@ 0x2d
 80092fc:	d034      	beq.n	8009368 <__gethex+0x11c>
 80092fe:	2400      	movs	r4, #0
 8009300:	1c71      	adds	r1, r6, #1
 8009302:	7808      	ldrb	r0, [r1, #0]
 8009304:	f7ff ff8d 	bl	8009222 <__hexdig_fun>
 8009308:	1e43      	subs	r3, r0, #1
 800930a:	b2db      	uxtb	r3, r3
 800930c:	2b18      	cmp	r3, #24
 800930e:	d830      	bhi.n	8009372 <__gethex+0x126>
 8009310:	f1a0 0210 	sub.w	r2, r0, #16
 8009314:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009318:	f7ff ff83 	bl	8009222 <__hexdig_fun>
 800931c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009320:	fa5f fc8c 	uxtb.w	ip, ip
 8009324:	f1bc 0f18 	cmp.w	ip, #24
 8009328:	f04f 030a 	mov.w	r3, #10
 800932c:	d91e      	bls.n	800936c <__gethex+0x120>
 800932e:	b104      	cbz	r4, 8009332 <__gethex+0xe6>
 8009330:	4252      	negs	r2, r2
 8009332:	4417      	add	r7, r2
 8009334:	f8ca 1000 	str.w	r1, [sl]
 8009338:	b1ed      	cbz	r5, 8009376 <__gethex+0x12a>
 800933a:	f1bb 0f00 	cmp.w	fp, #0
 800933e:	bf0c      	ite	eq
 8009340:	2506      	moveq	r5, #6
 8009342:	2500      	movne	r5, #0
 8009344:	4628      	mov	r0, r5
 8009346:	b005      	add	sp, #20
 8009348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800934c:	2500      	movs	r5, #0
 800934e:	462c      	mov	r4, r5
 8009350:	e7b0      	b.n	80092b4 <__gethex+0x68>
 8009352:	2c00      	cmp	r4, #0
 8009354:	d1c7      	bne.n	80092e6 <__gethex+0x9a>
 8009356:	4627      	mov	r7, r4
 8009358:	e7c7      	b.n	80092ea <__gethex+0x9e>
 800935a:	464e      	mov	r6, r9
 800935c:	462f      	mov	r7, r5
 800935e:	2501      	movs	r5, #1
 8009360:	e7c3      	b.n	80092ea <__gethex+0x9e>
 8009362:	2400      	movs	r4, #0
 8009364:	1cb1      	adds	r1, r6, #2
 8009366:	e7cc      	b.n	8009302 <__gethex+0xb6>
 8009368:	2401      	movs	r4, #1
 800936a:	e7fb      	b.n	8009364 <__gethex+0x118>
 800936c:	fb03 0002 	mla	r0, r3, r2, r0
 8009370:	e7ce      	b.n	8009310 <__gethex+0xc4>
 8009372:	4631      	mov	r1, r6
 8009374:	e7de      	b.n	8009334 <__gethex+0xe8>
 8009376:	4629      	mov	r1, r5
 8009378:	eba6 0309 	sub.w	r3, r6, r9
 800937c:	3b01      	subs	r3, #1
 800937e:	2b07      	cmp	r3, #7
 8009380:	dc0a      	bgt.n	8009398 <__gethex+0x14c>
 8009382:	9801      	ldr	r0, [sp, #4]
 8009384:	f7fd fc0e 	bl	8006ba4 <_Balloc>
 8009388:	4604      	mov	r4, r0
 800938a:	b940      	cbnz	r0, 800939e <__gethex+0x152>
 800938c:	4602      	mov	r2, r0
 800938e:	21e4      	movs	r1, #228	@ 0xe4
 8009390:	4b5b      	ldr	r3, [pc, #364]	@ (8009500 <__gethex+0x2b4>)
 8009392:	485c      	ldr	r0, [pc, #368]	@ (8009504 <__gethex+0x2b8>)
 8009394:	f7ff fec0 	bl	8009118 <__assert_func>
 8009398:	3101      	adds	r1, #1
 800939a:	105b      	asrs	r3, r3, #1
 800939c:	e7ef      	b.n	800937e <__gethex+0x132>
 800939e:	2300      	movs	r3, #0
 80093a0:	f100 0a14 	add.w	sl, r0, #20
 80093a4:	4655      	mov	r5, sl
 80093a6:	469b      	mov	fp, r3
 80093a8:	45b1      	cmp	r9, r6
 80093aa:	d337      	bcc.n	800941c <__gethex+0x1d0>
 80093ac:	f845 bb04 	str.w	fp, [r5], #4
 80093b0:	eba5 050a 	sub.w	r5, r5, sl
 80093b4:	10ad      	asrs	r5, r5, #2
 80093b6:	6125      	str	r5, [r4, #16]
 80093b8:	4658      	mov	r0, fp
 80093ba:	f7fd fce5 	bl	8006d88 <__hi0bits>
 80093be:	016d      	lsls	r5, r5, #5
 80093c0:	f8d8 6000 	ldr.w	r6, [r8]
 80093c4:	1a2d      	subs	r5, r5, r0
 80093c6:	42b5      	cmp	r5, r6
 80093c8:	dd54      	ble.n	8009474 <__gethex+0x228>
 80093ca:	1bad      	subs	r5, r5, r6
 80093cc:	4629      	mov	r1, r5
 80093ce:	4620      	mov	r0, r4
 80093d0:	f7fe f867 	bl	80074a2 <__any_on>
 80093d4:	4681      	mov	r9, r0
 80093d6:	b178      	cbz	r0, 80093f8 <__gethex+0x1ac>
 80093d8:	f04f 0901 	mov.w	r9, #1
 80093dc:	1e6b      	subs	r3, r5, #1
 80093de:	1159      	asrs	r1, r3, #5
 80093e0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80093e4:	f003 021f 	and.w	r2, r3, #31
 80093e8:	fa09 f202 	lsl.w	r2, r9, r2
 80093ec:	420a      	tst	r2, r1
 80093ee:	d003      	beq.n	80093f8 <__gethex+0x1ac>
 80093f0:	454b      	cmp	r3, r9
 80093f2:	dc36      	bgt.n	8009462 <__gethex+0x216>
 80093f4:	f04f 0902 	mov.w	r9, #2
 80093f8:	4629      	mov	r1, r5
 80093fa:	4620      	mov	r0, r4
 80093fc:	f7ff febe 	bl	800917c <rshift>
 8009400:	442f      	add	r7, r5
 8009402:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009406:	42bb      	cmp	r3, r7
 8009408:	da42      	bge.n	8009490 <__gethex+0x244>
 800940a:	4621      	mov	r1, r4
 800940c:	9801      	ldr	r0, [sp, #4]
 800940e:	f7fd fc09 	bl	8006c24 <_Bfree>
 8009412:	2300      	movs	r3, #0
 8009414:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009416:	25a3      	movs	r5, #163	@ 0xa3
 8009418:	6013      	str	r3, [r2, #0]
 800941a:	e793      	b.n	8009344 <__gethex+0xf8>
 800941c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009420:	2a2e      	cmp	r2, #46	@ 0x2e
 8009422:	d012      	beq.n	800944a <__gethex+0x1fe>
 8009424:	2b20      	cmp	r3, #32
 8009426:	d104      	bne.n	8009432 <__gethex+0x1e6>
 8009428:	f845 bb04 	str.w	fp, [r5], #4
 800942c:	f04f 0b00 	mov.w	fp, #0
 8009430:	465b      	mov	r3, fp
 8009432:	7830      	ldrb	r0, [r6, #0]
 8009434:	9303      	str	r3, [sp, #12]
 8009436:	f7ff fef4 	bl	8009222 <__hexdig_fun>
 800943a:	9b03      	ldr	r3, [sp, #12]
 800943c:	f000 000f 	and.w	r0, r0, #15
 8009440:	4098      	lsls	r0, r3
 8009442:	ea4b 0b00 	orr.w	fp, fp, r0
 8009446:	3304      	adds	r3, #4
 8009448:	e7ae      	b.n	80093a8 <__gethex+0x15c>
 800944a:	45b1      	cmp	r9, r6
 800944c:	d8ea      	bhi.n	8009424 <__gethex+0x1d8>
 800944e:	2201      	movs	r2, #1
 8009450:	4630      	mov	r0, r6
 8009452:	492a      	ldr	r1, [pc, #168]	@ (80094fc <__gethex+0x2b0>)
 8009454:	9303      	str	r3, [sp, #12]
 8009456:	f7fc fbae 	bl	8005bb6 <strncmp>
 800945a:	9b03      	ldr	r3, [sp, #12]
 800945c:	2800      	cmp	r0, #0
 800945e:	d1e1      	bne.n	8009424 <__gethex+0x1d8>
 8009460:	e7a2      	b.n	80093a8 <__gethex+0x15c>
 8009462:	4620      	mov	r0, r4
 8009464:	1ea9      	subs	r1, r5, #2
 8009466:	f7fe f81c 	bl	80074a2 <__any_on>
 800946a:	2800      	cmp	r0, #0
 800946c:	d0c2      	beq.n	80093f4 <__gethex+0x1a8>
 800946e:	f04f 0903 	mov.w	r9, #3
 8009472:	e7c1      	b.n	80093f8 <__gethex+0x1ac>
 8009474:	da09      	bge.n	800948a <__gethex+0x23e>
 8009476:	1b75      	subs	r5, r6, r5
 8009478:	4621      	mov	r1, r4
 800947a:	462a      	mov	r2, r5
 800947c:	9801      	ldr	r0, [sp, #4]
 800947e:	f7fd fde1 	bl	8007044 <__lshift>
 8009482:	4604      	mov	r4, r0
 8009484:	1b7f      	subs	r7, r7, r5
 8009486:	f100 0a14 	add.w	sl, r0, #20
 800948a:	f04f 0900 	mov.w	r9, #0
 800948e:	e7b8      	b.n	8009402 <__gethex+0x1b6>
 8009490:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009494:	42bd      	cmp	r5, r7
 8009496:	dd6f      	ble.n	8009578 <__gethex+0x32c>
 8009498:	1bed      	subs	r5, r5, r7
 800949a:	42ae      	cmp	r6, r5
 800949c:	dc34      	bgt.n	8009508 <__gethex+0x2bc>
 800949e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80094a2:	2b02      	cmp	r3, #2
 80094a4:	d022      	beq.n	80094ec <__gethex+0x2a0>
 80094a6:	2b03      	cmp	r3, #3
 80094a8:	d024      	beq.n	80094f4 <__gethex+0x2a8>
 80094aa:	2b01      	cmp	r3, #1
 80094ac:	d115      	bne.n	80094da <__gethex+0x28e>
 80094ae:	42ae      	cmp	r6, r5
 80094b0:	d113      	bne.n	80094da <__gethex+0x28e>
 80094b2:	2e01      	cmp	r6, #1
 80094b4:	d10b      	bne.n	80094ce <__gethex+0x282>
 80094b6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80094ba:	9a02      	ldr	r2, [sp, #8]
 80094bc:	2562      	movs	r5, #98	@ 0x62
 80094be:	6013      	str	r3, [r2, #0]
 80094c0:	2301      	movs	r3, #1
 80094c2:	6123      	str	r3, [r4, #16]
 80094c4:	f8ca 3000 	str.w	r3, [sl]
 80094c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80094ca:	601c      	str	r4, [r3, #0]
 80094cc:	e73a      	b.n	8009344 <__gethex+0xf8>
 80094ce:	4620      	mov	r0, r4
 80094d0:	1e71      	subs	r1, r6, #1
 80094d2:	f7fd ffe6 	bl	80074a2 <__any_on>
 80094d6:	2800      	cmp	r0, #0
 80094d8:	d1ed      	bne.n	80094b6 <__gethex+0x26a>
 80094da:	4621      	mov	r1, r4
 80094dc:	9801      	ldr	r0, [sp, #4]
 80094de:	f7fd fba1 	bl	8006c24 <_Bfree>
 80094e2:	2300      	movs	r3, #0
 80094e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80094e6:	2550      	movs	r5, #80	@ 0x50
 80094e8:	6013      	str	r3, [r2, #0]
 80094ea:	e72b      	b.n	8009344 <__gethex+0xf8>
 80094ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d1f3      	bne.n	80094da <__gethex+0x28e>
 80094f2:	e7e0      	b.n	80094b6 <__gethex+0x26a>
 80094f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d1dd      	bne.n	80094b6 <__gethex+0x26a>
 80094fa:	e7ee      	b.n	80094da <__gethex+0x28e>
 80094fc:	0800ad4f 	.word	0x0800ad4f
 8009500:	0800ace5 	.word	0x0800ace5
 8009504:	0800adc1 	.word	0x0800adc1
 8009508:	1e6f      	subs	r7, r5, #1
 800950a:	f1b9 0f00 	cmp.w	r9, #0
 800950e:	d130      	bne.n	8009572 <__gethex+0x326>
 8009510:	b127      	cbz	r7, 800951c <__gethex+0x2d0>
 8009512:	4639      	mov	r1, r7
 8009514:	4620      	mov	r0, r4
 8009516:	f7fd ffc4 	bl	80074a2 <__any_on>
 800951a:	4681      	mov	r9, r0
 800951c:	2301      	movs	r3, #1
 800951e:	4629      	mov	r1, r5
 8009520:	1b76      	subs	r6, r6, r5
 8009522:	2502      	movs	r5, #2
 8009524:	117a      	asrs	r2, r7, #5
 8009526:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800952a:	f007 071f 	and.w	r7, r7, #31
 800952e:	40bb      	lsls	r3, r7
 8009530:	4213      	tst	r3, r2
 8009532:	4620      	mov	r0, r4
 8009534:	bf18      	it	ne
 8009536:	f049 0902 	orrne.w	r9, r9, #2
 800953a:	f7ff fe1f 	bl	800917c <rshift>
 800953e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009542:	f1b9 0f00 	cmp.w	r9, #0
 8009546:	d047      	beq.n	80095d8 <__gethex+0x38c>
 8009548:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800954c:	2b02      	cmp	r3, #2
 800954e:	d015      	beq.n	800957c <__gethex+0x330>
 8009550:	2b03      	cmp	r3, #3
 8009552:	d017      	beq.n	8009584 <__gethex+0x338>
 8009554:	2b01      	cmp	r3, #1
 8009556:	d109      	bne.n	800956c <__gethex+0x320>
 8009558:	f019 0f02 	tst.w	r9, #2
 800955c:	d006      	beq.n	800956c <__gethex+0x320>
 800955e:	f8da 3000 	ldr.w	r3, [sl]
 8009562:	ea49 0903 	orr.w	r9, r9, r3
 8009566:	f019 0f01 	tst.w	r9, #1
 800956a:	d10e      	bne.n	800958a <__gethex+0x33e>
 800956c:	f045 0510 	orr.w	r5, r5, #16
 8009570:	e032      	b.n	80095d8 <__gethex+0x38c>
 8009572:	f04f 0901 	mov.w	r9, #1
 8009576:	e7d1      	b.n	800951c <__gethex+0x2d0>
 8009578:	2501      	movs	r5, #1
 800957a:	e7e2      	b.n	8009542 <__gethex+0x2f6>
 800957c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800957e:	f1c3 0301 	rsb	r3, r3, #1
 8009582:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009584:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009586:	2b00      	cmp	r3, #0
 8009588:	d0f0      	beq.n	800956c <__gethex+0x320>
 800958a:	f04f 0c00 	mov.w	ip, #0
 800958e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009592:	f104 0314 	add.w	r3, r4, #20
 8009596:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800959a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800959e:	4618      	mov	r0, r3
 80095a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80095a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80095a8:	d01b      	beq.n	80095e2 <__gethex+0x396>
 80095aa:	3201      	adds	r2, #1
 80095ac:	6002      	str	r2, [r0, #0]
 80095ae:	2d02      	cmp	r5, #2
 80095b0:	f104 0314 	add.w	r3, r4, #20
 80095b4:	d13c      	bne.n	8009630 <__gethex+0x3e4>
 80095b6:	f8d8 2000 	ldr.w	r2, [r8]
 80095ba:	3a01      	subs	r2, #1
 80095bc:	42b2      	cmp	r2, r6
 80095be:	d109      	bne.n	80095d4 <__gethex+0x388>
 80095c0:	2201      	movs	r2, #1
 80095c2:	1171      	asrs	r1, r6, #5
 80095c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80095c8:	f006 061f 	and.w	r6, r6, #31
 80095cc:	fa02 f606 	lsl.w	r6, r2, r6
 80095d0:	421e      	tst	r6, r3
 80095d2:	d13a      	bne.n	800964a <__gethex+0x3fe>
 80095d4:	f045 0520 	orr.w	r5, r5, #32
 80095d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095da:	601c      	str	r4, [r3, #0]
 80095dc:	9b02      	ldr	r3, [sp, #8]
 80095de:	601f      	str	r7, [r3, #0]
 80095e0:	e6b0      	b.n	8009344 <__gethex+0xf8>
 80095e2:	4299      	cmp	r1, r3
 80095e4:	f843 cc04 	str.w	ip, [r3, #-4]
 80095e8:	d8d9      	bhi.n	800959e <__gethex+0x352>
 80095ea:	68a3      	ldr	r3, [r4, #8]
 80095ec:	459b      	cmp	fp, r3
 80095ee:	db17      	blt.n	8009620 <__gethex+0x3d4>
 80095f0:	6861      	ldr	r1, [r4, #4]
 80095f2:	9801      	ldr	r0, [sp, #4]
 80095f4:	3101      	adds	r1, #1
 80095f6:	f7fd fad5 	bl	8006ba4 <_Balloc>
 80095fa:	4681      	mov	r9, r0
 80095fc:	b918      	cbnz	r0, 8009606 <__gethex+0x3ba>
 80095fe:	4602      	mov	r2, r0
 8009600:	2184      	movs	r1, #132	@ 0x84
 8009602:	4b19      	ldr	r3, [pc, #100]	@ (8009668 <__gethex+0x41c>)
 8009604:	e6c5      	b.n	8009392 <__gethex+0x146>
 8009606:	6922      	ldr	r2, [r4, #16]
 8009608:	f104 010c 	add.w	r1, r4, #12
 800960c:	3202      	adds	r2, #2
 800960e:	0092      	lsls	r2, r2, #2
 8009610:	300c      	adds	r0, #12
 8009612:	f7ff fd6d 	bl	80090f0 <memcpy>
 8009616:	4621      	mov	r1, r4
 8009618:	9801      	ldr	r0, [sp, #4]
 800961a:	f7fd fb03 	bl	8006c24 <_Bfree>
 800961e:	464c      	mov	r4, r9
 8009620:	6923      	ldr	r3, [r4, #16]
 8009622:	1c5a      	adds	r2, r3, #1
 8009624:	6122      	str	r2, [r4, #16]
 8009626:	2201      	movs	r2, #1
 8009628:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800962c:	615a      	str	r2, [r3, #20]
 800962e:	e7be      	b.n	80095ae <__gethex+0x362>
 8009630:	6922      	ldr	r2, [r4, #16]
 8009632:	455a      	cmp	r2, fp
 8009634:	dd0b      	ble.n	800964e <__gethex+0x402>
 8009636:	2101      	movs	r1, #1
 8009638:	4620      	mov	r0, r4
 800963a:	f7ff fd9f 	bl	800917c <rshift>
 800963e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009642:	3701      	adds	r7, #1
 8009644:	42bb      	cmp	r3, r7
 8009646:	f6ff aee0 	blt.w	800940a <__gethex+0x1be>
 800964a:	2501      	movs	r5, #1
 800964c:	e7c2      	b.n	80095d4 <__gethex+0x388>
 800964e:	f016 061f 	ands.w	r6, r6, #31
 8009652:	d0fa      	beq.n	800964a <__gethex+0x3fe>
 8009654:	4453      	add	r3, sl
 8009656:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800965a:	f7fd fb95 	bl	8006d88 <__hi0bits>
 800965e:	f1c6 0620 	rsb	r6, r6, #32
 8009662:	42b0      	cmp	r0, r6
 8009664:	dbe7      	blt.n	8009636 <__gethex+0x3ea>
 8009666:	e7f0      	b.n	800964a <__gethex+0x3fe>
 8009668:	0800ace5 	.word	0x0800ace5

0800966c <L_shift>:
 800966c:	f1c2 0208 	rsb	r2, r2, #8
 8009670:	0092      	lsls	r2, r2, #2
 8009672:	b570      	push	{r4, r5, r6, lr}
 8009674:	f1c2 0620 	rsb	r6, r2, #32
 8009678:	6843      	ldr	r3, [r0, #4]
 800967a:	6804      	ldr	r4, [r0, #0]
 800967c:	fa03 f506 	lsl.w	r5, r3, r6
 8009680:	432c      	orrs	r4, r5
 8009682:	40d3      	lsrs	r3, r2
 8009684:	6004      	str	r4, [r0, #0]
 8009686:	f840 3f04 	str.w	r3, [r0, #4]!
 800968a:	4288      	cmp	r0, r1
 800968c:	d3f4      	bcc.n	8009678 <L_shift+0xc>
 800968e:	bd70      	pop	{r4, r5, r6, pc}

08009690 <__match>:
 8009690:	b530      	push	{r4, r5, lr}
 8009692:	6803      	ldr	r3, [r0, #0]
 8009694:	3301      	adds	r3, #1
 8009696:	f811 4b01 	ldrb.w	r4, [r1], #1
 800969a:	b914      	cbnz	r4, 80096a2 <__match+0x12>
 800969c:	6003      	str	r3, [r0, #0]
 800969e:	2001      	movs	r0, #1
 80096a0:	bd30      	pop	{r4, r5, pc}
 80096a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80096aa:	2d19      	cmp	r5, #25
 80096ac:	bf98      	it	ls
 80096ae:	3220      	addls	r2, #32
 80096b0:	42a2      	cmp	r2, r4
 80096b2:	d0f0      	beq.n	8009696 <__match+0x6>
 80096b4:	2000      	movs	r0, #0
 80096b6:	e7f3      	b.n	80096a0 <__match+0x10>

080096b8 <__hexnan>:
 80096b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096bc:	2500      	movs	r5, #0
 80096be:	680b      	ldr	r3, [r1, #0]
 80096c0:	4682      	mov	sl, r0
 80096c2:	115e      	asrs	r6, r3, #5
 80096c4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80096c8:	f013 031f 	ands.w	r3, r3, #31
 80096cc:	bf18      	it	ne
 80096ce:	3604      	addne	r6, #4
 80096d0:	1f37      	subs	r7, r6, #4
 80096d2:	4690      	mov	r8, r2
 80096d4:	46b9      	mov	r9, r7
 80096d6:	463c      	mov	r4, r7
 80096d8:	46ab      	mov	fp, r5
 80096da:	b087      	sub	sp, #28
 80096dc:	6801      	ldr	r1, [r0, #0]
 80096de:	9301      	str	r3, [sp, #4]
 80096e0:	f846 5c04 	str.w	r5, [r6, #-4]
 80096e4:	9502      	str	r5, [sp, #8]
 80096e6:	784a      	ldrb	r2, [r1, #1]
 80096e8:	1c4b      	adds	r3, r1, #1
 80096ea:	9303      	str	r3, [sp, #12]
 80096ec:	b342      	cbz	r2, 8009740 <__hexnan+0x88>
 80096ee:	4610      	mov	r0, r2
 80096f0:	9105      	str	r1, [sp, #20]
 80096f2:	9204      	str	r2, [sp, #16]
 80096f4:	f7ff fd95 	bl	8009222 <__hexdig_fun>
 80096f8:	2800      	cmp	r0, #0
 80096fa:	d151      	bne.n	80097a0 <__hexnan+0xe8>
 80096fc:	9a04      	ldr	r2, [sp, #16]
 80096fe:	9905      	ldr	r1, [sp, #20]
 8009700:	2a20      	cmp	r2, #32
 8009702:	d818      	bhi.n	8009736 <__hexnan+0x7e>
 8009704:	9b02      	ldr	r3, [sp, #8]
 8009706:	459b      	cmp	fp, r3
 8009708:	dd13      	ble.n	8009732 <__hexnan+0x7a>
 800970a:	454c      	cmp	r4, r9
 800970c:	d206      	bcs.n	800971c <__hexnan+0x64>
 800970e:	2d07      	cmp	r5, #7
 8009710:	dc04      	bgt.n	800971c <__hexnan+0x64>
 8009712:	462a      	mov	r2, r5
 8009714:	4649      	mov	r1, r9
 8009716:	4620      	mov	r0, r4
 8009718:	f7ff ffa8 	bl	800966c <L_shift>
 800971c:	4544      	cmp	r4, r8
 800971e:	d952      	bls.n	80097c6 <__hexnan+0x10e>
 8009720:	2300      	movs	r3, #0
 8009722:	f1a4 0904 	sub.w	r9, r4, #4
 8009726:	f844 3c04 	str.w	r3, [r4, #-4]
 800972a:	461d      	mov	r5, r3
 800972c:	464c      	mov	r4, r9
 800972e:	f8cd b008 	str.w	fp, [sp, #8]
 8009732:	9903      	ldr	r1, [sp, #12]
 8009734:	e7d7      	b.n	80096e6 <__hexnan+0x2e>
 8009736:	2a29      	cmp	r2, #41	@ 0x29
 8009738:	d157      	bne.n	80097ea <__hexnan+0x132>
 800973a:	3102      	adds	r1, #2
 800973c:	f8ca 1000 	str.w	r1, [sl]
 8009740:	f1bb 0f00 	cmp.w	fp, #0
 8009744:	d051      	beq.n	80097ea <__hexnan+0x132>
 8009746:	454c      	cmp	r4, r9
 8009748:	d206      	bcs.n	8009758 <__hexnan+0xa0>
 800974a:	2d07      	cmp	r5, #7
 800974c:	dc04      	bgt.n	8009758 <__hexnan+0xa0>
 800974e:	462a      	mov	r2, r5
 8009750:	4649      	mov	r1, r9
 8009752:	4620      	mov	r0, r4
 8009754:	f7ff ff8a 	bl	800966c <L_shift>
 8009758:	4544      	cmp	r4, r8
 800975a:	d936      	bls.n	80097ca <__hexnan+0x112>
 800975c:	4623      	mov	r3, r4
 800975e:	f1a8 0204 	sub.w	r2, r8, #4
 8009762:	f853 1b04 	ldr.w	r1, [r3], #4
 8009766:	429f      	cmp	r7, r3
 8009768:	f842 1f04 	str.w	r1, [r2, #4]!
 800976c:	d2f9      	bcs.n	8009762 <__hexnan+0xaa>
 800976e:	1b3b      	subs	r3, r7, r4
 8009770:	f023 0303 	bic.w	r3, r3, #3
 8009774:	3304      	adds	r3, #4
 8009776:	3401      	adds	r4, #1
 8009778:	3e03      	subs	r6, #3
 800977a:	42b4      	cmp	r4, r6
 800977c:	bf88      	it	hi
 800977e:	2304      	movhi	r3, #4
 8009780:	2200      	movs	r2, #0
 8009782:	4443      	add	r3, r8
 8009784:	f843 2b04 	str.w	r2, [r3], #4
 8009788:	429f      	cmp	r7, r3
 800978a:	d2fb      	bcs.n	8009784 <__hexnan+0xcc>
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	b91b      	cbnz	r3, 8009798 <__hexnan+0xe0>
 8009790:	4547      	cmp	r7, r8
 8009792:	d128      	bne.n	80097e6 <__hexnan+0x12e>
 8009794:	2301      	movs	r3, #1
 8009796:	603b      	str	r3, [r7, #0]
 8009798:	2005      	movs	r0, #5
 800979a:	b007      	add	sp, #28
 800979c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097a0:	3501      	adds	r5, #1
 80097a2:	2d08      	cmp	r5, #8
 80097a4:	f10b 0b01 	add.w	fp, fp, #1
 80097a8:	dd06      	ble.n	80097b8 <__hexnan+0x100>
 80097aa:	4544      	cmp	r4, r8
 80097ac:	d9c1      	bls.n	8009732 <__hexnan+0x7a>
 80097ae:	2300      	movs	r3, #0
 80097b0:	2501      	movs	r5, #1
 80097b2:	f844 3c04 	str.w	r3, [r4, #-4]
 80097b6:	3c04      	subs	r4, #4
 80097b8:	6822      	ldr	r2, [r4, #0]
 80097ba:	f000 000f 	and.w	r0, r0, #15
 80097be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80097c2:	6020      	str	r0, [r4, #0]
 80097c4:	e7b5      	b.n	8009732 <__hexnan+0x7a>
 80097c6:	2508      	movs	r5, #8
 80097c8:	e7b3      	b.n	8009732 <__hexnan+0x7a>
 80097ca:	9b01      	ldr	r3, [sp, #4]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d0dd      	beq.n	800978c <__hexnan+0xd4>
 80097d0:	f04f 32ff 	mov.w	r2, #4294967295
 80097d4:	f1c3 0320 	rsb	r3, r3, #32
 80097d8:	40da      	lsrs	r2, r3
 80097da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80097de:	4013      	ands	r3, r2
 80097e0:	f846 3c04 	str.w	r3, [r6, #-4]
 80097e4:	e7d2      	b.n	800978c <__hexnan+0xd4>
 80097e6:	3f04      	subs	r7, #4
 80097e8:	e7d0      	b.n	800978c <__hexnan+0xd4>
 80097ea:	2004      	movs	r0, #4
 80097ec:	e7d5      	b.n	800979a <__hexnan+0xe2>

080097ee <__ascii_mbtowc>:
 80097ee:	b082      	sub	sp, #8
 80097f0:	b901      	cbnz	r1, 80097f4 <__ascii_mbtowc+0x6>
 80097f2:	a901      	add	r1, sp, #4
 80097f4:	b142      	cbz	r2, 8009808 <__ascii_mbtowc+0x1a>
 80097f6:	b14b      	cbz	r3, 800980c <__ascii_mbtowc+0x1e>
 80097f8:	7813      	ldrb	r3, [r2, #0]
 80097fa:	600b      	str	r3, [r1, #0]
 80097fc:	7812      	ldrb	r2, [r2, #0]
 80097fe:	1e10      	subs	r0, r2, #0
 8009800:	bf18      	it	ne
 8009802:	2001      	movne	r0, #1
 8009804:	b002      	add	sp, #8
 8009806:	4770      	bx	lr
 8009808:	4610      	mov	r0, r2
 800980a:	e7fb      	b.n	8009804 <__ascii_mbtowc+0x16>
 800980c:	f06f 0001 	mvn.w	r0, #1
 8009810:	e7f8      	b.n	8009804 <__ascii_mbtowc+0x16>

08009812 <_realloc_r>:
 8009812:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009816:	4607      	mov	r7, r0
 8009818:	4614      	mov	r4, r2
 800981a:	460d      	mov	r5, r1
 800981c:	b921      	cbnz	r1, 8009828 <_realloc_r+0x16>
 800981e:	4611      	mov	r1, r2
 8009820:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009824:	f7fd b932 	b.w	8006a8c <_malloc_r>
 8009828:	b92a      	cbnz	r2, 8009836 <_realloc_r+0x24>
 800982a:	f7fd f8bd 	bl	80069a8 <_free_r>
 800982e:	4625      	mov	r5, r4
 8009830:	4628      	mov	r0, r5
 8009832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009836:	f000 f936 	bl	8009aa6 <_malloc_usable_size_r>
 800983a:	4284      	cmp	r4, r0
 800983c:	4606      	mov	r6, r0
 800983e:	d802      	bhi.n	8009846 <_realloc_r+0x34>
 8009840:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009844:	d8f4      	bhi.n	8009830 <_realloc_r+0x1e>
 8009846:	4621      	mov	r1, r4
 8009848:	4638      	mov	r0, r7
 800984a:	f7fd f91f 	bl	8006a8c <_malloc_r>
 800984e:	4680      	mov	r8, r0
 8009850:	b908      	cbnz	r0, 8009856 <_realloc_r+0x44>
 8009852:	4645      	mov	r5, r8
 8009854:	e7ec      	b.n	8009830 <_realloc_r+0x1e>
 8009856:	42b4      	cmp	r4, r6
 8009858:	4622      	mov	r2, r4
 800985a:	4629      	mov	r1, r5
 800985c:	bf28      	it	cs
 800985e:	4632      	movcs	r2, r6
 8009860:	f7ff fc46 	bl	80090f0 <memcpy>
 8009864:	4629      	mov	r1, r5
 8009866:	4638      	mov	r0, r7
 8009868:	f7fd f89e 	bl	80069a8 <_free_r>
 800986c:	e7f1      	b.n	8009852 <_realloc_r+0x40>
	...

08009870 <_strtoul_l.isra.0>:
 8009870:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009874:	4686      	mov	lr, r0
 8009876:	460d      	mov	r5, r1
 8009878:	4e33      	ldr	r6, [pc, #204]	@ (8009948 <_strtoul_l.isra.0+0xd8>)
 800987a:	4628      	mov	r0, r5
 800987c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009880:	5d37      	ldrb	r7, [r6, r4]
 8009882:	f017 0708 	ands.w	r7, r7, #8
 8009886:	d1f8      	bne.n	800987a <_strtoul_l.isra.0+0xa>
 8009888:	2c2d      	cmp	r4, #45	@ 0x2d
 800988a:	d110      	bne.n	80098ae <_strtoul_l.isra.0+0x3e>
 800988c:	2701      	movs	r7, #1
 800988e:	782c      	ldrb	r4, [r5, #0]
 8009890:	1c85      	adds	r5, r0, #2
 8009892:	f033 0010 	bics.w	r0, r3, #16
 8009896:	d115      	bne.n	80098c4 <_strtoul_l.isra.0+0x54>
 8009898:	2c30      	cmp	r4, #48	@ 0x30
 800989a:	d10d      	bne.n	80098b8 <_strtoul_l.isra.0+0x48>
 800989c:	7828      	ldrb	r0, [r5, #0]
 800989e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80098a2:	2858      	cmp	r0, #88	@ 0x58
 80098a4:	d108      	bne.n	80098b8 <_strtoul_l.isra.0+0x48>
 80098a6:	786c      	ldrb	r4, [r5, #1]
 80098a8:	3502      	adds	r5, #2
 80098aa:	2310      	movs	r3, #16
 80098ac:	e00a      	b.n	80098c4 <_strtoul_l.isra.0+0x54>
 80098ae:	2c2b      	cmp	r4, #43	@ 0x2b
 80098b0:	bf04      	itt	eq
 80098b2:	782c      	ldrbeq	r4, [r5, #0]
 80098b4:	1c85      	addeq	r5, r0, #2
 80098b6:	e7ec      	b.n	8009892 <_strtoul_l.isra.0+0x22>
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d1f6      	bne.n	80098aa <_strtoul_l.isra.0+0x3a>
 80098bc:	2c30      	cmp	r4, #48	@ 0x30
 80098be:	bf14      	ite	ne
 80098c0:	230a      	movne	r3, #10
 80098c2:	2308      	moveq	r3, #8
 80098c4:	f04f 38ff 	mov.w	r8, #4294967295
 80098c8:	fbb8 f8f3 	udiv	r8, r8, r3
 80098cc:	2600      	movs	r6, #0
 80098ce:	fb03 f908 	mul.w	r9, r3, r8
 80098d2:	4630      	mov	r0, r6
 80098d4:	ea6f 0909 	mvn.w	r9, r9
 80098d8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80098dc:	f1bc 0f09 	cmp.w	ip, #9
 80098e0:	d810      	bhi.n	8009904 <_strtoul_l.isra.0+0x94>
 80098e2:	4664      	mov	r4, ip
 80098e4:	42a3      	cmp	r3, r4
 80098e6:	dd1e      	ble.n	8009926 <_strtoul_l.isra.0+0xb6>
 80098e8:	f1b6 3fff 	cmp.w	r6, #4294967295
 80098ec:	d007      	beq.n	80098fe <_strtoul_l.isra.0+0x8e>
 80098ee:	4580      	cmp	r8, r0
 80098f0:	d316      	bcc.n	8009920 <_strtoul_l.isra.0+0xb0>
 80098f2:	d101      	bne.n	80098f8 <_strtoul_l.isra.0+0x88>
 80098f4:	45a1      	cmp	r9, r4
 80098f6:	db13      	blt.n	8009920 <_strtoul_l.isra.0+0xb0>
 80098f8:	2601      	movs	r6, #1
 80098fa:	fb00 4003 	mla	r0, r0, r3, r4
 80098fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009902:	e7e9      	b.n	80098d8 <_strtoul_l.isra.0+0x68>
 8009904:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8009908:	f1bc 0f19 	cmp.w	ip, #25
 800990c:	d801      	bhi.n	8009912 <_strtoul_l.isra.0+0xa2>
 800990e:	3c37      	subs	r4, #55	@ 0x37
 8009910:	e7e8      	b.n	80098e4 <_strtoul_l.isra.0+0x74>
 8009912:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8009916:	f1bc 0f19 	cmp.w	ip, #25
 800991a:	d804      	bhi.n	8009926 <_strtoul_l.isra.0+0xb6>
 800991c:	3c57      	subs	r4, #87	@ 0x57
 800991e:	e7e1      	b.n	80098e4 <_strtoul_l.isra.0+0x74>
 8009920:	f04f 36ff 	mov.w	r6, #4294967295
 8009924:	e7eb      	b.n	80098fe <_strtoul_l.isra.0+0x8e>
 8009926:	1c73      	adds	r3, r6, #1
 8009928:	d106      	bne.n	8009938 <_strtoul_l.isra.0+0xc8>
 800992a:	2322      	movs	r3, #34	@ 0x22
 800992c:	4630      	mov	r0, r6
 800992e:	f8ce 3000 	str.w	r3, [lr]
 8009932:	b932      	cbnz	r2, 8009942 <_strtoul_l.isra.0+0xd2>
 8009934:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009938:	b107      	cbz	r7, 800993c <_strtoul_l.isra.0+0xcc>
 800993a:	4240      	negs	r0, r0
 800993c:	2a00      	cmp	r2, #0
 800993e:	d0f9      	beq.n	8009934 <_strtoul_l.isra.0+0xc4>
 8009940:	b106      	cbz	r6, 8009944 <_strtoul_l.isra.0+0xd4>
 8009942:	1e69      	subs	r1, r5, #1
 8009944:	6011      	str	r1, [r2, #0]
 8009946:	e7f5      	b.n	8009934 <_strtoul_l.isra.0+0xc4>
 8009948:	0800af71 	.word	0x0800af71

0800994c <_strtoul_r>:
 800994c:	f7ff bf90 	b.w	8009870 <_strtoul_l.isra.0>

08009950 <__ascii_wctomb>:
 8009950:	4603      	mov	r3, r0
 8009952:	4608      	mov	r0, r1
 8009954:	b141      	cbz	r1, 8009968 <__ascii_wctomb+0x18>
 8009956:	2aff      	cmp	r2, #255	@ 0xff
 8009958:	d904      	bls.n	8009964 <__ascii_wctomb+0x14>
 800995a:	228a      	movs	r2, #138	@ 0x8a
 800995c:	f04f 30ff 	mov.w	r0, #4294967295
 8009960:	601a      	str	r2, [r3, #0]
 8009962:	4770      	bx	lr
 8009964:	2001      	movs	r0, #1
 8009966:	700a      	strb	r2, [r1, #0]
 8009968:	4770      	bx	lr
	...

0800996c <fiprintf>:
 800996c:	b40e      	push	{r1, r2, r3}
 800996e:	b503      	push	{r0, r1, lr}
 8009970:	4601      	mov	r1, r0
 8009972:	ab03      	add	r3, sp, #12
 8009974:	4805      	ldr	r0, [pc, #20]	@ (800998c <fiprintf+0x20>)
 8009976:	f853 2b04 	ldr.w	r2, [r3], #4
 800997a:	6800      	ldr	r0, [r0, #0]
 800997c:	9301      	str	r3, [sp, #4]
 800997e:	f7fe ff7b 	bl	8008878 <_vfiprintf_r>
 8009982:	b002      	add	sp, #8
 8009984:	f85d eb04 	ldr.w	lr, [sp], #4
 8009988:	b003      	add	sp, #12
 800998a:	4770      	bx	lr
 800998c:	20000020 	.word	0x20000020

08009990 <__swhatbuf_r>:
 8009990:	b570      	push	{r4, r5, r6, lr}
 8009992:	460c      	mov	r4, r1
 8009994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009998:	4615      	mov	r5, r2
 800999a:	2900      	cmp	r1, #0
 800999c:	461e      	mov	r6, r3
 800999e:	b096      	sub	sp, #88	@ 0x58
 80099a0:	da0c      	bge.n	80099bc <__swhatbuf_r+0x2c>
 80099a2:	89a3      	ldrh	r3, [r4, #12]
 80099a4:	2100      	movs	r1, #0
 80099a6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80099aa:	bf14      	ite	ne
 80099ac:	2340      	movne	r3, #64	@ 0x40
 80099ae:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80099b2:	2000      	movs	r0, #0
 80099b4:	6031      	str	r1, [r6, #0]
 80099b6:	602b      	str	r3, [r5, #0]
 80099b8:	b016      	add	sp, #88	@ 0x58
 80099ba:	bd70      	pop	{r4, r5, r6, pc}
 80099bc:	466a      	mov	r2, sp
 80099be:	f000 f849 	bl	8009a54 <_fstat_r>
 80099c2:	2800      	cmp	r0, #0
 80099c4:	dbed      	blt.n	80099a2 <__swhatbuf_r+0x12>
 80099c6:	9901      	ldr	r1, [sp, #4]
 80099c8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80099cc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80099d0:	4259      	negs	r1, r3
 80099d2:	4159      	adcs	r1, r3
 80099d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80099d8:	e7eb      	b.n	80099b2 <__swhatbuf_r+0x22>

080099da <__smakebuf_r>:
 80099da:	898b      	ldrh	r3, [r1, #12]
 80099dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099de:	079d      	lsls	r5, r3, #30
 80099e0:	4606      	mov	r6, r0
 80099e2:	460c      	mov	r4, r1
 80099e4:	d507      	bpl.n	80099f6 <__smakebuf_r+0x1c>
 80099e6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80099ea:	6023      	str	r3, [r4, #0]
 80099ec:	6123      	str	r3, [r4, #16]
 80099ee:	2301      	movs	r3, #1
 80099f0:	6163      	str	r3, [r4, #20]
 80099f2:	b003      	add	sp, #12
 80099f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099f6:	466a      	mov	r2, sp
 80099f8:	ab01      	add	r3, sp, #4
 80099fa:	f7ff ffc9 	bl	8009990 <__swhatbuf_r>
 80099fe:	9f00      	ldr	r7, [sp, #0]
 8009a00:	4605      	mov	r5, r0
 8009a02:	4639      	mov	r1, r7
 8009a04:	4630      	mov	r0, r6
 8009a06:	f7fd f841 	bl	8006a8c <_malloc_r>
 8009a0a:	b948      	cbnz	r0, 8009a20 <__smakebuf_r+0x46>
 8009a0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a10:	059a      	lsls	r2, r3, #22
 8009a12:	d4ee      	bmi.n	80099f2 <__smakebuf_r+0x18>
 8009a14:	f023 0303 	bic.w	r3, r3, #3
 8009a18:	f043 0302 	orr.w	r3, r3, #2
 8009a1c:	81a3      	strh	r3, [r4, #12]
 8009a1e:	e7e2      	b.n	80099e6 <__smakebuf_r+0xc>
 8009a20:	89a3      	ldrh	r3, [r4, #12]
 8009a22:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009a26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a2a:	81a3      	strh	r3, [r4, #12]
 8009a2c:	9b01      	ldr	r3, [sp, #4]
 8009a2e:	6020      	str	r0, [r4, #0]
 8009a30:	b15b      	cbz	r3, 8009a4a <__smakebuf_r+0x70>
 8009a32:	4630      	mov	r0, r6
 8009a34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a38:	f000 f81e 	bl	8009a78 <_isatty_r>
 8009a3c:	b128      	cbz	r0, 8009a4a <__smakebuf_r+0x70>
 8009a3e:	89a3      	ldrh	r3, [r4, #12]
 8009a40:	f023 0303 	bic.w	r3, r3, #3
 8009a44:	f043 0301 	orr.w	r3, r3, #1
 8009a48:	81a3      	strh	r3, [r4, #12]
 8009a4a:	89a3      	ldrh	r3, [r4, #12]
 8009a4c:	431d      	orrs	r5, r3
 8009a4e:	81a5      	strh	r5, [r4, #12]
 8009a50:	e7cf      	b.n	80099f2 <__smakebuf_r+0x18>
	...

08009a54 <_fstat_r>:
 8009a54:	b538      	push	{r3, r4, r5, lr}
 8009a56:	2300      	movs	r3, #0
 8009a58:	4d06      	ldr	r5, [pc, #24]	@ (8009a74 <_fstat_r+0x20>)
 8009a5a:	4604      	mov	r4, r0
 8009a5c:	4608      	mov	r0, r1
 8009a5e:	4611      	mov	r1, r2
 8009a60:	602b      	str	r3, [r5, #0]
 8009a62:	f7f8 fb8f 	bl	8002184 <_fstat>
 8009a66:	1c43      	adds	r3, r0, #1
 8009a68:	d102      	bne.n	8009a70 <_fstat_r+0x1c>
 8009a6a:	682b      	ldr	r3, [r5, #0]
 8009a6c:	b103      	cbz	r3, 8009a70 <_fstat_r+0x1c>
 8009a6e:	6023      	str	r3, [r4, #0]
 8009a70:	bd38      	pop	{r3, r4, r5, pc}
 8009a72:	bf00      	nop
 8009a74:	200005a8 	.word	0x200005a8

08009a78 <_isatty_r>:
 8009a78:	b538      	push	{r3, r4, r5, lr}
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	4d05      	ldr	r5, [pc, #20]	@ (8009a94 <_isatty_r+0x1c>)
 8009a7e:	4604      	mov	r4, r0
 8009a80:	4608      	mov	r0, r1
 8009a82:	602b      	str	r3, [r5, #0]
 8009a84:	f7f8 fb8d 	bl	80021a2 <_isatty>
 8009a88:	1c43      	adds	r3, r0, #1
 8009a8a:	d102      	bne.n	8009a92 <_isatty_r+0x1a>
 8009a8c:	682b      	ldr	r3, [r5, #0]
 8009a8e:	b103      	cbz	r3, 8009a92 <_isatty_r+0x1a>
 8009a90:	6023      	str	r3, [r4, #0]
 8009a92:	bd38      	pop	{r3, r4, r5, pc}
 8009a94:	200005a8 	.word	0x200005a8

08009a98 <abort>:
 8009a98:	2006      	movs	r0, #6
 8009a9a:	b508      	push	{r3, lr}
 8009a9c:	f000 f834 	bl	8009b08 <raise>
 8009aa0:	2001      	movs	r0, #1
 8009aa2:	f7f8 fb20 	bl	80020e6 <_exit>

08009aa6 <_malloc_usable_size_r>:
 8009aa6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009aaa:	1f18      	subs	r0, r3, #4
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	bfbc      	itt	lt
 8009ab0:	580b      	ldrlt	r3, [r1, r0]
 8009ab2:	18c0      	addlt	r0, r0, r3
 8009ab4:	4770      	bx	lr

08009ab6 <_raise_r>:
 8009ab6:	291f      	cmp	r1, #31
 8009ab8:	b538      	push	{r3, r4, r5, lr}
 8009aba:	4605      	mov	r5, r0
 8009abc:	460c      	mov	r4, r1
 8009abe:	d904      	bls.n	8009aca <_raise_r+0x14>
 8009ac0:	2316      	movs	r3, #22
 8009ac2:	6003      	str	r3, [r0, #0]
 8009ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac8:	bd38      	pop	{r3, r4, r5, pc}
 8009aca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009acc:	b112      	cbz	r2, 8009ad4 <_raise_r+0x1e>
 8009ace:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009ad2:	b94b      	cbnz	r3, 8009ae8 <_raise_r+0x32>
 8009ad4:	4628      	mov	r0, r5
 8009ad6:	f000 f831 	bl	8009b3c <_getpid_r>
 8009ada:	4622      	mov	r2, r4
 8009adc:	4601      	mov	r1, r0
 8009ade:	4628      	mov	r0, r5
 8009ae0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ae4:	f000 b818 	b.w	8009b18 <_kill_r>
 8009ae8:	2b01      	cmp	r3, #1
 8009aea:	d00a      	beq.n	8009b02 <_raise_r+0x4c>
 8009aec:	1c59      	adds	r1, r3, #1
 8009aee:	d103      	bne.n	8009af8 <_raise_r+0x42>
 8009af0:	2316      	movs	r3, #22
 8009af2:	6003      	str	r3, [r0, #0]
 8009af4:	2001      	movs	r0, #1
 8009af6:	e7e7      	b.n	8009ac8 <_raise_r+0x12>
 8009af8:	2100      	movs	r1, #0
 8009afa:	4620      	mov	r0, r4
 8009afc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009b00:	4798      	blx	r3
 8009b02:	2000      	movs	r0, #0
 8009b04:	e7e0      	b.n	8009ac8 <_raise_r+0x12>
	...

08009b08 <raise>:
 8009b08:	4b02      	ldr	r3, [pc, #8]	@ (8009b14 <raise+0xc>)
 8009b0a:	4601      	mov	r1, r0
 8009b0c:	6818      	ldr	r0, [r3, #0]
 8009b0e:	f7ff bfd2 	b.w	8009ab6 <_raise_r>
 8009b12:	bf00      	nop
 8009b14:	20000020 	.word	0x20000020

08009b18 <_kill_r>:
 8009b18:	b538      	push	{r3, r4, r5, lr}
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	4d06      	ldr	r5, [pc, #24]	@ (8009b38 <_kill_r+0x20>)
 8009b1e:	4604      	mov	r4, r0
 8009b20:	4608      	mov	r0, r1
 8009b22:	4611      	mov	r1, r2
 8009b24:	602b      	str	r3, [r5, #0]
 8009b26:	f7f8 face 	bl	80020c6 <_kill>
 8009b2a:	1c43      	adds	r3, r0, #1
 8009b2c:	d102      	bne.n	8009b34 <_kill_r+0x1c>
 8009b2e:	682b      	ldr	r3, [r5, #0]
 8009b30:	b103      	cbz	r3, 8009b34 <_kill_r+0x1c>
 8009b32:	6023      	str	r3, [r4, #0]
 8009b34:	bd38      	pop	{r3, r4, r5, pc}
 8009b36:	bf00      	nop
 8009b38:	200005a8 	.word	0x200005a8

08009b3c <_getpid_r>:
 8009b3c:	f7f8 babc 	b.w	80020b8 <_getpid>

08009b40 <atan2f>:
 8009b40:	f000 b9f2 	b.w	8009f28 <__ieee754_atan2f>

08009b44 <sqrtf>:
 8009b44:	b538      	push	{r3, r4, r5, lr}
 8009b46:	4605      	mov	r5, r0
 8009b48:	f000 f888 	bl	8009c5c <__ieee754_sqrtf>
 8009b4c:	4629      	mov	r1, r5
 8009b4e:	4604      	mov	r4, r0
 8009b50:	4628      	mov	r0, r5
 8009b52:	f7f7 fb49 	bl	80011e8 <__aeabi_fcmpun>
 8009b56:	b968      	cbnz	r0, 8009b74 <sqrtf+0x30>
 8009b58:	2100      	movs	r1, #0
 8009b5a:	4628      	mov	r0, r5
 8009b5c:	f7f7 fb1c 	bl	8001198 <__aeabi_fcmplt>
 8009b60:	b140      	cbz	r0, 8009b74 <sqrtf+0x30>
 8009b62:	f7fc f885 	bl	8005c70 <__errno>
 8009b66:	2321      	movs	r3, #33	@ 0x21
 8009b68:	2100      	movs	r1, #0
 8009b6a:	6003      	str	r3, [r0, #0]
 8009b6c:	4608      	mov	r0, r1
 8009b6e:	f7f7 fa29 	bl	8000fc4 <__aeabi_fdiv>
 8009b72:	4604      	mov	r4, r0
 8009b74:	4620      	mov	r0, r4
 8009b76:	bd38      	pop	{r3, r4, r5, pc}

08009b78 <cosf>:
 8009b78:	b507      	push	{r0, r1, r2, lr}
 8009b7a:	4a1a      	ldr	r2, [pc, #104]	@ (8009be4 <cosf+0x6c>)
 8009b7c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8009b80:	4293      	cmp	r3, r2
 8009b82:	4601      	mov	r1, r0
 8009b84:	d805      	bhi.n	8009b92 <cosf+0x1a>
 8009b86:	2100      	movs	r1, #0
 8009b88:	b003      	add	sp, #12
 8009b8a:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b8e:	f000 b8d5 	b.w	8009d3c <__kernel_cosf>
 8009b92:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009b96:	d304      	bcc.n	8009ba2 <cosf+0x2a>
 8009b98:	f7f7 f856 	bl	8000c48 <__aeabi_fsub>
 8009b9c:	b003      	add	sp, #12
 8009b9e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009ba2:	4669      	mov	r1, sp
 8009ba4:	f000 fa48 	bl	800a038 <__ieee754_rem_pio2f>
 8009ba8:	f000 0203 	and.w	r2, r0, #3
 8009bac:	2a01      	cmp	r2, #1
 8009bae:	d007      	beq.n	8009bc0 <cosf+0x48>
 8009bb0:	2a02      	cmp	r2, #2
 8009bb2:	d00c      	beq.n	8009bce <cosf+0x56>
 8009bb4:	b982      	cbnz	r2, 8009bd8 <cosf+0x60>
 8009bb6:	9901      	ldr	r1, [sp, #4]
 8009bb8:	9800      	ldr	r0, [sp, #0]
 8009bba:	f000 f8bf 	bl	8009d3c <__kernel_cosf>
 8009bbe:	e7ed      	b.n	8009b9c <cosf+0x24>
 8009bc0:	9901      	ldr	r1, [sp, #4]
 8009bc2:	9800      	ldr	r0, [sp, #0]
 8009bc4:	f000 f93a 	bl	8009e3c <__kernel_sinf>
 8009bc8:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8009bcc:	e7e6      	b.n	8009b9c <cosf+0x24>
 8009bce:	9901      	ldr	r1, [sp, #4]
 8009bd0:	9800      	ldr	r0, [sp, #0]
 8009bd2:	f000 f8b3 	bl	8009d3c <__kernel_cosf>
 8009bd6:	e7f7      	b.n	8009bc8 <cosf+0x50>
 8009bd8:	2201      	movs	r2, #1
 8009bda:	9901      	ldr	r1, [sp, #4]
 8009bdc:	9800      	ldr	r0, [sp, #0]
 8009bde:	f000 f92d 	bl	8009e3c <__kernel_sinf>
 8009be2:	e7db      	b.n	8009b9c <cosf+0x24>
 8009be4:	3f490fd8 	.word	0x3f490fd8

08009be8 <sinf>:
 8009be8:	b507      	push	{r0, r1, r2, lr}
 8009bea:	4a1b      	ldr	r2, [pc, #108]	@ (8009c58 <sinf+0x70>)
 8009bec:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	4601      	mov	r1, r0
 8009bf4:	d806      	bhi.n	8009c04 <sinf+0x1c>
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	2100      	movs	r1, #0
 8009bfa:	b003      	add	sp, #12
 8009bfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c00:	f000 b91c 	b.w	8009e3c <__kernel_sinf>
 8009c04:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009c08:	d304      	bcc.n	8009c14 <sinf+0x2c>
 8009c0a:	f7f7 f81d 	bl	8000c48 <__aeabi_fsub>
 8009c0e:	b003      	add	sp, #12
 8009c10:	f85d fb04 	ldr.w	pc, [sp], #4
 8009c14:	4669      	mov	r1, sp
 8009c16:	f000 fa0f 	bl	800a038 <__ieee754_rem_pio2f>
 8009c1a:	f000 0003 	and.w	r0, r0, #3
 8009c1e:	2801      	cmp	r0, #1
 8009c20:	d008      	beq.n	8009c34 <sinf+0x4c>
 8009c22:	2802      	cmp	r0, #2
 8009c24:	d00b      	beq.n	8009c3e <sinf+0x56>
 8009c26:	b990      	cbnz	r0, 8009c4e <sinf+0x66>
 8009c28:	2201      	movs	r2, #1
 8009c2a:	9901      	ldr	r1, [sp, #4]
 8009c2c:	9800      	ldr	r0, [sp, #0]
 8009c2e:	f000 f905 	bl	8009e3c <__kernel_sinf>
 8009c32:	e7ec      	b.n	8009c0e <sinf+0x26>
 8009c34:	9901      	ldr	r1, [sp, #4]
 8009c36:	9800      	ldr	r0, [sp, #0]
 8009c38:	f000 f880 	bl	8009d3c <__kernel_cosf>
 8009c3c:	e7e7      	b.n	8009c0e <sinf+0x26>
 8009c3e:	2201      	movs	r2, #1
 8009c40:	9901      	ldr	r1, [sp, #4]
 8009c42:	9800      	ldr	r0, [sp, #0]
 8009c44:	f000 f8fa 	bl	8009e3c <__kernel_sinf>
 8009c48:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8009c4c:	e7df      	b.n	8009c0e <sinf+0x26>
 8009c4e:	9901      	ldr	r1, [sp, #4]
 8009c50:	9800      	ldr	r0, [sp, #0]
 8009c52:	f000 f873 	bl	8009d3c <__kernel_cosf>
 8009c56:	e7f7      	b.n	8009c48 <sinf+0x60>
 8009c58:	3f490fd8 	.word	0x3f490fd8

08009c5c <__ieee754_sqrtf>:
 8009c5c:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8009c60:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8009c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c68:	4603      	mov	r3, r0
 8009c6a:	4604      	mov	r4, r0
 8009c6c:	d30a      	bcc.n	8009c84 <__ieee754_sqrtf+0x28>
 8009c6e:	4601      	mov	r1, r0
 8009c70:	f7f7 f8f4 	bl	8000e5c <__aeabi_fmul>
 8009c74:	4601      	mov	r1, r0
 8009c76:	4620      	mov	r0, r4
 8009c78:	f7f6 ffe8 	bl	8000c4c <__addsf3>
 8009c7c:	4604      	mov	r4, r0
 8009c7e:	4620      	mov	r0, r4
 8009c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c84:	2a00      	cmp	r2, #0
 8009c86:	d0fa      	beq.n	8009c7e <__ieee754_sqrtf+0x22>
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	da06      	bge.n	8009c9a <__ieee754_sqrtf+0x3e>
 8009c8c:	4601      	mov	r1, r0
 8009c8e:	f7f6 ffdb 	bl	8000c48 <__aeabi_fsub>
 8009c92:	4601      	mov	r1, r0
 8009c94:	f7f7 f996 	bl	8000fc4 <__aeabi_fdiv>
 8009c98:	e7f0      	b.n	8009c7c <__ieee754_sqrtf+0x20>
 8009c9a:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 8009c9e:	d03c      	beq.n	8009d1a <__ieee754_sqrtf+0xbe>
 8009ca0:	15c2      	asrs	r2, r0, #23
 8009ca2:	2400      	movs	r4, #0
 8009ca4:	2019      	movs	r0, #25
 8009ca6:	4626      	mov	r6, r4
 8009ca8:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8009cac:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009cb0:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8009cb4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009cb8:	07d2      	lsls	r2, r2, #31
 8009cba:	bf58      	it	pl
 8009cbc:	005b      	lslpl	r3, r3, #1
 8009cbe:	106d      	asrs	r5, r5, #1
 8009cc0:	005b      	lsls	r3, r3, #1
 8009cc2:	1872      	adds	r2, r6, r1
 8009cc4:	429a      	cmp	r2, r3
 8009cc6:	bfcf      	iteee	gt
 8009cc8:	461a      	movgt	r2, r3
 8009cca:	1856      	addle	r6, r2, r1
 8009ccc:	1864      	addle	r4, r4, r1
 8009cce:	1a9a      	suble	r2, r3, r2
 8009cd0:	3801      	subs	r0, #1
 8009cd2:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8009cd6:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009cda:	d1f2      	bne.n	8009cc2 <__ieee754_sqrtf+0x66>
 8009cdc:	b1ba      	cbz	r2, 8009d0e <__ieee754_sqrtf+0xb2>
 8009cde:	4e15      	ldr	r6, [pc, #84]	@ (8009d34 <__ieee754_sqrtf+0xd8>)
 8009ce0:	4f15      	ldr	r7, [pc, #84]	@ (8009d38 <__ieee754_sqrtf+0xdc>)
 8009ce2:	6830      	ldr	r0, [r6, #0]
 8009ce4:	6839      	ldr	r1, [r7, #0]
 8009ce6:	f7f6 ffaf 	bl	8000c48 <__aeabi_fsub>
 8009cea:	f8d6 8000 	ldr.w	r8, [r6]
 8009cee:	4601      	mov	r1, r0
 8009cf0:	4640      	mov	r0, r8
 8009cf2:	f7f7 fa5b 	bl	80011ac <__aeabi_fcmple>
 8009cf6:	b150      	cbz	r0, 8009d0e <__ieee754_sqrtf+0xb2>
 8009cf8:	6830      	ldr	r0, [r6, #0]
 8009cfa:	6839      	ldr	r1, [r7, #0]
 8009cfc:	f7f6 ffa6 	bl	8000c4c <__addsf3>
 8009d00:	6836      	ldr	r6, [r6, #0]
 8009d02:	4601      	mov	r1, r0
 8009d04:	4630      	mov	r0, r6
 8009d06:	f7f7 fa47 	bl	8001198 <__aeabi_fcmplt>
 8009d0a:	b170      	cbz	r0, 8009d2a <__ieee754_sqrtf+0xce>
 8009d0c:	3402      	adds	r4, #2
 8009d0e:	1064      	asrs	r4, r4, #1
 8009d10:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8009d14:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8009d18:	e7b1      	b.n	8009c7e <__ieee754_sqrtf+0x22>
 8009d1a:	005b      	lsls	r3, r3, #1
 8009d1c:	0218      	lsls	r0, r3, #8
 8009d1e:	460a      	mov	r2, r1
 8009d20:	f101 0101 	add.w	r1, r1, #1
 8009d24:	d5f9      	bpl.n	8009d1a <__ieee754_sqrtf+0xbe>
 8009d26:	4252      	negs	r2, r2
 8009d28:	e7bb      	b.n	8009ca2 <__ieee754_sqrtf+0x46>
 8009d2a:	3401      	adds	r4, #1
 8009d2c:	f024 0401 	bic.w	r4, r4, #1
 8009d30:	e7ed      	b.n	8009d0e <__ieee754_sqrtf+0xb2>
 8009d32:	bf00      	nop
 8009d34:	0800b078 	.word	0x0800b078
 8009d38:	0800b074 	.word	0x0800b074

08009d3c <__kernel_cosf>:
 8009d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d40:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8009d44:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 8009d48:	4606      	mov	r6, r0
 8009d4a:	4688      	mov	r8, r1
 8009d4c:	d203      	bcs.n	8009d56 <__kernel_cosf+0x1a>
 8009d4e:	f7f7 fa61 	bl	8001214 <__aeabi_f2iz>
 8009d52:	2800      	cmp	r0, #0
 8009d54:	d05c      	beq.n	8009e10 <__kernel_cosf+0xd4>
 8009d56:	4631      	mov	r1, r6
 8009d58:	4630      	mov	r0, r6
 8009d5a:	f7f7 f87f 	bl	8000e5c <__aeabi_fmul>
 8009d5e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009d62:	4604      	mov	r4, r0
 8009d64:	f7f7 f87a 	bl	8000e5c <__aeabi_fmul>
 8009d68:	492b      	ldr	r1, [pc, #172]	@ (8009e18 <__kernel_cosf+0xdc>)
 8009d6a:	4607      	mov	r7, r0
 8009d6c:	4620      	mov	r0, r4
 8009d6e:	f7f7 f875 	bl	8000e5c <__aeabi_fmul>
 8009d72:	492a      	ldr	r1, [pc, #168]	@ (8009e1c <__kernel_cosf+0xe0>)
 8009d74:	f7f6 ff6a 	bl	8000c4c <__addsf3>
 8009d78:	4621      	mov	r1, r4
 8009d7a:	f7f7 f86f 	bl	8000e5c <__aeabi_fmul>
 8009d7e:	4928      	ldr	r1, [pc, #160]	@ (8009e20 <__kernel_cosf+0xe4>)
 8009d80:	f7f6 ff62 	bl	8000c48 <__aeabi_fsub>
 8009d84:	4621      	mov	r1, r4
 8009d86:	f7f7 f869 	bl	8000e5c <__aeabi_fmul>
 8009d8a:	4926      	ldr	r1, [pc, #152]	@ (8009e24 <__kernel_cosf+0xe8>)
 8009d8c:	f7f6 ff5e 	bl	8000c4c <__addsf3>
 8009d90:	4621      	mov	r1, r4
 8009d92:	f7f7 f863 	bl	8000e5c <__aeabi_fmul>
 8009d96:	4924      	ldr	r1, [pc, #144]	@ (8009e28 <__kernel_cosf+0xec>)
 8009d98:	f7f6 ff56 	bl	8000c48 <__aeabi_fsub>
 8009d9c:	4621      	mov	r1, r4
 8009d9e:	f7f7 f85d 	bl	8000e5c <__aeabi_fmul>
 8009da2:	4922      	ldr	r1, [pc, #136]	@ (8009e2c <__kernel_cosf+0xf0>)
 8009da4:	f7f6 ff52 	bl	8000c4c <__addsf3>
 8009da8:	4621      	mov	r1, r4
 8009daa:	f7f7 f857 	bl	8000e5c <__aeabi_fmul>
 8009dae:	4621      	mov	r1, r4
 8009db0:	f7f7 f854 	bl	8000e5c <__aeabi_fmul>
 8009db4:	4641      	mov	r1, r8
 8009db6:	4604      	mov	r4, r0
 8009db8:	4630      	mov	r0, r6
 8009dba:	f7f7 f84f 	bl	8000e5c <__aeabi_fmul>
 8009dbe:	4601      	mov	r1, r0
 8009dc0:	4620      	mov	r0, r4
 8009dc2:	f7f6 ff41 	bl	8000c48 <__aeabi_fsub>
 8009dc6:	4b1a      	ldr	r3, [pc, #104]	@ (8009e30 <__kernel_cosf+0xf4>)
 8009dc8:	4604      	mov	r4, r0
 8009dca:	429d      	cmp	r5, r3
 8009dcc:	d80a      	bhi.n	8009de4 <__kernel_cosf+0xa8>
 8009dce:	4601      	mov	r1, r0
 8009dd0:	4638      	mov	r0, r7
 8009dd2:	f7f6 ff39 	bl	8000c48 <__aeabi_fsub>
 8009dd6:	4601      	mov	r1, r0
 8009dd8:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8009ddc:	f7f6 ff34 	bl	8000c48 <__aeabi_fsub>
 8009de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009de4:	4b13      	ldr	r3, [pc, #76]	@ (8009e34 <__kernel_cosf+0xf8>)
 8009de6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8009dea:	429d      	cmp	r5, r3
 8009dec:	bf8c      	ite	hi
 8009dee:	4d12      	ldrhi	r5, [pc, #72]	@ (8009e38 <__kernel_cosf+0xfc>)
 8009df0:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 8009df4:	4629      	mov	r1, r5
 8009df6:	f7f6 ff27 	bl	8000c48 <__aeabi_fsub>
 8009dfa:	4629      	mov	r1, r5
 8009dfc:	4606      	mov	r6, r0
 8009dfe:	4638      	mov	r0, r7
 8009e00:	f7f6 ff22 	bl	8000c48 <__aeabi_fsub>
 8009e04:	4621      	mov	r1, r4
 8009e06:	f7f6 ff1f 	bl	8000c48 <__aeabi_fsub>
 8009e0a:	4601      	mov	r1, r0
 8009e0c:	4630      	mov	r0, r6
 8009e0e:	e7e5      	b.n	8009ddc <__kernel_cosf+0xa0>
 8009e10:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8009e14:	e7e4      	b.n	8009de0 <__kernel_cosf+0xa4>
 8009e16:	bf00      	nop
 8009e18:	ad47d74e 	.word	0xad47d74e
 8009e1c:	310f74f6 	.word	0x310f74f6
 8009e20:	3493f27c 	.word	0x3493f27c
 8009e24:	37d00d01 	.word	0x37d00d01
 8009e28:	3ab60b61 	.word	0x3ab60b61
 8009e2c:	3d2aaaab 	.word	0x3d2aaaab
 8009e30:	3e999999 	.word	0x3e999999
 8009e34:	3f480000 	.word	0x3f480000
 8009e38:	3e900000 	.word	0x3e900000

08009e3c <__kernel_sinf>:
 8009e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e40:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8009e44:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8009e48:	4604      	mov	r4, r0
 8009e4a:	460f      	mov	r7, r1
 8009e4c:	4691      	mov	r9, r2
 8009e4e:	d203      	bcs.n	8009e58 <__kernel_sinf+0x1c>
 8009e50:	f7f7 f9e0 	bl	8001214 <__aeabi_f2iz>
 8009e54:	2800      	cmp	r0, #0
 8009e56:	d035      	beq.n	8009ec4 <__kernel_sinf+0x88>
 8009e58:	4621      	mov	r1, r4
 8009e5a:	4620      	mov	r0, r4
 8009e5c:	f7f6 fffe 	bl	8000e5c <__aeabi_fmul>
 8009e60:	4605      	mov	r5, r0
 8009e62:	4601      	mov	r1, r0
 8009e64:	4620      	mov	r0, r4
 8009e66:	f7f6 fff9 	bl	8000e5c <__aeabi_fmul>
 8009e6a:	4929      	ldr	r1, [pc, #164]	@ (8009f10 <__kernel_sinf+0xd4>)
 8009e6c:	4606      	mov	r6, r0
 8009e6e:	4628      	mov	r0, r5
 8009e70:	f7f6 fff4 	bl	8000e5c <__aeabi_fmul>
 8009e74:	4927      	ldr	r1, [pc, #156]	@ (8009f14 <__kernel_sinf+0xd8>)
 8009e76:	f7f6 fee7 	bl	8000c48 <__aeabi_fsub>
 8009e7a:	4629      	mov	r1, r5
 8009e7c:	f7f6 ffee 	bl	8000e5c <__aeabi_fmul>
 8009e80:	4925      	ldr	r1, [pc, #148]	@ (8009f18 <__kernel_sinf+0xdc>)
 8009e82:	f7f6 fee3 	bl	8000c4c <__addsf3>
 8009e86:	4629      	mov	r1, r5
 8009e88:	f7f6 ffe8 	bl	8000e5c <__aeabi_fmul>
 8009e8c:	4923      	ldr	r1, [pc, #140]	@ (8009f1c <__kernel_sinf+0xe0>)
 8009e8e:	f7f6 fedb 	bl	8000c48 <__aeabi_fsub>
 8009e92:	4629      	mov	r1, r5
 8009e94:	f7f6 ffe2 	bl	8000e5c <__aeabi_fmul>
 8009e98:	4921      	ldr	r1, [pc, #132]	@ (8009f20 <__kernel_sinf+0xe4>)
 8009e9a:	f7f6 fed7 	bl	8000c4c <__addsf3>
 8009e9e:	4680      	mov	r8, r0
 8009ea0:	f1b9 0f00 	cmp.w	r9, #0
 8009ea4:	d111      	bne.n	8009eca <__kernel_sinf+0x8e>
 8009ea6:	4601      	mov	r1, r0
 8009ea8:	4628      	mov	r0, r5
 8009eaa:	f7f6 ffd7 	bl	8000e5c <__aeabi_fmul>
 8009eae:	491d      	ldr	r1, [pc, #116]	@ (8009f24 <__kernel_sinf+0xe8>)
 8009eb0:	f7f6 feca 	bl	8000c48 <__aeabi_fsub>
 8009eb4:	4631      	mov	r1, r6
 8009eb6:	f7f6 ffd1 	bl	8000e5c <__aeabi_fmul>
 8009eba:	4601      	mov	r1, r0
 8009ebc:	4620      	mov	r0, r4
 8009ebe:	f7f6 fec5 	bl	8000c4c <__addsf3>
 8009ec2:	4604      	mov	r4, r0
 8009ec4:	4620      	mov	r0, r4
 8009ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009eca:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009ece:	4638      	mov	r0, r7
 8009ed0:	f7f6 ffc4 	bl	8000e5c <__aeabi_fmul>
 8009ed4:	4641      	mov	r1, r8
 8009ed6:	4681      	mov	r9, r0
 8009ed8:	4630      	mov	r0, r6
 8009eda:	f7f6 ffbf 	bl	8000e5c <__aeabi_fmul>
 8009ede:	4601      	mov	r1, r0
 8009ee0:	4648      	mov	r0, r9
 8009ee2:	f7f6 feb1 	bl	8000c48 <__aeabi_fsub>
 8009ee6:	4629      	mov	r1, r5
 8009ee8:	f7f6 ffb8 	bl	8000e5c <__aeabi_fmul>
 8009eec:	4639      	mov	r1, r7
 8009eee:	f7f6 feab 	bl	8000c48 <__aeabi_fsub>
 8009ef2:	490c      	ldr	r1, [pc, #48]	@ (8009f24 <__kernel_sinf+0xe8>)
 8009ef4:	4605      	mov	r5, r0
 8009ef6:	4630      	mov	r0, r6
 8009ef8:	f7f6 ffb0 	bl	8000e5c <__aeabi_fmul>
 8009efc:	4601      	mov	r1, r0
 8009efe:	4628      	mov	r0, r5
 8009f00:	f7f6 fea4 	bl	8000c4c <__addsf3>
 8009f04:	4601      	mov	r1, r0
 8009f06:	4620      	mov	r0, r4
 8009f08:	f7f6 fe9e 	bl	8000c48 <__aeabi_fsub>
 8009f0c:	e7d9      	b.n	8009ec2 <__kernel_sinf+0x86>
 8009f0e:	bf00      	nop
 8009f10:	2f2ec9d3 	.word	0x2f2ec9d3
 8009f14:	32d72f34 	.word	0x32d72f34
 8009f18:	3638ef1b 	.word	0x3638ef1b
 8009f1c:	39500d01 	.word	0x39500d01
 8009f20:	3c088889 	.word	0x3c088889
 8009f24:	3e2aaaab 	.word	0x3e2aaaab

08009f28 <__ieee754_atan2f>:
 8009f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f2a:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8009f2e:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8009f32:	4603      	mov	r3, r0
 8009f34:	d805      	bhi.n	8009f42 <__ieee754_atan2f+0x1a>
 8009f36:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8009f3a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8009f3e:	4607      	mov	r7, r0
 8009f40:	d904      	bls.n	8009f4c <__ieee754_atan2f+0x24>
 8009f42:	4618      	mov	r0, r3
 8009f44:	f7f6 fe82 	bl	8000c4c <__addsf3>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	e010      	b.n	8009f6e <__ieee754_atan2f+0x46>
 8009f4c:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 8009f50:	d103      	bne.n	8009f5a <__ieee754_atan2f+0x32>
 8009f52:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009f56:	f000 b9d5 	b.w	800a304 <atanf>
 8009f5a:	178c      	asrs	r4, r1, #30
 8009f5c:	f004 0402 	and.w	r4, r4, #2
 8009f60:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8009f64:	b92a      	cbnz	r2, 8009f72 <__ieee754_atan2f+0x4a>
 8009f66:	2c02      	cmp	r4, #2
 8009f68:	d04b      	beq.n	800a002 <__ieee754_atan2f+0xda>
 8009f6a:	2c03      	cmp	r4, #3
 8009f6c:	d04b      	beq.n	800a006 <__ieee754_atan2f+0xde>
 8009f6e:	4618      	mov	r0, r3
 8009f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f72:	b91e      	cbnz	r6, 8009f7c <__ieee754_atan2f+0x54>
 8009f74:	2f00      	cmp	r7, #0
 8009f76:	db4c      	blt.n	800a012 <__ieee754_atan2f+0xea>
 8009f78:	4b27      	ldr	r3, [pc, #156]	@ (800a018 <__ieee754_atan2f+0xf0>)
 8009f7a:	e7f8      	b.n	8009f6e <__ieee754_atan2f+0x46>
 8009f7c:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8009f80:	d10e      	bne.n	8009fa0 <__ieee754_atan2f+0x78>
 8009f82:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8009f86:	f104 34ff 	add.w	r4, r4, #4294967295
 8009f8a:	d105      	bne.n	8009f98 <__ieee754_atan2f+0x70>
 8009f8c:	2c02      	cmp	r4, #2
 8009f8e:	d83c      	bhi.n	800a00a <__ieee754_atan2f+0xe2>
 8009f90:	4b22      	ldr	r3, [pc, #136]	@ (800a01c <__ieee754_atan2f+0xf4>)
 8009f92:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8009f96:	e7ea      	b.n	8009f6e <__ieee754_atan2f+0x46>
 8009f98:	2c02      	cmp	r4, #2
 8009f9a:	d838      	bhi.n	800a00e <__ieee754_atan2f+0xe6>
 8009f9c:	4b20      	ldr	r3, [pc, #128]	@ (800a020 <__ieee754_atan2f+0xf8>)
 8009f9e:	e7f8      	b.n	8009f92 <__ieee754_atan2f+0x6a>
 8009fa0:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8009fa4:	d0e6      	beq.n	8009f74 <__ieee754_atan2f+0x4c>
 8009fa6:	1b92      	subs	r2, r2, r6
 8009fa8:	f1b2 5ff4 	cmp.w	r2, #511705088	@ 0x1e800000
 8009fac:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8009fb0:	da17      	bge.n	8009fe2 <__ieee754_atan2f+0xba>
 8009fb2:	2900      	cmp	r1, #0
 8009fb4:	da01      	bge.n	8009fba <__ieee754_atan2f+0x92>
 8009fb6:	303c      	adds	r0, #60	@ 0x3c
 8009fb8:	db15      	blt.n	8009fe6 <__ieee754_atan2f+0xbe>
 8009fba:	4618      	mov	r0, r3
 8009fbc:	f7f7 f802 	bl	8000fc4 <__aeabi_fdiv>
 8009fc0:	f000 faac 	bl	800a51c <fabsf>
 8009fc4:	f000 f99e 	bl	800a304 <atanf>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	2c01      	cmp	r4, #1
 8009fcc:	d00d      	beq.n	8009fea <__ieee754_atan2f+0xc2>
 8009fce:	2c02      	cmp	r4, #2
 8009fd0:	d00e      	beq.n	8009ff0 <__ieee754_atan2f+0xc8>
 8009fd2:	2c00      	cmp	r4, #0
 8009fd4:	d0cb      	beq.n	8009f6e <__ieee754_atan2f+0x46>
 8009fd6:	4913      	ldr	r1, [pc, #76]	@ (800a024 <__ieee754_atan2f+0xfc>)
 8009fd8:	4618      	mov	r0, r3
 8009fda:	f7f6 fe37 	bl	8000c4c <__addsf3>
 8009fde:	4912      	ldr	r1, [pc, #72]	@ (800a028 <__ieee754_atan2f+0x100>)
 8009fe0:	e00c      	b.n	8009ffc <__ieee754_atan2f+0xd4>
 8009fe2:	4b0d      	ldr	r3, [pc, #52]	@ (800a018 <__ieee754_atan2f+0xf0>)
 8009fe4:	e7f1      	b.n	8009fca <__ieee754_atan2f+0xa2>
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	e7ef      	b.n	8009fca <__ieee754_atan2f+0xa2>
 8009fea:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009fee:	e7be      	b.n	8009f6e <__ieee754_atan2f+0x46>
 8009ff0:	490c      	ldr	r1, [pc, #48]	@ (800a024 <__ieee754_atan2f+0xfc>)
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	f7f6 fe2a 	bl	8000c4c <__addsf3>
 8009ff8:	4601      	mov	r1, r0
 8009ffa:	480b      	ldr	r0, [pc, #44]	@ (800a028 <__ieee754_atan2f+0x100>)
 8009ffc:	f7f6 fe24 	bl	8000c48 <__aeabi_fsub>
 800a000:	e7a2      	b.n	8009f48 <__ieee754_atan2f+0x20>
 800a002:	4b09      	ldr	r3, [pc, #36]	@ (800a028 <__ieee754_atan2f+0x100>)
 800a004:	e7b3      	b.n	8009f6e <__ieee754_atan2f+0x46>
 800a006:	4b09      	ldr	r3, [pc, #36]	@ (800a02c <__ieee754_atan2f+0x104>)
 800a008:	e7b1      	b.n	8009f6e <__ieee754_atan2f+0x46>
 800a00a:	4b09      	ldr	r3, [pc, #36]	@ (800a030 <__ieee754_atan2f+0x108>)
 800a00c:	e7af      	b.n	8009f6e <__ieee754_atan2f+0x46>
 800a00e:	2300      	movs	r3, #0
 800a010:	e7ad      	b.n	8009f6e <__ieee754_atan2f+0x46>
 800a012:	4b08      	ldr	r3, [pc, #32]	@ (800a034 <__ieee754_atan2f+0x10c>)
 800a014:	e7ab      	b.n	8009f6e <__ieee754_atan2f+0x46>
 800a016:	bf00      	nop
 800a018:	3fc90fdb 	.word	0x3fc90fdb
 800a01c:	0800b088 	.word	0x0800b088
 800a020:	0800b07c 	.word	0x0800b07c
 800a024:	33bbbd2e 	.word	0x33bbbd2e
 800a028:	40490fdb 	.word	0x40490fdb
 800a02c:	c0490fdb 	.word	0xc0490fdb
 800a030:	3f490fdb 	.word	0x3f490fdb
 800a034:	bfc90fdb 	.word	0xbfc90fdb

0800a038 <__ieee754_rem_pio2f>:
 800a038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a03c:	4aa4      	ldr	r2, [pc, #656]	@ (800a2d0 <__ieee754_rem_pio2f+0x298>)
 800a03e:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 800a042:	4590      	cmp	r8, r2
 800a044:	460c      	mov	r4, r1
 800a046:	4682      	mov	sl, r0
 800a048:	b087      	sub	sp, #28
 800a04a:	d804      	bhi.n	800a056 <__ieee754_rem_pio2f+0x1e>
 800a04c:	2300      	movs	r3, #0
 800a04e:	6008      	str	r0, [r1, #0]
 800a050:	604b      	str	r3, [r1, #4]
 800a052:	2500      	movs	r5, #0
 800a054:	e01d      	b.n	800a092 <__ieee754_rem_pio2f+0x5a>
 800a056:	4a9f      	ldr	r2, [pc, #636]	@ (800a2d4 <__ieee754_rem_pio2f+0x29c>)
 800a058:	4590      	cmp	r8, r2
 800a05a:	d84f      	bhi.n	800a0fc <__ieee754_rem_pio2f+0xc4>
 800a05c:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 800a060:	2800      	cmp	r0, #0
 800a062:	499d      	ldr	r1, [pc, #628]	@ (800a2d8 <__ieee754_rem_pio2f+0x2a0>)
 800a064:	4f9d      	ldr	r7, [pc, #628]	@ (800a2dc <__ieee754_rem_pio2f+0x2a4>)
 800a066:	f025 050f 	bic.w	r5, r5, #15
 800a06a:	dd24      	ble.n	800a0b6 <__ieee754_rem_pio2f+0x7e>
 800a06c:	f7f6 fdec 	bl	8000c48 <__aeabi_fsub>
 800a070:	42bd      	cmp	r5, r7
 800a072:	4606      	mov	r6, r0
 800a074:	d011      	beq.n	800a09a <__ieee754_rem_pio2f+0x62>
 800a076:	499a      	ldr	r1, [pc, #616]	@ (800a2e0 <__ieee754_rem_pio2f+0x2a8>)
 800a078:	f7f6 fde6 	bl	8000c48 <__aeabi_fsub>
 800a07c:	4601      	mov	r1, r0
 800a07e:	4605      	mov	r5, r0
 800a080:	4630      	mov	r0, r6
 800a082:	f7f6 fde1 	bl	8000c48 <__aeabi_fsub>
 800a086:	4996      	ldr	r1, [pc, #600]	@ (800a2e0 <__ieee754_rem_pio2f+0x2a8>)
 800a088:	f7f6 fdde 	bl	8000c48 <__aeabi_fsub>
 800a08c:	6025      	str	r5, [r4, #0]
 800a08e:	2501      	movs	r5, #1
 800a090:	6060      	str	r0, [r4, #4]
 800a092:	4628      	mov	r0, r5
 800a094:	b007      	add	sp, #28
 800a096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a09a:	4992      	ldr	r1, [pc, #584]	@ (800a2e4 <__ieee754_rem_pio2f+0x2ac>)
 800a09c:	f7f6 fdd4 	bl	8000c48 <__aeabi_fsub>
 800a0a0:	4991      	ldr	r1, [pc, #580]	@ (800a2e8 <__ieee754_rem_pio2f+0x2b0>)
 800a0a2:	4606      	mov	r6, r0
 800a0a4:	f7f6 fdd0 	bl	8000c48 <__aeabi_fsub>
 800a0a8:	4601      	mov	r1, r0
 800a0aa:	4605      	mov	r5, r0
 800a0ac:	4630      	mov	r0, r6
 800a0ae:	f7f6 fdcb 	bl	8000c48 <__aeabi_fsub>
 800a0b2:	498d      	ldr	r1, [pc, #564]	@ (800a2e8 <__ieee754_rem_pio2f+0x2b0>)
 800a0b4:	e7e8      	b.n	800a088 <__ieee754_rem_pio2f+0x50>
 800a0b6:	f7f6 fdc9 	bl	8000c4c <__addsf3>
 800a0ba:	42bd      	cmp	r5, r7
 800a0bc:	4606      	mov	r6, r0
 800a0be:	d00f      	beq.n	800a0e0 <__ieee754_rem_pio2f+0xa8>
 800a0c0:	4987      	ldr	r1, [pc, #540]	@ (800a2e0 <__ieee754_rem_pio2f+0x2a8>)
 800a0c2:	f7f6 fdc3 	bl	8000c4c <__addsf3>
 800a0c6:	4601      	mov	r1, r0
 800a0c8:	4605      	mov	r5, r0
 800a0ca:	4630      	mov	r0, r6
 800a0cc:	f7f6 fdbc 	bl	8000c48 <__aeabi_fsub>
 800a0d0:	4983      	ldr	r1, [pc, #524]	@ (800a2e0 <__ieee754_rem_pio2f+0x2a8>)
 800a0d2:	f7f6 fdbb 	bl	8000c4c <__addsf3>
 800a0d6:	6025      	str	r5, [r4, #0]
 800a0d8:	6060      	str	r0, [r4, #4]
 800a0da:	f04f 35ff 	mov.w	r5, #4294967295
 800a0de:	e7d8      	b.n	800a092 <__ieee754_rem_pio2f+0x5a>
 800a0e0:	4980      	ldr	r1, [pc, #512]	@ (800a2e4 <__ieee754_rem_pio2f+0x2ac>)
 800a0e2:	f7f6 fdb3 	bl	8000c4c <__addsf3>
 800a0e6:	4980      	ldr	r1, [pc, #512]	@ (800a2e8 <__ieee754_rem_pio2f+0x2b0>)
 800a0e8:	4606      	mov	r6, r0
 800a0ea:	f7f6 fdaf 	bl	8000c4c <__addsf3>
 800a0ee:	4601      	mov	r1, r0
 800a0f0:	4605      	mov	r5, r0
 800a0f2:	4630      	mov	r0, r6
 800a0f4:	f7f6 fda8 	bl	8000c48 <__aeabi_fsub>
 800a0f8:	497b      	ldr	r1, [pc, #492]	@ (800a2e8 <__ieee754_rem_pio2f+0x2b0>)
 800a0fa:	e7ea      	b.n	800a0d2 <__ieee754_rem_pio2f+0x9a>
 800a0fc:	4a7b      	ldr	r2, [pc, #492]	@ (800a2ec <__ieee754_rem_pio2f+0x2b4>)
 800a0fe:	4590      	cmp	r8, r2
 800a100:	f200 8095 	bhi.w	800a22e <__ieee754_rem_pio2f+0x1f6>
 800a104:	f000 fa0a 	bl	800a51c <fabsf>
 800a108:	4979      	ldr	r1, [pc, #484]	@ (800a2f0 <__ieee754_rem_pio2f+0x2b8>)
 800a10a:	4606      	mov	r6, r0
 800a10c:	f7f6 fea6 	bl	8000e5c <__aeabi_fmul>
 800a110:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800a114:	f7f6 fd9a 	bl	8000c4c <__addsf3>
 800a118:	f7f7 f87c 	bl	8001214 <__aeabi_f2iz>
 800a11c:	4605      	mov	r5, r0
 800a11e:	f7f6 fe49 	bl	8000db4 <__aeabi_i2f>
 800a122:	496d      	ldr	r1, [pc, #436]	@ (800a2d8 <__ieee754_rem_pio2f+0x2a0>)
 800a124:	4681      	mov	r9, r0
 800a126:	f7f6 fe99 	bl	8000e5c <__aeabi_fmul>
 800a12a:	4601      	mov	r1, r0
 800a12c:	4630      	mov	r0, r6
 800a12e:	f7f6 fd8b 	bl	8000c48 <__aeabi_fsub>
 800a132:	496b      	ldr	r1, [pc, #428]	@ (800a2e0 <__ieee754_rem_pio2f+0x2a8>)
 800a134:	4607      	mov	r7, r0
 800a136:	4648      	mov	r0, r9
 800a138:	f7f6 fe90 	bl	8000e5c <__aeabi_fmul>
 800a13c:	2d1f      	cmp	r5, #31
 800a13e:	4606      	mov	r6, r0
 800a140:	dc0e      	bgt.n	800a160 <__ieee754_rem_pio2f+0x128>
 800a142:	4a6c      	ldr	r2, [pc, #432]	@ (800a2f4 <__ieee754_rem_pio2f+0x2bc>)
 800a144:	1e69      	subs	r1, r5, #1
 800a146:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800a14a:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 800a14e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a152:	4293      	cmp	r3, r2
 800a154:	d004      	beq.n	800a160 <__ieee754_rem_pio2f+0x128>
 800a156:	4631      	mov	r1, r6
 800a158:	4638      	mov	r0, r7
 800a15a:	f7f6 fd75 	bl	8000c48 <__aeabi_fsub>
 800a15e:	e00b      	b.n	800a178 <__ieee754_rem_pio2f+0x140>
 800a160:	4631      	mov	r1, r6
 800a162:	4638      	mov	r0, r7
 800a164:	f7f6 fd70 	bl	8000c48 <__aeabi_fsub>
 800a168:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800a16c:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 800a170:	2b08      	cmp	r3, #8
 800a172:	ea4f 5be8 	mov.w	fp, r8, asr #23
 800a176:	dc01      	bgt.n	800a17c <__ieee754_rem_pio2f+0x144>
 800a178:	6020      	str	r0, [r4, #0]
 800a17a:	e026      	b.n	800a1ca <__ieee754_rem_pio2f+0x192>
 800a17c:	4959      	ldr	r1, [pc, #356]	@ (800a2e4 <__ieee754_rem_pio2f+0x2ac>)
 800a17e:	4648      	mov	r0, r9
 800a180:	f7f6 fe6c 	bl	8000e5c <__aeabi_fmul>
 800a184:	4606      	mov	r6, r0
 800a186:	4601      	mov	r1, r0
 800a188:	4638      	mov	r0, r7
 800a18a:	f7f6 fd5d 	bl	8000c48 <__aeabi_fsub>
 800a18e:	4601      	mov	r1, r0
 800a190:	4680      	mov	r8, r0
 800a192:	4638      	mov	r0, r7
 800a194:	f7f6 fd58 	bl	8000c48 <__aeabi_fsub>
 800a198:	4631      	mov	r1, r6
 800a19a:	f7f6 fd55 	bl	8000c48 <__aeabi_fsub>
 800a19e:	4606      	mov	r6, r0
 800a1a0:	4951      	ldr	r1, [pc, #324]	@ (800a2e8 <__ieee754_rem_pio2f+0x2b0>)
 800a1a2:	4648      	mov	r0, r9
 800a1a4:	f7f6 fe5a 	bl	8000e5c <__aeabi_fmul>
 800a1a8:	4631      	mov	r1, r6
 800a1aa:	f7f6 fd4d 	bl	8000c48 <__aeabi_fsub>
 800a1ae:	4601      	mov	r1, r0
 800a1b0:	4606      	mov	r6, r0
 800a1b2:	4640      	mov	r0, r8
 800a1b4:	f7f6 fd48 	bl	8000c48 <__aeabi_fsub>
 800a1b8:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800a1bc:	ebab 0b03 	sub.w	fp, fp, r3
 800a1c0:	f1bb 0f19 	cmp.w	fp, #25
 800a1c4:	dc18      	bgt.n	800a1f8 <__ieee754_rem_pio2f+0x1c0>
 800a1c6:	4647      	mov	r7, r8
 800a1c8:	6020      	str	r0, [r4, #0]
 800a1ca:	f8d4 8000 	ldr.w	r8, [r4]
 800a1ce:	4638      	mov	r0, r7
 800a1d0:	4641      	mov	r1, r8
 800a1d2:	f7f6 fd39 	bl	8000c48 <__aeabi_fsub>
 800a1d6:	4631      	mov	r1, r6
 800a1d8:	f7f6 fd36 	bl	8000c48 <__aeabi_fsub>
 800a1dc:	f1ba 0f00 	cmp.w	sl, #0
 800a1e0:	6060      	str	r0, [r4, #4]
 800a1e2:	f6bf af56 	bge.w	800a092 <__ieee754_rem_pio2f+0x5a>
 800a1e6:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 800a1ea:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800a1ee:	f8c4 8000 	str.w	r8, [r4]
 800a1f2:	6060      	str	r0, [r4, #4]
 800a1f4:	426d      	negs	r5, r5
 800a1f6:	e74c      	b.n	800a092 <__ieee754_rem_pio2f+0x5a>
 800a1f8:	493f      	ldr	r1, [pc, #252]	@ (800a2f8 <__ieee754_rem_pio2f+0x2c0>)
 800a1fa:	4648      	mov	r0, r9
 800a1fc:	f7f6 fe2e 	bl	8000e5c <__aeabi_fmul>
 800a200:	4606      	mov	r6, r0
 800a202:	4601      	mov	r1, r0
 800a204:	4640      	mov	r0, r8
 800a206:	f7f6 fd1f 	bl	8000c48 <__aeabi_fsub>
 800a20a:	4601      	mov	r1, r0
 800a20c:	4607      	mov	r7, r0
 800a20e:	4640      	mov	r0, r8
 800a210:	f7f6 fd1a 	bl	8000c48 <__aeabi_fsub>
 800a214:	4631      	mov	r1, r6
 800a216:	f7f6 fd17 	bl	8000c48 <__aeabi_fsub>
 800a21a:	4606      	mov	r6, r0
 800a21c:	4937      	ldr	r1, [pc, #220]	@ (800a2fc <__ieee754_rem_pio2f+0x2c4>)
 800a21e:	4648      	mov	r0, r9
 800a220:	f7f6 fe1c 	bl	8000e5c <__aeabi_fmul>
 800a224:	4631      	mov	r1, r6
 800a226:	f7f6 fd0f 	bl	8000c48 <__aeabi_fsub>
 800a22a:	4606      	mov	r6, r0
 800a22c:	e793      	b.n	800a156 <__ieee754_rem_pio2f+0x11e>
 800a22e:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800a232:	d305      	bcc.n	800a240 <__ieee754_rem_pio2f+0x208>
 800a234:	4601      	mov	r1, r0
 800a236:	f7f6 fd07 	bl	8000c48 <__aeabi_fsub>
 800a23a:	6060      	str	r0, [r4, #4]
 800a23c:	6020      	str	r0, [r4, #0]
 800a23e:	e708      	b.n	800a052 <__ieee754_rem_pio2f+0x1a>
 800a240:	ea4f 56e8 	mov.w	r6, r8, asr #23
 800a244:	3e86      	subs	r6, #134	@ 0x86
 800a246:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 800a24a:	4640      	mov	r0, r8
 800a24c:	f7f6 ffe2 	bl	8001214 <__aeabi_f2iz>
 800a250:	f7f6 fdb0 	bl	8000db4 <__aeabi_i2f>
 800a254:	4601      	mov	r1, r0
 800a256:	9003      	str	r0, [sp, #12]
 800a258:	4640      	mov	r0, r8
 800a25a:	f7f6 fcf5 	bl	8000c48 <__aeabi_fsub>
 800a25e:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800a262:	f7f6 fdfb 	bl	8000e5c <__aeabi_fmul>
 800a266:	4607      	mov	r7, r0
 800a268:	f7f6 ffd4 	bl	8001214 <__aeabi_f2iz>
 800a26c:	f7f6 fda2 	bl	8000db4 <__aeabi_i2f>
 800a270:	4601      	mov	r1, r0
 800a272:	9004      	str	r0, [sp, #16]
 800a274:	4605      	mov	r5, r0
 800a276:	4638      	mov	r0, r7
 800a278:	f7f6 fce6 	bl	8000c48 <__aeabi_fsub>
 800a27c:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800a280:	f7f6 fdec 	bl	8000e5c <__aeabi_fmul>
 800a284:	2100      	movs	r1, #0
 800a286:	9005      	str	r0, [sp, #20]
 800a288:	f7f6 ff7c 	bl	8001184 <__aeabi_fcmpeq>
 800a28c:	b1f0      	cbz	r0, 800a2cc <__ieee754_rem_pio2f+0x294>
 800a28e:	2100      	movs	r1, #0
 800a290:	4628      	mov	r0, r5
 800a292:	f7f6 ff77 	bl	8001184 <__aeabi_fcmpeq>
 800a296:	2800      	cmp	r0, #0
 800a298:	bf14      	ite	ne
 800a29a:	2301      	movne	r3, #1
 800a29c:	2302      	moveq	r3, #2
 800a29e:	4a18      	ldr	r2, [pc, #96]	@ (800a300 <__ieee754_rem_pio2f+0x2c8>)
 800a2a0:	4621      	mov	r1, r4
 800a2a2:	9201      	str	r2, [sp, #4]
 800a2a4:	2202      	movs	r2, #2
 800a2a6:	a803      	add	r0, sp, #12
 800a2a8:	9200      	str	r2, [sp, #0]
 800a2aa:	4632      	mov	r2, r6
 800a2ac:	f000 f93a 	bl	800a524 <__kernel_rem_pio2f>
 800a2b0:	f1ba 0f00 	cmp.w	sl, #0
 800a2b4:	4605      	mov	r5, r0
 800a2b6:	f6bf aeec 	bge.w	800a092 <__ieee754_rem_pio2f+0x5a>
 800a2ba:	6823      	ldr	r3, [r4, #0]
 800a2bc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a2c0:	6023      	str	r3, [r4, #0]
 800a2c2:	6863      	ldr	r3, [r4, #4]
 800a2c4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a2c8:	6063      	str	r3, [r4, #4]
 800a2ca:	e793      	b.n	800a1f4 <__ieee754_rem_pio2f+0x1bc>
 800a2cc:	2303      	movs	r3, #3
 800a2ce:	e7e6      	b.n	800a29e <__ieee754_rem_pio2f+0x266>
 800a2d0:	3f490fd8 	.word	0x3f490fd8
 800a2d4:	4016cbe3 	.word	0x4016cbe3
 800a2d8:	3fc90f80 	.word	0x3fc90f80
 800a2dc:	3fc90fd0 	.word	0x3fc90fd0
 800a2e0:	37354443 	.word	0x37354443
 800a2e4:	37354400 	.word	0x37354400
 800a2e8:	2e85a308 	.word	0x2e85a308
 800a2ec:	43490f80 	.word	0x43490f80
 800a2f0:	3f22f984 	.word	0x3f22f984
 800a2f4:	0800b094 	.word	0x0800b094
 800a2f8:	2e85a300 	.word	0x2e85a300
 800a2fc:	248d3132 	.word	0x248d3132
 800a300:	0800b114 	.word	0x0800b114

0800a304 <atanf>:
 800a304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a308:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 800a30c:	f1b5 4fa1 	cmp.w	r5, #1350565888	@ 0x50800000
 800a310:	4604      	mov	r4, r0
 800a312:	4680      	mov	r8, r0
 800a314:	d30e      	bcc.n	800a334 <atanf+0x30>
 800a316:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800a31a:	d904      	bls.n	800a326 <atanf+0x22>
 800a31c:	4601      	mov	r1, r0
 800a31e:	f7f6 fc95 	bl	8000c4c <__addsf3>
 800a322:	4604      	mov	r4, r0
 800a324:	e003      	b.n	800a32e <atanf+0x2a>
 800a326:	2800      	cmp	r0, #0
 800a328:	f340 80ce 	ble.w	800a4c8 <atanf+0x1c4>
 800a32c:	4c67      	ldr	r4, [pc, #412]	@ (800a4cc <atanf+0x1c8>)
 800a32e:	4620      	mov	r0, r4
 800a330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a334:	4b66      	ldr	r3, [pc, #408]	@ (800a4d0 <atanf+0x1cc>)
 800a336:	429d      	cmp	r5, r3
 800a338:	d80e      	bhi.n	800a358 <atanf+0x54>
 800a33a:	f1b5 5f44 	cmp.w	r5, #822083584	@ 0x31000000
 800a33e:	d208      	bcs.n	800a352 <atanf+0x4e>
 800a340:	4964      	ldr	r1, [pc, #400]	@ (800a4d4 <atanf+0x1d0>)
 800a342:	f7f6 fc83 	bl	8000c4c <__addsf3>
 800a346:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800a34a:	f7f6 ff43 	bl	80011d4 <__aeabi_fcmpgt>
 800a34e:	2800      	cmp	r0, #0
 800a350:	d1ed      	bne.n	800a32e <atanf+0x2a>
 800a352:	f04f 36ff 	mov.w	r6, #4294967295
 800a356:	e01c      	b.n	800a392 <atanf+0x8e>
 800a358:	f000 f8e0 	bl	800a51c <fabsf>
 800a35c:	4b5e      	ldr	r3, [pc, #376]	@ (800a4d8 <atanf+0x1d4>)
 800a35e:	4604      	mov	r4, r0
 800a360:	429d      	cmp	r5, r3
 800a362:	d87c      	bhi.n	800a45e <atanf+0x15a>
 800a364:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800a368:	429d      	cmp	r5, r3
 800a36a:	d867      	bhi.n	800a43c <atanf+0x138>
 800a36c:	4601      	mov	r1, r0
 800a36e:	f7f6 fc6d 	bl	8000c4c <__addsf3>
 800a372:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800a376:	f7f6 fc67 	bl	8000c48 <__aeabi_fsub>
 800a37a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800a37e:	4605      	mov	r5, r0
 800a380:	4620      	mov	r0, r4
 800a382:	f7f6 fc63 	bl	8000c4c <__addsf3>
 800a386:	4601      	mov	r1, r0
 800a388:	4628      	mov	r0, r5
 800a38a:	f7f6 fe1b 	bl	8000fc4 <__aeabi_fdiv>
 800a38e:	2600      	movs	r6, #0
 800a390:	4604      	mov	r4, r0
 800a392:	4621      	mov	r1, r4
 800a394:	4620      	mov	r0, r4
 800a396:	f7f6 fd61 	bl	8000e5c <__aeabi_fmul>
 800a39a:	4601      	mov	r1, r0
 800a39c:	4607      	mov	r7, r0
 800a39e:	f7f6 fd5d 	bl	8000e5c <__aeabi_fmul>
 800a3a2:	4605      	mov	r5, r0
 800a3a4:	494d      	ldr	r1, [pc, #308]	@ (800a4dc <atanf+0x1d8>)
 800a3a6:	f7f6 fd59 	bl	8000e5c <__aeabi_fmul>
 800a3aa:	494d      	ldr	r1, [pc, #308]	@ (800a4e0 <atanf+0x1dc>)
 800a3ac:	f7f6 fc4e 	bl	8000c4c <__addsf3>
 800a3b0:	4629      	mov	r1, r5
 800a3b2:	f7f6 fd53 	bl	8000e5c <__aeabi_fmul>
 800a3b6:	494b      	ldr	r1, [pc, #300]	@ (800a4e4 <atanf+0x1e0>)
 800a3b8:	f7f6 fc48 	bl	8000c4c <__addsf3>
 800a3bc:	4629      	mov	r1, r5
 800a3be:	f7f6 fd4d 	bl	8000e5c <__aeabi_fmul>
 800a3c2:	4949      	ldr	r1, [pc, #292]	@ (800a4e8 <atanf+0x1e4>)
 800a3c4:	f7f6 fc42 	bl	8000c4c <__addsf3>
 800a3c8:	4629      	mov	r1, r5
 800a3ca:	f7f6 fd47 	bl	8000e5c <__aeabi_fmul>
 800a3ce:	4947      	ldr	r1, [pc, #284]	@ (800a4ec <atanf+0x1e8>)
 800a3d0:	f7f6 fc3c 	bl	8000c4c <__addsf3>
 800a3d4:	4629      	mov	r1, r5
 800a3d6:	f7f6 fd41 	bl	8000e5c <__aeabi_fmul>
 800a3da:	4945      	ldr	r1, [pc, #276]	@ (800a4f0 <atanf+0x1ec>)
 800a3dc:	f7f6 fc36 	bl	8000c4c <__addsf3>
 800a3e0:	4639      	mov	r1, r7
 800a3e2:	f7f6 fd3b 	bl	8000e5c <__aeabi_fmul>
 800a3e6:	4943      	ldr	r1, [pc, #268]	@ (800a4f4 <atanf+0x1f0>)
 800a3e8:	4607      	mov	r7, r0
 800a3ea:	4628      	mov	r0, r5
 800a3ec:	f7f6 fd36 	bl	8000e5c <__aeabi_fmul>
 800a3f0:	4941      	ldr	r1, [pc, #260]	@ (800a4f8 <atanf+0x1f4>)
 800a3f2:	f7f6 fc29 	bl	8000c48 <__aeabi_fsub>
 800a3f6:	4629      	mov	r1, r5
 800a3f8:	f7f6 fd30 	bl	8000e5c <__aeabi_fmul>
 800a3fc:	493f      	ldr	r1, [pc, #252]	@ (800a4fc <atanf+0x1f8>)
 800a3fe:	f7f6 fc23 	bl	8000c48 <__aeabi_fsub>
 800a402:	4629      	mov	r1, r5
 800a404:	f7f6 fd2a 	bl	8000e5c <__aeabi_fmul>
 800a408:	493d      	ldr	r1, [pc, #244]	@ (800a500 <atanf+0x1fc>)
 800a40a:	f7f6 fc1d 	bl	8000c48 <__aeabi_fsub>
 800a40e:	4629      	mov	r1, r5
 800a410:	f7f6 fd24 	bl	8000e5c <__aeabi_fmul>
 800a414:	493b      	ldr	r1, [pc, #236]	@ (800a504 <atanf+0x200>)
 800a416:	f7f6 fc17 	bl	8000c48 <__aeabi_fsub>
 800a41a:	4629      	mov	r1, r5
 800a41c:	f7f6 fd1e 	bl	8000e5c <__aeabi_fmul>
 800a420:	4601      	mov	r1, r0
 800a422:	4638      	mov	r0, r7
 800a424:	f7f6 fc12 	bl	8000c4c <__addsf3>
 800a428:	4621      	mov	r1, r4
 800a42a:	f7f6 fd17 	bl	8000e5c <__aeabi_fmul>
 800a42e:	1c73      	adds	r3, r6, #1
 800a430:	4601      	mov	r1, r0
 800a432:	d133      	bne.n	800a49c <atanf+0x198>
 800a434:	4620      	mov	r0, r4
 800a436:	f7f6 fc07 	bl	8000c48 <__aeabi_fsub>
 800a43a:	e772      	b.n	800a322 <atanf+0x1e>
 800a43c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800a440:	f7f6 fc02 	bl	8000c48 <__aeabi_fsub>
 800a444:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800a448:	4605      	mov	r5, r0
 800a44a:	4620      	mov	r0, r4
 800a44c:	f7f6 fbfe 	bl	8000c4c <__addsf3>
 800a450:	4601      	mov	r1, r0
 800a452:	4628      	mov	r0, r5
 800a454:	f7f6 fdb6 	bl	8000fc4 <__aeabi_fdiv>
 800a458:	2601      	movs	r6, #1
 800a45a:	4604      	mov	r4, r0
 800a45c:	e799      	b.n	800a392 <atanf+0x8e>
 800a45e:	4b2a      	ldr	r3, [pc, #168]	@ (800a508 <atanf+0x204>)
 800a460:	429d      	cmp	r5, r3
 800a462:	d814      	bhi.n	800a48e <atanf+0x18a>
 800a464:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 800a468:	f7f6 fbee 	bl	8000c48 <__aeabi_fsub>
 800a46c:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 800a470:	4605      	mov	r5, r0
 800a472:	4620      	mov	r0, r4
 800a474:	f7f6 fcf2 	bl	8000e5c <__aeabi_fmul>
 800a478:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800a47c:	f7f6 fbe6 	bl	8000c4c <__addsf3>
 800a480:	4601      	mov	r1, r0
 800a482:	4628      	mov	r0, r5
 800a484:	f7f6 fd9e 	bl	8000fc4 <__aeabi_fdiv>
 800a488:	2602      	movs	r6, #2
 800a48a:	4604      	mov	r4, r0
 800a48c:	e781      	b.n	800a392 <atanf+0x8e>
 800a48e:	4601      	mov	r1, r0
 800a490:	481e      	ldr	r0, [pc, #120]	@ (800a50c <atanf+0x208>)
 800a492:	f7f6 fd97 	bl	8000fc4 <__aeabi_fdiv>
 800a496:	2603      	movs	r6, #3
 800a498:	4604      	mov	r4, r0
 800a49a:	e77a      	b.n	800a392 <atanf+0x8e>
 800a49c:	4b1c      	ldr	r3, [pc, #112]	@ (800a510 <atanf+0x20c>)
 800a49e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800a4a2:	f7f6 fbd1 	bl	8000c48 <__aeabi_fsub>
 800a4a6:	4621      	mov	r1, r4
 800a4a8:	f7f6 fbce 	bl	8000c48 <__aeabi_fsub>
 800a4ac:	4b19      	ldr	r3, [pc, #100]	@ (800a514 <atanf+0x210>)
 800a4ae:	4601      	mov	r1, r0
 800a4b0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a4b4:	f7f6 fbc8 	bl	8000c48 <__aeabi_fsub>
 800a4b8:	f1b8 0f00 	cmp.w	r8, #0
 800a4bc:	4604      	mov	r4, r0
 800a4be:	f6bf af36 	bge.w	800a32e <atanf+0x2a>
 800a4c2:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 800a4c6:	e732      	b.n	800a32e <atanf+0x2a>
 800a4c8:	4c13      	ldr	r4, [pc, #76]	@ (800a518 <atanf+0x214>)
 800a4ca:	e730      	b.n	800a32e <atanf+0x2a>
 800a4cc:	3fc90fdb 	.word	0x3fc90fdb
 800a4d0:	3edfffff 	.word	0x3edfffff
 800a4d4:	7149f2ca 	.word	0x7149f2ca
 800a4d8:	3f97ffff 	.word	0x3f97ffff
 800a4dc:	3c8569d7 	.word	0x3c8569d7
 800a4e0:	3d4bda59 	.word	0x3d4bda59
 800a4e4:	3d886b35 	.word	0x3d886b35
 800a4e8:	3dba2e6e 	.word	0x3dba2e6e
 800a4ec:	3e124925 	.word	0x3e124925
 800a4f0:	3eaaaaab 	.word	0x3eaaaaab
 800a4f4:	bd15a221 	.word	0xbd15a221
 800a4f8:	3d6ef16b 	.word	0x3d6ef16b
 800a4fc:	3d9d8795 	.word	0x3d9d8795
 800a500:	3de38e38 	.word	0x3de38e38
 800a504:	3e4ccccd 	.word	0x3e4ccccd
 800a508:	401bffff 	.word	0x401bffff
 800a50c:	bf800000 	.word	0xbf800000
 800a510:	0800b42c 	.word	0x0800b42c
 800a514:	0800b43c 	.word	0x0800b43c
 800a518:	bfc90fdb 	.word	0xbfc90fdb

0800a51c <fabsf>:
 800a51c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800a520:	4770      	bx	lr
	...

0800a524 <__kernel_rem_pio2f>:
 800a524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a528:	b0db      	sub	sp, #364	@ 0x16c
 800a52a:	9202      	str	r2, [sp, #8]
 800a52c:	9304      	str	r3, [sp, #16]
 800a52e:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 800a530:	4bac      	ldr	r3, [pc, #688]	@ (800a7e4 <__kernel_rem_pio2f+0x2c0>)
 800a532:	9005      	str	r0, [sp, #20]
 800a534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a538:	9100      	str	r1, [sp, #0]
 800a53a:	9301      	str	r3, [sp, #4]
 800a53c:	9b04      	ldr	r3, [sp, #16]
 800a53e:	3b01      	subs	r3, #1
 800a540:	9303      	str	r3, [sp, #12]
 800a542:	9b02      	ldr	r3, [sp, #8]
 800a544:	1d1a      	adds	r2, r3, #4
 800a546:	f2c0 8099 	blt.w	800a67c <__kernel_rem_pio2f+0x158>
 800a54a:	1edc      	subs	r4, r3, #3
 800a54c:	bf48      	it	mi
 800a54e:	1d1c      	addmi	r4, r3, #4
 800a550:	10e4      	asrs	r4, r4, #3
 800a552:	2500      	movs	r5, #0
 800a554:	f04f 0b00 	mov.w	fp, #0
 800a558:	1c67      	adds	r7, r4, #1
 800a55a:	00fb      	lsls	r3, r7, #3
 800a55c:	9306      	str	r3, [sp, #24]
 800a55e:	9b02      	ldr	r3, [sp, #8]
 800a560:	9a03      	ldr	r2, [sp, #12]
 800a562:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800a566:	9b01      	ldr	r3, [sp, #4]
 800a568:	eba4 0802 	sub.w	r8, r4, r2
 800a56c:	eb03 0902 	add.w	r9, r3, r2
 800a570:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800a572:	ae1e      	add	r6, sp, #120	@ 0x78
 800a574:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 800a578:	454d      	cmp	r5, r9
 800a57a:	f340 8081 	ble.w	800a680 <__kernel_rem_pio2f+0x15c>
 800a57e:	9a04      	ldr	r2, [sp, #16]
 800a580:	ab1e      	add	r3, sp, #120	@ 0x78
 800a582:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800a586:	f04f 0900 	mov.w	r9, #0
 800a58a:	2300      	movs	r3, #0
 800a58c:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 800a590:	9a01      	ldr	r2, [sp, #4]
 800a592:	4591      	cmp	r9, r2
 800a594:	f340 809a 	ble.w	800a6cc <__kernel_rem_pio2f+0x1a8>
 800a598:	4613      	mov	r3, r2
 800a59a:	aa0a      	add	r2, sp, #40	@ 0x28
 800a59c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a5a0:	9308      	str	r3, [sp, #32]
 800a5a2:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800a5a4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a5a8:	9c01      	ldr	r4, [sp, #4]
 800a5aa:	9307      	str	r3, [sp, #28]
 800a5ac:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 800a5b0:	4646      	mov	r6, r8
 800a5b2:	4625      	mov	r5, r4
 800a5b4:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 800a5b8:	ab5a      	add	r3, sp, #360	@ 0x168
 800a5ba:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a5be:	f853 bc50 	ldr.w	fp, [r3, #-80]
 800a5c2:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 800a5c6:	2d00      	cmp	r5, #0
 800a5c8:	f300 8085 	bgt.w	800a6d6 <__kernel_rem_pio2f+0x1b2>
 800a5cc:	4639      	mov	r1, r7
 800a5ce:	4658      	mov	r0, fp
 800a5d0:	f000 fa46 	bl	800aa60 <scalbnf>
 800a5d4:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 800a5d8:	4605      	mov	r5, r0
 800a5da:	f7f6 fc3f 	bl	8000e5c <__aeabi_fmul>
 800a5de:	f000 fa8b 	bl	800aaf8 <floorf>
 800a5e2:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 800a5e6:	f7f6 fc39 	bl	8000e5c <__aeabi_fmul>
 800a5ea:	4601      	mov	r1, r0
 800a5ec:	4628      	mov	r0, r5
 800a5ee:	f7f6 fb2b 	bl	8000c48 <__aeabi_fsub>
 800a5f2:	4605      	mov	r5, r0
 800a5f4:	f7f6 fe0e 	bl	8001214 <__aeabi_f2iz>
 800a5f8:	4606      	mov	r6, r0
 800a5fa:	f7f6 fbdb 	bl	8000db4 <__aeabi_i2f>
 800a5fe:	4601      	mov	r1, r0
 800a600:	4628      	mov	r0, r5
 800a602:	f7f6 fb21 	bl	8000c48 <__aeabi_fsub>
 800a606:	2f00      	cmp	r7, #0
 800a608:	4681      	mov	r9, r0
 800a60a:	f340 8081 	ble.w	800a710 <__kernel_rem_pio2f+0x1ec>
 800a60e:	1e62      	subs	r2, r4, #1
 800a610:	ab0a      	add	r3, sp, #40	@ 0x28
 800a612:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800a616:	f1c7 0108 	rsb	r1, r7, #8
 800a61a:	fa45 f301 	asr.w	r3, r5, r1
 800a61e:	441e      	add	r6, r3
 800a620:	408b      	lsls	r3, r1
 800a622:	1aed      	subs	r5, r5, r3
 800a624:	ab0a      	add	r3, sp, #40	@ 0x28
 800a626:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a62a:	f1c7 0307 	rsb	r3, r7, #7
 800a62e:	411d      	asrs	r5, r3
 800a630:	2d00      	cmp	r5, #0
 800a632:	dd7a      	ble.n	800a72a <__kernel_rem_pio2f+0x206>
 800a634:	2200      	movs	r2, #0
 800a636:	4692      	mov	sl, r2
 800a638:	3601      	adds	r6, #1
 800a63a:	4294      	cmp	r4, r2
 800a63c:	f300 80aa 	bgt.w	800a794 <__kernel_rem_pio2f+0x270>
 800a640:	2f00      	cmp	r7, #0
 800a642:	dd05      	ble.n	800a650 <__kernel_rem_pio2f+0x12c>
 800a644:	2f01      	cmp	r7, #1
 800a646:	f000 80b6 	beq.w	800a7b6 <__kernel_rem_pio2f+0x292>
 800a64a:	2f02      	cmp	r7, #2
 800a64c:	f000 80bd 	beq.w	800a7ca <__kernel_rem_pio2f+0x2a6>
 800a650:	2d02      	cmp	r5, #2
 800a652:	d16a      	bne.n	800a72a <__kernel_rem_pio2f+0x206>
 800a654:	4649      	mov	r1, r9
 800a656:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800a65a:	f7f6 faf5 	bl	8000c48 <__aeabi_fsub>
 800a65e:	4681      	mov	r9, r0
 800a660:	f1ba 0f00 	cmp.w	sl, #0
 800a664:	d061      	beq.n	800a72a <__kernel_rem_pio2f+0x206>
 800a666:	4639      	mov	r1, r7
 800a668:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800a66c:	f000 f9f8 	bl	800aa60 <scalbnf>
 800a670:	4601      	mov	r1, r0
 800a672:	4648      	mov	r0, r9
 800a674:	f7f6 fae8 	bl	8000c48 <__aeabi_fsub>
 800a678:	4681      	mov	r9, r0
 800a67a:	e056      	b.n	800a72a <__kernel_rem_pio2f+0x206>
 800a67c:	2400      	movs	r4, #0
 800a67e:	e768      	b.n	800a552 <__kernel_rem_pio2f+0x2e>
 800a680:	eb18 0f05 	cmn.w	r8, r5
 800a684:	d407      	bmi.n	800a696 <__kernel_rem_pio2f+0x172>
 800a686:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800a68a:	f7f6 fb93 	bl	8000db4 <__aeabi_i2f>
 800a68e:	f846 0b04 	str.w	r0, [r6], #4
 800a692:	3501      	adds	r5, #1
 800a694:	e770      	b.n	800a578 <__kernel_rem_pio2f+0x54>
 800a696:	4658      	mov	r0, fp
 800a698:	e7f9      	b.n	800a68e <__kernel_rem_pio2f+0x16a>
 800a69a:	9307      	str	r3, [sp, #28]
 800a69c:	9b05      	ldr	r3, [sp, #20]
 800a69e:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
 800a6a2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a6a6:	f7f6 fbd9 	bl	8000e5c <__aeabi_fmul>
 800a6aa:	4601      	mov	r1, r0
 800a6ac:	4630      	mov	r0, r6
 800a6ae:	f7f6 facd 	bl	8000c4c <__addsf3>
 800a6b2:	4606      	mov	r6, r0
 800a6b4:	9b07      	ldr	r3, [sp, #28]
 800a6b6:	f108 0801 	add.w	r8, r8, #1
 800a6ba:	9a03      	ldr	r2, [sp, #12]
 800a6bc:	4590      	cmp	r8, r2
 800a6be:	ddec      	ble.n	800a69a <__kernel_rem_pio2f+0x176>
 800a6c0:	f84a 6b04 	str.w	r6, [sl], #4
 800a6c4:	f109 0901 	add.w	r9, r9, #1
 800a6c8:	3504      	adds	r5, #4
 800a6ca:	e761      	b.n	800a590 <__kernel_rem_pio2f+0x6c>
 800a6cc:	46ab      	mov	fp, r5
 800a6ce:	461e      	mov	r6, r3
 800a6d0:	f04f 0800 	mov.w	r8, #0
 800a6d4:	e7f1      	b.n	800a6ba <__kernel_rem_pio2f+0x196>
 800a6d6:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 800a6da:	4658      	mov	r0, fp
 800a6dc:	f7f6 fbbe 	bl	8000e5c <__aeabi_fmul>
 800a6e0:	f7f6 fd98 	bl	8001214 <__aeabi_f2iz>
 800a6e4:	f7f6 fb66 	bl	8000db4 <__aeabi_i2f>
 800a6e8:	4649      	mov	r1, r9
 800a6ea:	9009      	str	r0, [sp, #36]	@ 0x24
 800a6ec:	f7f6 fbb6 	bl	8000e5c <__aeabi_fmul>
 800a6f0:	4601      	mov	r1, r0
 800a6f2:	4658      	mov	r0, fp
 800a6f4:	f7f6 faa8 	bl	8000c48 <__aeabi_fsub>
 800a6f8:	f7f6 fd8c 	bl	8001214 <__aeabi_f2iz>
 800a6fc:	3d01      	subs	r5, #1
 800a6fe:	f846 0b04 	str.w	r0, [r6], #4
 800a702:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 800a706:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a708:	f7f6 faa0 	bl	8000c4c <__addsf3>
 800a70c:	4683      	mov	fp, r0
 800a70e:	e75a      	b.n	800a5c6 <__kernel_rem_pio2f+0xa2>
 800a710:	d105      	bne.n	800a71e <__kernel_rem_pio2f+0x1fa>
 800a712:	1e63      	subs	r3, r4, #1
 800a714:	aa0a      	add	r2, sp, #40	@ 0x28
 800a716:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 800a71a:	11ed      	asrs	r5, r5, #7
 800a71c:	e788      	b.n	800a630 <__kernel_rem_pio2f+0x10c>
 800a71e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800a722:	f7f6 fd4d 	bl	80011c0 <__aeabi_fcmpge>
 800a726:	4605      	mov	r5, r0
 800a728:	bb90      	cbnz	r0, 800a790 <__kernel_rem_pio2f+0x26c>
 800a72a:	2100      	movs	r1, #0
 800a72c:	4648      	mov	r0, r9
 800a72e:	f7f6 fd29 	bl	8001184 <__aeabi_fcmpeq>
 800a732:	2800      	cmp	r0, #0
 800a734:	f000 8090 	beq.w	800a858 <__kernel_rem_pio2f+0x334>
 800a738:	2200      	movs	r2, #0
 800a73a:	1e63      	subs	r3, r4, #1
 800a73c:	9901      	ldr	r1, [sp, #4]
 800a73e:	428b      	cmp	r3, r1
 800a740:	da4a      	bge.n	800a7d8 <__kernel_rem_pio2f+0x2b4>
 800a742:	2a00      	cmp	r2, #0
 800a744:	d076      	beq.n	800a834 <__kernel_rem_pio2f+0x310>
 800a746:	3c01      	subs	r4, #1
 800a748:	ab0a      	add	r3, sp, #40	@ 0x28
 800a74a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a74e:	3f08      	subs	r7, #8
 800a750:	2b00      	cmp	r3, #0
 800a752:	d0f8      	beq.n	800a746 <__kernel_rem_pio2f+0x222>
 800a754:	4639      	mov	r1, r7
 800a756:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800a75a:	f000 f981 	bl	800aa60 <scalbnf>
 800a75e:	46a2      	mov	sl, r4
 800a760:	4607      	mov	r7, r0
 800a762:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 800a766:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 800a76a:	f1ba 0f00 	cmp.w	sl, #0
 800a76e:	f280 80a1 	bge.w	800a8b4 <__kernel_rem_pio2f+0x390>
 800a772:	4627      	mov	r7, r4
 800a774:	2200      	movs	r2, #0
 800a776:	2f00      	cmp	r7, #0
 800a778:	f2c0 80cb 	blt.w	800a912 <__kernel_rem_pio2f+0x3ee>
 800a77c:	a946      	add	r1, sp, #280	@ 0x118
 800a77e:	4690      	mov	r8, r2
 800a780:	f04f 0a00 	mov.w	sl, #0
 800a784:	4b18      	ldr	r3, [pc, #96]	@ (800a7e8 <__kernel_rem_pio2f+0x2c4>)
 800a786:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 800a78a:	eba4 0907 	sub.w	r9, r4, r7
 800a78e:	e0b4      	b.n	800a8fa <__kernel_rem_pio2f+0x3d6>
 800a790:	2502      	movs	r5, #2
 800a792:	e74f      	b.n	800a634 <__kernel_rem_pio2f+0x110>
 800a794:	f858 3b04 	ldr.w	r3, [r8], #4
 800a798:	f1ba 0f00 	cmp.w	sl, #0
 800a79c:	d108      	bne.n	800a7b0 <__kernel_rem_pio2f+0x28c>
 800a79e:	b123      	cbz	r3, 800a7aa <__kernel_rem_pio2f+0x286>
 800a7a0:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800a7a4:	f848 3c04 	str.w	r3, [r8, #-4]
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	469a      	mov	sl, r3
 800a7ac:	3201      	adds	r2, #1
 800a7ae:	e744      	b.n	800a63a <__kernel_rem_pio2f+0x116>
 800a7b0:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800a7b4:	e7f6      	b.n	800a7a4 <__kernel_rem_pio2f+0x280>
 800a7b6:	1e62      	subs	r2, r4, #1
 800a7b8:	ab0a      	add	r3, sp, #40	@ 0x28
 800a7ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a7c2:	a90a      	add	r1, sp, #40	@ 0x28
 800a7c4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a7c8:	e742      	b.n	800a650 <__kernel_rem_pio2f+0x12c>
 800a7ca:	1e62      	subs	r2, r4, #1
 800a7cc:	ab0a      	add	r3, sp, #40	@ 0x28
 800a7ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a7d6:	e7f4      	b.n	800a7c2 <__kernel_rem_pio2f+0x29e>
 800a7d8:	a90a      	add	r1, sp, #40	@ 0x28
 800a7da:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a7de:	3b01      	subs	r3, #1
 800a7e0:	430a      	orrs	r2, r1
 800a7e2:	e7ab      	b.n	800a73c <__kernel_rem_pio2f+0x218>
 800a7e4:	0800b478 	.word	0x0800b478
 800a7e8:	0800b44c 	.word	0x0800b44c
 800a7ec:	3301      	adds	r3, #1
 800a7ee:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a7f2:	2900      	cmp	r1, #0
 800a7f4:	d0fa      	beq.n	800a7ec <__kernel_rem_pio2f+0x2c8>
 800a7f6:	9a04      	ldr	r2, [sp, #16]
 800a7f8:	a91e      	add	r1, sp, #120	@ 0x78
 800a7fa:	18a2      	adds	r2, r4, r2
 800a7fc:	1c66      	adds	r6, r4, #1
 800a7fe:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 800a802:	441c      	add	r4, r3
 800a804:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 800a808:	42b4      	cmp	r4, r6
 800a80a:	f6ff aecf 	blt.w	800a5ac <__kernel_rem_pio2f+0x88>
 800a80e:	9b07      	ldr	r3, [sp, #28]
 800a810:	46ab      	mov	fp, r5
 800a812:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a816:	f7f6 facd 	bl	8000db4 <__aeabi_i2f>
 800a81a:	f04f 0a00 	mov.w	sl, #0
 800a81e:	f04f 0800 	mov.w	r8, #0
 800a822:	6028      	str	r0, [r5, #0]
 800a824:	9b03      	ldr	r3, [sp, #12]
 800a826:	459a      	cmp	sl, r3
 800a828:	dd07      	ble.n	800a83a <__kernel_rem_pio2f+0x316>
 800a82a:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 800a82e:	3504      	adds	r5, #4
 800a830:	3601      	adds	r6, #1
 800a832:	e7e9      	b.n	800a808 <__kernel_rem_pio2f+0x2e4>
 800a834:	2301      	movs	r3, #1
 800a836:	9a08      	ldr	r2, [sp, #32]
 800a838:	e7d9      	b.n	800a7ee <__kernel_rem_pio2f+0x2ca>
 800a83a:	9b05      	ldr	r3, [sp, #20]
 800a83c:	f85b 0904 	ldr.w	r0, [fp], #-4
 800a840:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800a844:	f7f6 fb0a 	bl	8000e5c <__aeabi_fmul>
 800a848:	4601      	mov	r1, r0
 800a84a:	4640      	mov	r0, r8
 800a84c:	f7f6 f9fe 	bl	8000c4c <__addsf3>
 800a850:	f10a 0a01 	add.w	sl, sl, #1
 800a854:	4680      	mov	r8, r0
 800a856:	e7e5      	b.n	800a824 <__kernel_rem_pio2f+0x300>
 800a858:	9b06      	ldr	r3, [sp, #24]
 800a85a:	9a02      	ldr	r2, [sp, #8]
 800a85c:	4648      	mov	r0, r9
 800a85e:	1a99      	subs	r1, r3, r2
 800a860:	f000 f8fe 	bl	800aa60 <scalbnf>
 800a864:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800a868:	4680      	mov	r8, r0
 800a86a:	f7f6 fca9 	bl	80011c0 <__aeabi_fcmpge>
 800a86e:	b1f8      	cbz	r0, 800a8b0 <__kernel_rem_pio2f+0x38c>
 800a870:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 800a874:	4640      	mov	r0, r8
 800a876:	f7f6 faf1 	bl	8000e5c <__aeabi_fmul>
 800a87a:	f7f6 fccb 	bl	8001214 <__aeabi_f2iz>
 800a87e:	f7f6 fa99 	bl	8000db4 <__aeabi_i2f>
 800a882:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800a886:	4681      	mov	r9, r0
 800a888:	f7f6 fae8 	bl	8000e5c <__aeabi_fmul>
 800a88c:	4601      	mov	r1, r0
 800a88e:	4640      	mov	r0, r8
 800a890:	f7f6 f9da 	bl	8000c48 <__aeabi_fsub>
 800a894:	f7f6 fcbe 	bl	8001214 <__aeabi_f2iz>
 800a898:	ab0a      	add	r3, sp, #40	@ 0x28
 800a89a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a89e:	4648      	mov	r0, r9
 800a8a0:	3401      	adds	r4, #1
 800a8a2:	3708      	adds	r7, #8
 800a8a4:	f7f6 fcb6 	bl	8001214 <__aeabi_f2iz>
 800a8a8:	ab0a      	add	r3, sp, #40	@ 0x28
 800a8aa:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a8ae:	e751      	b.n	800a754 <__kernel_rem_pio2f+0x230>
 800a8b0:	4640      	mov	r0, r8
 800a8b2:	e7f7      	b.n	800a8a4 <__kernel_rem_pio2f+0x380>
 800a8b4:	ab0a      	add	r3, sp, #40	@ 0x28
 800a8b6:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800a8ba:	f7f6 fa7b 	bl	8000db4 <__aeabi_i2f>
 800a8be:	4639      	mov	r1, r7
 800a8c0:	f7f6 facc 	bl	8000e5c <__aeabi_fmul>
 800a8c4:	4649      	mov	r1, r9
 800a8c6:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 800a8ca:	4638      	mov	r0, r7
 800a8cc:	f7f6 fac6 	bl	8000e5c <__aeabi_fmul>
 800a8d0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a8d4:	4607      	mov	r7, r0
 800a8d6:	e748      	b.n	800a76a <__kernel_rem_pio2f+0x246>
 800a8d8:	f853 0b04 	ldr.w	r0, [r3], #4
 800a8dc:	f85b 1b04 	ldr.w	r1, [fp], #4
 800a8e0:	9203      	str	r2, [sp, #12]
 800a8e2:	9302      	str	r3, [sp, #8]
 800a8e4:	f7f6 faba 	bl	8000e5c <__aeabi_fmul>
 800a8e8:	4601      	mov	r1, r0
 800a8ea:	4640      	mov	r0, r8
 800a8ec:	f7f6 f9ae 	bl	8000c4c <__addsf3>
 800a8f0:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a8f4:	4680      	mov	r8, r0
 800a8f6:	f10a 0a01 	add.w	sl, sl, #1
 800a8fa:	9901      	ldr	r1, [sp, #4]
 800a8fc:	458a      	cmp	sl, r1
 800a8fe:	dc01      	bgt.n	800a904 <__kernel_rem_pio2f+0x3e0>
 800a900:	45ca      	cmp	sl, r9
 800a902:	dde9      	ble.n	800a8d8 <__kernel_rem_pio2f+0x3b4>
 800a904:	ab5a      	add	r3, sp, #360	@ 0x168
 800a906:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 800a90a:	f849 8ca0 	str.w	r8, [r9, #-160]
 800a90e:	3f01      	subs	r7, #1
 800a910:	e731      	b.n	800a776 <__kernel_rem_pio2f+0x252>
 800a912:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 800a914:	2b02      	cmp	r3, #2
 800a916:	dc07      	bgt.n	800a928 <__kernel_rem_pio2f+0x404>
 800a918:	2b00      	cmp	r3, #0
 800a91a:	dc4e      	bgt.n	800a9ba <__kernel_rem_pio2f+0x496>
 800a91c:	d02e      	beq.n	800a97c <__kernel_rem_pio2f+0x458>
 800a91e:	f006 0007 	and.w	r0, r6, #7
 800a922:	b05b      	add	sp, #364	@ 0x16c
 800a924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a928:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 800a92a:	2b03      	cmp	r3, #3
 800a92c:	d1f7      	bne.n	800a91e <__kernel_rem_pio2f+0x3fa>
 800a92e:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 800a932:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 800a936:	46b8      	mov	r8, r7
 800a938:	46a2      	mov	sl, r4
 800a93a:	f1ba 0f00 	cmp.w	sl, #0
 800a93e:	dc49      	bgt.n	800a9d4 <__kernel_rem_pio2f+0x4b0>
 800a940:	46a1      	mov	r9, r4
 800a942:	f1b9 0f01 	cmp.w	r9, #1
 800a946:	dc60      	bgt.n	800aa0a <__kernel_rem_pio2f+0x4e6>
 800a948:	2000      	movs	r0, #0
 800a94a:	2c01      	cmp	r4, #1
 800a94c:	dc76      	bgt.n	800aa3c <__kernel_rem_pio2f+0x518>
 800a94e:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 800a950:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 800a952:	2d00      	cmp	r5, #0
 800a954:	d178      	bne.n	800aa48 <__kernel_rem_pio2f+0x524>
 800a956:	9900      	ldr	r1, [sp, #0]
 800a958:	600a      	str	r2, [r1, #0]
 800a95a:	460a      	mov	r2, r1
 800a95c:	604b      	str	r3, [r1, #4]
 800a95e:	6090      	str	r0, [r2, #8]
 800a960:	e7dd      	b.n	800a91e <__kernel_rem_pio2f+0x3fa>
 800a962:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800a966:	f7f6 f971 	bl	8000c4c <__addsf3>
 800a96a:	3c01      	subs	r4, #1
 800a96c:	2c00      	cmp	r4, #0
 800a96e:	daf8      	bge.n	800a962 <__kernel_rem_pio2f+0x43e>
 800a970:	b10d      	cbz	r5, 800a976 <__kernel_rem_pio2f+0x452>
 800a972:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800a976:	9b00      	ldr	r3, [sp, #0]
 800a978:	6018      	str	r0, [r3, #0]
 800a97a:	e7d0      	b.n	800a91e <__kernel_rem_pio2f+0x3fa>
 800a97c:	2000      	movs	r0, #0
 800a97e:	af32      	add	r7, sp, #200	@ 0xc8
 800a980:	e7f4      	b.n	800a96c <__kernel_rem_pio2f+0x448>
 800a982:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 800a986:	f7f6 f961 	bl	8000c4c <__addsf3>
 800a98a:	f108 38ff 	add.w	r8, r8, #4294967295
 800a98e:	f1b8 0f00 	cmp.w	r8, #0
 800a992:	daf6      	bge.n	800a982 <__kernel_rem_pio2f+0x45e>
 800a994:	b1ad      	cbz	r5, 800a9c2 <__kernel_rem_pio2f+0x49e>
 800a996:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 800a99a:	9a00      	ldr	r2, [sp, #0]
 800a99c:	4601      	mov	r1, r0
 800a99e:	6013      	str	r3, [r2, #0]
 800a9a0:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 800a9a2:	f7f6 f951 	bl	8000c48 <__aeabi_fsub>
 800a9a6:	f04f 0801 	mov.w	r8, #1
 800a9aa:	4544      	cmp	r4, r8
 800a9ac:	da0b      	bge.n	800a9c6 <__kernel_rem_pio2f+0x4a2>
 800a9ae:	b10d      	cbz	r5, 800a9b4 <__kernel_rem_pio2f+0x490>
 800a9b0:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800a9b4:	9b00      	ldr	r3, [sp, #0]
 800a9b6:	6058      	str	r0, [r3, #4]
 800a9b8:	e7b1      	b.n	800a91e <__kernel_rem_pio2f+0x3fa>
 800a9ba:	46a0      	mov	r8, r4
 800a9bc:	2000      	movs	r0, #0
 800a9be:	af32      	add	r7, sp, #200	@ 0xc8
 800a9c0:	e7e5      	b.n	800a98e <__kernel_rem_pio2f+0x46a>
 800a9c2:	4603      	mov	r3, r0
 800a9c4:	e7e9      	b.n	800a99a <__kernel_rem_pio2f+0x476>
 800a9c6:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800a9ca:	f7f6 f93f 	bl	8000c4c <__addsf3>
 800a9ce:	f108 0801 	add.w	r8, r8, #1
 800a9d2:	e7ea      	b.n	800a9aa <__kernel_rem_pio2f+0x486>
 800a9d4:	f8d8 3000 	ldr.w	r3, [r8]
 800a9d8:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800a9dc:	4619      	mov	r1, r3
 800a9de:	4610      	mov	r0, r2
 800a9e0:	9302      	str	r3, [sp, #8]
 800a9e2:	9201      	str	r2, [sp, #4]
 800a9e4:	f7f6 f932 	bl	8000c4c <__addsf3>
 800a9e8:	9a01      	ldr	r2, [sp, #4]
 800a9ea:	4601      	mov	r1, r0
 800a9ec:	4681      	mov	r9, r0
 800a9ee:	4610      	mov	r0, r2
 800a9f0:	f7f6 f92a 	bl	8000c48 <__aeabi_fsub>
 800a9f4:	9b02      	ldr	r3, [sp, #8]
 800a9f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a9fa:	4619      	mov	r1, r3
 800a9fc:	f7f6 f926 	bl	8000c4c <__addsf3>
 800aa00:	f848 0904 	str.w	r0, [r8], #-4
 800aa04:	f8c8 9000 	str.w	r9, [r8]
 800aa08:	e797      	b.n	800a93a <__kernel_rem_pio2f+0x416>
 800aa0a:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800aa0e:	f8d7 a000 	ldr.w	sl, [r7]
 800aa12:	4618      	mov	r0, r3
 800aa14:	4651      	mov	r1, sl
 800aa16:	9301      	str	r3, [sp, #4]
 800aa18:	f7f6 f918 	bl	8000c4c <__addsf3>
 800aa1c:	9b01      	ldr	r3, [sp, #4]
 800aa1e:	4601      	mov	r1, r0
 800aa20:	4680      	mov	r8, r0
 800aa22:	4618      	mov	r0, r3
 800aa24:	f7f6 f910 	bl	8000c48 <__aeabi_fsub>
 800aa28:	4651      	mov	r1, sl
 800aa2a:	f7f6 f90f 	bl	8000c4c <__addsf3>
 800aa2e:	f847 0904 	str.w	r0, [r7], #-4
 800aa32:	f109 39ff 	add.w	r9, r9, #4294967295
 800aa36:	f8c7 8000 	str.w	r8, [r7]
 800aa3a:	e782      	b.n	800a942 <__kernel_rem_pio2f+0x41e>
 800aa3c:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 800aa40:	f7f6 f904 	bl	8000c4c <__addsf3>
 800aa44:	3c01      	subs	r4, #1
 800aa46:	e780      	b.n	800a94a <__kernel_rem_pio2f+0x426>
 800aa48:	9900      	ldr	r1, [sp, #0]
 800aa4a:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 800aa4e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800aa52:	600a      	str	r2, [r1, #0]
 800aa54:	604b      	str	r3, [r1, #4]
 800aa56:	460a      	mov	r2, r1
 800aa58:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800aa5c:	e77f      	b.n	800a95e <__kernel_rem_pio2f+0x43a>
 800aa5e:	bf00      	nop

0800aa60 <scalbnf>:
 800aa60:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800aa64:	b538      	push	{r3, r4, r5, lr}
 800aa66:	4603      	mov	r3, r0
 800aa68:	460d      	mov	r5, r1
 800aa6a:	4604      	mov	r4, r0
 800aa6c:	d02e      	beq.n	800aacc <scalbnf+0x6c>
 800aa6e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800aa72:	d304      	bcc.n	800aa7e <scalbnf+0x1e>
 800aa74:	4601      	mov	r1, r0
 800aa76:	f7f6 f8e9 	bl	8000c4c <__addsf3>
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	e026      	b.n	800aacc <scalbnf+0x6c>
 800aa7e:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 800aa82:	d118      	bne.n	800aab6 <scalbnf+0x56>
 800aa84:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 800aa88:	f7f6 f9e8 	bl	8000e5c <__aeabi_fmul>
 800aa8c:	4a17      	ldr	r2, [pc, #92]	@ (800aaec <scalbnf+0x8c>)
 800aa8e:	4603      	mov	r3, r0
 800aa90:	4295      	cmp	r5, r2
 800aa92:	db0c      	blt.n	800aaae <scalbnf+0x4e>
 800aa94:	4604      	mov	r4, r0
 800aa96:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800aa9a:	3a19      	subs	r2, #25
 800aa9c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800aaa0:	428d      	cmp	r5, r1
 800aaa2:	dd0a      	ble.n	800aaba <scalbnf+0x5a>
 800aaa4:	4912      	ldr	r1, [pc, #72]	@ (800aaf0 <scalbnf+0x90>)
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f361 001e 	bfi	r0, r1, #0, #31
 800aaac:	e000      	b.n	800aab0 <scalbnf+0x50>
 800aaae:	4911      	ldr	r1, [pc, #68]	@ (800aaf4 <scalbnf+0x94>)
 800aab0:	f7f6 f9d4 	bl	8000e5c <__aeabi_fmul>
 800aab4:	e7e1      	b.n	800aa7a <scalbnf+0x1a>
 800aab6:	0dd2      	lsrs	r2, r2, #23
 800aab8:	e7f0      	b.n	800aa9c <scalbnf+0x3c>
 800aaba:	1951      	adds	r1, r2, r5
 800aabc:	29fe      	cmp	r1, #254	@ 0xfe
 800aabe:	dcf1      	bgt.n	800aaa4 <scalbnf+0x44>
 800aac0:	2900      	cmp	r1, #0
 800aac2:	dd05      	ble.n	800aad0 <scalbnf+0x70>
 800aac4:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800aac8:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 800aacc:	4618      	mov	r0, r3
 800aace:	bd38      	pop	{r3, r4, r5, pc}
 800aad0:	f111 0f16 	cmn.w	r1, #22
 800aad4:	da01      	bge.n	800aada <scalbnf+0x7a>
 800aad6:	4907      	ldr	r1, [pc, #28]	@ (800aaf4 <scalbnf+0x94>)
 800aad8:	e7e5      	b.n	800aaa6 <scalbnf+0x46>
 800aada:	f101 0019 	add.w	r0, r1, #25
 800aade:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800aae2:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 800aae6:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800aaea:	e7e1      	b.n	800aab0 <scalbnf+0x50>
 800aaec:	ffff3cb0 	.word	0xffff3cb0
 800aaf0:	7149f2ca 	.word	0x7149f2ca
 800aaf4:	0da24260 	.word	0x0da24260

0800aaf8 <floorf>:
 800aaf8:	b570      	push	{r4, r5, r6, lr}
 800aafa:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800aafe:	3d7f      	subs	r5, #127	@ 0x7f
 800ab00:	2d16      	cmp	r5, #22
 800ab02:	4601      	mov	r1, r0
 800ab04:	4604      	mov	r4, r0
 800ab06:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 800ab0a:	dc26      	bgt.n	800ab5a <floorf+0x62>
 800ab0c:	2d00      	cmp	r5, #0
 800ab0e:	da0f      	bge.n	800ab30 <floorf+0x38>
 800ab10:	4917      	ldr	r1, [pc, #92]	@ (800ab70 <floorf+0x78>)
 800ab12:	f7f6 f89b 	bl	8000c4c <__addsf3>
 800ab16:	2100      	movs	r1, #0
 800ab18:	f7f6 fb5c 	bl	80011d4 <__aeabi_fcmpgt>
 800ab1c:	b130      	cbz	r0, 800ab2c <floorf+0x34>
 800ab1e:	2c00      	cmp	r4, #0
 800ab20:	da23      	bge.n	800ab6a <floorf+0x72>
 800ab22:	2e00      	cmp	r6, #0
 800ab24:	4c13      	ldr	r4, [pc, #76]	@ (800ab74 <floorf+0x7c>)
 800ab26:	bf08      	it	eq
 800ab28:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800ab2c:	4621      	mov	r1, r4
 800ab2e:	e01a      	b.n	800ab66 <floorf+0x6e>
 800ab30:	4e11      	ldr	r6, [pc, #68]	@ (800ab78 <floorf+0x80>)
 800ab32:	412e      	asrs	r6, r5
 800ab34:	4230      	tst	r0, r6
 800ab36:	d016      	beq.n	800ab66 <floorf+0x6e>
 800ab38:	490d      	ldr	r1, [pc, #52]	@ (800ab70 <floorf+0x78>)
 800ab3a:	f7f6 f887 	bl	8000c4c <__addsf3>
 800ab3e:	2100      	movs	r1, #0
 800ab40:	f7f6 fb48 	bl	80011d4 <__aeabi_fcmpgt>
 800ab44:	2800      	cmp	r0, #0
 800ab46:	d0f1      	beq.n	800ab2c <floorf+0x34>
 800ab48:	2c00      	cmp	r4, #0
 800ab4a:	bfbe      	ittt	lt
 800ab4c:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 800ab50:	412b      	asrlt	r3, r5
 800ab52:	18e4      	addlt	r4, r4, r3
 800ab54:	ea24 0406 	bic.w	r4, r4, r6
 800ab58:	e7e8      	b.n	800ab2c <floorf+0x34>
 800ab5a:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800ab5e:	d302      	bcc.n	800ab66 <floorf+0x6e>
 800ab60:	f7f6 f874 	bl	8000c4c <__addsf3>
 800ab64:	4601      	mov	r1, r0
 800ab66:	4608      	mov	r0, r1
 800ab68:	bd70      	pop	{r4, r5, r6, pc}
 800ab6a:	2400      	movs	r4, #0
 800ab6c:	e7de      	b.n	800ab2c <floorf+0x34>
 800ab6e:	bf00      	nop
 800ab70:	7149f2ca 	.word	0x7149f2ca
 800ab74:	bf800000 	.word	0xbf800000
 800ab78:	007fffff 	.word	0x007fffff

0800ab7c <_init>:
 800ab7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab7e:	bf00      	nop
 800ab80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab82:	bc08      	pop	{r3}
 800ab84:	469e      	mov	lr, r3
 800ab86:	4770      	bx	lr

0800ab88 <_fini>:
 800ab88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab8a:	bf00      	nop
 800ab8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab8e:	bc08      	pop	{r3}
 800ab90:	469e      	mov	lr, r3
 800ab92:	4770      	bx	lr
