
<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>Reduced instruction set computer - Wikipedia</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":!1,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"XpdPygpAMNcAAKpUgRgAAABG","wgCSPNonce":!1,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"Reduced_instruction_set_computer","wgTitle":"Reduced instruction set computer","wgCurRevisionId":946918094,"wgRevisionId":946918094,"wgArticleId":26201,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Articles with short description","Articles with long short description","Use dmy dates from August 2016","Wikipedia articles that are too technical from October 2016","All articles that are too technical","Articles containing potentially dated statements from January 2020",
"All articles containing potentially dated statements","Articles needing additional references from March 2012","All articles needing additional references","Wikipedia articles needing clarification from April 2019","All articles with unsourced statements","Articles with unsourced statements from May 2013","Articles with unsourced statements from June 2011","Articles containing potentially dated statements from November 2018","Wikipedia articles with BNF identifiers","Wikipedia articles with GND identifiers","Wikipedia articles with LCCN identifiers","Classes of computers","Instruction set architectures"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"Reduced_instruction_set_computer","wgRelevantArticleId":26201,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"RISC","wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,
"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgInternalRedirectTargetUrl":"/wiki/Reduced_instruction_set_computer","wgWikibaseItemId":"Q189376","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","jquery.makeCollapsible.styles":"ready","mediawiki.toc.styles":"ready","skins.vector.styles.legacy":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=[
"mediawiki.action.view.redirect","ext.cite.ux-enhancements","ext.scribunto.logs","site","mediawiki.page.startup","skins.vector.js","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","ext.gadget.ReferenceTooltips","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@1hzgi",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cmediawiki.toc.styles%7Cskins.vector.styles.legacy%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.35.0-wmf.27"/>
<meta name="referrer" content="origin"/>
<meta name="referrer" content="origin-when-crossorigin"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/9/95/KL_Sun_UltraSparc.jpg"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit"/>
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="license" href="//creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computer"/>
<link rel="dns-prefetch" href="//login.wikimedia.org"/>
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<!--[if lt IE 9]><script src="/w/resources/lib/html5shiv/html5shiv.js"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Reduced_instruction_set_computer rootpage-Reduced_instruction_set_computer skin-vector action-view">
<div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice" class="mw-body-content"><!-- CentralNotice --></div>
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">Reduced instruction set computer</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"><span class="mw-redirectedfrom">&#160;&#160;(Redirected from <a href="/w/index.php?title=RISC&amp;redirect=no" class="mw-redirect" title="RISC">RISC</a>)</span></div>
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Computer whose instruction set architecture allows it to have fewer cycles per instruction than a complex instruction set computer</div>
<div role="note" class="hatnote navigation-not-searchable">"RISC" redirects here. For other uses, see <a href="/wiki/RISC_(disambiguation)" class="mw-disambig" title="RISC (disambiguation)">RISC (disambiguation)</a>.</div>
<p class="mw-empty-elt">
</p>
<table class="box-Technical plainlinks metadata ambox ambox-style ambox-technical" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/40px-Edit-clear.svg.png" decoding="async" width="40" height="40" srcset="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/60px-Edit-clear.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/80px-Edit-clear.svg.png 2x" data-file-width="48" data-file-height="48" /></div></td><td class="mbox-text"><div class="mbox-text-span">This article <b>may be too technical for most readers to understand</b>. Please <a class="external text" href="https://en.wikipedia.org/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit">help improve it</a> to <a href="/wiki/Wikipedia:Make_technical_articles_understandable" title="Wikipedia:Make technical articles understandable">make it understandable to non-experts</a>, without removing the technical details.  <small class="date-container"><i>(<span class="date">October 2016</span>)</i></small><small class="hide-when-compact"><i> (<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="/wiki/File:KL_Sun_UltraSparc.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/9/95/KL_Sun_UltraSparc.jpg/220px-KL_Sun_UltraSparc.jpg" decoding="async" width="220" height="222" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/9/95/KL_Sun_UltraSparc.jpg/330px-KL_Sun_UltraSparc.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/95/KL_Sun_UltraSparc.jpg/440px-KL_Sun_UltraSparc.jpg 2x" data-file-width="1200" data-file-height="1212" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:KL_Sun_UltraSparc.jpg" class="internal" title="Enlarge"></a></div>A <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun</a> <a href="/wiki/UltraSPARC" title="UltraSPARC">UltraSPARC</a>, a RISC microprocessor</div></div></div>
<p>A <b>reduced instruction set computer</b>, or <b>RISC</b> (<span class="rt-commentedText nowrap"><span class="IPA nopopups noexcerpt"><a href="/wiki/Help:IPA/English" title="Help:IPA/English">/<span style="border-bottom:1px dotted"><span title="&#39;r&#39; in &#39;rye&#39;">r</span><span title="/ɪ/: &#39;i&#39; in &#39;kit&#39;">ɪ</span><span title="&#39;s&#39; in &#39;sigh&#39;">s</span><span title="&#39;k&#39; in &#39;kind&#39;">k</span></span>/</a></span></span>), is a computer <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a> that allows a computer's <a href="/wiki/Microprocessor" title="Microprocessor">microprocessor</a> to have fewer <a href="/wiki/Cycles_per_instruction" title="Cycles per instruction">cycles per instruction</a> (CPI) than a <a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">complex instruction set computer</a> (CISC).<sup id="cite_ref-1" class="reference"><a href="#cite_note-1">&#91;1&#93;</a></sup>
</p><p>A RISC computer has a small set of simple and general instructions, rather than a large set of complex and specialized ones. The main distinguishing feature of RISC is that the instruction set is optimized for a highly regular <a href="/wiki/Instruction_pipeline" class="mw-redirect" title="Instruction pipeline">instruction pipeline</a> flow.<sup id="cite_ref-esponda_2-0" class="reference"><a href="#cite_note-esponda-2">&#91;2&#93;</a></sup> Another common RISC trait is their <a href="/wiki/Load/store_architecture" class="mw-redirect" title="Load/store architecture">load/store architecture</a>,<sup id="cite_ref-Flynn54_3-0" class="reference"><a href="#cite_note-Flynn54-3">&#91;3&#93;</a></sup> in which memory is accessed through specific instructions rather than as a part of most instructions.
</p><p>Although a number of computers from the 1960s and 1970s have been identified as forerunners of RISCs, the modern concept dates to the 1980s. In particular, two projects at <a href="/wiki/Stanford_University" title="Stanford University">Stanford University</a> and the <a href="/wiki/University_of_California,_Berkeley" title="University of California, Berkeley">University of California, Berkeley</a> are most associated with the popularization of this concept. Stanford's <a href="/wiki/Stanford_MIPS" title="Stanford MIPS">MIPS</a> would go on to be commercialized as the successful <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS architecture</a>, while Berkeley's <a href="/wiki/Berkeley_RISC" title="Berkeley RISC">RISC</a> gave its name to the entire concept and was commercialized as the <a href="/wiki/SPARC" title="SPARC">SPARC</a>. Another success from this era was <a href="/wiki/IBM" title="IBM">IBM</a>'s effort that eventually led to the <a href="/wiki/IBM_POWER_instruction_set_architecture" title="IBM POWER instruction set architecture">IBM POWER instruction set architecture</a>, <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a>, and <a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a>. As these projects matured, a variety of similar designs flourished in the late 1980s and especially the early 1990s, representing a major force in the <a href="/wiki/Unix_workstation" class="mw-redirect" title="Unix workstation">Unix workstation</a> market as well as for <a href="/wiki/Embedded_processor" class="mw-redirect" title="Embedded processor">embedded processors</a> in <a href="/wiki/Laser_printer" class="mw-redirect" title="Laser printer">laser printers</a>, <a href="/wiki/Router_(computing)" title="Router (computing)">routers</a> and similar products.
</p><p>The many varieties of RISC designs include <a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a>, <a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a>, <a href="/wiki/AMD_Am29000" title="AMD Am29000">Am29000</a>, <a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a>, <a href="/wiki/Atmel_AVR" class="mw-redirect" title="Atmel AVR">Atmel AVR</a>, <a href="/wiki/Blackfin" title="Blackfin">Blackfin</a>, <a href="/wiki/Intel_i860" title="Intel i860">i860</a>, <a href="/wiki/Intel_i960" title="Intel i960">i960</a>, <a href="/wiki/Motorola_88000" title="Motorola 88000">M88000</a>, <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a>, <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>, <a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a> (including <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a>), <a href="/wiki/RISC-V" title="RISC-V">RISC-V</a>, <a href="/wiki/SuperH" title="SuperH">SuperH</a>, and <a href="/wiki/SPARC" title="SPARC">SPARC</a>. The use of <a href="/wiki/ARM_architecture" title="ARM architecture">ARM architecture</a> processors in <a href="/wiki/Smartphone" title="Smartphone">smartphones</a> and <a href="/wiki/Tablet_computer" title="Tablet computer">tablet computers</a> such as the <a href="/wiki/IPad" title="IPad">iPad</a> and <a href="/wiki/Android_(operating_system)" title="Android (operating system)">Android</a> devices provided a wide user base for RISC-based systems. RISC processors are also used in <a href="/wiki/Supercomputer" title="Supercomputer">supercomputers</a> such as <a href="/wiki/Summit_(supercomputer)" title="Summit (supercomputer)">Summit</a>, which, as of January&#160;2020<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit">&#91;update&#93;</a></sup>, is the world's fastest supercomputer as ranked by the <a href="/wiki/TOP500" title="TOP500">TOP500</a> project.<sup id="cite_ref-top500-november-2019_4-0" class="reference"><a href="#cite_note-top500-november-2019-4">&#91;4&#93;</a></sup>
</p>
<div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History_and_development"><span class="tocnumber">1</span> <span class="toctext">History and development</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Characteristics_and_design_philosophy"><span class="tocnumber">2</span> <span class="toctext">Characteristics and design philosophy</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Instruction_set_philosophy"><span class="tocnumber">2.1</span> <span class="toctext">Instruction set philosophy</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Instruction_format"><span class="tocnumber">2.2</span> <span class="toctext">Instruction format</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Hardware_utilization"><span class="tocnumber">2.3</span> <span class="toctext">Hardware utilization</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-6"><a href="#Comparison_to_other_architectures"><span class="tocnumber">3</span> <span class="toctext">Comparison to other architectures</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#Use_of_RISC_architectures"><span class="tocnumber">4</span> <span class="toctext">Use of RISC architectures</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="#Low-end_and_mobile_systems"><span class="tocnumber">4.1</span> <span class="toctext">Low-end and mobile systems</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Workstations,_servers,_and_supercomputers"><span class="tocnumber">4.2</span> <span class="toctext">Workstations, servers, and supercomputers</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-10"><a href="#See_also"><span class="tocnumber">5</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-11"><a href="#References"><span class="tocnumber">6</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-12"><a href="#External_links"><span class="tocnumber">7</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="History_and_development">History and development</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit&amp;section=1" title="Edit section: History and development">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><a href="/wiki/Alan_Turing" title="Alan Turing">Alan Turing</a>'s 1946 <a href="/wiki/Automatic_Computing_Engine" title="Automatic Computing Engine">Automatic Computing Engine</a> (ACE) design had many of the characteristics of a RISC architecture.<sup id="cite_ref-5" class="reference"><a href="#cite_note-5">&#91;5&#93;</a></sup> A number of systems, going back to the 1960s, have been credited as the first RISC architecture, partly based on their use of <a href="/wiki/Load/store_architecture" class="mw-redirect" title="Load/store architecture">load/store</a> approach.<sup id="cite_ref-Fisher55_6-0" class="reference"><a href="#cite_note-Fisher55-6">&#91;6&#93;</a></sup> The term RISC was coined by <a href="/wiki/David_Patterson_(computer_scientist)" title="David Patterson (computer scientist)">David Patterson</a> of the <a href="/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a> project, although somewhat similar concepts had appeared before.<sup id="cite_ref-coinrisk_7-0" class="reference"><a href="#cite_note-coinrisk-7">&#91;7&#93;</a></sup>
</p><p>The <a href="/wiki/CDC_6600" title="CDC 6600">CDC 6600</a> designed by <a href="/wiki/Seymour_Cray" title="Seymour Cray">Seymour Cray</a> in 1964 used a <a href="/wiki/Load/store_architecture" class="mw-redirect" title="Load/store architecture">load/store architecture</a> with only two <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a> (register+register, and register+immediate constant) and 74 operation codes, with the basic clock cycle being 10 times faster than the memory access time.<sup id="cite_ref-8" class="reference"><a href="#cite_note-8">&#91;8&#93;</a></sup> Partly due to the optimized <a href="/wiki/Load/store_architecture" class="mw-redirect" title="Load/store architecture">load/store architecture</a> of the CDC 6600, <a href="/wiki/Jack_Dongarra" title="Jack Dongarra">Jack Dongarra</a> says that it can be considered a forerunner of modern RISC systems, although a number of other technical barriers needed to be overcome for the development of a modern RISC system.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9">&#91;9&#93;</a></sup>
</p>
<div class="thumb tleft"><div class="thumbinner" style="width:162px;"><a href="/wiki/File:IBM_PowerPC601_PPC601FD-080-2_top.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/7/7d/IBM_PowerPC601_PPC601FD-080-2_top.jpg/160px-IBM_PowerPC601_PPC601FD-080-2_top.jpg" decoding="async" width="160" height="160" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/7/7d/IBM_PowerPC601_PPC601FD-080-2_top.jpg/240px-IBM_PowerPC601_PPC601FD-080-2_top.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/7/7d/IBM_PowerPC601_PPC601FD-080-2_top.jpg/320px-IBM_PowerPC601_PPC601FD-080-2_top.jpg 2x" data-file-width="678" data-file-height="678" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:IBM_PowerPC601_PPC601FD-080-2_top.jpg" class="internal" title="Enlarge"></a></div>An IBM <a href="/wiki/PowerPC_601" class="mw-redirect" title="PowerPC 601">PowerPC 601</a> RISC microprocessor</div></div></div>
<p><a href="/wiki/Michael_J._Flynn" title="Michael J. Flynn">Michael J. Flynn</a> views the first RISC system as the <a href="/wiki/IBM_801" title="IBM 801">IBM 801</a> design, begun in 1975 by <a href="/wiki/John_Cocke" title="John Cocke">John Cocke</a> and completed in 1980.<sup id="cite_ref-Flynn54_3-1" class="reference"><a href="#cite_note-Flynn54-3">&#91;3&#93;</a></sup> The 801 was eventually produced in a single-chip form as the <a href="/wiki/IBM_ROMP" title="IBM ROMP">IBM ROMP</a> in 1981, which stood for 'Research OPD [Office Products Division] Micro Processor'.<sup id="cite_ref-10" class="reference"><a href="#cite_note-10">&#91;10&#93;</a></sup> As the name implies, this CPU was designed for "mini" tasks, and was also used in the <a href="/wiki/IBM_RT_PC" title="IBM RT PC">IBM RT PC</a> in 1986, which turned out to be a commercial failure.<sup id="cite_ref-Gov239_11-0" class="reference"><a href="#cite_note-Gov239-11">&#91;11&#93;</a></sup> But the 801 inspired several research projects, including new ones at IBM that would eventually lead to the <a href="/wiki/IBM_POWER_Instruction_Set_Architecture" class="mw-redirect" title="IBM POWER Instruction Set Architecture">IBM POWER instruction set architecture</a>.<sup id="cite_ref-Jari40_12-0" class="reference"><a href="#cite_note-Jari40-12">&#91;12&#93;</a></sup><sup id="cite_ref-13" class="reference"><a href="#cite_note-13">&#91;13&#93;</a></sup>
</p><p>In the mid-1970s, researchers (particularly <a href="/wiki/John_Cocke" title="John Cocke">John Cocke</a>) at <a href="/wiki/IBM" title="IBM">IBM</a> (and similar projects elsewhere) demonstrated that the majority of combinations of these orthogonal <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a> and instructions were not used by most programs generated by <a href="/wiki/Compiler" title="Compiler">compilers</a> available at the time. It proved difficult in many cases to write a compiler with more than limited ability to take advantage of the features provided by conventional CPUs. It was also discovered that, on microcoded implementations of certain architectures, complex operations tended to be <i>slower</i> than a sequence of simpler operations doing the same thing. This was in part an effect of the fact that many designs were rushed, with little time to optimize or tune every instruction; only those used most often were optimized, and a sequence of those instructions could be faster than a less-tuned instruction performing an equivalent operation as that sequence. One infamous example was the <a href="/wiki/VAX" title="VAX">VAX</a>'s <code>INDEX</code> instruction.<sup id="cite_ref-PattersonDitzel_14-0" class="reference"><a href="#cite_note-PattersonDitzel-14">&#91;14&#93;</a></sup> As mentioned elsewhere, core memory had long since been slower than many CPU designs. The advent of semiconductor memory reduced this difference, but it was still apparent that more <a href="/wiki/Processor_register" title="Processor register">registers</a> (and later <a href="/wiki/CPU_cache" title="CPU cache">caches</a>) would allow higher CPU operating frequencies. Additional registers would require sizeable chip or board areas which, at the time (1975), could be made available if the complexity of the CPU logic was reduced.
</p><p>The most public RISC designs, however, were the results of university research programs run with funding from the <a href="/wiki/DARPA" title="DARPA">DARPA</a> <a href="/wiki/VLSI_Project" title="VLSI Project">VLSI Program</a>. The VLSI Program, practically unknown today, led to a huge number of advances in chip design, fabrication, and even computer graphics. The <a href="/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a> project started in 1980 under the direction of David Patterson and <a href="/wiki/Carlo_H._Sequin" class="mw-redirect" title="Carlo H. Sequin">Carlo H. Sequin</a>.<sup id="cite_ref-coinrisk_7-1" class="reference"><a href="#cite_note-coinrisk-7">&#91;7&#93;</a></sup><sup id="cite_ref-PattersonDitzel_14-1" class="reference"><a href="#cite_note-PattersonDitzel-14">&#91;14&#93;</a></sup><sup id="cite_ref-PattersonSequin_15-0" class="reference"><a href="#cite_note-PattersonSequin-15">&#91;15&#93;</a></sup>
</p><p>Berkeley RISC was based on gaining performance through the use of <a href="/wiki/Pipelining" class="mw-redirect" title="Pipelining">pipelining</a> and an aggressive use of a technique known as <a href="/wiki/Register_window" title="Register window">register windowing</a>.<sup id="cite_ref-PattersonDitzel_14-2" class="reference"><a href="#cite_note-PattersonDitzel-14">&#91;14&#93;</a></sup><sup id="cite_ref-PattersonSequin_15-1" class="reference"><a href="#cite_note-PattersonSequin-15">&#91;15&#93;</a></sup> In a traditional CPU, one has a small number of registers, and a program can use any register at any time. In a CPU with register windows, there are a huge number of registers, e.g., 128, but programs can only use a small number of them, e.g., eight, at any one time. A program that limits itself to eight registers per procedure can make very fast <a href="/wiki/Procedure_call" class="mw-redirect" title="Procedure call">procedure calls</a>: The call simply moves the window "down" by eight, to the set of eight registers used by that procedure, and the return moves the window back.<sup id="cite_ref-Sequin1_16-0" class="reference"><a href="#cite_note-Sequin1-16">&#91;16&#93;</a></sup> The Berkeley RISC project delivered the RISC-I processor in 1982. Consisting of only 44,420 transistors (compared with averages of about 100,000 in newer <a href="/wiki/Complex_instruction_set_computing" class="mw-redirect" title="Complex instruction set computing">CISC</a> designs of the era) RISC-I had only 32 instructions, and yet completely outperformed any other single-chip design. They followed this up with the 40,760 transistor, 39 instruction RISC-II in 1983, which ran over three times as fast as RISC-I.<sup id="cite_ref-PattersonSequin_15-2" class="reference"><a href="#cite_note-PattersonSequin-15">&#91;15&#93;</a></sup>
</p><p>The <a href="/wiki/Stanford_MIPS" title="Stanford MIPS">MIPS</a> project grew out of a graduate course by <a href="/wiki/John_L._Hennessy" title="John L. Hennessy">John L. Hennessy</a> at <a href="/wiki/Stanford_University" title="Stanford University">Stanford University</a> in 1981, resulted in a functioning system in 1983, and could run simple programs by 1984.<sup id="cite_ref-mipsx_17-0" class="reference"><a href="#cite_note-mipsx-17">&#91;17&#93;</a></sup> The MIPS approach emphasized an aggressive clock cycle and the use of the pipeline, making sure it could be run as "full" as possible.<sup id="cite_ref-mipsx_17-1" class="reference"><a href="#cite_note-mipsx-17">&#91;17&#93;</a></sup> The MIPS system was followed by the MIPS-X and in 1984 Hennessy and his colleagues formed <a href="/wiki/MIPS_Computer_Systems" class="mw-redirect" title="MIPS Computer Systems">MIPS Computer Systems</a>.<sup id="cite_ref-mipsx_17-2" class="reference"><a href="#cite_note-mipsx-17">&#91;17&#93;</a></sup><sup id="cite_ref-Jari52_18-0" class="reference"><a href="#cite_note-Jari52-18">&#91;18&#93;</a></sup> The commercial venture resulted in a new architecture that was also called <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> and the <a href="/wiki/R2000_(microprocessor)" title="R2000 (microprocessor)">R2000 microprocessor</a> in 1985.<sup id="cite_ref-Jari52_18-1" class="reference"><a href="#cite_note-Jari52-18">&#91;18&#93;</a></sup>
</p>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="/wiki/File:Yunsup_Lee_holding_RISC_V_prototype_chip.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/7/7a/Yunsup_Lee_holding_RISC_V_prototype_chip.jpg/220px-Yunsup_Lee_holding_RISC_V_prototype_chip.jpg" decoding="async" width="220" height="147" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/7/7a/Yunsup_Lee_holding_RISC_V_prototype_chip.jpg/330px-Yunsup_Lee_holding_RISC_V_prototype_chip.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/7/7a/Yunsup_Lee_holding_RISC_V_prototype_chip.jpg/440px-Yunsup_Lee_holding_RISC_V_prototype_chip.jpg 2x" data-file-width="4776" data-file-height="3187" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Yunsup_Lee_holding_RISC_V_prototype_chip.jpg" class="internal" title="Enlarge"></a></div>RISC-V prototype chip (2013).</div></div></div>
<p>In the early 1980s, significant uncertainties surrounded the RISC concept, and it was uncertain if it could have a commercial future, but by the mid-1980s the concepts had matured enough to be seen as commercially viable.<sup id="cite_ref-Gov239_11-1" class="reference"><a href="#cite_note-Gov239-11">&#91;11&#93;</a></sup><sup id="cite_ref-mipsx_17-3" class="reference"><a href="#cite_note-mipsx-17">&#91;17&#93;</a></sup> In 1986 <a href="/wiki/Hewlett_Packard" class="mw-redirect" title="Hewlett Packard">Hewlett Packard</a> started using an early implementation of their <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a> in some of their computers.<sup id="cite_ref-Gov239_11-2" class="reference"><a href="#cite_note-Gov239-11">&#91;11&#93;</a></sup> In the meantime, the <a href="/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a> effort had become so well known that it eventually became the name for the entire concept and in 1987 <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a> began shipping systems with the <a href="/wiki/SPARC" title="SPARC">SPARC</a> processor, directly based on the Berkeley RISC-II system.<sup id="cite_ref-Gov239_11-3" class="reference"><a href="#cite_note-Gov239-11">&#91;11&#93;</a></sup><sup id="cite_ref-19" class="reference"><a href="#cite_note-19">&#91;19&#93;</a></sup>
</p><p>The US government Committee on Innovations in Computing and Communications credits the acceptance of the viability of the RISC concept to the success of the SPARC system.<sup id="cite_ref-Gov239_11-4" class="reference"><a href="#cite_note-Gov239-11">&#91;11&#93;</a></sup> The success of SPARC renewed interest within IBM, which released new RISC systems by 1990 and by 1995 RISC processors were the foundation of a $15 billion server industry.<sup id="cite_ref-Gov239_11-5" class="reference"><a href="#cite_note-Gov239-11">&#91;11&#93;</a></sup>
</p><p>Since 2010 a new <a href="/wiki/Open-source_model" title="Open-source model">open source</a> <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architecture</a> (ISA), <a href="/wiki/RISC-V" title="RISC-V">RISC-V</a>, has been under development at the University of California, Berkeley, for research purposes and as a free alternative to proprietary ISAs. As of 2014, version 2 of the <a href="/wiki/User_space" title="User space">user space</a> ISA is fixed.<sup id="cite_ref-20" class="reference"><a href="#cite_note-20">&#91;20&#93;</a></sup>  The ISA is designed to be extensible from a barebones core sufficient for a small embedded processor to supercomputer and cloud computing use with standard and chip designer defined extensions and coprocessors. It has been tested in silicon design with the ROCKET <a href="/wiki/System_on_a_chip" class="mw-redirect" title="System on a chip">SoC</a> which is also available as an open-source processor generator in the CHISEL language.
</p>
<h2><span class="mw-headline" id="Characteristics_and_design_philosophy">Characteristics and design philosophy</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit&amp;section=2" title="Edit section: Characteristics and design philosophy">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="box-More_citations_needed_section plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><a href="/wiki/File:Question_book-new.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" srcset="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>needs additional citations for <a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>.<span class="hide-when-compact"> Please help <a class="external text" href="https://en.wikipedia.org/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit">improve this article</a> by <a href="/wiki/Help:Introduction_to_referencing_with_Wiki_Markup/1" title="Help:Introduction to referencing with Wiki Markup/1">adding citations to reliable sources</a>. Unsourced material may be challenged and removed.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="//www.google.com/search?as_eq=wikipedia&amp;q=%22Reduced+instruction+set+computer%22">"Reduced instruction set computer"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="//www.google.com/search?tbm=nws&amp;q=%22Reduced+instruction+set+computer%22+-wikipedia">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//www.google.com/search?&amp;q=%22Reduced+instruction+set+computer%22+site:news.google.com/newspapers&amp;source=newspapers">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//www.google.com/search?tbs=bks:1&amp;q=%22Reduced+instruction+set+computer%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//scholar.google.com/scholar?q=%22Reduced+instruction+set+computer%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22Reduced+instruction+set+computer%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <small class="date-container"><i>(<span class="date">March 2012</span>)</i></small><small class="hide-when-compact"><i> (<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<div role="note" class="hatnote navigation-not-searchable">Further information: <a href="/wiki/Processor_design" title="Processor design">Processor design</a></div>
<h3><span class="mw-headline" id="Instruction_set_philosophy">Instruction set philosophy</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit&amp;section=3" title="Edit section: Instruction set philosophy">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A common misunderstanding of the phrase "reduced instruction set computer" is the mistaken idea that instructions are simply eliminated, resulting in a smaller set of instructions.<sup id="cite_ref-esponda_2-1" class="reference"><a href="#cite_note-esponda-2">&#91;2&#93;</a></sup>
In fact, over the years, RISC instruction sets have grown in size, and today many of them have a larger set of instructions than many CISC CPUs.<sup id="cite_ref-21" class="reference"><a href="#cite_note-21">&#91;21&#93;</a></sup><sup id="cite_ref-22" class="reference"><a href="#cite_note-22">&#91;22&#93;</a></sup> Some RISC processors such as the <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a> have instruction sets as large as the CISC <a href="/wiki/IBM_System/370" title="IBM System/370">IBM System/370</a>, for example; conversely, the DEC <a href="/wiki/PDP-8" title="PDP-8">PDP-8</a>—clearly a CISC CPU because many of its instructions involve multiple memory accesses—has only 8 basic instructions and a few extended instructions.<sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="IS size is highly dependent on the functionality, which may grow along with number of instructions. (April 2019)">clarification needed</span></a></i>&#93;</sup><sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (May 2013)">citation needed</span></a></i>&#93;</sup>
</p><p>The term "reduced" in that phrase was intended to describe the fact that the amount of work any single instruction accomplishes is reduced—at most a single data memory cycle—compared to the "complex instructions" of CISC CPUs that may require dozens of data memory cycles in order to execute a single instruction.<sup id="cite_ref-23" class="reference"><a href="#cite_note-23">&#91;23&#93;</a></sup> In particular, RISC processors typically have separate instructions for I/O and data processing.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (May 2013)">citation needed</span></a></i>&#93;</sup>
</p><p>The term <a href="/wiki/Load/store_architecture" class="mw-redirect" title="Load/store architecture">load/store architecture</a> is sometimes preferred.
</p>
<h3><span class="mw-headline" id="Instruction_format">Instruction format</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit&amp;section=4" title="Edit section: Instruction format">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Most RISC architectures have fixed-length instructions (commonly 32 bits) and a simple encoding, which simplifies fetch, decode, and issue logic considerably. One drawback of 32-bit instructions is reduced code density, which is more adverse a characteristic in embedded computing than it is in the workstation and server markets RISC architectures were originally designed to serve. To address this problem, several architectures, such as <a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a>, <a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a>, <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a>, <a href="/wiki/RISC-V" title="RISC-V">RISC-V</a>, and the <a href="/wiki/Adapteva" title="Adapteva">Adapteva Epiphany</a>, have an optional short, feature-reduced instruction format or instruction compression feature. The <a href="/wiki/SuperH#SH5" title="SuperH">SH5</a> also follows this pattern, albeit having evolved in the opposite direction, having added longer media instructions to an original 16-bit encoding.
</p>
<h3><span class="mw-headline" id="Hardware_utilization">Hardware utilization</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit&amp;section=5" title="Edit section: Hardware utilization">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>For any given level of general performance, a RISC chip will typically have far fewer <a href="/wiki/Transistor" title="Transistor">transistors</a> dedicated to the core logic which originally allowed designers to increase the size of the register set and increase internal parallelism.
</p><p>Other features of RISC architectures include:
</p>
<ul><li>Processor average throughput nears 1 <a href="/wiki/Instruction_per_cycle" class="mw-redirect" title="Instruction per cycle">instruction per cycle</a></li>
<li>Uniform instruction format, using single word with the <a href="/wiki/Opcode" title="Opcode">opcode</a> in the same bit positions for simpler decoding</li>
<li>All <a href="/wiki/General_purpose_register" class="mw-redirect" title="General purpose register">general purpose registers</a> can be used equally as source/destination in all instructions, simplifying compiler design (<a href="/wiki/Floating_point" class="mw-redirect" title="Floating point">floating point</a> registers are often kept separate)</li>
<li>Simple <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a> with complex addressing performed by instruction sequences</li>
<li>Few <a href="/wiki/Data_type" title="Data type">data types</a> in hardware (no <a href="/wiki/Byte" title="Byte">byte</a> <a href="/wiki/String_(computer_science)" title="String (computer science)">string</a> or <a href="/wiki/Binary-coded_decimal" title="Binary-coded decimal">BCD</a>, for example)</li></ul>
<p>RISC designs are also more likely to feature a <a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard memory model</a>, where the instruction stream and the data stream are conceptually separated; this means that modifying the memory where code is held might not have any effect on the instructions executed by the processor (because the CPU has a separate instruction and data <a href="/wiki/CPU_cache" title="CPU cache">cache</a>), at least until a special synchronization instruction is issued. On the upside, this allows both caches to be accessed simultaneously, which can often improve performance.
</p><p>Many early RISC designs also shared the characteristic of having a <a href="/wiki/Branch_delay_slot" class="mw-redirect" title="Branch delay slot">branch delay slot</a>, an instruction space immediately following a jump or branch. The instruction in this space is executed, whether or not the branch is taken (in other words the effect of the branch is delayed). This instruction keeps the <a href="/wiki/Arithmetic_and_logical_unit" class="mw-redirect" title="Arithmetic and logical unit">ALU</a> of the CPU busy for the extra time normally needed to perform a branch. Nowadays the branch delay slot is considered an unfortunate side effect of a particular strategy for implementing some RISC designs, and modern RISC designs generally do away with it (such as <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a> and more recent versions of SPARC and MIPS).<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (June 2011)">citation needed</span></a></i>&#93;</sup>
</p><p>Some aspects attributed to the first RISC-<i>labeled</i> designs around 1975 include the observations that the memory-restricted <a href="/wiki/Compiler" title="Compiler">compilers</a> of the time were often unable to take advantage of features intended to facilitate <i>manual</i> assembly coding, and that complex <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a> take many cycles to perform due to the required additional memory accesses. It was argued that such functions would be better performed by sequences of simpler instructions if this could yield implementations small enough to leave room for many registers, reducing the number of slow memory accesses. In these simple designs, most instructions are of uniform length and similar structure, arithmetic operations are restricted to CPU registers and only separate <i>load</i> and <i>store</i> instructions access memory. These properties enable a better balancing of <a href="/wiki/Instruction_pipeline" class="mw-redirect" title="Instruction pipeline">pipeline stages</a> than before, making RISC pipelines significantly more efficient and allowing higher <a href="/wiki/Clock_frequency" class="mw-redirect" title="Clock frequency">clock frequencies</a>.
</p><p>Yet another impetus of both RISC and other designs came from practical measurements on real-world programs. <a href="/wiki/Andrew_S._Tanenbaum" title="Andrew S. Tanenbaum">Andrew Tanenbaum</a> summed up many of these, demonstrating that processors often had oversized immediates. For instance, he showed that 98% of all the constants in a program would fit in 13 <a href="/wiki/Bit" title="Bit">bits</a>, yet many CPU designs dedicated 16 or 32 bits to store them. This suggests that, to reduce the number of memory accesses, a fixed length machine could store constants in unused bits of the instruction word itself, so that they would be immediately ready when the CPU needs them (much like immediate addressing in a conventional design). This required small <a href="/wiki/Opcode" title="Opcode">opcodes</a> in order to leave room for a reasonably sized constant in a 32-bit instruction word.
</p><p>Since many real-world programs spend most of their time executing simple operations, some researchers decided to focus on making those operations as fast as possible. The <a href="/wiki/Clock_rate" title="Clock rate">clock rate</a> of a CPU is limited by the time it takes to execute the slowest <i>sub-operation</i> of any instruction; decreasing that cycle-time often accelerates the execution of other instructions.<sup id="cite_ref-24" class="reference"><a href="#cite_note-24">&#91;24&#93;</a></sup> The focus on "reduced instructions" led to the resulting machine being called a "reduced instruction set computer" (RISC). The goal was to make instructions so simple that they could <i>easily</i> be <a href="/wiki/Pipeline_(computing)" title="Pipeline (computing)">pipelined</a>, in order to achieve a <i>single clock</i> throughput at <i>high frequencies</i>.
</p><p>Later, it was noted that one of the most significant characteristics of RISC processors was that external memory was only accessible by a <i>load</i> or <i>store</i> instruction. All other instructions were limited to internal registers. This simplified many aspects of processor design: allowing instructions to be fixed-length, simplifying pipelines, and isolating the logic for dealing with the delay in completing a memory access (cache miss, etc.) to only two instructions. This led to RISC designs being referred to as <i>load/store</i> architectures.<sup id="cite_ref-25" class="reference"><a href="#cite_note-25">&#91;25&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Comparison_to_other_architectures">Comparison to other architectures</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit&amp;section=6" title="Edit section: Comparison to other architectures">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Some CPUs have been specifically designed to have a very small set of instructions &#8211; but these designs are very different from classic RISC designs, so they have been given other names such as <a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">minimal instruction set computer</a> (MISC) or <a href="/wiki/Transport_triggered_architecture" title="Transport triggered architecture">transport triggered architecture</a> (TTA).
</p><p>RISC architectures have traditionally had few successes in the desktop PC and commodity server markets, where the <a href="/wiki/X86" title="X86">x86</a>-based platforms remain the dominant processor architecture. However, this may change, as ARM-based processors are being developed for higher performance systems.<sup id="cite_ref-26" class="reference"><a href="#cite_note-26">&#91;26&#93;</a></sup> Manufacturers including <a href="/wiki/Cavium" title="Cavium">Cavium</a>, AMD, and <a href="/wiki/Qualcomm" title="Qualcomm">Qualcomm</a> have released server processors based on the ARM architecture.<sup id="cite_ref-27" class="reference"><a href="#cite_note-27">&#91;27&#93;</a></sup><sup id="cite_ref-28" class="reference"><a href="#cite_note-28">&#91;28&#93;</a></sup> ARM is further partnered with <a href="/wiki/Cray" title="Cray">Cray</a> in 2017 to produce an ARM-based supercomputer.<sup id="cite_ref-29" class="reference"><a href="#cite_note-29">&#91;29&#93;</a></sup> On the desktop, Microsoft announced that it planned to support the PC version of <a href="/wiki/Windows_10" title="Windows 10">Windows 10</a> on <a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Qualcomm Snapdragon</a>-based devices in 2017 as part of its partnership with Qualcomm. These devices will support x86-based Win32 software via an x86 processor <a href="/wiki/Emulator" title="Emulator">emulator</a>.<sup id="cite_ref-verge-w10armsoftware_30-0" class="reference"><a href="#cite_note-verge-w10armsoftware-30">&#91;30&#93;</a></sup> 
</p><p>Outside of the desktop arena, however, the ARM RISC architecture is in widespread use in smartphones, tablets and many forms of embedded device. It is also the case that since the Pentium Pro (P6), Intel has been using an internal RISC processor core for its processors.<sup id="cite_ref-31" class="reference"><a href="#cite_note-31">&#91;31&#93;</a></sup>
</p><p>While early RISC designs differed significantly from contemporary CISC designs, by 2000 the highest-performing CPUs in the RISC line were almost indistinguishable from the highest-performing CPUs in the CISC line.<sup id="cite_ref-32" class="reference"><a href="#cite_note-32">&#91;32&#93;</a></sup><sup id="cite_ref-33" class="reference"><a href="#cite_note-33">&#91;33&#93;</a></sup><sup id="cite_ref-34" class="reference"><a href="#cite_note-34">&#91;34&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Use_of_RISC_architectures">Use of RISC architectures</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit&amp;section=7" title="Edit section: Use of RISC architectures">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>RISC architectures are now used across a range of platforms, from smartphones and <a href="/wiki/Tablet_computer" title="Tablet computer">tablet computers</a> to some of the world's fastest <a href="/wiki/Supercomputer" title="Supercomputer">supercomputers</a> such as <a href="/wiki/Summit_(supercomputer)" title="Summit (supercomputer)">Summit</a>, the fastest on the <a href="/wiki/TOP500" title="TOP500">TOP500</a> list as of November&#160;2018<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit">&#91;update&#93;</a></sup>.<sup id="cite_ref-top500-november-2018_35-0" class="reference"><a href="#cite_note-top500-november-2018-35">&#91;35&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Low-end_and_mobile_systems">Low-end and mobile systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit&amp;section=8" title="Edit section: Low-end and mobile systems">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>By the beginning of the 21st century, the majority of low-end and mobile systems relied on RISC architectures.<sup id="cite_ref-36" class="reference"><a href="#cite_note-36">&#91;36&#93;</a></sup> Examples include:
</p>
<ul><li>The <a href="/wiki/ARM_architecture" title="ARM architecture">ARM architecture</a> dominates the market for low power and low cost embedded systems (typically 200–1800&#160;MHz in 2014). It is used in a number of systems such as most <a href="/wiki/Android_(operating_system)" title="Android (operating system)">Android</a>-based systems, the Apple <a href="/wiki/IPhone" title="IPhone">iPhone</a> and <a href="/wiki/IPad" title="IPad">iPad</a>, Microsoft <a href="/wiki/Windows_Phone" title="Windows Phone">Windows Phone</a> (former <a href="/wiki/Windows_Mobile" title="Windows Mobile">Windows Mobile</a>), <a href="/wiki/BlackBerry_Limited" title="BlackBerry Limited">RIM</a> devices, Nintendo <a href="/wiki/Game_Boy_Advance" title="Game Boy Advance">Game Boy Advance</a>, <a href="/wiki/Nintendo_DS" title="Nintendo DS">DS</a>, <a href="/wiki/Nintendo_3DS" title="Nintendo 3DS">3DS</a> and <a href="/wiki/Nintendo_Switch" title="Nintendo Switch">Switch</a>, <a href="/wiki/Raspberry_Pi" title="Raspberry Pi">Raspberry Pi</a>, etc.</li>
<li><a href="/wiki/IBM" title="IBM">IBM</a>'s <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a> was used in the <a href="/wiki/GameCube" title="GameCube">GameCube</a>, <a href="/wiki/Wii" title="Wii">Wii</a>, <a href="/wiki/PlayStation_3" title="PlayStation 3">PlayStation 3</a>, <a href="/wiki/Xbox_360" title="Xbox 360">Xbox 360</a> and <a href="/wiki/Wii_U" title="Wii U">Wii U</a> gaming consoles.</li>
<li>The <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> line (at one point used in many <a href="/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a> computers) was used in the <a href="/wiki/PlayStation_(console)" title="PlayStation (console)">PlayStation</a>, <a href="/wiki/PlayStation_2" title="PlayStation 2">PlayStation 2</a>, <a href="/wiki/Nintendo_64" title="Nintendo 64">Nintendo 64</a>, <a href="/wiki/PlayStation_Portable" title="PlayStation Portable">PlayStation Portable</a> game consoles, and <a href="/wiki/Residential_gateway" title="Residential gateway">residential gateways</a> like <a href="/wiki/Linksys_WRT54G_series" title="Linksys WRT54G series">Linksys WRT54G series</a>.</li>
<li><a href="/wiki/Hitachi,_Ltd." class="mw-redirect" title="Hitachi, Ltd.">Hitachi</a>'s <a href="/wiki/SuperH" title="SuperH">SuperH</a>, originally in wide use in the <a href="/wiki/Sega" title="Sega">Sega</a> <a href="/wiki/32X" title="32X">Super 32X</a>, <a href="/wiki/Sega_Saturn" title="Sega Saturn">Saturn</a> and <a href="/wiki/Dreamcast" title="Dreamcast">Dreamcast</a>, now developed and sold by <a href="/wiki/Renesas" class="mw-redirect" title="Renesas">Renesas</a> as the <a href="/wiki/SuperH" title="SuperH">SH4</a>.</li>
<li><a href="/wiki/Atmel_AVR" class="mw-redirect" title="Atmel AVR">Atmel AVR</a> used in a variety of products ranging from <a href="/wiki/Xbox_(console)" title="Xbox (console)">Xbox</a> handheld controllers and the <a href="/wiki/Arduino" title="Arduino">Arduino</a> open-source microcontroller platform to <a href="/wiki/BMW" title="BMW">BMW</a> cars.</li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a>, the <a href="/wiki/Open-source_model" title="Open-source model">open-source</a> fifth Berkeley RISC ISA, with 32- or 64-bit <a href="/wiki/Virtual_address_space" title="Virtual address space">address spaces</a>, a small core integer instruction set, and an experimental "Compressed" ISA for code density and designed for standard and special purpose extensions.</li></ul>
<h3><span id="Workstations.2C_servers.2C_and_supercomputers"></span><span class="mw-headline" id="Workstations,_servers,_and_supercomputers">Workstations, servers, and supercomputers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit&amp;section=9" title="Edit section: Workstations, servers, and supercomputers">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li><a href="/wiki/MIPS_Technologies" title="MIPS Technologies">MIPS</a>, by <a href="/wiki/Silicon_Graphics" title="Silicon Graphics">Silicon Graphics</a> (ceased making MIPS-based systems in 2006).</li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a>, by <a href="/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle</a> (previously <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a>), and <a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a>.</li>
<li><a href="/wiki/IBM" title="IBM">IBM</a>'s <a href="/wiki/IBM_POWER_instruction_set_architecture" title="IBM POWER instruction set architecture">IBM POWER instruction set architecture</a>, <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a>, and <a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a>, most famously known for its use on many Macintosh computer models until late 2005, and in many of IBM's supercomputers, mid-range servers and workstations.</li>
<li><a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a>'s <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>, also known as HP-PA (discontinued at the end of 2008).</li>
<li><a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a>, used in <a href="/wiki/Single-board_computer" title="Single-board computer">single-board computers</a>, workstations, servers and supercomputers from <a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a>, then  <a href="/wiki/Compaq" title="Compaq">Compaq</a> and finally <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">HP</a> (discontinued as of 2007).</li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a>, the <a href="/wiki/Open-source_model" title="Open-source model">open source</a> fifth Berkeley RISC ISA, with 64- or 128-bit <a href="/wiki/Virtual_address_space" title="Virtual address space">address spaces</a>, and the integer core extended with floating point, <a href="/wiki/Atomic_operations_(computing)" class="mw-redirect" title="Atomic operations (computing)">atomics</a> and <a href="/wiki/Vector_processor" title="Vector processor">vector processing</a>, and designed to be extended with instructions for networking, I/O, and data processing. A 64-bit superscalar design, "Rocket", is available for download.</li></ul>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit&amp;section=10" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="/wiki/Addressing_mode" title="Addressing mode">Addressing mode</a></li>
<li><a href="/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a></li>
<li><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">Complex instruction set computer</a></li>
<li><a href="/wiki/Computer_architecture" title="Computer architecture">Computer architecture</a></li>
<li><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction set architecture</a></li>
<li><a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">Minimal instruction set computer</a></li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit&amp;section=11" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><cite class="citation web">Berezinski, John. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170228123914/http://faculty.cs.niu.edu/~berezin/463/lec/05/risc03.html">"RISC — Reduced instruction set computer"</a>. Department of Computer Science, Northern Illinois University. Archived from <a rel="nofollow" class="external text" href="http://faculty.cs.niu.edu/~berezin/463/lec/05/risc03.html">the original</a> on 28 February 2017.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=RISC+%E2%80%94+Reduced+instruction+set+computer&amp;rft.pub=Department+of+Computer+Science%2C+Northern+Illinois+University&amp;rft.aulast=Berezinski&amp;rft.aufirst=John&amp;rft_id=http%3A%2F%2Ffaculty.cs.niu.edu%2F~berezin%2F463%2Flec%2F05%2Frisc03.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r935243608">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}</style></span>
</li>
<li id="cite_note-esponda-2"><span class="mw-cite-backlink">^ <a href="#cite_ref-esponda_2-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-esponda_2-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation book">Esponda, Margarita; Rojas, Ra'ul (September 1991). <a rel="nofollow" class="external text" href="http://www.inf.fu-berlin.de/lehre/WS94/RA/RISC-9.html">"Section 2: The confusion around the RISC concept"</a>. <i>The RISC Concept — A Survey of Implementations</i>. Freie Universitat Berlin. B-91-12.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Section+2%3A+The+confusion+around+the+RISC+concept&amp;rft.btitle=The+RISC+Concept+%E2%80%94+A+Survey+of+Implementations&amp;rft.pub=Freie+Universitat+Berlin&amp;rft.date=1991-09&amp;rft.aulast=Esponda&amp;rft.aufirst=Margarita&amp;rft.au=Rojas%2C+Ra%27ul&amp;rft_id=http%3A%2F%2Fwww.inf.fu-berlin.de%2Flehre%2FWS94%2FRA%2FRISC-9.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Flynn54-3"><span class="mw-cite-backlink">^ <a href="#cite_ref-Flynn54_3-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Flynn54_3-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation book"><a href="/wiki/Michael_J._Flynn" title="Michael J. Flynn">Flynn, Michael J.</a> (1995). <i>Computer architecture: pipelined and parallel processor design</i>. pp.&#160;54–56. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0867202041" title="Special:BookSources/0867202041"><bdi>0867202041</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Computer+architecture%3A+pipelined+and+parallel+processor+design&amp;rft.pages=54-56&amp;rft.date=1995&amp;rft.isbn=0867202041&amp;rft.aulast=Flynn&amp;rft.aufirst=Michael+J.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-top500-november-2019-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-top500-november-2019_4-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.top500.org/lists/2019/11/">"Top 500 The List: November 2019"</a>. <i>TOP 500</i><span class="reference-accessdate">. Retrieved <span class="nowrap">12 December</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TOP+500&amp;rft.atitle=Top+500+The+List%3A+November+2019&amp;rft_id=https%3A%2F%2Fwww.top500.org%2Flists%2F2019%2F11%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><cite id="CITEREFDoran2005" class="citation"><a href="/wiki/Robert_W._Doran" title="Robert W. Doran">Doran, Robert</a> (2005), "Computer architecture and the ACE computers",  in <a href="/wiki/Jack_Copeland" title="Jack Copeland">Copeland, Jack</a> (ed.), <i>Alan Turing's Electronic Brain: The Struggle to Build the ACE, the World's Fastest Computer</i>, Oxford: Oxford University Press, <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0199609154" title="Special:BookSources/978-0199609154"><bdi>978-0199609154</bdi></a></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Computer+architecture+and+the+ACE+computers&amp;rft.btitle=Alan+Turing%27s+Electronic+Brain%3A+The+Struggle+to+Build+the+ACE%2C+the+World%27s+Fastest+Computer&amp;rft.place=Oxford&amp;rft.pub=Oxford+University+Press&amp;rft.date=2005&amp;rft.isbn=978-0199609154&amp;rft.aulast=Doran&amp;rft.aufirst=Robert&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Fisher55-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-Fisher55_6-0">^</a></b></span> <span class="reference-text"><cite class="citation book">Fisher, Joseph A.; Faraboschi, Paolo; Young, Cliff (2005). <i>Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools</i>. p.&#160;55. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/1558607668" title="Special:BookSources/1558607668"><bdi>1558607668</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Embedded+Computing%3A+A+VLIW+Approach+to+Architecture%2C+Compilers+and+Tools&amp;rft.pages=55&amp;rft.date=2005&amp;rft.isbn=1558607668&amp;rft.aulast=Fisher&amp;rft.aufirst=Joseph+A.&amp;rft.au=Faraboschi%2C+Paolo&amp;rft.au=Young%2C+Cliff&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-coinrisk-7"><span class="mw-cite-backlink">^ <a href="#cite_ref-coinrisk_7-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-coinrisk_7-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation book">Reilly, Edwin D. (2003). <span class="cs1-lock-registration" title="Free registration required"><a rel="nofollow" class="external text" href="https://archive.org/details/milestonesincomp0000reil"><i>Milestones in computer science and information technology</i></a></span>. pp.&#160;<a rel="nofollow" class="external text" href="https://archive.org/details/milestonesincomp0000reil/page/50">50</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/1-57356-521-0" title="Special:BookSources/1-57356-521-0"><bdi>1-57356-521-0</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Milestones+in+computer+science+and+information+technology&amp;rft.pages=50&amp;rft.date=2003&amp;rft.isbn=1-57356-521-0&amp;rft.aulast=Reilly&amp;rft.aufirst=Edwin+D.&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fmilestonesincomp0000reil&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><cite class="citation book">Grishman, Ralph (1974). <i>Assembly Language Programming for the Control Data 6000 Series and the Cyber 70 Series</i>. Algorithmics Press. p.&#160;12. <a href="/wiki/OCLC" title="OCLC">OCLC</a>&#160;<a rel="nofollow" class="external text" href="//www.worldcat.org/oclc/425963232">425963232</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Assembly+Language+Programming+for+the+Control+Data+6000+Series+and+the+Cyber+70+Series&amp;rft.pages=12&amp;rft.pub=Algorithmics+Press&amp;rft.date=1974&amp;rft_id=info%3Aoclcnum%2F425963232&amp;rft.aulast=Grishman&amp;rft.aufirst=Ralph&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><cite class="citation book">Dongarra, Jack J.;  et al. (1987). <i>Numerical Linear Algebra on High-Performance Computers</i>. p.&#160;6. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-89871-428-1" title="Special:BookSources/0-89871-428-1"><bdi>0-89871-428-1</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Numerical+Linear+Algebra+on+High-Performance+Computers&amp;rft.pages=6&amp;rft.date=1987&amp;rft.isbn=0-89871-428-1&amp;rft.aulast=Dongarra&amp;rft.aufirst=Jack+J.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><cite class="citation book">Šilc, Jurij; Robič, Borut; Ungerer, Theo (1999). <i>Processor architecture: from dataflow to superscalar and beyond</i>. p.&#160;33. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/3-540-64798-8" title="Special:BookSources/3-540-64798-8"><bdi>3-540-64798-8</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Processor+architecture%3A+from+dataflow+to+superscalar+and+beyond&amp;rft.pages=33&amp;rft.date=1999&amp;rft.isbn=3-540-64798-8&amp;rft.aulast=%C5%A0ilc&amp;rft.aufirst=Jurij&amp;rft.au=Robi%C4%8D%2C+Borut&amp;rft.au=Ungerer%2C+Theo&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Gov239-11"><span class="mw-cite-backlink">^ <a href="#cite_ref-Gov239_11-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Gov239_11-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Gov239_11-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-Gov239_11-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-Gov239_11-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-Gov239_11-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text"><i>Funding a Revolution: Government Support for Computing Research</i> by Committee on Innovations in Computing and Communications 1999 <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/><a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-309-06278-0" title="Special:BookSources/0-309-06278-0">0-309-06278-0</a> page 239</span>
</li>
<li id="cite_note-Jari40-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-Jari40_12-0">^</a></b></span> <span class="reference-text"><cite id="CITEREFNurmi2007" class="citation book">Nurmi, Jari (2007). <i>Processor design: system-on-chip computing for ASICs and FPGAs</i>. pp.&#160;40–43. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-4020-5529-4" title="Special:BookSources/978-1-4020-5529-4"><bdi>978-1-4020-5529-4</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Processor+design%3A+system-on-chip+computing+for+ASICs+and+FPGAs&amp;rft.pages=40-43&amp;rft.date=2007&amp;rft.isbn=978-1-4020-5529-4&amp;rft.aulast=Nurmi&amp;rft.aufirst=Jari&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><cite class="citation book">Hill, Mark Donald; <a href="/wiki/Norman_Jouppi" title="Norman Jouppi">Jouppi, Norman Paul</a>; Sohi, Gurindar (1999). <i>Readings in computer architecture</i>. pp.&#160;252–4. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/1-55860-539-8" title="Special:BookSources/1-55860-539-8"><bdi>1-55860-539-8</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Readings+in+computer+architecture&amp;rft.pages=252-4&amp;rft.date=1999&amp;rft.isbn=1-55860-539-8&amp;rft.aulast=Hill&amp;rft.aufirst=Mark+Donald&amp;rft.au=Jouppi%2C+Norman+Paul&amp;rft.au=Sohi%2C+Gurindar&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-PattersonDitzel-14"><span class="mw-cite-backlink">^ <a href="#cite_ref-PattersonDitzel_14-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-PattersonDitzel_14-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-PattersonDitzel_14-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation journal"><a href="/wiki/David_Patterson_(scientist)" class="mw-redirect" title="David Patterson (scientist)">Patterson, D. A.</a>; <a href="/w/index.php?title=David_Ditzel&amp;action=edit&amp;redlink=1" class="new" title="David Ditzel (page does not exist)">Ditzel, D. R.</a> (1980). "The case for the reduced instruction set computer". <i><a href="/w/index.php?title=ACM_SIGARCH_Computer_Architecture_News&amp;action=edit&amp;redlink=1" class="new" title="ACM SIGARCH Computer Architecture News (page does not exist)">ACM SIGARCH Computer Architecture News</a></i>. <b>8</b> (6): 25–33. <a href="/wiki/CiteSeerX" title="CiteSeerX">CiteSeerX</a>&#160;<span class="cs1-lock-free" title="Freely accessible"><a rel="nofollow" class="external text" href="//citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.68.9623">10.1.1.68.9623</a></span>. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1145%2F641914.641917">10.1145/641914.641917</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=ACM+SIGARCH+Computer+Architecture+News&amp;rft.atitle=The+case+for+the+reduced+instruction+set+computer&amp;rft.volume=8&amp;rft.issue=6&amp;rft.pages=25-33&amp;rft.date=1980&amp;rft_id=%2F%2Fciteseerx.ist.psu.edu%2Fviewdoc%2Fsummary%3Fdoi%3D10.1.1.68.9623&amp;rft_id=info%3Adoi%2F10.1145%2F641914.641917&amp;rft.aulast=Patterson&amp;rft.aufirst=D.+A.&amp;rft.au=Ditzel%2C+D.+R.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-PattersonSequin-15"><span class="mw-cite-backlink">^ <a href="#cite_ref-PattersonSequin_15-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-PattersonSequin_15-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-PattersonSequin_15-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation conference">Patterson, David A.; Sequin, Carlo H. (1981). <a rel="nofollow" class="external text" href="http://dl.acm.org/citation.cfm?id=801895&amp;CFID=730308602&amp;CFTOKEN=83826969"><i>RISC I: A Reduced Instruction Set VLSI Computer</i></a>. 8th annual symposium on Computer Architecture. Minneapolis, MN, USA. pp.&#160;443–457. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1145%2F285930.285981">10.1145/285930.285981</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=RISC+I%3A+A+Reduced+Instruction+Set+VLSI+Computer&amp;rft.place=Minneapolis%2C+MN%2C+USA&amp;rft.pages=443-457&amp;rft.date=1981&amp;rft_id=info%3Adoi%2F10.1145%2F285930.285981&amp;rft.aulast=Patterson&amp;rft.aufirst=David+A.&amp;rft.au=Sequin%2C+Carlo+H.&amp;rft_id=http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%3D801895%26CFID%3D730308602%26CFTOKEN%3D83826969&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/> As <a rel="nofollow" class="external text" href="https://pdfs.semanticscholar.org/9a8a/859d1a9352e13e7fa4fc9e66f1de7066a9c9.pdf">PDF</a></span>
</li>
<li id="cite_note-Sequin1-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-Sequin1_16-0">^</a></b></span> <span class="reference-text"><cite class="citation conference">Sequin, Carlo; Patterson, David (July 1982). <a rel="nofollow" class="external text" href="http://www.eecs.berkeley.edu/Pubs/TechRpts/1982/CSD-82-106.pdf"><i>Design and Implementation of RISC I</i></a> <span class="cs1-format">(PDF)</span>. Advanced Course on VLSI Architecture. University of Bristol. CSD-82-106.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=Design+and+Implementation+of+RISC+I&amp;rft.place=University+of+Bristol&amp;rft.date=1982-07&amp;rft.aulast=Sequin&amp;rft.aufirst=Carlo&amp;rft.au=Patterson%2C+David&amp;rft_id=http%3A%2F%2Fwww.eecs.berkeley.edu%2FPubs%2FTechRpts%2F1982%2FCSD-82-106.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-mipsx-17"><span class="mw-cite-backlink">^ <a href="#cite_ref-mipsx_17-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-mipsx_17-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-mipsx_17-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-mipsx_17-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><cite class="citation book">Chow, Paul (1989). <i>The MIPS-X RISC microprocessor</i>. pp.&#160;xix–xx. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-7923-9045-8" title="Special:BookSources/0-7923-9045-8"><bdi>0-7923-9045-8</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+MIPS-X+RISC+microprocessor&amp;rft.pages=xix-xx&amp;rft.date=1989&amp;rft.isbn=0-7923-9045-8&amp;rft.aulast=Chow&amp;rft.aufirst=Paul&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Jari52-18"><span class="mw-cite-backlink">^ <a href="#cite_ref-Jari52_18-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Jari52_18-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a href="#CITEREFNurmi2007">Nurmi 2007</a>, pp.&#160;52–53</span>
</li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text"><cite class="citation book">Tucker, Allen B. (2004). <i>Computer science handbook</i>. pp.&#160;100–6. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/1-58488-360-X" title="Special:BookSources/1-58488-360-X"><bdi>1-58488-360-X</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Computer+science+handbook&amp;rft.pages=100-6&amp;rft.date=2004&amp;rft.isbn=1-58488-360-X&amp;rft.aulast=Tucker&amp;rft.aufirst=Allen+B.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><cite class="citation web">Waterman, Andrew; Lee, Yunsup; Patterson, David A.; Asanovi, Krste. <a rel="nofollow" class="external text" href="http://riscv.org/download.html#tab_isaspec">"The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA version 2 (Technical Report EECS-2014-54)"</a>. University of California, Berkeley<span class="reference-accessdate">. Retrieved <span class="nowrap">26 December</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+RISC-V+Instruction+Set+Manual%2C+Volume+I%3A+Base+User-Level+ISA+version+2+%28Technical+Report+EECS-2014-54%29&amp;rft.pub=University+of+California%2C+Berkeley&amp;rft.aulast=Waterman&amp;rft.aufirst=Andrew&amp;rft.au=Lee%2C+Yunsup&amp;rft.au=Patterson%2C+David+A.&amp;rft.au=Asanovi%2C+Krste&amp;rft_id=http%3A%2F%2Friscv.org%2Fdownload.html%23tab_isaspec&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text">
[<cite class="citation web">Stokes, Jon "Hannibal". <a rel="nofollow" class="external text" href="https://arstechnica.com/cpu/4q99/risc-cisc/rvc-5.html#Branch">"RISC vs. CISC: the Post-RISC Era"</a>. <a href="/wiki/Arstechnica" class="mw-redirect" title="Arstechnica">Arstechnica</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=RISC+vs.+CISC%3A+the+Post-RISC+Era&amp;rft.pub=Arstechnica&amp;rft.aulast=Stokes&amp;rft.aufirst=Jon+%22Hannibal%22&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fcpu%2F4q99%2Frisc-cisc%2Frvc-5.html%23Branch&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text">
<cite class="citation news">Borrett, Lloyd (June 1991). <a rel="nofollow" class="external text" href="http://www.borrett.id.au/computing/art-1991-06-02.htm">"RISC versus CISC"</a>. <i>Australian Personal Computer</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Australian+Personal+Computer&amp;rft.atitle=RISC+versus+CISC&amp;rft.date=1991-06&amp;rft.aulast=Borrett&amp;rft.aufirst=Lloyd&amp;rft_id=http%3A%2F%2Fwww.borrett.id.au%2Fcomputing%2Fart-1991-06-02.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><cite id="CITEREFDandamudi2005" class="citation book">Dandamudi, Sivarama P. (2005). "Ch. 3: RISC Principles". <i>Guide to RISC Processors for Programmers and Engineers</i>. Springer. pp.&#160;39–44. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1007%2F0-387-27446-4_3">10.1007/0-387-27446-4_3</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-387-21017-9" title="Special:BookSources/978-0-387-21017-9"><bdi>978-0-387-21017-9</bdi></a>. <q>the main goal was not to reduce the number of instructions, but the complexity</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Ch.+3%3A+RISC+Principles&amp;rft.btitle=Guide+to+RISC+Processors+for+Programmers+and+Engineers&amp;rft.pages=39-44&amp;rft.pub=Springer&amp;rft.date=2005&amp;rft_id=info%3Adoi%2F10.1007%2F0-387-27446-4_3&amp;rft.isbn=978-0-387-21017-9&amp;rft.aulast=Dandamudi&amp;rft.aufirst=Sivarama+P.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.ddj.com/architect/184408418">"Microprocessors From the Programmer's Perspective"</a> by Andrew Schulman 1990</span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><cite class="citation book">Dowd, Kevin; Loukides, Michael K. (1993). <a rel="nofollow" class="external text" href="https://archive.org/details/highperformancec00dowd"><i>High Performance Computing</i></a>. O'Reilly. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/1565920325" title="Special:BookSources/1565920325"><bdi>1565920325</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=High+Performance+Computing&amp;rft.pub=O%27Reilly&amp;rft.date=1993&amp;rft.isbn=1565920325&amp;rft.aulast=Dowd&amp;rft.aufirst=Kevin&amp;rft.au=Loukides%2C+Michael+K.&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fhighperformancec00dowd&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><cite class="citation web">Vincent, James (9 March 2017). <a rel="nofollow" class="external text" href="https://www.theverge.com/2017/3/9/14867310/arm-servers-microsoft-intel-compute-conference">"Microsoft unveils new ARM server designs, threatening Intel's dominance"</a>. <i>The Verge</i><span class="reference-accessdate">. Retrieved <span class="nowrap">12 May</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Verge&amp;rft.atitle=Microsoft+unveils+new+ARM+server+designs%2C+threatening+Intel%27s+dominance&amp;rft.date=2017-03-09&amp;rft.aulast=Vincent&amp;rft.aufirst=James&amp;rft_id=https%3A%2F%2Fwww.theverge.com%2F2017%2F3%2F9%2F14867310%2Farm-servers-microsoft-intel-compute-conference&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><cite class="citation news">Russell, John (31 May 2016). <a rel="nofollow" class="external text" href="https://www.hpcwire.com/2016/05/31/cavium-unveils-thunderx2-plans-reports-arm-traction-growing/">"Cavium Unveils ThunderX2 Plans, Reports ARM Traction is Growing"</a>. HPC Wire<span class="reference-accessdate">. Retrieved <span class="nowrap">8 March</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Cavium+Unveils+ThunderX2+Plans%2C+Reports+ARM+Traction+is+Growing&amp;rft.date=2016-05-31&amp;rft.aulast=Russell&amp;rft.aufirst=John&amp;rft_id=https%3A%2F%2Fwww.hpcwire.com%2F2016%2F05%2F31%2Fcavium-unveils-thunderx2-plans-reports-arm-traction-growing%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><cite class="citation"><a rel="nofollow" class="external text" href="http://www.extremetech.com/extreme/221282-amds-first-arm-based-processor-the-opteron-a1100-is-finally-here"><i>AMD's first ARM-based processor, the Opteron A1100, is finally here</i></a>, ExtremeTech, 14 January 2016<span class="reference-accessdate">, retrieved <span class="nowrap">14 August</span> 2016</span></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=AMD%27s+first+ARM-based+processor%2C+the+Opteron+A1100%2C+is+finally+here&amp;rft.pub=ExtremeTech&amp;rft.date=2016-01-14&amp;rft_id=http%3A%2F%2Fwww.extremetech.com%2Fextreme%2F221282-amds-first-arm-based-processor-the-opteron-a1100-is-finally-here&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><cite class="citation news">Feldman, Michael (18 January 2017). <a rel="nofollow" class="external text" href="https://www.top500.org/news/cray-to-deliver-arm-powered-supercomputer-to-uk-consortium/">"Cray to Deliver ARM-Powered Supercomputer to UK Consortium"</a>. Top500.org<span class="reference-accessdate">. Retrieved <span class="nowrap">12 May</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Cray+to+Deliver+ARM-Powered+Supercomputer+to+UK+Consortium&amp;rft.date=2017-01-18&amp;rft.aulast=Feldman&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.top500.org%2Fnews%2Fcray-to-deliver-arm-powered-supercomputer-to-uk-consortium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-verge-w10armsoftware-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-verge-w10armsoftware_30-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.theverge.com/2016/12/7/13866936/microsoft-windows-10-arm-desktop-apps-support-qualcomm">"Microsoft is bringing Windows desktop apps to mobile ARM processors"</a>. <i>The Verge</i>. Vox Media. 8 December 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">8 December</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Verge&amp;rft.atitle=Microsoft+is+bringing+Windows+desktop+apps+to+mobile+ARM+processors&amp;rft.date=2016-12-08&amp;rft_id=https%3A%2F%2Fwww.theverge.com%2F2016%2F12%2F7%2F13866936%2Fmicrosoft-windows-10-arm-desktop-apps-support-qualcomm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><cite class="citation web">Srinivasan, Sundar (2009). <a rel="nofollow" class="external text" href="http://sunnyeves.blogspot.co.uk/2009/07/intel-x86-processors-cisc-or-risc-or.html">"Intel x86 Processors – CISC or RISC? Or both??"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+x86+Processors+%E2%80%93+CISC+or+RISC%3F+Or+both%3F%3F&amp;rft.date=2009&amp;rft.aulast=Srinivasan&amp;rft.aufirst=Sundar&amp;rft_id=http%3A%2F%2Fsunnyeves.blogspot.co.uk%2F2009%2F07%2Fintel-x86-processors-cisc-or-risc-or.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><cite class="citation book">Carter, Nicholas P. (2002). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=24V00tD7HeAC&amp;pg=PT105&amp;lpg=PT105"><i>Schaum's Outline of Computer Architecture</i></a>. p.&#160;96. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-07-136207-X" title="Special:BookSources/0-07-136207-X"><bdi>0-07-136207-X</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Schaum%27s+Outline+of+Computer+Architecture&amp;rft.pages=96&amp;rft.date=2002&amp;rft.isbn=0-07-136207-X&amp;rft.aulast=Carter&amp;rft.aufirst=Nicholas+P.&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D24V00tD7HeAC%26pg%3DPT105%26lpg%3DPT105&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-33">^</a></b></span> <span class="reference-text"><cite class="citation web">Jones, Douglas L. (2000). <a rel="nofollow" class="external text" href="http://www.ifp.uiuc.edu/~jones/RISCvCISCvDSP.pdf">"CISC, RISC, and DSP Microprocessors"</a> <span class="cs1-format">(PDF)</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=CISC%2C+RISC%2C+and+DSP+Microprocessors&amp;rft.date=2000&amp;rft.aulast=Jones&amp;rft.aufirst=Douglas+L.&amp;rft_id=http%3A%2F%2Fwww.ifp.uiuc.edu%2F~jones%2FRISCvCISCvDSP.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text">
<cite class="citation web">Singh, Amit. <a rel="nofollow" class="external text" href="http://www.kernelthread.com/publications/appleoshistory/5.html">"A History of Apple's Operating Systems"</a>. <q>the line between RISC and CISC has been growing fuzzier over the years</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=A+History+of+Apple%27s+Operating+Systems&amp;rft.aulast=Singh&amp;rft.aufirst=Amit&amp;rft_id=http%3A%2F%2Fwww.kernelthread.com%2Fpublications%2Fappleoshistory%2F5.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-top500-november-2018-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-top500-november-2018_35-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.top500.org/lists/2018/11/">"Top 500 The List: November 2018"</a>. <i>TOP 500</i><span class="reference-accessdate">. Retrieved <span class="nowrap">22 November</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TOP+500&amp;rft.atitle=Top+500+The+List%3A+November+2018&amp;rft_id=https%3A%2F%2Fwww.top500.org%2Flists%2F2018%2F11%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><a href="#CITEREFDandamudi2005">Dandamudi 2005</a>, pp.&#160;121–123</span>
</li>
</ol></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit&amp;section=12" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r886047268">.mw-parser-output .refbegin{font-size:90%;margin-bottom:0.5em}.mw-parser-output .refbegin-hanging-indents>ul{list-style-type:none;margin-left:0}.mw-parser-output .refbegin-hanging-indents>ul>li,.mw-parser-output .refbegin-hanging-indents>dl>dd{margin-left:0;padding-left:3.2em;text-indent:-3.2em;list-style:none}.mw-parser-output .refbegin-100{font-size:100%}</style><div class="refbegin reflist" style="">
<ul><li><cite class="citation web"><a rel="nofollow" class="external text" href="http://cs.stanford.edu/people/eroberts/courses/soco/projects/2000-01/risc/risccisc/">"RISC vs. CISC"</a>. <i>RISC Architecture</i>. Stanford University. 2000.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC+Architecture&amp;rft.atitle=RISC+vs.+CISC&amp;rft.date=2000&amp;rft_id=http%3A%2F%2Fcs.stanford.edu%2Fpeople%2Feroberts%2Fcourses%2Fsoco%2Fprojects%2F2000-01%2Frisc%2Frisccisc%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://cs.stanford.edu/people/eroberts/courses/soco/projects/2000-01/risc/whatis/">"What is RISC"</a>. <i>RISC Architecture</i>. Stanford University. 2000.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC+Architecture&amp;rft.atitle=What+is+RISC&amp;rft.date=2000&amp;rft_id=http%3A%2F%2Fcs.stanford.edu%2Fpeople%2Feroberts%2Fcourses%2Fsoco%2Fprojects%2F2000-01%2Frisc%2Fwhatis%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web">Savard, John J. G. <a rel="nofollow" class="external text" href="http://www.quadibloc.com/arch/sriscint.htm">"Not Quite RISC"</a>. <i>Computers</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computers&amp;rft.atitle=Not+Quite+RISC&amp;rft.aulast=Savard&amp;rft.aufirst=John+J.+G.&amp;rft_id=http%3A%2F%2Fwww.quadibloc.com%2Farch%2Fsriscint.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation newsgroup"><a href="/wiki/John_R._Mashey" class="mw-redirect" title="John R. Mashey">Mashey, John R.</a> (5 September 2000). <a rel="nofollow" class="external text" href="https://groups.google.com/d/topic/comp.arch/IZP5KUJprHw/discussion">"Yet Another Post of the Old RISC Post &#91;unchanged from last time&#93;"</a>. <a href="/wiki/Usenet_newsgroup" title="Usenet newsgroup">Newsgroup</a>:&#160;<a rel="nofollow" class="external text" href="news:comp.arch">comp.arch</a>. <a href="/wiki/Usenet" title="Usenet">Usenet:</a>&#160;<a rel="nofollow" class="external text" href="news:8p20b0$dhh$3@murrow.corp.sgi.com">8p20b0$dhh$3@murrow.corp.sgi.com</a>. <q>Nth re-posting of CISC vs RISC (or what is RISC, really)</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Yet+Another+Post+of+the+Old+RISC+Post+%5Bunchanged+from+last+time%5D&amp;rft.pub=comp.arch&amp;rft.date=2000-09-05&amp;rft_id=news%3A8p20b0%24dhh%243%40murrow.corp.sgi.com&amp;rft.aulast=Mashey&amp;rft.aufirst=John+R.&amp;rft_id=https%3A%2F%2Fgroups.google.com%2Fd%2Ftopic%2Fcomp.arch%2FIZP5KUJprHw%2Fdiscussion&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computer" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li></ul>
</div>
<div style="clear:both;"></div>
<div role="navigation" class="navbox" aria-labelledby="Reduced_instruction_set_computer_(RISC)_architectures" style="padding:3px"><table class="nowraplinks hlist mw-collapsible uncollapsed navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:RISC_architectures" title="Template:RISC architectures"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:RISC_architectures" title="Template talk:RISC architectures"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:RISC_architectures&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Reduced_instruction_set_computer_(RISC)_architectures" style="font-size:114%;margin:0 4em"><a class="mw-selflink selflink">Reduced instruction set computer</a> (RISC) architectures</div></th></tr><tr><td class="navbox-abovebelow" colspan="2"><div id="*IBM_801_*Berkeley_RISC_*Stanford_MIPS">
<ul><li><a href="/wiki/IBM_801" title="IBM 801">IBM 801</a></li>
<li><a href="/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a></li>
<li><a href="/wiki/Stanford_MIPS" title="Stanford MIPS">Stanford MIPS</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Active</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Blackfin" title="Blackfin">Analog Devices Blackfin</a></li>
<li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a></li>
<li><a href="/wiki/AVR_microcontrollers" title="AVR microcontrollers">AVR</a></li>
<li><a href="/wiki/ESi-RISC" title="ESi-RISC">eSi-RISC</a></li>
<li><a href="/wiki/LatticeMico8" title="LatticeMico8">LatticeMico8</a></li>
<li><a href="/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a></li>
<li><a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a></li>
<li><a href="/wiki/M32R" title="M32R">Renesas M32R</a></li>
<li><a href="/wiki/SuperH" title="SuperH">Renesas SuperH</a></li>
<li><a href="/wiki/V850" title="V850">Renesas V850</a></li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/Sunway_(processor)" title="Sunway (processor)">Sunway</a></li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">Xilinx&#160;MicroBlaze</a></li>
<li><a href="/wiki/PicoBlaze" title="PicoBlaze">Xilinx&#160;PicoBlaze</a></li>
<li><a href="/wiki/XCore_Architecture" title="XCore Architecture">XMOS XCore XS1</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Historic</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a></li>
<li><a href="/wiki/AMD_Am29000" title="AMD Am29000">AMD Am29000</a></li>
<li><a href="/wiki/Apollo_PRISM" title="Apollo PRISM">Apollo PRISM</a></li>
<li><a href="/wiki/AVR32" title="AVR32">Atmel AVR32</a></li>
<li><a href="/wiki/Clipper_architecture" title="Clipper architecture">Clipper</a></li>
<li><a href="/wiki/AT%26T_Hobbit" title="AT&amp;T Hobbit">CRISP</a></li>
<li><a href="/wiki/DEC_Prism" title="DEC Prism">DEC Prism</a></li>
<li><a href="/wiki/Intel_i860" title="Intel i860">Intel i860</a></li>
<li><a href="/wiki/Intel_i960" title="Intel i960">Intel i960</a></li>
<li><a href="/wiki/Imagination_META" title="Imagination META">Meta</a></li>
<li><a href="/wiki/MIPS-X" title="MIPS-X">MIPS-X</a></li>
<li><a href="/wiki/Motorola_88000" title="Motorola 88000">Motorola 88000</a></li>
<li><a href="/wiki/MCORE" class="mw-redirect" title="MCORE">Motorola M·CORE</a></li>
<li><a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a></li>
<li><a href="/wiki/IBM_ROMP" title="IBM ROMP">ROMP</a></li>
<li><a href="/wiki/IBM_POWER_instruction_set_architecture" title="IBM POWER instruction set architecture">POWER</a></li>
<li><a href="/wiki/PowerPC" title="PowerPC">PowerPC</a></li></ul>
</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Processor_technologies" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Processor_technologies" title="Template:Processor technologies"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Processor_technologies" title="Template talk:Processor technologies"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Processor_technologies&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Processor_technologies" style="font-size:114%;margin:0 4em"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Processor technologies</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Model_of_computation" title="Model of computation">Models</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Turing_machine" title="Turing machine">Turing machine</a>
<ul><li><a href="/wiki/Universal_Turing_machine" title="Universal Turing machine">Universal</a></li>
<li><a href="/wiki/Post%E2%80%93Turing_machine" title="Post–Turing machine">Post–Turing</a></li>
<li><a href="/wiki/Quantum_Turing_machine" title="Quantum Turing machine">Quantum</a></li></ul></li>
<li><a href="/wiki/Belt_machine" class="mw-redirect" title="Belt machine">Belt machine</a></li>
<li><a href="/wiki/Stack_machine" title="Stack machine">Stack machine</a></li>
<li><a href="/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a>
<ul><li><a href="/wiki/Finite_state_machine_with_datapath" class="mw-redirect" title="Finite state machine with datapath">with datapath</a></li>
<li><a href="/wiki/Hierarchical_state_machine" class="mw-redirect" title="Hierarchical state machine">Hierarchical</a></li>
<li><a href="/wiki/Queue_automaton" title="Queue automaton">Queue automaton</a></li></ul></li>
<li><a href="/wiki/Register_machine" title="Register machine">Register machines</a>
<ul><li><a href="/wiki/Counter_machine" title="Counter machine">Counter</a></li>
<li><a href="/wiki/Pointer_machine" title="Pointer machine">Pointer</a></li>
<li><a href="/wiki/Random-access_machine" title="Random-access machine">Random-access</a></li>
<li><a href="/wiki/Random-access_stored-program_machine" title="Random-access stored-program machine">Random-access stored program</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Microarchitecture" title="Microarchitecture">Microarchitecture</a></li>
<li><a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann</a></li>
<li><a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a>
<ul><li><a href="/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">modified</a></li></ul></li>
<li><a href="/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>
<li><a href="/wiki/Transport_triggered_architecture" title="Transport triggered architecture">Transport-triggered</a></li>
<li><a href="/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>
<li><a href="/wiki/Endianness" title="Endianness">Endianness</a></li>
<li><a href="/wiki/Computer_data_storage" title="Computer data storage">Memory access</a>
<ul><li><a href="/wiki/Non-uniform_memory_access" title="Non-uniform memory access">NUMA</a></li>
<li><a href="/wiki/Heterogenous_Unified_Memory_Access" class="mw-redirect" title="Heterogenous Unified Memory Access">HUMA</a></li>
<li><a href="/wiki/Load/store_architecture" class="mw-redirect" title="Load/store architecture">Load/store</a></li>
<li><a href="/wiki/Register_memory_architecture" title="Register memory architecture">Register/memory</a></li></ul></li>
<li><a href="/wiki/Cache_hierarchy" title="Cache hierarchy">Cache hierarchy</a></li>
<li><a href="/wiki/Memory_hierarchy" title="Memory hierarchy">Memory hierarchy</a>
<ul><li><a href="/wiki/Virtual_memory" title="Virtual memory">Virtual memory</a></li>
<li><a href="/wiki/Secondary_storage" class="mw-redirect" title="Secondary storage">Secondary storage</a></li></ul></li>
<li><a href="/wiki/Heterogeneous_System_Architecture" title="Heterogeneous System Architecture">Heterogeneous</a></li>
<li><a href="/wiki/Fabric_computing" title="Fabric computing">Fabric</a></li>
<li><a href="/wiki/Multiprocessing" title="Multiprocessing">Multiprocessing</a></li>
<li><a href="/wiki/Cognitive_computing" title="Cognitive computing">Cognitive</a></li>
<li><a href="/wiki/Neuromorphic_engineering" title="Neuromorphic engineering">Neuromorphic</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction set<br />architectures</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Types</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></li>
<li><a class="mw-selflink selflink">RISC</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">Application-specific</a></li>
<li><a href="/wiki/Explicit_data_graph_execution" title="Explicit data graph execution">EDGE</a>
<ul><li><a href="/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a></li></ul></li>
<li><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a>
<ul><li><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></li></ul></li>
<li><a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>
<li><a href="/wiki/One_instruction_set_computer" class="mw-redirect" title="One instruction set computer">OISC</a></li>
<li><a href="/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>
<li><a href="/wiki/Zero_instruction_set_computer" title="Zero instruction set computer">ZISC</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a>
<ul><li><a href="/wiki/Addressing_mode" title="Addressing mode">Addressing modes</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instruction sets</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/X86" title="X86">x86</a></li>
<li><a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a></li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="/wiki/IA-64" title="IA-64">Itanium</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/Little_man_computer" title="Little man computer">LMC</a></li>
<li><a href="/wiki/List_of_instruction_sets" class="mw-redirect" title="List of instruction sets">Others</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_cycle" title="Instruction cycle">Execution</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Instruction pipelining</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Pipeline_stall" title="Pipeline stall">Pipeline stall</a></li>
<li><a href="/wiki/Operand_forwarding" title="Operand forwarding">Operand forwarding</a></li>
<li><a href="/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Data_dependency" title="Data dependency">Data dependency</a></li>
<li><a href="/wiki/Structural_hazard" class="mw-redirect" title="Structural hazard">Structural</a></li>
<li><a href="/wiki/Control_hazard" class="mw-redirect" title="Control hazard">Control</a></li>
<li><a href="/wiki/False_sharing" title="False sharing">False sharing</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Tomasulo_algorithm" title="Tomasulo algorithm">Tomasulo algorithm</a>
<ul><li><a href="/wiki/Reservation_station" title="Reservation station">Reservation station</a></li>
<li><a href="/wiki/Re-order_buffer" title="Re-order buffer">Re-order buffer</a></li></ul></li>
<li><a href="/wiki/Register_renaming" title="Register renaming">Register renaming</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Speculative_execution" title="Speculative execution">Speculative</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch prediction</a></li>
<li><a href="/wiki/Memory_dependence_prediction" title="Memory dependence prediction">Memory dependence prediction</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Parallel_computing" title="Parallel computing">Parallelism</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Level</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>
<ul><li><a href="/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>
<li><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li></ul></li>
<li><a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a></li>
<li><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Pipelining</a>
<ul><li><a href="/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>
<li><a href="/wiki/Superscalar_processor" title="Superscalar processor">Superscalar</a></li></ul></li>
<li><a href="/wiki/Task_parallelism" title="Task parallelism">Task</a>
<ul><li><a href="/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>
<li><a href="/wiki/Process_(computing)" title="Process (computing)">Process</a></li></ul></li>
<li><a href="/wiki/Data_parallelism" title="Data parallelism">Data</a>
<ul><li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li></ul></li>
<li><a href="/wiki/Memory-level_parallelism" title="Memory-level parallelism">Memory</a></li>
<li><a href="/wiki/Distributed_architecture" class="mw-redirect" title="Distributed architecture">Distributed</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal</a></li>
<li><a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous</a>
<ul><li><a href="/wiki/Hyper-threading" title="Hyper-threading">Hyperthreading</a></li></ul></li>
<li><a href="/wiki/Speculative_multithreading" title="Speculative multithreading">Speculative</a></li>
<li><a href="/wiki/Preemption_(computing)" title="Preemption (computing)">Preemptive</a></li>
<li><a href="/wiki/Cooperative_multithreading" class="mw-redirect" title="Cooperative multithreading">Cooperative</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Flynn%27s_taxonomy" title="Flynn&#39;s taxonomy">Flynn's taxonomy</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/SISD" title="SISD">SISD</a></li>
<li><a href="/wiki/SIMD" title="SIMD">SIMD</a>
<ul><li><a href="/wiki/SWAR" title="SWAR">SWAR</a></li></ul></li>
<li><a href="/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">SIMT</a></li>
<li><a href="/wiki/MISD" title="MISD">MISD</a></li>
<li><a href="/wiki/MIMD" title="MIMD">MIMD</a>
<ul><li><a href="/wiki/SPMD" title="SPMD">SPMD</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_performance" title="Computer performance">Processor<br />performance</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Transistor_count" title="Transistor count">Transistor count</a></li>
<li><a href="/wiki/Instructions_per_cycle" title="Instructions per cycle">Instructions per cycle</a> (IPC)
<ul><li><a href="/wiki/Cycles_per_instruction" title="Cycles per instruction">Cycles per instruction</a> (CPI)</li></ul></li>
<li><a href="/wiki/Instructions_per_second" title="Instructions per second">Instructions per second</a> (IPS)</li>
<li><a href="/wiki/FLOPS" title="FLOPS">Floating-point operations per second</a> (FLOPS)</li>
<li><a href="/wiki/Transactions_per_second" title="Transactions per second">Transactions per second</a> (TPS)</li>
<li><a href="/wiki/SUPS" title="SUPS">Synaptic updates per second</a> (SUPS)</li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="/wiki/Cache_performance_measurement_and_metric" title="Cache performance measurement and metric">Cache performance metrics</a></li>
<li><a href="/wiki/Computer_performance_by_orders_of_magnitude" title="Computer performance by orders of magnitude">Computer performance by orders of magnitude</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Types</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Central_processing_unit" title="Central processing unit">Central processing unit</a> (CPU)</li>
<li><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)
<ul><li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li></ul></li>
<li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li>
<li><a href="/wiki/Barrel_processor" title="Barrel processor">Barrel</a></li>
<li><a href="/wiki/Stream_processing" title="Stream processing">Stream</a></li>
<li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a></li>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="/wiki/Multi-chip_module" title="Multi-chip module">Multi-chip module</a> (MCM)</li>
<li><a href="/wiki/System_in_package" title="System in package">System in package</a> (SiP)</li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">By application</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="/wiki/Mobile_processor" title="Mobile processor">Mobile</a></li>
<li><a href="/wiki/Notebook_processor" title="Notebook processor">Notebook</a></li>
<li><a href="/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">Ultra-low-voltage</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">ASIP</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Systems<br />on chip</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/System_on_a_chip" class="mw-redirect" title="System on a chip">System on a chip</a> (SoC)</li>
<li><a href="/wiki/Multiprocessor_system-on-chip" class="mw-redirect" title="Multiprocessor system-on-chip">Multiprocessor</a> (MPSoC)</li>
<li><a href="/wiki/Programmable_system-on-chip" title="Programmable system-on-chip">Programmable</a> (PSoC)</li>
<li><a href="/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a> (NoC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware<br />accelerators</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/AI_accelerator" title="AI accelerator">AI accelerator</a></li>
<li><a href="/wiki/Vision_processing_unit" title="Vision processing unit">Vision processing unit</a> (VPU)</li>
<li><a href="/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a> (PPU)</li>
<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>
<li><a href="/wiki/Tensor_processing_unit" title="Tensor processing unit">Tensor processing unit</a> (TPU)</li>
<li><a href="/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>
<li><a href="/wiki/Network_processor" title="Network processor">Network processor</a></li>
<li><a href="/wiki/Baseband_processor" title="Baseband processor">Baseband processor</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/1-bit_computing" title="1-bit computing">1-bit</a></li>
<li><a href="/wiki/4-bit_computing" title="4-bit computing">4-bit</a></li>
<li><a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a></li>
<li><a href="/wiki/12-bit_computing" title="12-bit computing">12-bit</a></li>
<li><a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>
<li><a href="/wiki/16-bit_computing" title="16-bit computing">16-bit</a></li>
<li><a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a></li>
<li><a href="/wiki/48-bit_computing" title="48-bit computing">48-bit</a></li>
<li><a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>
<li><a href="/wiki/128-bit_computing" title="128-bit computing">128-bit</a></li>
<li><a href="/wiki/256-bit_computing" title="256-bit computing">256-bit</a></li>
<li><a href="/wiki/512-bit_computing" title="512-bit computing">512-bit</a></li>
<li><a href="/wiki/Bit_slicing" title="Bit slicing">bit slicing</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">others</a>
<ul><li><a href="/wiki/Word_(computer_architecture)#Variable_word_architectures" title="Word (computer architecture)">variable</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Core count</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Single-core" title="Single-core">Single-core</a></li>
<li><a href="/wiki/Multi-core_processor" title="Multi-core processor">Multi-core</a></li>
<li><a href="/wiki/Manycore_processor" title="Manycore processor">Manycore</a></li>
<li><a href="/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous architecture</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Components</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Processor_core" class="mw-redirect" title="Processor core">Core</a></li>
<li><a href="/wiki/Cache_(computing)" title="Cache (computing)">Cache</a>
<ul><li><a href="/wiki/CPU_cache" title="CPU cache">CPU cache</a></li>
<li><a href="/wiki/Cache_replacement_policies" title="Cache replacement policies">replacement policies</a></li>
<li><a href="/wiki/Cache_coherence" title="Cache coherence">coherence</a></li></ul></li>
<li><a href="/wiki/Bus_(computing)" title="Bus (computing)">Bus</a></li>
<li><a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
<li><a href="/wiki/Clock_signal" title="Clock signal">Clock signal</a></li>
<li><a href="/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a></li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Execution_unit" title="Execution unit">Functional units</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a> (ALU)</li>
<li><a href="/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a> (AGU)</li>
<li><a href="/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a> (FPU)</li>
<li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a> (MMU)
<ul><li><a href="/wiki/Load%E2%80%93store_unit" title="Load–store unit">Load–store unit</a></li>
<li><a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> (TLB)</li></ul></li>
<li><a href="/wiki/Memory_controller" title="Memory controller">Integrated memory controller</a> (IMC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Digital_logic" class="mw-redirect" title="Digital logic">Logic</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Combinational_logic" title="Combinational logic">Combinational</a></li>
<li><a href="/wiki/Sequential_logic" title="Sequential logic">Sequential</a></li>
<li><a href="/wiki/Glue_logic" title="Glue logic">Glue</a></li>
<li><a href="/wiki/Logic_gate" title="Logic gate">Logic gate</a>
<ul><li><a href="/wiki/Quantum_logic_gate" title="Quantum logic gate">Quantum</a></li>
<li><a href="/wiki/Gate_array" title="Gate array">Array</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_register" title="Hardware register">Registers</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Processor_register" title="Processor register">Processor register</a></li>
<li><a href="/wiki/Status_register" title="Status register">Status register</a></li>
<li><a href="/wiki/Stack_register" title="Stack register">Stack register</a></li>
<li><a href="/wiki/Register_file" title="Register file">Register file</a></li>
<li><a href="/wiki/Memory_buffer_register" title="Memory buffer register">Memory buffer</a></li>
<li><a href="/wiki/Program_counter" title="Program counter">Program counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Control unit</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Instruction_unit" title="Instruction unit">Instruction unit</a></li>
<li><a href="/wiki/Data_buffer" title="Data buffer">Data buffer</a></li>
<li><a href="/wiki/Write_buffer" title="Write buffer">Write buffer</a></li>
<li><a href="/wiki/Microcode" title="Microcode">Microcode</a> <a href="/wiki/ROM_image" title="ROM image">ROM</a></li>
<li><a href="/wiki/Counter_(digital)" title="Counter (digital)">Counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Datapath" title="Datapath">Datapath</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Multiplexer" title="Multiplexer">Multiplexer</a></li>
<li><a href="/wiki/Demultiplexer" class="mw-redirect" title="Demultiplexer">Demultiplexer</a></li>
<li><a href="/wiki/Adder_(electronics)" title="Adder (electronics)">Adder</a></li>
<li><a href="/wiki/Binary_multiplier" title="Binary multiplier">Multiplier</a>
<ul><li><a href="/wiki/CPU_multiplier" title="CPU multiplier">CPU</a></li></ul></li>
<li><a href="/wiki/Binary_decoder" title="Binary decoder">Binary decoder</a>
<ul><li><a href="/wiki/Address_decoder" title="Address decoder">Address decoder</a></li>
<li><a href="/wiki/Sum_addressed_decoder" class="mw-redirect" title="Sum addressed decoder">Sum addressed decoder</a></li></ul></li>
<li><a href="/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Electronic_circuit" title="Electronic circuit">Circuitry</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a>
<ul><li><a href="/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">3D</a></li>
<li><a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal</a></li>
<li><a href="/wiki/Power_management_integrated_circuit" title="Power management integrated circuit">Power management</a></li></ul></li>
<li><a href="/wiki/Boolean_circuit" title="Boolean circuit">Boolean</a></li>
<li><a href="/wiki/Digital_circuit" class="mw-redirect" title="Digital circuit">Digital</a></li>
<li><a href="/wiki/Analog_circuit" class="mw-redirect" title="Analog circuit">Analog</a></li>
<li><a href="/wiki/Quantum_circuit" title="Quantum circuit">Quantum</a></li>
<li><a href="/wiki/Switch#Electronic_switches" title="Switch">Switch</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Power_management" title="Power management">Power<br />management</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Power_Management_Unit" title="Power Management Unit">PMU</a></li>
<li><a href="/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>
<li><a href="/wiki/Advanced_Configuration_and_Power_Interface" title="Advanced Configuration and Power Interface">ACPI</a></li>
<li><a href="/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>
<li><a href="/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>
<li><a href="/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="/wiki/Race_to_sleep" title="Race to sleep">Race to sleep</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/History_of_general-purpose_CPUs" title="History of general-purpose CPUs">History of general-purpose CPUs</a></li>
<li><a href="/wiki/Microprocessor_chronology" title="Microprocessor chronology">Microprocessor chronology</a></li>
<li><a href="/wiki/Processor_design" title="Processor design">Processor design</a></li>
<li><a href="/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></li>
<li><a href="/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a></li>
<li><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Semiconductor device fabrication</a></li>
<li><a href="/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li></ul>
</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox authority-control" aria-labelledby="Authority_control_frameless_&amp;#124;text-top_&amp;#124;10px_&amp;#124;alt=Edit_this_at_Wikidata_&amp;#124;link=https&amp;#58;//www.wikidata.org/wiki/Q189376&amp;#124;Edit_this_at_Wikidata" style="padding:3px"><table class="nowraplinks hlist navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th id="Authority_control_frameless_&amp;#124;text-top_&amp;#124;10px_&amp;#124;alt=Edit_this_at_Wikidata_&amp;#124;link=https&amp;#58;//www.wikidata.org/wiki/Q189376&amp;#124;Edit_this_at_Wikidata" scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Help:Authority_control" title="Help:Authority control">Authority control</a> <a href="https://www.wikidata.org/wiki/Q189376" title="Edit this at Wikidata"><img alt="Edit this at Wikidata" src="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/10px-OOjs_UI_icon_edit-ltr-progressive.svg.png" decoding="async" width="10" height="10" style="vertical-align: text-top" srcset="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/15px-OOjs_UI_icon_edit-ltr-progressive.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/20px-OOjs_UI_icon_edit-ltr-progressive.svg.png 2x" data-file-width="20" data-file-height="20" /></a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><span class="nowrap"><a href="/wiki/Biblioth%C3%A8que_nationale_de_France" title="Bibliothèque nationale de France">BNF</a>: <span class="uid"><a rel="nofollow" class="external text" href="https://catalogue.bnf.fr/ark:/12148/cb12473275r">cb12473275r</a> <a rel="nofollow" class="external text" href="https://data.bnf.fr/ark:/12148/cb12473275r">(data)</a></span></span></li>
<li><span class="nowrap"><a href="/wiki/Integrated_Authority_File" title="Integrated Authority File">GND</a>: <span class="uid"><a rel="nofollow" class="external text" href="https://d-nb.info/gnd/4191875-7">4191875-7</a></span></span></li>
<li><span class="nowrap"><a href="/wiki/Library_of_Congress_Control_Number" title="Library of Congress Control Number">LCCN</a>: <span class="uid"><a rel="nofollow" class="external text" href="https://id.loc.gov/authorities/subjects/sh90005948">sh90005948</a></span></span></li></ul>
</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1333
Cached time: 20200414175421
Cache expiry: 2592000
Dynamic content: false
Complications: [vary‐revision‐sha1]
CPU time usage: 0.756 seconds
Real time usage: 1.048 seconds
Preprocessor visited node count: 3837/1000000
Post‐expand include size: 170520/2097152 bytes
Template argument size: 4624/2097152 bytes
Highest expansion depth: 21/40
Expensive parser function count: 16/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 115090/5000000 bytes
Number of Wikibase entities loaded: 5/400
Lua time usage: 0.413/10.000 seconds
Lua memory usage: 9.63 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  909.273      1 -total
 49.16%  447.010      1 Template:Reflist
 14.90%  135.470     14 Template:Cite_book
 14.53%  132.110     13 Template:Cite_web
  7.09%   64.471      1 Template:Short_description
  6.80%   61.805      2 Template:Ambox
  5.33%   48.491      2 Template:Harvnb
  5.29%   48.109      2 Template:Pagetype
  4.45%   40.460      1 Template:Refimprove_section
  4.15%   37.704      1 Template:ISBN
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:26201-0!canonical and timestamp 20200414175420 and revision id 946918094
 -->
</div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>
		<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Reduced_instruction_set_computer&amp;oldid=946918094">https://en.wikipedia.org/w/index.php?title=Reduced_instruction_set_computer&amp;oldid=946918094</a>"</div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Classes_of_computers" title="Category:Classes of computers">Classes of computers</a></li><li><a href="/wiki/Category:Instruction_set_architectures" title="Category:Instruction set architectures">Instruction set architectures</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="/wiki/Category:Articles_with_long_short_description" title="Category:Articles with long short description">Articles with long short description</a></li><li><a href="/wiki/Category:Use_dmy_dates_from_August_2016" title="Category:Use dmy dates from August 2016">Use dmy dates from August 2016</a></li><li><a href="/wiki/Category:Wikipedia_articles_that_are_too_technical_from_October_2016" title="Category:Wikipedia articles that are too technical from October 2016">Wikipedia articles that are too technical from October 2016</a></li><li><a href="/wiki/Category:All_articles_that_are_too_technical" title="Category:All articles that are too technical">All articles that are too technical</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_January_2020" title="Category:Articles containing potentially dated statements from January 2020">Articles containing potentially dated statements from January 2020</a></li><li><a href="/wiki/Category:All_articles_containing_potentially_dated_statements" title="Category:All articles containing potentially dated statements">All articles containing potentially dated statements</a></li><li><a href="/wiki/Category:Articles_needing_additional_references_from_March_2012" title="Category:Articles needing additional references from March 2012">Articles needing additional references from March 2012</a></li><li><a href="/wiki/Category:All_articles_needing_additional_references" title="Category:All articles needing additional references">All articles needing additional references</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_clarification_from_April_2019" title="Category:Wikipedia articles needing clarification from April 2019">Wikipedia articles needing clarification from April 2019</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_May_2013" title="Category:Articles with unsourced statements from May 2013">Articles with unsourced statements from May 2013</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_June_2011" title="Category:Articles with unsourced statements from June 2011">Articles with unsourced statements from June 2011</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_November_2018" title="Category:Articles containing potentially dated statements from November 2018">Articles containing potentially dated statements from November 2018</a></li><li><a href="/wiki/Category:Wikipedia_articles_with_BNF_identifiers" title="Category:Wikipedia articles with BNF identifiers">Wikipedia articles with BNF identifiers</a></li><li><a href="/wiki/Category:Wikipedia_articles_with_GND_identifiers" title="Category:Wikipedia articles with GND identifiers">Wikipedia articles with GND identifiers</a></li><li><a href="/wiki/Category:Wikipedia_articles_with_LCCN_identifiers" title="Category:Wikipedia articles with LCCN identifiers">Wikipedia articles with LCCN identifiers</a></li></ul></div></div>
		<div class="visualClear"></div>
		
	</div>
</div>
<div id='mw-data-after-content'>
	<div class="read-more-container"></div>
</div>

<div id="mw-navigation">
    <h2>Navigation menu</h2>
    <div id="mw-head">
        
        <div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
        	<h3 id="p-personal-label">Personal tools</h3>
        	<ul >
        		
        		<li id="pt-anonuserpage">Not logged in</li>
        		<li id="pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Reduced+instruction+set+computer" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Reduced+instruction+set+computer" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o">Log in</a></li>
        	</ul>
        </div>
        <div id="left-navigation">
            <div id="p-namespaces" role="navigation" class="vectorTabs " aria-labelledby="p-namespaces-label">
            	<h3 id="p-namespaces-label">Namespaces</h3>
            	<ul >
            		<li id="ca-nstab-main" class="selected"><a href="/wiki/Reduced_instruction_set_computer" title="View the content page [c]" accesskey="c">Article</a></li><li id="ca-talk"><a href="/wiki/Talk:Reduced_instruction_set_computer" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t">Talk</a></li>
            	</ul>
            </div>
            <div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
            	<h3 id="p-variants-label">
            		<span>Variants</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
        </div>
        <div id="right-navigation">
            <div id="p-views" role="navigation" class="vectorTabs " aria-labelledby="p-views-label">
            	<h3 id="p-views-label">Views</h3>
            	<ul >
            		<li id="ca-view" class="collapsible selected"><a href="/wiki/Reduced_instruction_set_computer">Read</a></li><li id="ca-edit" class="collapsible"><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=edit" title="Edit this page [e]" accesskey="e">Edit</a></li><li id="ca-history" class="collapsible"><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></li>
            	</ul>
            </div>
            <div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
            	<h3 id="p-cactions-label">
            		<span>More</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
            <div id="p-search" role="search">
            	<h3 >
            		<label for="searchInput">Search</label>
            	</h3>
            	<form action="/w/index.php" id="searchform">
            		<div id="simpleSearch">
            			<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/>
            			<input type="hidden" value="Special:Search" name="title"/>
            			<input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/>
            			<input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>
            		</div>
            	</form>
            </div>
        </div>
    </div>
    
    <div id="mw-panel">
    	<div id="p-logo" role="banner">
    		<a  title="Visit the main page" class="mw-wiki-logo" href="/wiki/Main_Page"></a>
    	</div>
    	<div class="portal" role="navigation" id="p-navigation"  aria-labelledby="p-navigation-label">
    		<h3  id="p-navigation-label">
    			Navigation
    		</h3>
    		<div class="body">
    			<ul><li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Wikipedia:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-interaction"  aria-labelledby="p-interaction-label">
    		<h3  id="p-interaction-label">
    			Interaction
    		</h3>
    		<div class="body">
    			<ul><li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-tb"  aria-labelledby="p-tb-label">
    		<h3  id="p-tb-label">
    			Tools
    		</h3>
    		<div class="body">
    			<ul><li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/Reduced_instruction_set_computer" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/Reduced_instruction_set_computer" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;oldid=946918094" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q189376" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Reduced_instruction_set_computer&amp;id=946918094&amp;wpFormIdentifier=titleform" title="Information on how to cite this page">Cite this page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-wikibase-otherprojects"  aria-labelledby="p-wikibase-otherprojects-label">
    		<h3  id="p-wikibase-otherprojects-label">
    			In other projects
    		</h3>
    		<div class="body">
    			<ul><li class="wb-otherproject-link wb-otherproject-commons"><a href="https://commons.wikimedia.org/wiki/Category:Reduced_Instruction_Set_Computers" hreflang="en">Wikimedia Commons</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-coll-print_export"  aria-labelledby="p-coll-print_export-label">
    		<h3  id="p-coll-print_export-label">
    			Print/export
    		</h3>
    		<div class="body">
    			<ul><li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Reduced+instruction+set+computer">Create a book</a></li><li id="coll-download-as-rl"><a href="/w/index.php?title=Special:ElectronPdf&amp;page=Reduced+instruction+set+computer&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=Reduced_instruction_set_computer&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-lang"  aria-labelledby="p-lang-label">
    		<h3  id="p-lang-label">
    			Languages
    		</h3>
    		<div class="body">
    			<ul><li class="interlanguage-link interwiki-ar"><a href="https://ar.wikipedia.org/wiki/%D9%85%D8%AC%D9%85%D9%88%D8%B9%D8%A9_%D8%AA%D8%B9%D9%84%D9%8A%D9%85%D8%A7%D8%AA_%D8%A8%D9%86%D9%8A%D8%A9_%D8%A7%D9%84%D8%AD%D8%A7%D8%B3%D8%A8" title="مجموعة تعليمات بنية الحاسب – Arabic" lang="ar" hreflang="ar" class="interlanguage-link-target">العربية</a></li><li class="interlanguage-link interwiki-az"><a href="https://az.wikipedia.org/wiki/Azald%C4%B1lm%C4%B1%C5%9F_g%C3%B6st%C9%99ri%C5%9Fl%C9%99r_toplusuyla_hesablama" title="Azaldılmış göstərişlər toplusuyla hesablama – Azerbaijani" lang="az" hreflang="az" class="interlanguage-link-target">Azərbaycanca</a></li><li class="interlanguage-link interwiki-bg"><a href="https://bg.wikipedia.org/wiki/%D0%A0%D0%98%D0%A1%D0%9A_%D0%B0%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0" title="РИСК архитектура – Bulgarian" lang="bg" hreflang="bg" class="interlanguage-link-target">Български</a></li><li class="interlanguage-link interwiki-bs"><a href="https://bs.wikipedia.org/wiki/RISC" title="RISC – Bosnian" lang="bs" hreflang="bs" class="interlanguage-link-target">Bosanski</a></li><li class="interlanguage-link interwiki-ca"><a href="https://ca.wikipedia.org/wiki/RISC" title="RISC – Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target">Català</a></li><li class="interlanguage-link interwiki-cs"><a href="https://cs.wikipedia.org/wiki/RISC" title="RISC – Czech" lang="cs" hreflang="cs" class="interlanguage-link-target">Čeština</a></li><li class="interlanguage-link interwiki-da"><a href="https://da.wikipedia.org/wiki/RISC" title="RISC – Danish" lang="da" hreflang="da" class="interlanguage-link-target">Dansk</a></li><li class="interlanguage-link interwiki-de"><a href="https://de.wikipedia.org/wiki/Reduced_Instruction_Set_Computer" title="Reduced Instruction Set Computer – German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-et"><a href="https://et.wikipedia.org/wiki/RISC" title="RISC – Estonian" lang="et" hreflang="et" class="interlanguage-link-target">Eesti</a></li><li class="interlanguage-link interwiki-el"><a href="https://el.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer – Greek" lang="el" hreflang="el" class="interlanguage-link-target">Ελληνικά</a></li><li class="interlanguage-link interwiki-es"><a href="https://es.wikipedia.org/wiki/Reduced_instruction_set_computing" title="Reduced instruction set computing – Spanish" lang="es" hreflang="es" class="interlanguage-link-target">Español</a></li><li class="interlanguage-link interwiki-eu"><a href="https://eu.wikipedia.org/wiki/RISC" title="RISC – Basque" lang="eu" hreflang="eu" class="interlanguage-link-target">Euskara</a></li><li class="interlanguage-link interwiki-fa"><a href="https://fa.wikipedia.org/wiki/%D8%B1%D8%A7%DB%8C%D8%A7%D9%86%D9%87_%DA%A9%D9%85%E2%80%8C%D8%AF%D8%B3%D8%AA%D9%88%D8%B1" title="رایانه کم‌دستور – Persian" lang="fa" hreflang="fa" class="interlanguage-link-target">فارسی</a></li><li class="interlanguage-link interwiki-fr"><a href="https://fr.wikipedia.org/wiki/Reduced_instruction_set_computing" title="Reduced instruction set computing – French" lang="fr" hreflang="fr" class="interlanguage-link-target">Français</a></li><li class="interlanguage-link interwiki-ga"><a href="https://ga.wikipedia.org/wiki/R%C3%ADomhaire_tacar_laghdaithe_treoracha" title="Ríomhaire tacar laghdaithe treoracha – Irish" lang="ga" hreflang="ga" class="interlanguage-link-target">Gaeilge</a></li><li class="interlanguage-link interwiki-ko"><a href="https://ko.wikipedia.org/wiki/%EC%B6%95%EC%86%8C_%EB%AA%85%EB%A0%B9%EC%96%B4_%EC%A7%91%ED%95%A9_%EC%BB%B4%ED%93%A8%ED%84%B0" title="축소 명령어 집합 컴퓨터 – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target">한국어</a></li><li class="interlanguage-link interwiki-hr"><a href="https://hr.wikipedia.org/wiki/RISC" title="RISC – Croatian" lang="hr" hreflang="hr" class="interlanguage-link-target">Hrvatski</a></li><li class="interlanguage-link interwiki-id"><a href="https://id.wikipedia.org/wiki/RISC" title="RISC – Indonesian" lang="id" hreflang="id" class="interlanguage-link-target">Bahasa Indonesia</a></li><li class="interlanguage-link interwiki-it"><a href="https://it.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer – Italian" lang="it" hreflang="it" class="interlanguage-link-target">Italiano</a></li><li class="interlanguage-link interwiki-he"><a href="https://he.wikipedia.org/wiki/RISC" title="RISC – Hebrew" lang="he" hreflang="he" class="interlanguage-link-target">עברית</a></li><li class="interlanguage-link interwiki-lv"><a href="https://lv.wikipedia.org/wiki/RISC" title="RISC – Latvian" lang="lv" hreflang="lv" class="interlanguage-link-target">Latviešu</a></li><li class="interlanguage-link interwiki-lt"><a href="https://lt.wikipedia.org/wiki/RISC" title="RISC – Lithuanian" lang="lt" hreflang="lt" class="interlanguage-link-target">Lietuvių</a></li><li class="interlanguage-link interwiki-lmo"><a href="https://lmo.wikipedia.org/wiki/RISC" title="RISC – Lombard" lang="lmo" hreflang="lmo" class="interlanguage-link-target">Lumbaart</a></li><li class="interlanguage-link interwiki-hu"><a href="https://hu.wikipedia.org/wiki/Reduced_Instruction_Set_Computing" title="Reduced Instruction Set Computing – Hungarian" lang="hu" hreflang="hu" class="interlanguage-link-target">Magyar</a></li><li class="interlanguage-link interwiki-nl"><a href="https://nl.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer – Dutch" lang="nl" hreflang="nl" class="interlanguage-link-target">Nederlands</a></li><li class="interlanguage-link interwiki-ja"><a href="https://ja.wikipedia.org/wiki/RISC" title="RISC – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target">日本語</a></li><li class="interlanguage-link interwiki-no"><a href="https://no.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer – Norwegian Bokmål" lang="nb" hreflang="nb" class="interlanguage-link-target">Norsk bokmål</a></li><li class="interlanguage-link interwiki-nn"><a href="https://nn.wikipedia.org/wiki/RISC" title="RISC – Norwegian Nynorsk" lang="nn" hreflang="nn" class="interlanguage-link-target">Norsk nynorsk</a></li><li class="interlanguage-link interwiki-pl"><a href="https://pl.wikipedia.org/wiki/RISC" title="RISC – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target">Polski</a></li><li class="interlanguage-link interwiki-pt"><a href="https://pt.wikipedia.org/wiki/RISC" title="RISC – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target">Português</a></li><li class="interlanguage-link interwiki-ro"><a href="https://ro.wikipedia.org/wiki/Arhitectur%C4%83_RISC" title="Arhitectură RISC – Romanian" lang="ro" hreflang="ro" class="interlanguage-link-target">Română</a></li><li class="interlanguage-link interwiki-ru"><a href="https://ru.wikipedia.org/wiki/RISC" title="RISC – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target">Русский</a></li><li class="interlanguage-link interwiki-simple"><a href="https://simple.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer – Simple English" lang="en-simple" hreflang="en-simple" class="interlanguage-link-target">Simple English</a></li><li class="interlanguage-link interwiki-sk"><a href="https://sk.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer – Slovak" lang="sk" hreflang="sk" class="interlanguage-link-target">Slovenčina</a></li><li class="interlanguage-link interwiki-sl"><a href="https://sl.wikipedia.org/wiki/RISC" title="RISC – Slovenian" lang="sl" hreflang="sl" class="interlanguage-link-target">Slovenščina</a></li><li class="interlanguage-link interwiki-sr"><a href="https://sr.wikipedia.org/wiki/%D0%A0%D0%B0%D1%87%D1%83%D0%BD%D0%B0%D1%80_%D1%81%D0%B0_%D1%81%D0%BC%D0%B0%D1%9A%D0%B5%D0%BD%D0%B8%D0%BC_%D1%81%D0%BA%D1%83%D0%BF%D0%BE%D0%BC_%D0%B8%D0%BD%D1%81%D1%82%D1%80%D1%83%D0%BA%D1%86%D0%B8%D1%98%D0%B0" title="Рачунар са смањеним скупом инструкција – Serbian" lang="sr" hreflang="sr" class="interlanguage-link-target">Српски / srpski</a></li><li class="interlanguage-link interwiki-sh"><a href="https://sh.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer – Serbo-Croatian" lang="sh" hreflang="sh" class="interlanguage-link-target">Srpskohrvatski / српскохрватски</a></li><li class="interlanguage-link interwiki-fi"><a href="https://fi.wikipedia.org/wiki/RISC" title="RISC – Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target">Suomi</a></li><li class="interlanguage-link interwiki-sv"><a href="https://sv.wikipedia.org/wiki/Reduced_Instruction_Set_Computing" title="Reduced Instruction Set Computing – Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target">Svenska</a></li><li class="interlanguage-link interwiki-th"><a href="https://th.wikipedia.org/wiki/RISC" title="RISC – Thai" lang="th" hreflang="th" class="interlanguage-link-target">ไทย</a></li><li class="interlanguage-link interwiki-tr"><a href="https://tr.wikipedia.org/wiki/RISC" title="RISC – Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target">Türkçe</a></li><li class="interlanguage-link interwiki-uk"><a href="https://uk.wikipedia.org/wiki/Reduced_Instruction_Set_Computing" title="Reduced Instruction Set Computing – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target">Українська</a></li><li class="interlanguage-link interwiki-vi"><a href="https://vi.wikipedia.org/wiki/RISC" title="RISC – Vietnamese" lang="vi" hreflang="vi" class="interlanguage-link-target">Tiếng Việt</a></li><li class="interlanguage-link interwiki-wuu"><a href="https://wuu.wikipedia.org/wiki/%E7%B2%BE%E7%AE%80%E6%8C%87%E4%BB%A4%E9%9B%86" title="精简指令集 – Wu Chinese" lang="wuu" hreflang="wuu" class="interlanguage-link-target">吴语</a></li><li class="interlanguage-link interwiki-zh"><a href="https://zh.wikipedia.org/wiki/%E7%B2%BE%E7%AE%80%E6%8C%87%E4%BB%A4%E9%9B%86" title="精简指令集 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target">中文</a></li></ul>
    			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q189376#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
    		</div>
    	</div>
    	
    </div>
</div>

<div id="footer" role="contentinfo" >
	<ul id="footer-info" class="">
		<li id="footer-info-lastmod"> This page was last edited on 23 March 2020, at 04:19<span class="anonymous-show">&#160;(UTC)</span>.</li>
		<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
	</ul>
	<ul id="footer-places" class="">
		<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
		<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
		<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
		<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
		<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
		<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
		<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
		<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=Reduced_instruction_set_computer&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
	</ul>
	<ul id="footer-icons" class="noprint">
		<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a></li>
		<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a></li>
	</ul>
	<div style="clear: both;"></div>
</div>

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.756","walltime":"1.048","ppvisitednodes":{"value":3837,"limit":1000000},"postexpandincludesize":{"value":170520,"limit":2097152},"templateargumentsize":{"value":4624,"limit":2097152},"expansiondepth":{"value":21,"limit":40},"expensivefunctioncount":{"value":16,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":115090,"limit":5000000},"entityaccesscount":{"value":5,"limit":400},"timingprofile":["100.00%  909.273      1 -total"," 49.16%  447.010      1 Template:Reflist"," 14.90%  135.470     14 Template:Cite_book"," 14.53%  132.110     13 Template:Cite_web","  7.09%   64.471      1 Template:Short_description","  6.80%   61.805      2 Template:Ambox","  5.33%   48.491      2 Template:Harvnb","  5.29%   48.109      2 Template:Pagetype","  4.45%   40.460      1 Template:Refimprove_section","  4.15%   37.704      1 Template:ISBN"]},"scribunto":{"limitreport-timeusage":{"value":"0.413","limit":"10.000"},"limitreport-memusage":{"value":10096933,"limit":52428800},"limitreport-logs":"anchor_id_list = table#1 {\n  [\"CITEREFBerezinski\"] = 1,\n  [\"CITEREFBorrett1991\"] = 1,\n  [\"CITEREFCarter2002\"] = 1,\n  [\"CITEREFChow1989\"] = 1,\n  [\"CITEREFDandamudi2005\"] = 1,\n  [\"CITEREFDongarra1987\"] = 1,\n  [\"CITEREFDoran2005\"] = 1,\n  [\"CITEREFDowdLoukides1993\"] = 1,\n  [\"CITEREFEspondaRojas1991\"] = 1,\n  [\"CITEREFFeldman2017\"] = 1,\n  [\"CITEREFFisherFaraboschiYoung2005\"] = 1,\n  [\"CITEREFFlynn1995\"] = 1,\n  [\"CITEREFGrishman1974\"] = 1,\n  [\"CITEREFHillJouppiSohi1999\"] = 1,\n  [\"CITEREFJones2000\"] = 1,\n  [\"CITEREFMashey2000\"] = 1,\n  [\"CITEREFNurmi2007\"] = 1,\n  [\"CITEREFPattersonDitzel1980\"] = 1,\n  [\"CITEREFPattersonSequin1981\"] = 1,\n  [\"CITEREFReilly2003\"] = 1,\n  [\"CITEREFRussell2016\"] = 1,\n  [\"CITEREFSavard\"] = 1,\n  [\"CITEREFSequinPatterson1982\"] = 1,\n  [\"CITEREFSingh\"] = 1,\n  [\"CITEREFSrinivasan2009\"] = 1,\n  [\"CITEREFStokes\"] = 1,\n  [\"CITEREFTucker2004\"] = 1,\n  [\"CITEREFVincent2017\"] = 1,\n  [\"CITEREFWatermanLeePattersonAsanovi\"] = 1,\n  [\"CITEREFŠilcRobičUngerer1999\"] = 1,\n}\narticle_whitelist = table#1 {\n}\ntemplate_list = table#1 {\n  [\"As of\"] = 2,\n  [\"Authority control\"] = 1,\n  [\"CPU technologies\"] = 1,\n  [\"Citation\"] = 2,\n  [\"Citation needed\"] = 3,\n  [\"Cite book\"] = 14,\n  [\"Cite conference\"] = 2,\n  [\"Cite journal\"] = 1,\n  [\"Cite news\"] = 3,\n  [\"Cite newsgroup\"] = 1,\n  [\"Cite web\"] = 13,\n  [\"Clarify\"] = 1,\n  [\"Clear\"] = 1,\n  [\"DEFAULTSORT:Reduced Instruction Set Computing\"] = 1,\n  [\"Details\"] = 1,\n  [\"Harvnb\"] = 2,\n  [\"IPAc-en\"] = 1,\n  [\"ISBN\"] = 1,\n  [\"RISC-based processor architectures\"] = 1,\n  [\"Redirect\"] = 1,\n  [\"Refbegin\"] = 1,\n  [\"Refend\"] = 1,\n  [\"Refimprove section\"] = 1,\n  [\"Reflist\"] = 1,\n  [\"Short description\"] = 1,\n  [\"Technical\"] = 1,\n  [\"Use dmy dates\"] = 1,\n}\n"},"cachereport":{"origin":"mw1333","timestamp":"20200414175421","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Reduced instruction set computer","url":"https:\/\/en.wikipedia.org\/wiki\/Reduced_instruction_set_computer","sameAs":"http:\/\/www.wikidata.org\/entity\/Q189376","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q189376","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2001-11-06T22:47:07Z","dateModified":"2020-03-23T04:19:10Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/9\/95\/KL_Sun_UltraSparc.jpg","headline":"CPU design strategy"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":116,"wgHostname":"mw1373"});});</script></body></html>
