`timescale 1ns / 1ps

module tb();
reg clk,rst,din;
wire dout;

sequence_detector tb(clk,rst,din,dout);

initial clk=0;
always #5clk=~clk;

initial begin
rst=1;
din=0;
#10 rst=0;
end

initial begin
#10 din=1;
#10 din=0;
#10 din=1;
#10 din=0;
#10 din=1;
#10 din=1;
#10 din=1;
#10 din=0;
#10 din=1;

#10 $finish;
end
endmodule
