{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604080157176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604080157176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 12:49:16 2020 " "Processing started: Fri Oct 30 12:49:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604080157176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604080157176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_md5 -c fpga_md5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_md5 -c fpga_md5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604080157176 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604080170996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spislave.v 1 1 " "Found 1 design units, including 1 entities, in source file spislave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpiSlave " "Found entity 1: SpiSlave" {  } { { "SpiSlave.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/SpiSlave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080175633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080175633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5printablechunkgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file md5printablechunkgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Md5PrintableChunkGenerator " "Found entity 1: Md5PrintableChunkGenerator" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080176094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080176094 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(66) " "Verilog HDL Expression warning at Md5CoreTest.v(66): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176144 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(75) " "Verilog HDL Expression warning at Md5CoreTest.v(75): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176144 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(84) " "Verilog HDL Expression warning at Md5CoreTest.v(84): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176144 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(93) " "Verilog HDL Expression warning at Md5CoreTest.v(93): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176144 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(102) " "Verilog HDL Expression warning at Md5CoreTest.v(102): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 102 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176144 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(111) " "Verilog HDL Expression warning at Md5CoreTest.v(111): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176144 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(120) " "Verilog HDL Expression warning at Md5CoreTest.v(120): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 120 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176144 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(129) " "Verilog HDL Expression warning at Md5CoreTest.v(129): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 129 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176144 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(138) " "Verilog HDL Expression warning at Md5CoreTest.v(138): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 138 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176144 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(147) " "Verilog HDL Expression warning at Md5CoreTest.v(147): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 147 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176144 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(156) " "Verilog HDL Expression warning at Md5CoreTest.v(156): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 156 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(165) " "Verilog HDL Expression warning at Md5CoreTest.v(165): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 165 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(174) " "Verilog HDL Expression warning at Md5CoreTest.v(174): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 174 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(183) " "Verilog HDL Expression warning at Md5CoreTest.v(183): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 183 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(192) " "Verilog HDL Expression warning at Md5CoreTest.v(192): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 192 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(201) " "Verilog HDL Expression warning at Md5CoreTest.v(201): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 201 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(210) " "Verilog HDL Expression warning at Md5CoreTest.v(210): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 210 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(219) " "Verilog HDL Expression warning at Md5CoreTest.v(219): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 219 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(228) " "Verilog HDL Expression warning at Md5CoreTest.v(228): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 228 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(237) " "Verilog HDL Expression warning at Md5CoreTest.v(237): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 237 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(246) " "Verilog HDL Expression warning at Md5CoreTest.v(246): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 246 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(255) " "Verilog HDL Expression warning at Md5CoreTest.v(255): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 255 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(264) " "Verilog HDL Expression warning at Md5CoreTest.v(264): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 264 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(273) " "Verilog HDL Expression warning at Md5CoreTest.v(273): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 273 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(282) " "Verilog HDL Expression warning at Md5CoreTest.v(282): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 282 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(291) " "Verilog HDL Expression warning at Md5CoreTest.v(291): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 291 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(300) " "Verilog HDL Expression warning at Md5CoreTest.v(300): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 300 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(309) " "Verilog HDL Expression warning at Md5CoreTest.v(309): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 309 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(318) " "Verilog HDL Expression warning at Md5CoreTest.v(318): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 318 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(327) " "Verilog HDL Expression warning at Md5CoreTest.v(327): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 327 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(336) " "Verilog HDL Expression warning at Md5CoreTest.v(336): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 336 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(345) " "Verilog HDL Expression warning at Md5CoreTest.v(345): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 345 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(354) " "Verilog HDL Expression warning at Md5CoreTest.v(354): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 354 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(363) " "Verilog HDL Expression warning at Md5CoreTest.v(363): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 363 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(372) " "Verilog HDL Expression warning at Md5CoreTest.v(372): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 372 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(381) " "Verilog HDL Expression warning at Md5CoreTest.v(381): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 381 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(390) " "Verilog HDL Expression warning at Md5CoreTest.v(390): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 390 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(399) " "Verilog HDL Expression warning at Md5CoreTest.v(399): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 399 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(408) " "Verilog HDL Expression warning at Md5CoreTest.v(408): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 408 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(417) " "Verilog HDL Expression warning at Md5CoreTest.v(417): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 417 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(426) " "Verilog HDL Expression warning at Md5CoreTest.v(426): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 426 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(435) " "Verilog HDL Expression warning at Md5CoreTest.v(435): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 435 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(444) " "Verilog HDL Expression warning at Md5CoreTest.v(444): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 444 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(453) " "Verilog HDL Expression warning at Md5CoreTest.v(453): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 453 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(462) " "Verilog HDL Expression warning at Md5CoreTest.v(462): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 462 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(471) " "Verilog HDL Expression warning at Md5CoreTest.v(471): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 471 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(480) " "Verilog HDL Expression warning at Md5CoreTest.v(480): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 480 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(489) " "Verilog HDL Expression warning at Md5CoreTest.v(489): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 489 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(498) " "Verilog HDL Expression warning at Md5CoreTest.v(498): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 498 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176164 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(507) " "Verilog HDL Expression warning at Md5CoreTest.v(507): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 507 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176234 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(516) " "Verilog HDL Expression warning at Md5CoreTest.v(516): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 516 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176234 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(525) " "Verilog HDL Expression warning at Md5CoreTest.v(525): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 525 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176234 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(534) " "Verilog HDL Expression warning at Md5CoreTest.v(534): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 534 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176234 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(543) " "Verilog HDL Expression warning at Md5CoreTest.v(543): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 543 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176234 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(552) " "Verilog HDL Expression warning at Md5CoreTest.v(552): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 552 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176234 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(561) " "Verilog HDL Expression warning at Md5CoreTest.v(561): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 561 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176234 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(570) " "Verilog HDL Expression warning at Md5CoreTest.v(570): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 570 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176234 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(579) " "Verilog HDL Expression warning at Md5CoreTest.v(579): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 579 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176234 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(588) " "Verilog HDL Expression warning at Md5CoreTest.v(588): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 588 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176234 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(597) " "Verilog HDL Expression warning at Md5CoreTest.v(597): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 597 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176234 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(606) " "Verilog HDL Expression warning at Md5CoreTest.v(606): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 606 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176244 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(615) " "Verilog HDL Expression warning at Md5CoreTest.v(615): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 615 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176254 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(624) " "Verilog HDL Expression warning at Md5CoreTest.v(624): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 624 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176254 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(633) " "Verilog HDL Expression warning at Md5CoreTest.v(633): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 633 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176254 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(642) " "Verilog HDL Expression warning at Md5CoreTest.v(642): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 642 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176254 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(651) " "Verilog HDL Expression warning at Md5CoreTest.v(651): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 651 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176254 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(660) " "Verilog HDL Expression warning at Md5CoreTest.v(660): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 660 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176254 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(669) " "Verilog HDL Expression warning at Md5CoreTest.v(669): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 669 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176254 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Md5CoreTest.v(678) " "Verilog HDL Expression warning at Md5CoreTest.v(678): truncated literal to match 32 bits" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 678 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1604080176254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5coretest.v 1 1 " "Found 1 design units, including 1 entities, in source file md5coretest.v" { { "Info" "ISGN_ENTITY_NAME" "1 Md5CoreTest " "Found entity 1: Md5CoreTest" {  } { { "Md5CoreTest.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5CoreTest.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080176254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080176254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5core.v 1 1 " "Found 1 design units, including 1 entities, in source file md5core.v" { { "Info" "ISGN_ENTITY_NAME" "1 Md5Core " "Found entity 1: Md5Core" {  } { { "Md5Core.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5Core.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080176314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080176314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5chunkgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file md5chunkgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Md5ChunkGenerator " "Found entity 1: Md5ChunkGenerator" {  } { { "Md5ChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5ChunkGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080176344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080176344 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Md5BruteForcer.v(190) " "Verilog HDL information at Md5BruteForcer.v(190): always construct contains both blocking and non-blocking assignments" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 190 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1604080176414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5bruteforcer.v 1 1 " "Found 1 design units, including 1 entities, in source file md5bruteforcer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Md5BruteForcer " "Found entity 1: Md5BruteForcer" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080176414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080176414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "liquidcrystaldisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file liquidcrystaldisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 LiquidCrystalDisplay " "Found entity 1: LiquidCrystalDisplay" {  } { { "LiquidCrystalDisplay.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/LiquidCrystalDisplay.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080176444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080176444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdlinewriter.v 2 2 " "Found 2 design units, including 2 entities, in source file lcdlinewriter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LcdLineWriter " "Found entity 1: LcdLineWriter" {  } { { "LcdLineWriter.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/LcdLineWriter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080176474 ""} { "Info" "ISGN_ENTITY_NAME" "2 LcdLineWriterTester " "Found entity 2: LcdLineWriterTester" {  } { { "LcdLineWriter.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/LcdLineWriter.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080176474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080176474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080176474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080176474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossdomainbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file crossdomainbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CrossDomainBuffer " "Found entity 1: CrossDomainBuffer" {  } { { "CrossDomainBuffer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/CrossDomainBuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080176474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080176474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_md5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_md5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_md5 " "Found entity 1: fpga_md5" {  } { { "fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080176674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080176674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080179659 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080179659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080179659 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_md5 " "Elaborating entity \"fpga_md5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604080182292 ""}
{ "Warning" "WGDFX_INCONSISTENT_IO_TYPE" "GPIO_0 " "Found inconsistent I/O type for element \"GPIO_0\"" {  } { { "fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 368 320 488 384 "GPIO_0\[0\]" "" } { 200 1040 1216 216 "GPIO_0\[5\]" "" } } } }  } 0 275086 "Found inconsistent I/O type for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080182653 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "GPIO_0 " "Converted elements in bus name \"GPIO_0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO_0\[0\] GPIO_00 " "Converted element name(s) from \"GPIO_0\[0\]\" to \"GPIO_00\"" {  } { { "fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 368 320 488 384 "GPIO_0\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080182653 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO_0\[1\] GPIO_01 " "Converted element name(s) from \"GPIO_0\[1\]\" to \"GPIO_01\"" {  } { { "fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 384 320 488 400 "GPIO_0\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080182653 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO_0\[2\] GPIO_02 " "Converted element name(s) from \"GPIO_0\[2\]\" to \"GPIO_02\"" {  } { { "fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 400 320 488 416 "GPIO_0\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080182653 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO_0\[5\] GPIO_05 " "Converted element name(s) from \"GPIO_0\[5\]\" to \"GPIO_05\"" {  } { { "fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 200 1040 1216 216 "GPIO_0\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080182653 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO_0\[4\] GPIO_04 " "Converted element name(s) from \"GPIO_0\[4\]\" to \"GPIO_04\"" {  } { { "fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 152 1040 1216 168 "GPIO_0\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080182653 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO_0\[3\] GPIO_03 " "Converted element name(s) from \"GPIO_0\[3\]\" to \"GPIO_03\"" {  } { { "fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 384 904 1080 400 "GPIO_0\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080182653 ""}  } { { "fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 368 320 488 384 "GPIO_0\[0\]" "" } { 384 320 488 400 "GPIO_0\[1\]" "" } { 400 320 488 416 "GPIO_0\[2\]" "" } { 200 1040 1216 216 "GPIO_0\[5\]" "" } { 152 1040 1216 168 "GPIO_0\[4\]" "" } { 384 904 1080 400 "GPIO_0\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1604080182653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LiquidCrystalDisplay LiquidCrystalDisplay:inst8 " "Elaborating entity \"LiquidCrystalDisplay\" for hierarchy \"LiquidCrystalDisplay:inst8\"" {  } { { "fpga_md5.bdf" "inst8" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 528 824 1016 768 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080182933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LiquidCrystalDisplay.v(127) " "Verilog HDL assignment warning at LiquidCrystalDisplay.v(127): truncated value with size 32 to match size of target (3)" {  } { { "LiquidCrystalDisplay.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/LiquidCrystalDisplay.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080183064 "|fpga_md5|LiquidCrystalDisplay:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay LiquidCrystalDisplay:inst8\|Delay:powerDelay " "Elaborating entity \"Delay\" for hierarchy \"LiquidCrystalDisplay:inst8\|Delay:powerDelay\"" {  } { { "LiquidCrystalDisplay.v" "powerDelay" { Text "C:/Users/User/Desktop/DE2_fpga_md5/LiquidCrystalDisplay.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080183064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay LiquidCrystalDisplay:inst8\|Delay:wakeupDelay " "Elaborating entity \"Delay\" for hierarchy \"LiquidCrystalDisplay:inst8\|Delay:wakeupDelay\"" {  } { { "LiquidCrystalDisplay.v" "wakeupDelay" { Text "C:/Users/User/Desktop/DE2_fpga_md5/LiquidCrystalDisplay.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080183144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay LiquidCrystalDisplay:inst8\|Delay:pulseDelay " "Elaborating entity \"Delay\" for hierarchy \"LiquidCrystalDisplay:inst8\|Delay:pulseDelay\"" {  } { { "LiquidCrystalDisplay.v" "pulseDelay" { Text "C:/Users/User/Desktop/DE2_fpga_md5/LiquidCrystalDisplay.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080183154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "fpga_md5.bdf" "inst" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 160 128 368 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080183164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "C:/Users/User/Desktop/DE2_fpga_md5/altpll0.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/altpll0.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080187790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187820 ""}  } { { "altpll0.vhd" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/altpll0.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604080187820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LcdLineWriter LcdLineWriter:inst4 " "Elaborating entity \"LcdLineWriter\" for hierarchy \"LcdLineWriter:inst4\"" {  } { { "fpga_md5.bdf" "inst4" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 544 520 696 656 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LcdLineWriter.v(43) " "Verilog HDL assignment warning at LcdLineWriter.v(43): truncated value with size 32 to match size of target (8)" {  } { { "LcdLineWriter.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/LcdLineWriter.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080187951 "|fpga_md5|LcdLineWriter:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LcdLineWriter.v(45) " "Verilog HDL assignment warning at LcdLineWriter.v(45): truncated value with size 32 to match size of target (8)" {  } { { "LcdLineWriter.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/LcdLineWriter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080187951 "|fpga_md5|LcdLineWriter:inst4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charArray\[16..63\] 0 LcdLineWriter.v(13) " "Net \"charArray\[16..63\]\" at LcdLineWriter.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "LcdLineWriter.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/LcdLineWriter.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1604080187951 "|fpga_md5|LcdLineWriter:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Md5BruteForcer Md5BruteForcer:inst1 " "Elaborating entity \"Md5BruteForcer\" for hierarchy \"Md5BruteForcer:inst1\"" {  } { { "fpga_md5.bdf" "inst1" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 128 760 976 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080187951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5BruteForcer.v(251) " "Verilog HDL assignment warning at Md5BruteForcer.v(251): truncated value with size 32 to match size of target (8)" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080188491 "|fpga_md5|Md5BruteForcer:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5BruteForcer.v(256) " "Verilog HDL assignment warning at Md5BruteForcer.v(256): truncated value with size 32 to match size of target (8)" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080188491 "|fpga_md5|Md5BruteForcer:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Md5BruteForcer.v(260) " "Verilog HDL assignment warning at Md5BruteForcer.v(260): truncated value with size 64 to match size of target (32)" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080188491 "|fpga_md5|Md5BruteForcer:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Md5BruteForcer.v(275) " "Verilog HDL assignment warning at Md5BruteForcer.v(275): truncated value with size 64 to match size of target (32)" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080188491 "|fpga_md5|Md5BruteForcer:inst1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Md5BruteForcer.v(195) " "Verilog HDL Case Statement warning at Md5BruteForcer.v(195): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 195 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1604080188491 "|fpga_md5|Md5BruteForcer:inst1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Md5BruteForcer.v(239) " "Verilog HDL Case Statement warning at Md5BruteForcer.v(239): case item expression covers a value already covered by a previous case item" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 239 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1604080188491 "|fpga_md5|Md5BruteForcer:inst1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Md5BruteForcer.v(240) " "Verilog HDL Case Statement warning at Md5BruteForcer.v(240): case item expression covers a value already covered by a previous case item" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 240 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1604080188491 "|fpga_md5|Md5BruteForcer:inst1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Md5BruteForcer.v(241) " "Verilog HDL Case Statement warning at Md5BruteForcer.v(241): case item expression covers a value already covered by a previous case item" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 241 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1604080188491 "|fpga_md5|Md5BruteForcer:inst1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Md5BruteForcer.v(242) " "Verilog HDL Case Statement warning at Md5BruteForcer.v(242): case item expression covers a value already covered by a previous case item" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 242 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1604080188491 "|fpga_md5|Md5BruteForcer:inst1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Md5BruteForcer.v(243) " "Verilog HDL Case Statement warning at Md5BruteForcer.v(243): case item expression covers a value already covered by a previous case item" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 243 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1604080188491 "|fpga_md5|Md5BruteForcer:inst1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Md5BruteForcer.v(244) " "Verilog HDL Case Statement warning at Md5BruteForcer.v(244): case item expression covers a value already covered by a previous case item" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 244 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1604080188491 "|fpga_md5|Md5BruteForcer:inst1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Md5BruteForcer.v(245) " "Verilog HDL Case Statement warning at Md5BruteForcer.v(245): case item expression covers a value already covered by a previous case item" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 245 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1604080188491 "|fpga_md5|Md5BruteForcer:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Md5PrintableChunkGenerator Md5BruteForcer:inst1\|Md5PrintableChunkGenerator:g " "Elaborating entity \"Md5PrintableChunkGenerator\" for hierarchy \"Md5BruteForcer:inst1\|Md5PrintableChunkGenerator:g\"" {  } { { "Md5BruteForcer.v" "g" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080192257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(62) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(62): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192537 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(74) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192537 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(86) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(86): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192537 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(98) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(98): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192537 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(110) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(110): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192537 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(122) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(122): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192537 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(134) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(134): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192537 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(146) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(146): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192537 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(158) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(158): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(170) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(170): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(182) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(182): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(194) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(194): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(206) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(206): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(218) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(218): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(230) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(230): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(242) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(242): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(252) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(252): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(260) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(260): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(268) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(268): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(276) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(276): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(284) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(284): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(292) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(292): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(300) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(300): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(308) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(308): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(316) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(316): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(324) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(324): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192547 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(332) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(332): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192557 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(340) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(340): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192557 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(348) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(348): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192557 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(356) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(356): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192557 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(364) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(364): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192557 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(372) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(372): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5PrintableChunkGenerator.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080192557 "|fpga_md5|Md5BruteForcer:inst1|Md5PrintableChunkGenerator:g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Md5Core Md5BruteForcer:inst1\|Md5Core:md5 " "Elaborating entity \"Md5Core\" for hierarchy \"Md5BruteForcer:inst1\|Md5Core:md5\"" {  } { { "Md5BruteForcer.v" "md5" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080192567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CrossDomainBuffer CrossDomainBuffer:inst2 " "Elaborating entity \"CrossDomainBuffer\" for hierarchy \"CrossDomainBuffer:inst2\"" {  } { { "fpga_md5.bdf" "inst2" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 168 520 688 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080193629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiSlave SpiSlave:inst5 " "Elaborating entity \"SpiSlave\" for hierarchy \"SpiSlave:inst5\"" {  } { { "fpga_md5.bdf" "inst5" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 344 504 824 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080193749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SpiSlave.v(24) " "Verilog HDL assignment warning at SpiSlave.v(24): truncated value with size 32 to match size of target (16)" {  } { { "SpiSlave.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/SpiSlave.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080193789 "|fpga_md5|SpiSlave:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SpiSlave.v(43) " "Verilog HDL assignment warning at SpiSlave.v(43): truncated value with size 32 to match size of target (1)" {  } { { "SpiSlave.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/SpiSlave.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604080193789 "|fpga_md5|SpiSlave:inst5"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Md5BruteForcer:inst1\|Md5Core:md5\|w3_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Md5BruteForcer:inst1\|Md5Core:md5\|w3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 27 " "Parameter TAP_DISTANCE set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Md5BruteForcer:inst1\|Md5Core:md5\|w18_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Md5BruteForcer:inst1\|Md5Core:md5\|w18_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 19 " "Parameter TAP_DISTANCE set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Md5BruteForcer:inst1\|Md5Core:md5\|w10_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Md5BruteForcer:inst1\|Md5Core:md5\|w10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 3 " "Parameter NUMBER_OF_TAPS set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Md5BruteForcer:inst1\|Md5Core:md5\|w4_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Md5BruteForcer:inst1\|Md5Core:md5\|w4_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 23 " "Parameter TAP_DISTANCE set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Md5BruteForcer:inst1\|Md5Core:md5\|w33_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Md5BruteForcer:inst1\|Md5Core:md5\|w33_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 15 " "Parameter TAP_DISTANCE set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Md5BruteForcer:inst1\|Md5Core:md5\|w36_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Md5BruteForcer:inst1\|Md5Core:md5\|w36_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 15 " "Parameter TAP_DISTANCE set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 70 " "Parameter WIDTH set to 70" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Md5BruteForcer:inst1\|Md5Core:md5\|w4_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"Md5BruteForcer:inst1\|Md5Core:md5\|w4_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Md5BruteForcer:inst1\|Md5Core:md5\|w44_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Md5BruteForcer:inst1\|Md5Core:md5\|w44_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Md5BruteForcer:inst1\|Md5Core:md5\|w53_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Md5BruteForcer:inst1\|Md5Core:md5\|w53_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 15 " "Parameter WIDTH set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Md5BruteForcer:inst1\|Md5Core:md5\|w42_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Md5BruteForcer:inst1\|Md5Core:md5\|w42_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Md5BruteForcer:inst1\|Md5Core:md5\|w1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Md5BruteForcer:inst1\|Md5Core:md5\|w1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1604080324597 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080324597 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1604080324597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w3_rtl_0 " "Elaborated megafunction instantiation \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080325488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w3_rtl_0 " "Instantiated megafunction \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080325488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 27 " "Parameter \"TAP_DISTANCE\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080325488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080325488 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604080325488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e3m " "Found entity 1: shift_taps_e3m" {  } { { "db/shift_taps_e3m.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/shift_taps_e3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080326119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080326119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qc81 " "Found entity 1: altsyncram_qc81" {  } { { "db/altsyncram_qc81.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/altsyncram_qc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080326350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080326350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bmf " "Found entity 1: cntr_bmf" {  } { { "db/cntr_bmf.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/cntr_bmf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080326630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080326630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080326850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080326850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w18_rtl_0 " "Elaborated megafunction instantiation \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w18_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080327191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w18_rtl_0 " "Instantiated megafunction \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w18_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080327191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 19 " "Parameter \"TAP_DISTANCE\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080327191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080327191 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604080327191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_l3m " "Found entity 1: shift_taps_l3m" {  } { { "db/shift_taps_l3m.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/shift_taps_l3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080327381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080327381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8g81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8g81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8g81 " "Found entity 1: altsyncram_8g81" {  } { { "db/altsyncram_8g81.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/altsyncram_8g81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080327702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080327702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cmf " "Found entity 1: cntr_cmf" {  } { { "db/cntr_cmf.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/cntr_cmf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080327932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080327932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w10_rtl_0 " "Elaborated megafunction instantiation \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080328062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w10_rtl_0 " "Instantiated megafunction \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 3 " "Parameter \"NUMBER_OF_TAPS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080328062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080328062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080328062 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604080328062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_02m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_02m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_02m " "Found entity 1: shift_taps_02m" {  } { { "db/shift_taps_02m.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/shift_taps_02m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080328252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080328252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oc81 " "Found entity 1: altsyncram_oc81" {  } { { "db/altsyncram_oc81.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/altsyncram_oc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080328473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080328473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6mf " "Found entity 1: cntr_6mf" {  } { { "db/cntr_6mf.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/cntr_6mf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080328693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080328693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080328893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080328893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w4_rtl_0 " "Elaborated megafunction instantiation \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w4_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080329003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w4_rtl_0 " "Instantiated megafunction \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w4_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080329003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 23 " "Parameter \"TAP_DISTANCE\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080329003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080329003 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604080329003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_a3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_a3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_a3m " "Found entity 1: shift_taps_a3m" {  } { { "db/shift_taps_a3m.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/shift_taps_a3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080329184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080329184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ic81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ic81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ic81 " "Found entity 1: altsyncram_ic81" {  } { { "db/altsyncram_ic81.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/altsyncram_ic81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080329444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080329444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7mf " "Found entity 1: cntr_7mf" {  } { { "db/cntr_7mf.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/cntr_7mf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080329684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080329684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w33_rtl_0 " "Elaborated megafunction instantiation \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w33_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080329825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w33_rtl_0 " "Instantiated megafunction \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w33_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080329825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 15 " "Parameter \"TAP_DISTANCE\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080329825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080329825 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604080329825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c3m " "Found entity 1: shift_taps_c3m" {  } { { "db/shift_taps_c3m.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/shift_taps_c3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080330055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080330055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sc81 " "Found entity 1: altsyncram_sc81" {  } { { "db/altsyncram_sc81.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/altsyncram_sc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080330315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080330315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8mf " "Found entity 1: cntr_8mf" {  } { { "db/cntr_8mf.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/cntr_8mf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080330526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080330526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w36_rtl_0 " "Elaborated megafunction instantiation \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w36_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080330706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w36_rtl_0 " "Instantiated megafunction \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w36_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080330706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 15 " "Parameter \"TAP_DISTANCE\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080330706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 70 " "Parameter \"WIDTH\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080330706 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604080330706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d3m " "Found entity 1: shift_taps_d3m" {  } { { "db/shift_taps_d3m.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/shift_taps_d3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080330976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080330976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mc81 " "Found entity 1: altsyncram_mc81" {  } { { "db/altsyncram_mc81.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/altsyncram_mc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080331237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080331237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w4_rtl_1 " "Elaborated megafunction instantiation \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w4_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080331357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w4_rtl_1 " "Instantiated megafunction \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w4_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080331367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080331367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080331367 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604080331367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_p1m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_p1m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_p1m " "Found entity 1: shift_taps_p1m" {  } { { "db/shift_taps_p1m.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/shift_taps_p1m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080331587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080331587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o981 " "Found entity 1: altsyncram_o981" {  } { { "db/altsyncram_o981.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/altsyncram_o981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080331868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080331868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_skf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skf " "Found entity 1: cntr_skf" {  } { { "db/cntr_skf.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/cntr_skf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080332088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080332088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w44_rtl_0 " "Elaborated megafunction instantiation \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w44_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080332308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w44_rtl_0 " "Instantiated megafunction \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w44_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080332308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080332308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080332308 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604080332308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_63m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_63m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_63m " "Found entity 1: shift_taps_63m" {  } { { "db/shift_taps_63m.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/shift_taps_63m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080332498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080332498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p981 " "Found entity 1: altsyncram_p981" {  } { { "db/altsyncram_p981.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/altsyncram_p981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080332759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080332759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qkf " "Found entity 1: cntr_qkf" {  } { { "db/cntr_qkf.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/cntr_qkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080333019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080333019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w53_rtl_0 " "Elaborated megafunction instantiation \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w53_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080333139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w53_rtl_0 " "Instantiated megafunction \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w53_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080333139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080333139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 15 " "Parameter \"WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080333139 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604080333139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_u1m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_u1m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_u1m " "Found entity 1: shift_taps_u1m" {  } { { "db/shift_taps_u1m.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/shift_taps_u1m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080333390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080333390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m981 " "Found entity 1: altsyncram_m981" {  } { { "db/altsyncram_m981.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/altsyncram_m981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080333660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080333660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_okf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okf " "Found entity 1: cntr_okf" {  } { { "db/cntr_okf.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/cntr_okf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080333900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080333900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080334111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080334111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w42_rtl_0 " "Elaborated megafunction instantiation \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w42_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080334251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w42_rtl_0 " "Instantiated megafunction \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w42_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080334251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080334251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080334251 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604080334251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s1m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s1m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s1m " "Found entity 1: shift_taps_s1m" {  } { { "db/shift_taps_s1m.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/shift_taps_s1m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080334451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080334451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i981 " "Found entity 1: altsyncram_i981" {  } { { "db/altsyncram_i981.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/altsyncram_i981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080334712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080334712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nkf " "Found entity 1: cntr_nkf" {  } { { "db/cntr_nkf.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/cntr_nkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080334932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080334932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w1_rtl_0 " "Elaborated megafunction instantiation \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080335072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w1_rtl_0 " "Instantiated megafunction \"Md5BruteForcer:inst1\|Md5Core:md5\|altshift_taps:w1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080335072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080335072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604080335072 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604080335072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e0m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e0m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e0m " "Found entity 1: shift_taps_e0m" {  } { { "db/shift_taps_e0m.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/shift_taps_e0m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080335272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080335272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g981 " "Found entity 1: altsyncram_g981" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/altsyncram_g981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080335483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080335483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ikf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ikf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ikf " "Found entity 1: cntr_ikf" {  } { { "db/cntr_ikf.tdf" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/db/cntr_ikf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604080335703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604080335703 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 648 1032 1208 664 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604080388128 "|fpga_md5|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 664 1032 1208 680 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604080388128 "|fpga_md5|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE2_fpga_md5/fpga_md5.bdf" { { 680 1032 1208 696 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604080388128 "|fpga_md5|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1604080388128 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1604080414046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/DE2_fpga_md5/output_files/fpga_md5.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/DE2_fpga_md5/output_files/fpga_md5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1604080418011 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604080424791 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604080424791 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25570 " "Implemented 25570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604080435877 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604080435877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25091 " "Implemented 25091 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604080435877 ""} { "Info" "ICUT_CUT_TM_RAMS" "462 " "Implemented 462 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1604080435877 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1604080435877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604080435877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604080436368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 12:53:56 2020 " "Processing ended: Fri Oct 30 12:53:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604080436368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:40 " "Elapsed time: 00:04:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604080436368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:00 " "Total CPU time (on all processors): 00:04:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604080436368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604080436368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604080448976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604080448976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 12:54:07 2020 " "Processing started: Fri Oct 30 12:54:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604080448976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604080448976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga_md5 -c fpga_md5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga_md5 -c fpga_md5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604080448976 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604080449447 ""}
{ "Info" "0" "" "Project  = fpga_md5" {  } {  } 0 0 "Project  = fpga_md5" 0 0 "Fitter" 0 0 1604080449457 ""}
{ "Info" "0" "" "Revision = fpga_md5" {  } {  } 0 0 "Revision = fpga_md5" 0 0 "Fitter" 0 0 1604080449457 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1604080453763 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_md5 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"fpga_md5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604080454824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604080455035 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604080455035 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "altpll0:inst\|altpll:altpll_component\|pll clock2 " "Compensate clock of PLL \"altpll0:inst\|altpll:altpll_component\|pll\" has been set to clock2" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 18066 9224 9983 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1604080455475 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"altpll0:inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk1 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 18067 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1604080455806 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk2 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 18068 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1604080455806 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 18066 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1604080455806 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604080460903 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604080461364 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604080465580 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604080465580 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604080465580 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 50504 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604080466071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 50505 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604080466071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 50506 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604080466071 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604080466071 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1604080466611 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpga_md5.sdc " "Synopsys Design Constraints File file not found: 'fpga_md5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1604080478258 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604080478378 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604080479029 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1604080480221 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Automatically promoted node altpll0:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 18066 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604080485378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Automatically promoted node altpll0:inst\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 18066 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604080485378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CrossDomainBuffer:inst2\|syncSaved\[1\]  " "Automatically promoted node CrossDomainBuffer:inst2\|syncSaved\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""}  } { { "CrossDomainBuffer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/CrossDomainBuffer.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CrossDomainBuffer:inst2|syncSaved[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604080485378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SpiSlave:inst5\|shiftComplete  " "Automatically promoted node SpiSlave:inst5\|shiftComplete " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CrossDomainBuffer:inst2\|syncSaved\[0\] " "Destination node CrossDomainBuffer:inst2\|syncSaved\[0\]" {  } { { "CrossDomainBuffer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/CrossDomainBuffer.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CrossDomainBuffer:inst2|syncSaved[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604080485378 ""}  } { { "SpiSlave.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/SpiSlave.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SpiSlave:inst5|shiftComplete } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604080485378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Md5BruteForcer:inst1\|reset2  " "Automatically promoted node Md5BruteForcer:inst1\|reset2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Md5BruteForcer:inst1\|reset2~3 " "Destination node Md5BruteForcer:inst1\|reset2~3" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 56 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Md5BruteForcer:inst1|reset2~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 19480 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Md5BruteForcer:inst1\|textBuffer\[63\]\[41\]~0 " "Destination node Md5BruteForcer:inst1\|textBuffer\[63\]\[41\]~0" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 70 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Md5BruteForcer:inst1|textBuffer[63][41]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 20976 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Md5BruteForcer:inst1\|textBuffer\[63\]\[9\]~1 " "Destination node Md5BruteForcer:inst1\|textBuffer\[63\]\[9\]~1" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 70 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Md5BruteForcer:inst1|textBuffer[63][9]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 20977 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Md5BruteForcer:inst1\|textBuffer\[63\]\[73\]~2 " "Destination node Md5BruteForcer:inst1\|textBuffer\[63\]\[73\]~2" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 70 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Md5BruteForcer:inst1|textBuffer[63][73]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 20978 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Md5BruteForcer:inst1\|textBuffer\[63\]\[5\]~3 " "Destination node Md5BruteForcer:inst1\|textBuffer\[63\]\[5\]~3" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 70 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Md5BruteForcer:inst1|textBuffer[63][5]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 20979 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Md5BruteForcer:inst1\|textBuffer\[63\]\[37\]~4 " "Destination node Md5BruteForcer:inst1\|textBuffer\[63\]\[37\]~4" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 70 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Md5BruteForcer:inst1|textBuffer[63][37]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 20980 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Md5BruteForcer:inst1\|textBuffer\[63\]\[69\]~5 " "Destination node Md5BruteForcer:inst1\|textBuffer\[63\]\[69\]~5" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 70 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Md5BruteForcer:inst1|textBuffer[63][69]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 20981 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Md5BruteForcer:inst1\|textBuffer\[63\]\[13\]~6 " "Destination node Md5BruteForcer:inst1\|textBuffer\[63\]\[13\]~6" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 70 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Md5BruteForcer:inst1|textBuffer[63][13]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 20982 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Md5BruteForcer:inst1\|textBuffer\[63\]\[45\]~7 " "Destination node Md5BruteForcer:inst1\|textBuffer\[63\]\[45\]~7" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 70 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Md5BruteForcer:inst1|textBuffer[63][45]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 20983 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Md5BruteForcer:inst1\|textBuffer\[63\]\[77\]~8 " "Destination node Md5BruteForcer:inst1\|textBuffer\[63\]\[77\]~8" {  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 70 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Md5BruteForcer:inst1|textBuffer[63][77]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 20984 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604080485378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1604080485378 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604080485378 ""}  } { { "Md5BruteForcer.v" "" { Text "C:/Users/User/Desktop/DE2_fpga_md5/Md5BruteForcer.v" 56 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Md5BruteForcer:inst1|reset2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 0 { 0 ""} 0 18034 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604080485378 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604080494291 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604080494521 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604080494541 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604080494702 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604080494952 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604080495102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604080495102 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604080495252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604080500510 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1604080500670 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604080500670 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:38 " "Fitter preparation operations ending: elapsed time is 00:00:38" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604080502693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604080515932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:48 " "Fitter placement preparation operations ending: elapsed time is 00:00:48" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604080564342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604080565103 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604081111739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:09:07 " "Fitter placement operations ending: elapsed time is 00:09:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604081111739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604081123406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/User/Desktop/DE2_fpga_md5/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1604081192265 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604081192265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:07 " "Fitter routing operations ending: elapsed time is 00:02:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604081254574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1604081254674 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604081254674 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "125.77 " "Total time spent on timing analysis during the Fitter is 125.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1604081257208 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604081257458 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604081259191 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604081259191 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604081259191 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604081259191 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604081259191 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_05 0 " "Pin \"GPIO_05\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604081259191 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_04 0 " "Pin \"GPIO_04\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604081259191 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_03 0 " "Pin \"GPIO_03\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604081259191 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604081259191 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604081259191 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604081259191 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604081259191 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1604081259191 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604081276135 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604081281543 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604081300691 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:48 " "Fitter post-fit operations ending: elapsed time is 00:00:48" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604081305187 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1604081306599 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1604081308141 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/DE2_fpga_md5/output_files/fpga_md5.fit.smsg " "Generated suppressed messages file C:/Users/User/Desktop/DE2_fpga_md5/output_files/fpga_md5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604081315111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "717 " "Peak virtual memory: 717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604081327669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 13:08:47 2020 " "Processing ended: Fri Oct 30 13:08:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604081327669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:40 " "Elapsed time: 00:14:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604081327669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:14:03 " "Total CPU time (on all processors): 00:14:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604081327669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604081327669 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604081340548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604081340548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 13:08:59 2020 " "Processing started: Fri Oct 30 13:08:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604081340548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604081340548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga_md5 -c fpga_md5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga_md5 -c fpga_md5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604081340548 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1604081350673 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604081351033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604081354758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 13:09:14 2020 " "Processing ended: Fri Oct 30 13:09:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604081354758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604081354758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604081354758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604081354758 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604081356851 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604081361979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604081361979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 13:09:20 2020 " "Processing started: Fri Oct 30 13:09:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604081361979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604081361979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga_md5 -c fpga_md5 " "Command: quartus_sta fpga_md5 -c fpga_md5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604081361979 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1604081362329 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604081365644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604081365934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604081365934 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpga_md5.sdc " "Synopsys Design Constraints File file not found: 'fpga_md5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1604081370892 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1604081370892 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604081371202 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|altpll_component\|pll\|clk\[1\]\} \{inst\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|altpll_component\|pll\|clk\[1\]\} \{inst\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604081371202 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|pll\|clk\[2\]\} \{inst\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|pll\|clk\[2\]\} \{inst\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604081371202 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604081371202 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1604081371212 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_00 GPIO_00 " "create_clock -period 1.000 -name GPIO_00 GPIO_00" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1604081371322 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CrossDomainBuffer:inst2\|syncSaved\[1\] CrossDomainBuffer:inst2\|syncSaved\[1\] " "create_clock -period 1.000 -name CrossDomainBuffer:inst2\|syncSaved\[1\] CrossDomainBuffer:inst2\|syncSaved\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1604081371322 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SpiSlave:inst5\|shiftComplete SpiSlave:inst5\|shiftComplete " "create_clock -period 1.000 -name SpiSlave:inst5\|shiftComplete SpiSlave:inst5\|shiftComplete" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1604081371322 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1604081371322 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1604081372344 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1604081372524 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1604081373736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.838 " "Worst-case setup slack is -7.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081373736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081373736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.838    -27590.527 inst\|altpll_component\|pll\|clk\[2\]  " "   -7.838    -27590.527 inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081373736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.949      -453.380 CrossDomainBuffer:inst2\|syncSaved\[1\]  " "   -5.949      -453.380 CrossDomainBuffer:inst2\|syncSaved\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081373736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.702       -50.786 GPIO_00  " "   -2.702       -50.786 GPIO_00 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081373736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818       -16.133 SpiSlave:inst5\|shiftComplete  " "   -0.818       -16.133 SpiSlave:inst5\|shiftComplete " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081373736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.990         0.000 inst\|altpll_component\|pll\|clk\[1\]  " "    3.990         0.000 inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081373736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604081373736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.076 " "Worst-case hold slack is -1.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.076       -25.866 CrossDomainBuffer:inst2\|syncSaved\[1\]  " "   -1.076       -25.866 CrossDomainBuffer:inst2\|syncSaved\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032        -0.032 inst\|altpll_component\|pll\|clk\[2\]  " "   -0.032        -0.032 inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 inst\|altpll_component\|pll\|clk\[1\]  " "    0.391         0.000 inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523         0.000 GPIO_00  " "    0.523         0.000 GPIO_00 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.960         0.000 SpiSlave:inst5\|shiftComplete  " "    0.960         0.000 SpiSlave:inst5\|shiftComplete " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604081374246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.022 " "Worst-case recovery slack is -4.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.022     -1371.502 inst\|altpll_component\|pll\|clk\[2\]  " "   -4.022     -1371.502 inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604081374266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.792 " "Worst-case removal slack is 4.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.792         0.000 inst\|altpll_component\|pll\|clk\[2\]  " "    4.792         0.000 inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604081374296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -51.222 GPIO_00  " "   -1.222       -51.222 GPIO_00 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -191.000 CrossDomainBuffer:inst2\|syncSaved\[1\]  " "   -0.500      -191.000 CrossDomainBuffer:inst2\|syncSaved\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 SpiSlave:inst5\|shiftComplete  " "   -0.500       -32.000 SpiSlave:inst5\|shiftComplete " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.873         0.000 inst\|altpll_component\|pll\|clk\[2\]  " "    2.873         0.000 inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 inst\|altpll_component\|pll\|clk\[1\]  " "    9.000         0.000 inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 CLOCK_50  " "   10.000         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081374337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604081374337 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1604081378382 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1604081378422 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1604081381196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.503 " "Worst-case setup slack is -3.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.503    -12240.274 inst\|altpll_component\|pll\|clk\[2\]  " "   -3.503    -12240.274 inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.123      -117.778 CrossDomainBuffer:inst2\|syncSaved\[1\]  " "   -2.123      -117.778 CrossDomainBuffer:inst2\|syncSaved\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.765       -11.893 GPIO_00  " "   -0.765       -11.893 GPIO_00 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276         0.000 SpiSlave:inst5\|shiftComplete  " "    0.276         0.000 SpiSlave:inst5\|shiftComplete " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.321         0.000 inst\|altpll_component\|pll\|clk\[1\]  " "    7.321         0.000 inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604081381216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.929 " "Worst-case hold slack is -0.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.929       -25.768 CrossDomainBuffer:inst2\|syncSaved\[1\]  " "   -0.929       -25.768 CrossDomainBuffer:inst2\|syncSaved\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037         0.000 inst\|altpll_component\|pll\|clk\[2\]  " "    0.037         0.000 inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 inst\|altpll_component\|pll\|clk\[1\]  " "    0.215         0.000 inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240         0.000 GPIO_00  " "    0.240         0.000 GPIO_00 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298         0.000 SpiSlave:inst5\|shiftComplete  " "    0.298         0.000 SpiSlave:inst5\|shiftComplete " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604081381647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.135 " "Worst-case recovery slack is -2.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.135      -728.035 inst\|altpll_component\|pll\|clk\[2\]  " "   -2.135      -728.035 inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604081381677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.015 " "Worst-case removal slack is 3.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.015         0.000 inst\|altpll_component\|pll\|clk\[2\]  " "    3.015         0.000 inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604081381727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -51.222 GPIO_00  " "   -1.222       -51.222 GPIO_00 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -191.000 CrossDomainBuffer:inst2\|syncSaved\[1\]  " "   -0.500      -191.000 CrossDomainBuffer:inst2\|syncSaved\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 SpiSlave:inst5\|shiftComplete  " "   -0.500       -32.000 SpiSlave:inst5\|shiftComplete " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.873         0.000 inst\|altpll_component\|pll\|clk\[2\]  " "    2.873         0.000 inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 inst\|altpll_component\|pll\|clk\[1\]  " "    9.000         0.000 inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 CLOCK_50  " "   10.000         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604081381897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604081381897 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1604081384862 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604081385232 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604081385232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604081386855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 13:09:46 2020 " "Processing ended: Fri Oct 30 13:09:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604081386855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604081386855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604081386855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604081386855 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 142 s " "Quartus II Full Compilation was successful. 0 errors, 142 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604081388427 ""}
