// Seed: 359157411
module module_0 (
    input wor id_0,
    output wand id_1,
    output uwire id_2,
    input wor id_3,
    input tri id_4,
    output supply0 id_5,
    input uwire id_6,
    output uwire id_7,
    output tri id_8,
    output tri id_9,
    output wor id_10,
    output uwire id_11,
    input supply1 id_12,
    output uwire id_13,
    input wor id_14,
    input wire id_15,
    output tri1 id_16,
    input uwire id_17,
    input wor id_18,
    output wand id_19,
    input wand id_20,
    input wor id_21,
    output uwire id_22,
    input tri0 id_23,
    input supply1 id_24,
    input tri id_25,
    input tri id_26,
    output wand id_27,
    input wire id_28,
    output uwire id_29
    , id_37,
    output tri0 id_30,
    input tri0 id_31#(.id_38(1)),
    output tri1 id_32,
    input supply0 id_33,
    output uwire id_34,
    input supply0 id_35
);
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output logic id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    input supply1 id_6
);
  always @(negedge id_0 or posedge 1) begin : LABEL_0
    id_2 = -1;
  end
  wire id_8;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_1,
      id_0,
      id_6,
      id_1,
      id_5,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_5,
      id_1,
      id_3,
      id_5,
      id_1,
      id_3,
      id_3,
      id_1,
      id_4,
      id_3,
      id_1,
      id_4,
      id_0,
      id_3,
      id_4,
      id_1,
      id_0,
      id_1,
      id_1,
      id_6,
      id_1,
      id_4,
      id_1,
      id_0
  );
  assign modCall_1.id_30 = 0;
  integer [1 : 1] id_9;
  ;
  assign id_9 = id_9;
  parameter id_10 = -1;
endmodule
