
// Generated by Cadence Genus(TM) Synthesis Solution 23.12-s086_1
// Generated on: Mar 18 2025 13:06:31 -03 (Mar 18 2025 16:06:31 UTC)

// Verification Directory fv/full_adder 

module full_adder(A, B, Cin, S, Cout);
  input A, B, Cin;
  output S, Cout;
  wire A, B, Cin;
  wire S, Cout;
  wire n_13, n_20, n_25, n_26, n_28, n_29, n_30, n_31;
  or g23 (n_20, A, B);
  nand g30 (Cout, n_25, n_26);
  or g31 (n_28, wc, n_13);
  not gc (wc, Cin);
  or g32 (n_29, Cin, wc0);
  not gc0 (wc0, n_13);
  nand g33 (S, n_28, n_29);
  nand g34 (n_25, n_20, Cin);
  nand g35 (n_26, A, B);
  or g36 (n_30, wc1, B);
  not gc1 (wc1, A);
  or g37 (n_31, A, wc2);
  not gc2 (wc2, B);
  nand g38 (n_13, n_30, n_31);
endmodule

