Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/user/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab12_behav xil_defaultlib.tb_lab12 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'sign' [/home/user/lab12/lab12.srcs/sim_1/new/tb_lab12.sv:57]
WARNING: [VRFC 10-3091] actual bit length 999 differs from formal bit length 32 for port 'prev_tap' [/home/user/lab12/lab12.srcs/sources_1/new/tapLine.sv:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture a of entity xil_defaultlib.ReadFile [\ReadFile(numofbits=16,file_name...]
Compiling module xil_defaultlib.tap(partSumLength=32)
Compiling module xil_defaultlib.tapLine(partSumLength=32)
Compiling architecture a of entity xil_defaultlib.WriteFile_full [\WriteFile_full(numofbits=32,fil...]
Compiling module xil_defaultlib.tb_lab12
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab12_behav
