Warning: Design 'fullchip' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fullchip
Version: Q-2019.12-SP5-3
Date   : Thu Mar 16 21:17:39 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               9        0.039               0.000      0.219 f
  U11743/ZN (INVD8)                                                0.031     0.029      0.248 r
  n5175 (net)                                   2        0.023               0.000      0.248 r
  U8844/ZN (INVD6)                                                 0.016     0.018      0.266 f
  n4710 (net)                                   3        0.010               0.000      0.266 f
  U8841/ZN (ND2D4)                                                 0.021     0.016      0.282 r
  n5135 (net)                                   1        0.004               0.000      0.282 r
  U11761/ZN (OAI21D4)                                              0.045     0.040      0.322 f
  n5662 (net)                                   4        0.009               0.000      0.322 f
  U8858/ZN (NR2XD2)                                                0.039     0.033      0.356 r
  n5217 (net)                                   2        0.006               0.000      0.356 r
  U11643/ZN (CKND2D4)                                              0.035     0.035      0.391 f
  n5089 (net)                                   5        0.010               0.000      0.391 f
  U8869/ZN (NR2XD2)                                                0.028     0.032      0.423 r
  n6032 (net)                                   1        0.003               0.000      0.423 r
  U8870/ZN (XNR2D4)                                                0.039     0.081      0.504 f
  n6034 (net)                                   1        0.004               0.000      0.504 f
  U8882/ZN (OAI21D4)                                               0.039     0.034      0.538 r
  n47419 (net)                                  2        0.003               0.000      0.538 r
  U14588/S (FA1D1)                                                 0.036     0.145      0.683 f
  n6089 (net)                                   3        0.003               0.000      0.683 f
  U11793/Z (XOR3D2)                                                0.042     0.176      0.859 f
  n6092 (net)                                   1        0.002               0.000      0.859 f
  U14610/S (FA1D4)                                                 0.042     0.101      0.960 r
  n6127 (net)                                   2        0.007               0.000      0.960 r
  U11644/ZN (INVD4)                                                0.016     0.018      0.978 f
  n5100 (net)                                   1        0.004               0.000      0.978 f
  U8987/ZN (ND2D4)                                                 0.022     0.017      0.995 r
  n4766 (net)                                   2        0.005               0.000      0.995 r
  U8986/ZN (ND2D3)                                                 0.026     0.023      1.018 f
  n4771 (net)                                   2        0.004               0.000      1.018 f
  U8993/ZN (NR2D2)                                                 0.053     0.038      1.056 r
  n5272 (net)                                   1        0.004               0.000      1.056 r
  U11843/ZN (OAI21D4)                                              0.036     0.042      1.098 f
  n5271 (net)                                   3        0.005               0.000      1.098 f
  U8972/ZN (ND2D2)                                                 0.027     0.025      1.123 r
  n4848 (net)                                   2        0.004               0.000      1.123 r
  U7339/ZN (AOI21D2)                                               0.024     0.024      1.147 f
  n6269 (net)                                   1        0.002               0.000      1.147 f
  U14662/ZN (XNR2D0)                                               0.035     0.076      1.223 r
  core_instance1_sfp_instance_N539 (net)        1        0.001               0.000      1.223 r
  core_instance1_sfp_instance_sum_q_reg_16_/D (EDFQD1)             0.035     0.000      1.223 r
  data arrival time                                                                     1.223

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_16_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.223
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.119


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               9        0.039               0.000      0.219 f
  U11743/ZN (INVD8)                                                0.031     0.029      0.248 r
  n5175 (net)                                   2        0.023               0.000      0.248 r
  U8844/ZN (INVD6)                                                 0.016     0.018      0.266 f
  n4710 (net)                                   3        0.010               0.000      0.266 f
  U8841/ZN (ND2D4)                                                 0.021     0.016      0.282 r
  n5135 (net)                                   1        0.004               0.000      0.282 r
  U11761/ZN (OAI21D4)                                              0.045     0.040      0.322 f
  n5662 (net)                                   4        0.009               0.000      0.322 f
  U8858/ZN (NR2XD2)                                                0.039     0.033      0.356 r
  n5217 (net)                                   2        0.006               0.000      0.356 r
  U11643/ZN (CKND2D4)                                              0.035     0.035      0.391 f
  n5089 (net)                                   5        0.010               0.000      0.391 f
  U8869/ZN (NR2XD2)                                                0.028     0.032      0.423 r
  n6032 (net)                                   1        0.003               0.000      0.423 r
  U8870/ZN (XNR2D4)                                                0.039     0.081      0.504 f
  n6034 (net)                                   1        0.004               0.000      0.504 f
  U8882/ZN (OAI21D4)                                               0.039     0.034      0.538 r
  n47419 (net)                                  2        0.003               0.000      0.538 r
  U14588/S (FA1D1)                                                 0.036     0.145      0.683 f
  n6089 (net)                                   3        0.003               0.000      0.683 f
  U11793/Z (XOR3D2)                                                0.042     0.176      0.859 f
  n6092 (net)                                   1        0.002               0.000      0.859 f
  U14610/S (FA1D4)                                                 0.042     0.101      0.960 r
  n6127 (net)                                   2        0.007               0.000      0.960 r
  U11644/ZN (INVD4)                                                0.016     0.018      0.978 f
  n5100 (net)                                   1        0.004               0.000      0.978 f
  U8987/ZN (ND2D4)                                                 0.022     0.017      0.995 r
  n4766 (net)                                   2        0.005               0.000      0.995 r
  U8986/ZN (ND2D3)                                                 0.026     0.023      1.018 f
  n4771 (net)                                   2        0.004               0.000      1.018 f
  U8993/ZN (NR2D2)                                                 0.053     0.038      1.056 r
  n5272 (net)                                   1        0.004               0.000      1.056 r
  U11843/ZN (OAI21D4)                                              0.036     0.042      1.098 f
  n5271 (net)                                   3        0.005               0.000      1.098 f
  U8906/ZN (ND2D2)                                                 0.026     0.025      1.123 r
  n4733 (net)                                   2        0.004               0.000      1.123 r
  U8904/ZN (AOI21D2)                                               0.024     0.024      1.147 f
  n6263 (net)                                   1        0.002               0.000      1.147 f
  U14661/ZN (XNR2D0)                                               0.035     0.076      1.222 r
  core_instance1_sfp_instance_N536 (net)        1        0.001               0.000      1.222 r
  core_instance1_sfp_instance_sum_q_reg_13_/D (EDFQD1)             0.035     0.000      1.222 r
  data arrival time                                                                     1.222

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_13_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.222
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.119


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               9        0.039               0.000      0.219 f
  U11743/ZN (INVD8)                                                0.031     0.029      0.248 r
  n5175 (net)                                   2        0.023               0.000      0.248 r
  U8844/ZN (INVD6)                                                 0.016     0.018      0.266 f
  n4710 (net)                                   3        0.010               0.000      0.266 f
  U8841/ZN (ND2D4)                                                 0.021     0.016      0.282 r
  n5135 (net)                                   1        0.004               0.000      0.282 r
  U11761/ZN (OAI21D4)                                              0.045     0.040      0.322 f
  n5662 (net)                                   4        0.009               0.000      0.322 f
  U8858/ZN (NR2XD2)                                                0.039     0.033      0.356 r
  n5217 (net)                                   2        0.006               0.000      0.356 r
  U11643/ZN (CKND2D4)                                              0.035     0.035      0.391 f
  n5089 (net)                                   5        0.010               0.000      0.391 f
  U8869/ZN (NR2XD2)                                                0.028     0.032      0.423 r
  n6032 (net)                                   1        0.003               0.000      0.423 r
  U8870/ZN (XNR2D4)                                                0.039     0.081      0.504 f
  n6034 (net)                                   1        0.004               0.000      0.504 f
  U8882/ZN (OAI21D4)                                               0.039     0.034      0.538 r
  n47419 (net)                                  2        0.003               0.000      0.538 r
  U14588/S (FA1D1)                                                 0.036     0.145      0.683 f
  n6089 (net)                                   3        0.003               0.000      0.683 f
  U11793/Z (XOR3D2)                                                0.042     0.176      0.859 f
  n6092 (net)                                   1        0.002               0.000      0.859 f
  U14610/S (FA1D4)                                                 0.042     0.101      0.960 r
  n6127 (net)                                   2        0.007               0.000      0.960 r
  U11644/ZN (INVD4)                                                0.016     0.018      0.978 f
  n5100 (net)                                   1        0.004               0.000      0.978 f
  U8987/ZN (ND2D4)                                                 0.022     0.017      0.995 r
  n4766 (net)                                   2        0.005               0.000      0.995 r
  U8986/ZN (ND2D3)                                                 0.026     0.023      1.018 f
  n4771 (net)                                   2        0.004               0.000      1.018 f
  U8993/ZN (NR2D2)                                                 0.053     0.038      1.056 r
  n5272 (net)                                   1        0.004               0.000      1.056 r
  U11843/ZN (OAI21D4)                                              0.036     0.042      1.098 f
  n5271 (net)                                   3        0.005               0.000      1.098 f
  U9061/ZN (ND2D1)                                                 0.034     0.029      1.127 r
  n4849 (net)                                   2        0.002               0.000      1.127 r
  U11850/ZN (AOI21D1)                                              0.035     0.031      1.158 f
  n6257 (net)                                   2        0.002               0.000      1.158 f
  U7256/ZN (CKND2D0)                                               0.047     0.037      1.195 r
  n5094 (net)                                   1        0.001               0.000      1.195 r
  U7336/ZN (ND2D1)                                                 0.026     0.028      1.223 f
  core_instance1_sfp_instance_N537 (net)        1        0.001               0.000      1.223 f
  core_instance1_sfp_instance_sum_q_reg_14_/D (EDFQD1)             0.026     0.000      1.223 f
  data arrival time                                                                     1.223

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_14_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.094      1.106
  data required time                                                                    1.106
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.106
  data arrival time                                                                    -1.223
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.118


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               9        0.039               0.000      0.219 f
  U11743/ZN (INVD8)                                                0.031     0.029      0.248 r
  n5175 (net)                                   2        0.023               0.000      0.248 r
  U8844/ZN (INVD6)                                                 0.016     0.018      0.266 f
  n4710 (net)                                   3        0.010               0.000      0.266 f
  U8841/ZN (ND2D4)                                                 0.021     0.016      0.282 r
  n5135 (net)                                   1        0.004               0.000      0.282 r
  U11761/ZN (OAI21D4)                                              0.045     0.040      0.322 f
  n5662 (net)                                   4        0.009               0.000      0.322 f
  U8858/ZN (NR2XD2)                                                0.039     0.033      0.356 r
  n5217 (net)                                   2        0.006               0.000      0.356 r
  U11643/ZN (CKND2D4)                                              0.035     0.035      0.391 f
  n5089 (net)                                   5        0.010               0.000      0.391 f
  U8869/ZN (NR2XD2)                                                0.028     0.032      0.423 r
  n6032 (net)                                   1        0.003               0.000      0.423 r
  U8870/ZN (XNR2D4)                                                0.039     0.081      0.504 f
  n6034 (net)                                   1        0.004               0.000      0.504 f
  U8882/ZN (OAI21D4)                                               0.039     0.034      0.538 r
  n47419 (net)                                  2        0.003               0.000      0.538 r
  U14588/S (FA1D1)                                                 0.036     0.145      0.683 f
  n6089 (net)                                   3        0.003               0.000      0.683 f
  U11793/Z (XOR3D2)                                                0.042     0.176      0.859 f
  n6092 (net)                                   1        0.002               0.000      0.859 f
  U14610/S (FA1D4)                                                 0.047     0.108      0.967 f
  n6127 (net)                                   2        0.007               0.000      0.967 f
  U11644/ZN (INVD4)                                                0.022     0.023      0.990 r
  n5100 (net)                                   1        0.004               0.000      0.990 r
  U8987/ZN (ND2D4)                                                 0.022     0.021      1.011 f
  n4766 (net)                                   2        0.005               0.000      1.011 f
  U8986/ZN (ND2D3)                                                 0.026     0.020      1.031 r
  n4771 (net)                                   2        0.004               0.000      1.031 r
  U8994/ZN (NR2D2)                                                 0.022     0.020      1.051 f
  n5270 (net)                                   1        0.005               0.000      1.051 f
  U11755/ZN (NR2XD3)                                               0.033     0.025      1.077 r
  n5268 (net)                                   3        0.006               0.000      1.077 r
  U8906/ZN (ND2D2)                                                 0.030     0.029      1.106 f
  n4733 (net)                                   2        0.003               0.000      1.106 f
  U8905/ZN (AOI21D1)                                               0.067     0.048      1.153 r
  n6253 (net)                                   2        0.002               0.000      1.153 r
  U9053/ZN (INVD1)                                                 0.023     0.023      1.177 f
  n4841 (net)                                   1        0.001               0.000      1.177 f
  U9051/ZN (ND2D1)                                                 0.024     0.020      1.197 r
  n4844 (net)                                   1        0.001               0.000      1.197 r
  U9052/ZN (ND2D1)                                                 0.026     0.025      1.222 f
  core_instance1_sfp_instance_N538 (net)        1        0.001               0.000      1.222 f
  core_instance1_sfp_instance_sum_q_reg_15_/D (EDFQD1)             0.026     0.000      1.222 f
  data arrival time                                                                     1.222

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_15_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.094      1.106
  data required time                                                                    1.106
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.106
  data arrival time                                                                    -1.222
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.116


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               9        0.039               0.000      0.219 f
  U8851/ZN (INVD6)                                                 0.022     0.023      0.242 r
  n5991 (net)                                   2        0.009               0.000      0.242 r
  U7798/ZN (INVD6)                                                 0.018     0.018      0.260 f
  n4622 (net)                                   2        0.015               0.000      0.260 f
  U8933/ZN (INVD8)                                                 0.037     0.027      0.287 r
  n5188 (net)                                  13        0.029               0.000      0.287 r
  U7153/ZN (ND2D1)                                                 0.045     0.039      0.326 f
  n4811 (net)                                   3        0.003               0.000      0.326 f
  U7273/ZN (CKND2D0)                                               0.047     0.040      0.366 r
  n5037 (net)                                   1        0.001               0.000      0.366 r
  U7276/ZN (ND2D1)                                                 0.053     0.048      0.414 f
  n5036 (net)                                   3        0.004               0.000      0.414 f
  U8113/ZN (XNR3D2)                                                0.045     0.132      0.546 f
  n5650 (net)                                   3        0.004               0.000      0.546 f
  U11754/ZN (XNR2D1)                                               0.036     0.100      0.646 f
  n5181 (net)                                   1        0.002               0.000      0.646 f
  U11788/ZN (XNR2D1)                                               0.041     0.089      0.735 r
  n5653 (net)                                   2        0.002               0.000      0.735 r
  U7947/ZN (INVD1)                                                 0.017     0.019      0.754 f
  n4814 (net)                                   1        0.001               0.000      0.754 f
  U7891/ZN (ND2D1)                                                 0.030     0.022      0.776 r
  n5532 (net)                                   2        0.002               0.000      0.776 r
  U7375/ZN (ND2D1)                                                 0.025     0.025      0.802 f
  n4812 (net)                                   1        0.001               0.000      0.802 f
  U7061/ZN (CKND2D1)                                               0.054     0.037      0.839 r
  n5526 (net)                                   2        0.003               0.000      0.839 r
  U8979/ZN (ND2D2)                                                 0.024     0.030      0.869 f
  n4761 (net)                                   1        0.002               0.000      0.869 f
  U7333/ZN (INVD2)                                                 0.016     0.016      0.886 r
  n4760 (net)                                   1        0.002               0.000      0.886 r
  U7052/ZN (NR2XD1)                                                0.040     0.026      0.912 f
  n6305 (net)                                   2        0.005               0.000      0.912 f
  U8866/ZN (OAI21D4)                                               0.047     0.038      0.950 r
  n5219 (net)                                   2        0.005               0.000      0.950 r
  U8873/ZN (AOI21D4)                                               0.027     0.029      0.979 f
  n5259 (net)                                   3        0.004               0.000      0.979 f
  U7241/ZN (OAI21D1)                                               0.060     0.047      1.025 r
  n4847 (net)                                   2        0.002               0.000      1.025 r
  U9066/ZN (INVD0)                                                 0.030     0.033      1.058 f
  n6295 (net)                                   2        0.002               0.000      1.058 f
  U8977/ZN (OAI21D0)                                               0.095     0.065      1.123 r
  n6294 (net)                                   1        0.002               0.000      1.123 r
  U7249/Z (CKXOR2D1)                                               0.033     0.096      1.219 f
  core_instance1_sfp_instance_N530 (net)        1        0.001               0.000      1.219 f
  core_instance1_sfp_instance_sum_q_reg_7_/D (EDFQD1)              0.033     0.000      1.219 f
  data arrival time                                                                     1.219

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_7_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.219
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.115


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               9        0.039               0.000      0.219 f
  U11743/ZN (INVD8)                                                0.031     0.029      0.248 r
  n5175 (net)                                   2        0.023               0.000      0.248 r
  U8844/ZN (INVD6)                                                 0.016     0.018      0.266 f
  n4710 (net)                                   3        0.010               0.000      0.266 f
  U8841/ZN (ND2D4)                                                 0.021     0.016      0.282 r
  n5135 (net)                                   1        0.004               0.000      0.282 r
  U11761/ZN (OAI21D4)                                              0.045     0.040      0.322 f
  n5662 (net)                                   4        0.009               0.000      0.322 f
  U8858/ZN (NR2XD2)                                                0.039     0.033      0.356 r
  n5217 (net)                                   2        0.006               0.000      0.356 r
  U11643/ZN (CKND2D4)                                              0.035     0.035      0.391 f
  n5089 (net)                                   5        0.010               0.000      0.391 f
  U8869/ZN (NR2XD2)                                                0.028     0.032      0.423 r
  n6032 (net)                                   1        0.003               0.000      0.423 r
  U8870/ZN (XNR2D4)                                                0.039     0.081      0.504 f
  n6034 (net)                                   1        0.004               0.000      0.504 f
  U8882/ZN (OAI21D4)                                               0.039     0.034      0.538 r
  n47419 (net)                                  2        0.003               0.000      0.538 r
  U14588/S (FA1D1)                                                 0.036     0.145      0.683 f
  n6089 (net)                                   3        0.003               0.000      0.683 f
  U11793/Z (XOR3D2)                                                0.042     0.176      0.859 f
  n6092 (net)                                   1        0.002               0.000      0.859 f
  U14610/S (FA1D4)                                                 0.047     0.108      0.967 f
  n6127 (net)                                   2        0.007               0.000      0.967 f
  U11644/ZN (INVD4)                                                0.022     0.023      0.990 r
  n5100 (net)                                   1        0.004               0.000      0.990 r
  U8987/ZN (ND2D4)                                                 0.022     0.021      1.011 f
  n4766 (net)                                   2        0.005               0.000      1.011 f
  U8986/ZN (ND2D3)                                                 0.026     0.020      1.031 r
  n4771 (net)                                   2        0.004               0.000      1.031 r
  U8993/ZN (NR2D2)                                                 0.020     0.018      1.050 f
  n5272 (net)                                   1        0.004               0.000      1.050 f
  U11843/ZN (OAI21D4)                                              0.049     0.026      1.075 r
  n5271 (net)                                   3        0.005               0.000      1.075 r
  U9061/ZN (ND2D1)                                                 0.037     0.036      1.111 f
  n4849 (net)                                   2        0.002               0.000      1.111 f
  U11851/ZN (AOI21D1)                                              0.072     0.046      1.158 r
  n6243 (net)                                   2        0.002               0.000      1.158 r
  U8956/ZN (CKND2D1)                                               0.042     0.042      1.199 f
  n4853 (net)                                   1        0.002               0.000      1.199 f
  U9068/ZN (ND2D2)                                                 0.019     0.023      1.222 r
  core_instance1_sfp_instance_N540 (net)        1        0.001               0.000      1.222 r
  core_instance1_sfp_instance_sum_q_reg_17_/D (EDFQD1)             0.019     0.000      1.222 r
  data arrival time                                                                     1.222

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_17_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.092      1.108
  data required time                                                                    1.108
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.108
  data arrival time                                                                    -1.222
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.114


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               9        0.039               0.000      0.219 f
  U11743/ZN (INVD8)                                                0.031     0.029      0.248 r
  n5175 (net)                                   2        0.023               0.000      0.248 r
  U8844/ZN (INVD6)                                                 0.016     0.018      0.266 f
  n4710 (net)                                   3        0.010               0.000      0.266 f
  U8841/ZN (ND2D4)                                                 0.021     0.016      0.282 r
  n5135 (net)                                   1        0.004               0.000      0.282 r
  U11761/ZN (OAI21D4)                                              0.045     0.040      0.322 f
  n5662 (net)                                   4        0.009               0.000      0.322 f
  U8858/ZN (NR2XD2)                                                0.039     0.033      0.356 r
  n5217 (net)                                   2        0.006               0.000      0.356 r
  U11643/ZN (CKND2D4)                                              0.035     0.035      0.391 f
  n5089 (net)                                   5        0.010               0.000      0.391 f
  U8869/ZN (NR2XD2)                                                0.028     0.032      0.423 r
  n6032 (net)                                   1        0.003               0.000      0.423 r
  U8870/ZN (XNR2D4)                                                0.039     0.081      0.504 f
  n6034 (net)                                   1        0.004               0.000      0.504 f
  U8882/ZN (OAI21D4)                                               0.039     0.034      0.538 r
  n47419 (net)                                  2        0.003               0.000      0.538 r
  U14588/S (FA1D1)                                                 0.036     0.145      0.683 f
  n6089 (net)                                   3        0.003               0.000      0.683 f
  U11793/Z (XOR3D2)                                                0.042     0.176      0.859 f
  n6092 (net)                                   1        0.002               0.000      0.859 f
  U14610/S (FA1D4)                                                 0.042     0.101      0.960 r
  n6127 (net)                                   2        0.007               0.000      0.960 r
  U11644/ZN (INVD4)                                                0.016     0.018      0.978 f
  n5100 (net)                                   1        0.004               0.000      0.978 f
  U8987/ZN (ND2D4)                                                 0.022     0.017      0.995 r
  n4766 (net)                                   2        0.005               0.000      0.995 r
  U8986/ZN (ND2D3)                                                 0.026     0.023      1.018 f
  n4771 (net)                                   2        0.004               0.000      1.018 f
  U8993/ZN (NR2D2)                                                 0.053     0.038      1.056 r
  n5272 (net)                                   1        0.004               0.000      1.056 r
  U11843/ZN (OAI21D4)                                              0.036     0.042      1.098 f
  n5271 (net)                                   3        0.005               0.000      1.098 f
  U8972/ZN (ND2D2)                                                 0.027     0.025      1.123 r
  n4848 (net)                                   2        0.004               0.000      1.123 r
  U11849/ZN (XNR2D1)                                               0.032     0.091      1.214 f
  core_instance1_sfp_instance_N535 (net)        1        0.001               0.000      1.214 f
  core_instance1_sfp_instance_sum_q_reg_12_/D (EDFQD1)             0.032     0.000      1.214 f
  data arrival time                                                                     1.214

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_12_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.214
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.110


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst1[17] (in)                                                   0.051     0.024      0.224 r
  inst1[17] (net)                               9        0.039               0.000      0.224 r
  U8857/ZN (INVD2)                                                 0.036     0.035      0.259 f
  n5253 (net)                                   8        0.011               0.000      0.259 f
  U11740/ZN (ND2D2)                                                0.032     0.028      0.287 r
  n5208 (net)                                   1        0.005               0.000      0.287 r
  U8927/ZN (ND2D4)                                                 0.028     0.029      0.316 f
  n5836 (net)                                   4        0.007               0.000      0.316 f
  U7093/ZN (INVD1)                                                 0.029     0.025      0.341 r
  n5017 (net)                                   2        0.002               0.000      0.341 r
  U11587/ZN (XNR2D1)                                               0.040     0.100      0.441 f
  n5665 (net)                                   1        0.002               0.000      0.441 f
  U14435/ZN (OAI21D2)                                              0.054     0.043      0.484 r
  n47433 (net)                                  2        0.003               0.000      0.484 r
  U14463/S (FA1D1)                                                 0.039     0.097      0.581 r
  n5706 (net)                                   1        0.002               0.000      0.581 r
  U14456/S (FA1D1)                                                 0.045     0.144      0.725 r
  n5752 (net)                                   1        0.003               0.000      0.725 r
  U8920/S (FA1D4)                                                  0.046     0.150      0.876 f
  n5703 (net)                                   2        0.005               0.000      0.876 f
  U8925/ZN (ND2D2)                                                 0.035     0.030      0.906 r
  n6303 (net)                                   2        0.005               0.000      0.906 r
  U8866/ZN (OAI21D4)                                               0.033     0.037      0.943 f
  n5219 (net)                                   2        0.005               0.000      0.943 f
  U8873/ZN (AOI21D4)                                               0.050     0.034      0.977 r
  n5259 (net)                                   3        0.004               0.000      0.977 r
  U7241/ZN (OAI21D1)                                               0.040     0.038      1.015 f
  n4847 (net)                                   2        0.002               0.000      1.015 f
  U8943/ZN (ND2D1)                                                 0.031     0.029      1.044 r
  n4741 (net)                                   1        0.002               0.000      1.044 r
  U8942/ZN (ND2D2)                                                 0.039     0.032      1.076 f
  n6289 (net)                                   4        0.006               0.000      1.076 f
  U7231/ZN (AOI21D1)                                               0.062     0.047      1.123 r
  n6286 (net)                                   1        0.002               0.000      1.123 r
  U14667/Z (CKXOR2D1)                                              0.033     0.088      1.211 f
  core_instance1_sfp_instance_N532 (net)        1        0.001               0.000      1.211 f
  core_instance1_sfp_instance_sum_q_reg_9_/D (EDFQD1)              0.033     0.000      1.211 f
  data arrival time                                                                     1.211

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_9_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.211
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.107


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst1[17] (in)                                                   0.051     0.024      0.224 r
  inst1[17] (net)                               9        0.039               0.000      0.224 r
  U8857/ZN (INVD2)                                                 0.036     0.035      0.259 f
  n5253 (net)                                   8        0.011               0.000      0.259 f
  U11740/ZN (ND2D2)                                                0.032     0.028      0.287 r
  n5208 (net)                                   1        0.005               0.000      0.287 r
  U8927/ZN (ND2D4)                                                 0.028     0.029      0.316 f
  n5836 (net)                                   4        0.007               0.000      0.316 f
  U7093/ZN (INVD1)                                                 0.029     0.025      0.341 r
  n5017 (net)                                   2        0.002               0.000      0.341 r
  U11587/ZN (XNR2D1)                                               0.040     0.100      0.441 f
  n5665 (net)                                   1        0.002               0.000      0.441 f
  U14435/ZN (OAI21D2)                                              0.054     0.043      0.484 r
  n47433 (net)                                  2        0.003               0.000      0.484 r
  U14463/S (FA1D1)                                                 0.039     0.097      0.581 r
  n5706 (net)                                   1        0.002               0.000      0.581 r
  U14456/S (FA1D1)                                                 0.045     0.144      0.725 r
  n5752 (net)                                   1        0.003               0.000      0.725 r
  U8920/S (FA1D4)                                                  0.046     0.150      0.876 f
  n5703 (net)                                   2        0.005               0.000      0.876 f
  U8925/ZN (ND2D2)                                                 0.035     0.030      0.906 r
  n6303 (net)                                   2        0.005               0.000      0.906 r
  U8866/ZN (OAI21D4)                                               0.033     0.037      0.943 f
  n5219 (net)                                   2        0.005               0.000      0.943 f
  U8873/ZN (AOI21D4)                                               0.050     0.034      0.977 r
  n5259 (net)                                   3        0.004               0.000      0.977 r
  U7241/ZN (OAI21D1)                                               0.040     0.038      1.015 f
  n4847 (net)                                   2        0.002               0.000      1.015 f
  U8943/ZN (ND2D1)                                                 0.031     0.029      1.044 r
  n4741 (net)                                   1        0.002               0.000      1.044 r
  U8942/ZN (ND2D2)                                                 0.039     0.032      1.076 f
  n6289 (net)                                   4        0.006               0.000      1.076 f
  U7230/ZN (AOI21D1)                                               0.062     0.047      1.123 r
  n6280 (net)                                   1        0.002               0.000      1.123 r
  U14665/Z (CKXOR2D1)                                              0.033     0.088      1.211 f
  core_instance1_sfp_instance_N533 (net)        1        0.001               0.000      1.211 f
  core_instance1_sfp_instance_sum_q_reg_10_/D (EDFQD1)             0.033     0.000      1.211 f
  data arrival time                                                                     1.211

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_10_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.211
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.107


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               9        0.039               0.000      0.219 f
  U8851/ZN (INVD6)                                                 0.022     0.023      0.242 r
  n5991 (net)                                   2        0.009               0.000      0.242 r
  U7798/ZN (INVD6)                                                 0.018     0.018      0.260 f
  n4622 (net)                                   2        0.015               0.000      0.260 f
  U8933/ZN (INVD8)                                                 0.037     0.027      0.287 r
  n5188 (net)                                  13        0.029               0.000      0.287 r
  U7153/ZN (ND2D1)                                                 0.045     0.039      0.326 f
  n4811 (net)                                   3        0.003               0.000      0.326 f
  U7273/ZN (CKND2D0)                                               0.047     0.040      0.366 r
  n5037 (net)                                   1        0.001               0.000      0.366 r
  U7276/ZN (ND2D1)                                                 0.053     0.048      0.414 f
  n5036 (net)                                   3        0.004               0.000      0.414 f
  U8113/ZN (XNR3D2)                                                0.045     0.132      0.546 f
  n5650 (net)                                   3        0.004               0.000      0.546 f
  U11754/ZN (XNR2D1)                                               0.036     0.100      0.646 f
  n5181 (net)                                   1        0.002               0.000      0.646 f
  U11788/ZN (XNR2D1)                                               0.041     0.089      0.735 r
  n5653 (net)                                   2        0.002               0.000      0.735 r
  U7947/ZN (INVD1)                                                 0.017     0.019      0.754 f
  n4814 (net)                                   1        0.001               0.000      0.754 f
  U7891/ZN (ND2D1)                                                 0.030     0.022      0.776 r
  n5532 (net)                                   2        0.002               0.000      0.776 r
  U7375/ZN (ND2D1)                                                 0.025     0.025      0.802 f
  n4812 (net)                                   1        0.001               0.000      0.802 f
  U7061/ZN (CKND2D1)                                               0.054     0.037      0.839 r
  n5526 (net)                                   2        0.003               0.000      0.839 r
  U8979/ZN (ND2D2)                                                 0.024     0.030      0.869 f
  n4761 (net)                                   1        0.002               0.000      0.869 f
  U7333/ZN (INVD2)                                                 0.016     0.016      0.886 r
  n4760 (net)                                   1        0.002               0.000      0.886 r
  U7052/ZN (NR2XD1)                                                0.040     0.026      0.912 f
  n6305 (net)                                   2        0.005               0.000      0.912 f
  U8866/ZN (OAI21D4)                                               0.047     0.038      0.950 r
  n5219 (net)                                   2        0.005               0.000      0.950 r
  U8873/ZN (AOI21D4)                                               0.027     0.029      0.979 f
  n5259 (net)                                   3        0.004               0.000      0.979 f
  U7241/ZN (OAI21D1)                                               0.060     0.047      1.025 r
  n4847 (net)                                   2        0.002               0.000      1.025 r
  U8943/ZN (ND2D1)                                                 0.038     0.038      1.063 f
  n4741 (net)                                   1        0.002               0.000      1.063 f
  U8942/ZN (ND2D2)                                                 0.035     0.030      1.093 r
  n6289 (net)                                   4        0.006               0.000      1.093 r
  U7245/ZN (CKND2D2)                                               0.021     0.025      1.119 f
  n5073 (net)                                   1        0.002               0.000      1.119 f
  U11632/ZN (ND2D2)                                                0.020     0.016      1.135 r
  n5069 (net)                                   1        0.002               0.000      1.135 r
  U10476/ZN (XNR2D0)                                               0.035     0.074      1.210 r
  core_instance1_sfp_instance_N534 (net)        1        0.001               0.000      1.210 r
  core_instance1_sfp_instance_sum_q_reg_11_/D (EDFQD1)             0.035     0.000      1.210 r
  data arrival time                                                                     1.210

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_11_/CP (EDFQD1)                      0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.210
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.106


  Startpoint: core_instance1_psum_mem_instance_Q_reg_61_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_pmem_combined_reg_reg_47_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_psum_mem_instance_Q_reg_61_/CP (EDFQD4)           0.000     0.000 #    0.000 r
  core_instance1_psum_mem_instance_Q_reg_61_/Q (EDFQD4)            0.023     0.117      0.117 f
  core_instance1_pmem_out[61] (net)             6        0.006               0.000      0.117 f
  U53684/CO (FA1D0)                                                0.037     0.162      0.278 f
  n43655 (net)                                  1        0.001               0.000      0.278 f
  U7711/CO (FA1D0)                                                 0.037     0.089      0.367 f
  n43653 (net)                                  1        0.001               0.000      0.367 f
  U51590/CO (FA1D0)                                                0.037     0.089      0.456 f
  n43649 (net)                                  1        0.001               0.000      0.456 f
  U7629/CO (FA1D0)                                                 0.037     0.089      0.545 f
  n43645 (net)                                  1        0.001               0.000      0.545 f
  U51583/CO (FA1D0)                                                0.037     0.089      0.634 f
  n43643 (net)                                  1        0.001               0.000      0.634 f
  U7570/CO (FA1D0)                                                 0.037     0.089      0.723 f
  n43657 (net)                                  1        0.001               0.000      0.723 f
  U51593/CO (FA1D0)                                                0.048     0.099      0.822 f
  n43796 (net)                                  1        0.002               0.000      0.822 f
  U8060/CO (FA1D1)                                                 0.029     0.067      0.889 f
  n44558 (net)                                  1        0.001               0.000      0.889 f
  U52161/CO (FA1D0)                                                0.037     0.087      0.975 f
  n47645 (net)                                  1        0.001               0.000      0.975 f
  U7398/CO (FA1D0)                                                 0.041     0.093      1.068 f
  n47647 (net)                                  1        0.002               0.000      1.068 f
  U7878/Z (XOR2D0)                                                 0.040     0.081      1.149 r
  n47648 (net)                                  1        0.001               0.000      1.149 r
  U7852/Z (AN2XD1)                                                 0.033     0.046      1.195 r
  core_instance1_N123 (net)                     1        0.001               0.000      1.195 r
  core_instance1_pmem_combined_reg_reg_47_/D (EDFQD1)              0.033     0.000      1.195 r
  data arrival time                                                                     1.195

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_pmem_combined_reg_reg_47_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.195
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.091


  Startpoint: core_instance1_psum_mem_instance_Q_reg_76_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_pmem_combined_reg_reg_63_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_psum_mem_instance_Q_reg_76_/CP (EDFQD1)           0.000     0.000 #    0.000 r
  core_instance1_psum_mem_instance_Q_reg_76_/Q (EDFQD1)            0.048     0.148      0.148 f
  core_instance1_pmem_out[76] (net)             4        0.007               0.000      0.148 f
  U53283/CO (HA1D0)                                                0.027     0.060      0.208 f
  n43651 (net)                                  1        0.001               0.000      0.208 f
  U51588/CO (FA1D0)                                                0.037     0.086      0.294 f
  n43634 (net)                                  1        0.001               0.000      0.294 f
  U7710/CO (FA1D0)                                                 0.037     0.089      0.383 f
  n43647 (net)                                  1        0.001               0.000      0.383 f
  U51585/CO (FA1D0)                                                0.037     0.089      0.472 f
  n43632 (net)                                  1        0.001               0.000      0.472 f
  U7631/CO (FA1D0)                                                 0.037     0.089      0.561 f
  n43636 (net)                                  1        0.001               0.000      0.561 f
  U51576/CO (FA1D0)                                                0.048     0.099      0.660 f
  n43638 (net)                                  1        0.002               0.000      0.660 f
  U8146/CO (FA1D1)                                                 0.029     0.067      0.727 f
  n43640 (net)                                  1        0.001               0.000      0.727 f
  U51579/CO (FA1D0)                                                0.037     0.087      0.813 f
  n43794 (net)                                  1        0.001               0.000      0.813 f
  U7458/CO (FA1D0)                                                 0.037     0.089      0.902 f
  n44556 (net)                                  1        0.001               0.000      0.902 f
  U52159/CO (FA1D0)                                                0.048     0.099      1.001 f
  n47641 (net)                                  1        0.002               0.000      1.001 f
  U7909/CO (FA1D1)                                                 0.031     0.069      1.070 f
  n47643 (net)                                  1        0.002               0.000      1.070 f
  U7866/Z (XOR2D0)                                                 0.040     0.078      1.148 r
  n47644 (net)                                  1        0.001               0.000      1.148 r
  U9901/Z (AN2XD1)                                                 0.033     0.046      1.194 r
  core_instance1_N139 (net)                     1        0.001               0.000      1.194 r
  core_instance1_pmem_combined_reg_reg_63_/D (EDFQD1)              0.033     0.000      1.194 r
  data arrival time                                                                     1.194

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_pmem_combined_reg_reg_63_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.194
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.090


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               9        0.039               0.000      0.219 f
  U8851/ZN (INVD6)                                                 0.022     0.023      0.242 r
  n5991 (net)                                   2        0.009               0.000      0.242 r
  U7798/ZN (INVD6)                                                 0.018     0.018      0.260 f
  n4622 (net)                                   2        0.015               0.000      0.260 f
  U8933/ZN (INVD8)                                                 0.037     0.027      0.287 r
  n5188 (net)                                  13        0.029               0.000      0.287 r
  U7153/ZN (ND2D1)                                                 0.045     0.039      0.326 f
  n4811 (net)                                   3        0.003               0.000      0.326 f
  U7273/ZN (CKND2D0)                                               0.047     0.040      0.366 r
  n5037 (net)                                   1        0.001               0.000      0.366 r
  U7276/ZN (ND2D1)                                                 0.053     0.048      0.414 f
  n5036 (net)                                   3        0.004               0.000      0.414 f
  U8113/ZN (XNR3D2)                                                0.045     0.132      0.546 f
  n5650 (net)                                   3        0.004               0.000      0.546 f
  U11754/ZN (XNR2D1)                                               0.036     0.100      0.646 f
  n5181 (net)                                   1        0.002               0.000      0.646 f
  U11788/ZN (XNR2D1)                                               0.041     0.089      0.735 r
  n5653 (net)                                   2        0.002               0.000      0.735 r
  U7947/ZN (INVD1)                                                 0.017     0.019      0.754 f
  n4814 (net)                                   1        0.001               0.000      0.754 f
  U7891/ZN (ND2D1)                                                 0.030     0.022      0.776 r
  n5532 (net)                                   2        0.002               0.000      0.776 r
  U7375/ZN (ND2D1)                                                 0.025     0.025      0.802 f
  n4812 (net)                                   1        0.001               0.000      0.802 f
  U7061/ZN (CKND2D1)                                               0.054     0.037      0.839 r
  n5526 (net)                                   2        0.003               0.000      0.839 r
  U8979/ZN (ND2D2)                                                 0.024     0.030      0.869 f
  n4761 (net)                                   1        0.002               0.000      0.869 f
  U7333/ZN (INVD2)                                                 0.016     0.016      0.886 r
  n4760 (net)                                   1        0.002               0.000      0.886 r
  U7052/ZN (NR2XD1)                                                0.040     0.026      0.912 f
  n6305 (net)                                   2        0.005               0.000      0.912 f
  U8866/ZN (OAI21D4)                                               0.047     0.038      0.950 r
  n5219 (net)                                   2        0.005               0.000      0.950 r
  U8873/ZN (AOI21D4)                                               0.027     0.029      0.979 f
  n5259 (net)                                   3        0.004               0.000      0.979 f
  U7241/ZN (OAI21D1)                                               0.060     0.047      1.025 r
  n4847 (net)                                   2        0.002               0.000      1.025 r
  U8943/ZN (ND2D1)                                                 0.038     0.038      1.063 f
  n4741 (net)                                   1        0.002               0.000      1.063 f
  U8942/ZN (ND2D2)                                                 0.035     0.030      1.093 r
  n6289 (net)                                   4        0.006               0.000      1.093 r
  U11653/ZN (XNR2D1)                                               0.032     0.094      1.187 f
  core_instance1_sfp_instance_N531 (net)        1        0.001               0.000      1.187 f
  core_instance1_sfp_instance_sum_q_reg_8_/D (EDFQD1)              0.032     0.000      1.187 f
  data arrival time                                                                     1.187

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_8_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.187
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.083


  Startpoint: core_instance1_psum_mem_instance_Q_reg_13_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_pmem_combined_reg_reg_15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_psum_mem_instance_Q_reg_13_/CP (EDFQD1)           0.000     0.000 #    0.000 r
  core_instance1_psum_mem_instance_Q_reg_13_/Q (EDFQD1)            0.029     0.135      0.135 f
  core_instance1_pmem_out[13] (net)             3        0.003               0.000      0.135 f
  U51601/CO (FA1D0)                                                0.037     0.163      0.298 f
  n43687 (net)                                  1        0.001               0.000      0.298 f
  U51623/CO (FA1D0)                                                0.037     0.089      0.387 f
  n43660 (net)                                  1        0.001               0.000      0.387 f
  U51596/CO (FA1D0)                                                0.037     0.089      0.476 f
  n43673 (net)                                  1        0.001               0.000      0.476 f
  U51609/CO (FA1D0)                                                0.037     0.089      0.565 f
  n43675 (net)                                  1        0.001               0.000      0.565 f
  U51611/CO (FA1D0)                                                0.037     0.089      0.654 f
  n43681 (net)                                  1        0.001               0.000      0.654 f
  U51617/CO (FA1D0)                                                0.037     0.089      0.743 f
  n43677 (net)                                  1        0.001               0.000      0.743 f
  U51613/CO (FA1D0)                                                0.037     0.089      0.831 f
  n43696 (net)                                  1        0.001               0.000      0.831 f
  U51637/CO (FA1D0)                                                0.048     0.099      0.931 f
  n44104 (net)                                  1        0.002               0.000      0.931 f
  U7959/CO (FA1D1)                                                 0.035     0.072      1.003 f
  n47654 (net)                                  1        0.002               0.000      1.003 f
  U7908/CO (FA1D1)                                                 0.031     0.066      1.068 f
  n47656 (net)                                  1        0.002               0.000      1.068 f
  U53686/Z (CKXOR2D1)                                              0.035     0.081      1.149 f
  n47657 (net)                                  1        0.001               0.000      1.149 f
  U9057/Z (AN2XD1)                                                 0.019     0.037      1.186 f
  core_instance1_N91 (net)                      1        0.001               0.000      1.186 f
  core_instance1_pmem_combined_reg_reg_15_/D (EDFQD1)              0.019     0.000      1.186 f
  data arrival time                                                                     1.186

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_pmem_combined_reg_reg_15_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.092      1.108
  data required time                                                                    1.108
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.108
  data arrival time                                                                    -1.186
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.079


  Startpoint: core_instance1_psum_mem_instance_Q_reg_37_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_pmem_combined_reg_reg_31_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_psum_mem_instance_Q_reg_37_/CP (EDFQD1)           0.000     0.000 #    0.000 r
  core_instance1_psum_mem_instance_Q_reg_37_/Q (EDFQD1)            0.035     0.139      0.139 f
  core_instance1_pmem_out[37] (net)             3        0.004               0.000      0.139 f
  U51607/CO (FA1D0)                                                0.037     0.165      0.303 f
  n43669 (net)                                  1        0.001               0.000      0.303 f
  U51605/CO (FA1D0)                                                0.037     0.089      0.392 f
  n43667 (net)                                  1        0.001               0.000      0.392 f
  U51603/CO (FA1D0)                                                0.037     0.089      0.481 f
  n43663 (net)                                  1        0.001               0.000      0.481 f
  U51599/CO (FA1D0)                                                0.037     0.089      0.570 f
  n43679 (net)                                  1        0.001               0.000      0.570 f
  U51615/CO (FA1D0)                                                0.037     0.089      0.659 f
  n43685 (net)                                  1        0.001               0.000      0.659 f
  U51621/CO (FA1D0)                                                0.037     0.089      0.748 f
  n43683 (net)                                  1        0.001               0.000      0.748 f
  U51619/CO (FA1D0)                                                0.037     0.089      0.837 f
  n43698 (net)                                  1        0.001               0.000      0.837 f
  U51638/CO (FA1D0)                                                0.048     0.099      0.936 f
  n44106 (net)                                  1        0.002               0.000      0.936 f
  U7026/CO (FA1D1)                                                 0.035     0.072      1.008 f
  n47651 (net)                                  1        0.002               0.000      1.008 f
  U7023/CO (FA1D1)                                                 0.031     0.066      1.074 f
  n47653 (net)                                  1        0.002               0.000      1.074 f
  U11605/ZN (XNR2D1)                                               0.031     0.080      1.154 r
  n5041 (net)                                   1        0.001               0.000      1.154 r
  U7848/ZN (NR2XD0)                                                0.028     0.023      1.177 f
  core_instance1_N107 (net)                     1        0.001               0.000      1.177 f
  core_instance1_pmem_combined_reg_reg_31_/D (EDFQD1)              0.028     0.000      1.177 f
  data arrival time                                                                     1.177

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_pmem_combined_reg_reg_31_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.095      1.105
  data required time                                                                    1.105
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.105
  data arrival time                                                                    -1.177
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.072


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_mac_array_instance_col_idx_3__mac_col_inst_cnt_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset1 (in)                                                      0.120     0.067      0.267 f
  reset1 (net)                                160        0.168               0.000      0.267 f
  U7310/ZN (INVD2)                                                 0.200     0.141      0.408 r
  n48470 (net)                                 58        0.046               0.000      0.408 r
  U8672/Z (BUFFD1)                                                 0.603     0.379      0.787 r
  n46299 (net)                                 97        0.068               0.000      0.787 r
  U10361/ZN (IND3D0)                                               0.194     0.189      0.976 f
  n43263 (net)                                  4        0.003               0.000      0.976 f
  U7627/ZN (AOI221D0)                                              0.152     0.169      1.144 r
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_N27 (net)     1    0.001    0.000    1.144 r
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_cnt_q_reg_1_/D (EDFQD1)    0.152    0.000    1.144 r
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_cnt_q_reg_1_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.123      1.077
  data required time                                                                    1.077
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.077
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.068


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_mac_array_instance_col_idx_3__mac_col_inst_cnt_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset1 (in)                                                      0.120     0.067      0.267 f
  reset1 (net)                                160        0.168               0.000      0.267 f
  U7310/ZN (INVD2)                                                 0.200     0.141      0.408 r
  n48470 (net)                                 58        0.046               0.000      0.408 r
  U8672/Z (BUFFD1)                                                 0.603     0.379      0.787 r
  n46299 (net)                                 97        0.068               0.000      0.787 r
  U10361/ZN (IND3D0)                                               0.194     0.189      0.976 f
  n43263 (net)                                  4        0.003               0.000      0.976 f
  U7621/ZN (AOI221D0)                                              0.152     0.169      1.144 r
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_N28 (net)     1    0.001    0.000    1.144 r
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_cnt_q_reg_2_/D (EDFQD1)    0.152    0.000    1.144 r
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_cnt_q_reg_2_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.123      1.077
  data required time                                                                    1.077
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.077
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.068


  Startpoint: inst1[17] (input port clocked by clk1)
  Endpoint: core_instance1_sfp_instance_sum_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst1[17] (in)                                                   0.038     0.019      0.219 f
  inst1[17] (net)                               9        0.039               0.000      0.219 f
  U8851/ZN (INVD6)                                                 0.022     0.023      0.242 r
  n5991 (net)                                   2        0.009               0.000      0.242 r
  U7798/ZN (INVD6)                                                 0.018     0.018      0.260 f
  n4622 (net)                                   2        0.015               0.000      0.260 f
  U8933/ZN (INVD8)                                                 0.037     0.027      0.287 r
  n5188 (net)                                  13        0.029               0.000      0.287 r
  U7153/ZN (ND2D1)                                                 0.045     0.039      0.326 f
  n4811 (net)                                   3        0.003               0.000      0.326 f
  U7273/ZN (CKND2D0)                                               0.047     0.040      0.366 r
  n5037 (net)                                   1        0.001               0.000      0.366 r
  U7276/ZN (ND2D1)                                                 0.053     0.048      0.414 f
  n5036 (net)                                   3        0.004               0.000      0.414 f
  U8113/ZN (XNR3D2)                                                0.045     0.132      0.546 f
  n5650 (net)                                   3        0.004               0.000      0.546 f
  U11754/ZN (XNR2D1)                                               0.036     0.100      0.646 f
  n5181 (net)                                   1        0.002               0.000      0.646 f
  U11788/ZN (XNR2D1)                                               0.041     0.089      0.735 r
  n5653 (net)                                   2        0.002               0.000      0.735 r
  U7947/ZN (INVD1)                                                 0.017     0.019      0.754 f
  n4814 (net)                                   1        0.001               0.000      0.754 f
  U7891/ZN (ND2D1)                                                 0.030     0.022      0.776 r
  n5532 (net)                                   2        0.002               0.000      0.776 r
  U7375/ZN (ND2D1)                                                 0.025     0.025      0.802 f
  n4812 (net)                                   1        0.001               0.000      0.802 f
  U7061/ZN (CKND2D1)                                               0.054     0.037      0.839 r
  n5526 (net)                                   2        0.003               0.000      0.839 r
  U8979/ZN (ND2D2)                                                 0.024     0.030      0.869 f
  n4761 (net)                                   1        0.002               0.000      0.869 f
  U7333/ZN (INVD2)                                                 0.016     0.016      0.886 r
  n4760 (net)                                   1        0.002               0.000      0.886 r
  U7052/ZN (NR2XD1)                                                0.040     0.026      0.912 f
  n6305 (net)                                   2        0.005               0.000      0.912 f
  U8866/ZN (OAI21D4)                                               0.047     0.038      0.950 r
  n5219 (net)                                   2        0.005               0.000      0.950 r
  U8873/ZN (AOI21D4)                                               0.027     0.029      0.979 f
  n5259 (net)                                   3        0.004               0.000      0.979 f
  U7241/ZN (OAI21D1)                                               0.060     0.047      1.025 r
  n4847 (net)                                   2        0.002               0.000      1.025 r
  U9066/ZN (INVD0)                                                 0.030     0.033      1.058 f
  n6295 (net)                                   2        0.002               0.000      1.058 f
  U14668/Z (XOR2D0)                                                0.034     0.107      1.165 f
  core_instance1_sfp_instance_N529 (net)        1        0.001               0.000      1.165 f
  core_instance1_sfp_instance_sum_q_reg_6_/D (EDFQD1)              0.034     0.000      1.165 f
  data arrival time                                                                     1.165

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_sfp_instance_sum_q_reg_6_/CP (EDFQD1)                       0.000      1.200 r
  library setup time                                                        -0.096      1.104
  data required time                                                                    1.104
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.104
  data arrival time                                                                    -1.165
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.062


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_cnt_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset1 (in)                                                      0.120     0.067      0.267 f
  reset1 (net)                                160        0.168               0.000      0.267 f
  U7310/ZN (INVD2)                                                 0.200     0.141      0.408 r
  n48470 (net)                                 58        0.046               0.000      0.408 r
  U8672/Z (BUFFD1)                                                 0.603     0.379      0.787 r
  n46299 (net)                                 97        0.068               0.000      0.787 r
  U10349/ZN (IND3D0)                                               0.176     0.170      0.957 f
  n42565 (net)                                  3        0.002               0.000      0.957 f
  U7665/ZN (AOI221D0)                                              0.151     0.165      1.122 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_N28 (net)     1    0.001    0.000    1.122 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_cnt_q_reg_2_/D (EDFQD1)    0.151    0.000    1.122 r
  data arrival time                                                                     1.122

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_cnt_q_reg_2_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.123      1.077
  data required time                                                                    1.077
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.077
  data arrival time                                                                    -1.122
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_cnt_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset1 (in)                                                      0.120     0.067      0.267 f
  reset1 (net)                                160        0.168               0.000      0.267 f
  U7310/ZN (INVD2)                                                 0.200     0.141      0.408 r
  n48470 (net)                                 58        0.046               0.000      0.408 r
  U8672/Z (BUFFD1)                                                 0.603     0.379      0.787 r
  n46299 (net)                                 97        0.068               0.000      0.787 r
  U10349/ZN (IND3D0)                                               0.176     0.170      0.957 f
  n42565 (net)                                  3        0.002               0.000      0.957 f
  U14263/ZN (AOI221D0)                                             0.151     0.165      1.122 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_N29 (net)     1    0.001    0.000    1.122 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_cnt_q_reg_3_/D (EDFQD1)    0.151    0.000    1.122 r
  data arrival time                                                                     1.122

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_cnt_q_reg_3_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.123      1.077
  data required time                                                                    1.077
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.077
  data arrival time                                                                    -1.122
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.045


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_3__fifo_instance_wr_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  reset1 (in)                                                      0.190     0.096      0.296 r
  reset1 (net)                                160        0.172               0.000      0.296 r
  U7310/ZN (INVD2)                                                 0.134     0.127      0.423 f
  n48470 (net)                                 58        0.046               0.000      0.423 f
  U7314/Z (CKBD1)                                                  0.044     0.074      0.497 f
  n47017 (net)                                  5        0.005               0.000      0.497 f
  U7315/Z (CKBD1)                                                  0.476     0.295      0.792 f
  n4960 (net)                                  99        0.071               0.000      0.792 f
  U11124/ZN (AOI32D0)                                              0.337     0.309      1.101 r
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_N95 (net)     4    0.007    0.000    1.101 r
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_wr_ptr_reg_1_/E (EDFQD1)    0.337    0.000    1.101 r
  data arrival time                                                                     1.101

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_wr_ptr_reg_1_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.143      1.057
  data required time                                                                    1.057
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.057
  data arrival time                                                                    -1.101
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  reset1 (in)                                                      0.190     0.096      0.296 r
  reset1 (net)                                160        0.172               0.000      0.296 r
  U7310/ZN (INVD2)                                                 0.134     0.127      0.423 f
  n48470 (net)                                 58        0.046               0.000      0.423 f
  U7314/Z (CKBD1)                                                  0.044     0.074      0.497 f
  n47017 (net)                                  5        0.005               0.000      0.497 f
  U7315/Z (CKBD1)                                                  0.476     0.295      0.792 f
  n4960 (net)                                  99        0.071               0.000      0.792 f
  U11104/ZN (AOI32D0)                                              0.337     0.309      1.101 r
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_N95 (net)     4    0.007    0.000    1.101 r
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_reg_1_/E (EDFQD1)    0.337    0.000    1.101 r
  data arrival time                                                                     1.101

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_reg_1_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.143      1.057
  data required time                                                                    1.057
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.057
  data arrival time                                                                    -1.101
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  reset1 (in)                                                      0.190     0.096      0.296 r
  reset1 (net)                                160        0.172               0.000      0.296 r
  U7310/ZN (INVD2)                                                 0.134     0.127      0.423 f
  n48470 (net)                                 58        0.046               0.000      0.423 f
  U7314/Z (CKBD1)                                                  0.044     0.074      0.497 f
  n47017 (net)                                  5        0.005               0.000      0.497 f
  U7315/Z (CKBD1)                                                  0.476     0.295      0.792 f
  n4960 (net)                                  99        0.071               0.000      0.792 f
  U11086/ZN (AOI32D0)                                              0.337     0.309      1.101 r
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_N95 (net)     4    0.007    0.000    1.101 r
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_reg_1_/E (EDFQD1)    0.337    0.000    1.101 r
  data arrival time                                                                     1.101

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_reg_1_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.143      1.057
  data required time                                                                    1.057
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.057
  data arrival time                                                                    -1.101
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_3__fifo_instance_wr_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  reset1 (in)                                                      0.190     0.096      0.296 r
  reset1 (net)                                160        0.172               0.000      0.296 r
  U7310/ZN (INVD2)                                                 0.134     0.127      0.423 f
  n48470 (net)                                 58        0.046               0.000      0.423 f
  U7314/Z (CKBD1)                                                  0.044     0.074      0.497 f
  n47017 (net)                                  5        0.005               0.000      0.497 f
  U7315/Z (CKBD1)                                                  0.476     0.295      0.792 f
  n4960 (net)                                  99        0.071               0.000      0.792 f
  U11124/ZN (AOI32D0)                                              0.337     0.309      1.101 r
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_N95 (net)     4    0.007    0.000    1.101 r
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_wr_ptr_reg_2_/E (EDFQD1)    0.337    0.000    1.101 r
  data arrival time                                                                     1.101

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_wr_ptr_reg_2_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.143      1.057
  data required time                                                                    1.057
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.057
  data arrival time                                                                    -1.101
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  reset1 (in)                                                      0.190     0.096      0.296 r
  reset1 (net)                                160        0.172               0.000      0.296 r
  U7310/ZN (INVD2)                                                 0.134     0.127      0.423 f
  n48470 (net)                                 58        0.046               0.000      0.423 f
  U7314/Z (CKBD1)                                                  0.044     0.074      0.497 f
  n47017 (net)                                  5        0.005               0.000      0.497 f
  U7315/Z (CKBD1)                                                  0.476     0.295      0.792 f
  n4960 (net)                                  99        0.071               0.000      0.792 f
  U11104/ZN (AOI32D0)                                              0.337     0.309      1.101 r
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_N95 (net)     4    0.007    0.000    1.101 r
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_reg_2_/E (EDFQD1)    0.337    0.000    1.101 r
  data arrival time                                                                     1.101

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_reg_2_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.143      1.057
  data required time                                                                    1.057
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.057
  data arrival time                                                                    -1.101
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  reset1 (in)                                                      0.190     0.096      0.296 r
  reset1 (net)                                160        0.172               0.000      0.296 r
  U7310/ZN (INVD2)                                                 0.134     0.127      0.423 f
  n48470 (net)                                 58        0.046               0.000      0.423 f
  U7314/Z (CKBD1)                                                  0.044     0.074      0.497 f
  n47017 (net)                                  5        0.005               0.000      0.497 f
  U7315/Z (CKBD1)                                                  0.476     0.295      0.792 f
  n4960 (net)                                  99        0.071               0.000      0.792 f
  U11086/ZN (AOI32D0)                                              0.337     0.309      1.101 r
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_N95 (net)     4    0.007    0.000    1.101 r
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_reg_2_/E (EDFQD1)    0.337    0.000    1.101 r
  data arrival time                                                                     1.101

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_reg_2_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.143      1.057
  data required time                                                                    1.057
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.057
  data arrival time                                                                    -1.101
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_3__fifo_instance_wr_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  reset1 (in)                                                      0.190     0.096      0.296 r
  reset1 (net)                                160        0.172               0.000      0.296 r
  U7310/ZN (INVD2)                                                 0.134     0.127      0.423 f
  n48470 (net)                                 58        0.046               0.000      0.423 f
  U7314/Z (CKBD1)                                                  0.044     0.074      0.497 f
  n47017 (net)                                  5        0.005               0.000      0.497 f
  U7315/Z (CKBD1)                                                  0.476     0.295      0.792 f
  n4960 (net)                                  99        0.071               0.000      0.792 f
  U11124/ZN (AOI32D0)                                              0.337     0.309      1.101 r
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_N95 (net)     4    0.007    0.000    1.101 r
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_wr_ptr_reg_0_/E (EDFQD1)    0.337    0.000    1.101 r
  data arrival time                                                                     1.101

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_wr_ptr_reg_0_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.143      1.057
  data required time                                                                    1.057
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.057
  data arrival time                                                                    -1.101
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  reset1 (in)                                                      0.190     0.096      0.296 r
  reset1 (net)                                160        0.172               0.000      0.296 r
  U7310/ZN (INVD2)                                                 0.134     0.127      0.423 f
  n48470 (net)                                 58        0.046               0.000      0.423 f
  U7314/Z (CKBD1)                                                  0.044     0.074      0.497 f
  n47017 (net)                                  5        0.005               0.000      0.497 f
  U7315/Z (CKBD1)                                                  0.476     0.295      0.792 f
  n4960 (net)                                  99        0.071               0.000      0.792 f
  U11104/ZN (AOI32D0)                                              0.337     0.309      1.101 r
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_N95 (net)     4    0.007    0.000    1.101 r
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_reg_0_/E (EDFQD1)    0.337    0.000    1.101 r
  data arrival time                                                                     1.101

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_reg_0_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.143      1.057
  data required time                                                                    1.057
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.057
  data arrival time                                                                    -1.101
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  reset1 (in)                                                      0.190     0.096      0.296 r
  reset1 (net)                                160        0.172               0.000      0.296 r
  U7310/ZN (INVD2)                                                 0.134     0.127      0.423 f
  n48470 (net)                                 58        0.046               0.000      0.423 f
  U7314/Z (CKBD1)                                                  0.044     0.074      0.497 f
  n47017 (net)                                  5        0.005               0.000      0.497 f
  U7315/Z (CKBD1)                                                  0.476     0.295      0.792 f
  n4960 (net)                                  99        0.071               0.000      0.792 f
  U11086/ZN (AOI32D0)                                              0.337     0.309      1.101 r
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_N95 (net)     4    0.007    0.000    1.101 r
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_reg_0_/E (EDFQD1)    0.337    0.000    1.101 r
  data arrival time                                                                     1.101

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_reg_0_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.143      1.057
  data required time                                                                    1.057
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.057
  data arrival time                                                                    -1.101
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_3__fifo_instance_wr_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  reset1 (in)                                                      0.190     0.096      0.296 r
  reset1 (net)                                160        0.172               0.000      0.296 r
  U7310/ZN (INVD2)                                                 0.134     0.127      0.423 f
  n48470 (net)                                 58        0.046               0.000      0.423 f
  U7314/Z (CKBD1)                                                  0.044     0.074      0.497 f
  n47017 (net)                                  5        0.005               0.000      0.497 f
  U7315/Z (CKBD1)                                                  0.476     0.295      0.792 f
  n4960 (net)                                  99        0.071               0.000      0.792 f
  U11124/ZN (AOI32D0)                                              0.337     0.309      1.101 r
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_N95 (net)     4    0.007    0.000    1.101 r
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_wr_ptr_reg_3_/E (EDFQD1)    0.337    0.000    1.101 r
  data arrival time                                                                     1.101

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_wr_ptr_reg_3_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.143      1.057
  data required time                                                                    1.057
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.057
  data arrival time                                                                    -1.101
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  reset1 (in)                                                      0.190     0.096      0.296 r
  reset1 (net)                                160        0.172               0.000      0.296 r
  U7310/ZN (INVD2)                                                 0.134     0.127      0.423 f
  n48470 (net)                                 58        0.046               0.000      0.423 f
  U7314/Z (CKBD1)                                                  0.044     0.074      0.497 f
  n47017 (net)                                  5        0.005               0.000      0.497 f
  U7315/Z (CKBD1)                                                  0.476     0.295      0.792 f
  n4960 (net)                                  99        0.071               0.000      0.792 f
  U11104/ZN (AOI32D0)                                              0.337     0.309      1.101 r
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_N95 (net)     4    0.007    0.000    1.101 r
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_reg_3_/E (EDFQD1)    0.337    0.000    1.101 r
  data arrival time                                                                     1.101

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_reg_3_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.143      1.057
  data required time                                                                    1.057
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.057
  data arrival time                                                                    -1.101
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: reset1 (input port clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  reset1 (in)                                                      0.190     0.096      0.296 r
  reset1 (net)                                160        0.172               0.000      0.296 r
  U7310/ZN (INVD2)                                                 0.134     0.127      0.423 f
  n48470 (net)                                 58        0.046               0.000      0.423 f
  U7314/Z (CKBD1)                                                  0.044     0.074      0.497 f
  n47017 (net)                                  5        0.005               0.000      0.497 f
  U7315/Z (CKBD1)                                                  0.476     0.295      0.792 f
  n4960 (net)                                  99        0.071               0.000      0.792 f
  U11086/ZN (AOI32D0)                                              0.337     0.309      1.101 r
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_N95 (net)     4    0.007    0.000    1.101 r
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_reg_3_/E (EDFQD1)    0.337    0.000    1.101 r
  data arrival time                                                                     1.101

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_wr_ptr_reg_3_/CP (EDFQD1)    0.000    1.200 r
  library setup time                                                        -0.143      1.057
  data required time                                                                    1.057
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.057
  data arrival time                                                                    -1.101
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51734/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44332 (net)                                  1        0.001               0.000      0.284 f
  U51997/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44562 (net)                                  2        0.002               0.000      0.395 f
  U52170/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44756 (net)                                  1        0.001               0.000      0.564 f
  U52222/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44757 (net)                                  2        0.002               0.000      0.734 f
  U52223/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44907 (net)                                  3        0.003               0.000      0.790 r
  U52259/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44908 (net)                                  1        0.001               0.000      0.824 f
  U52260/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46024 (net)                                  4        0.005               0.000      0.910 r
  U52780/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45852 (net)                                  1        0.002               0.000      0.955 f
  U7894/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45853 (net)                                  1        0.001               0.000      1.038 f
  U7859/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q6_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51734/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44332 (net)                                  1        0.001               0.000      0.284 f
  U51997/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44562 (net)                                  2        0.002               0.000      0.395 f
  U52170/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44756 (net)                                  1        0.001               0.000      0.564 f
  U52222/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44757 (net)                                  2        0.002               0.000      0.734 f
  U52223/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44907 (net)                                  3        0.003               0.000      0.790 r
  U52259/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44908 (net)                                  1        0.001               0.000      0.824 f
  U52260/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46024 (net)                                  4        0.005               0.000      0.910 r
  U52780/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45852 (net)                                  1        0.002               0.000      0.955 f
  U7894/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45853 (net)                                  1        0.001               0.000      1.038 f
  U7859/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q0_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51734/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44332 (net)                                  1        0.001               0.000      0.284 f
  U51997/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44562 (net)                                  2        0.002               0.000      0.395 f
  U52170/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44756 (net)                                  1        0.001               0.000      0.564 f
  U52222/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44757 (net)                                  2        0.002               0.000      0.734 f
  U52223/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44907 (net)                                  3        0.003               0.000      0.790 r
  U52259/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44908 (net)                                  1        0.001               0.000      0.824 f
  U52260/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46024 (net)                                  4        0.005               0.000      0.910 r
  U52780/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45852 (net)                                  1        0.002               0.000      0.955 f
  U7894/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45853 (net)                                  1        0.001               0.000      1.038 f
  U7859/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q7_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51734/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44332 (net)                                  1        0.001               0.000      0.284 f
  U51997/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44562 (net)                                  2        0.002               0.000      0.395 f
  U52170/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44756 (net)                                  1        0.001               0.000      0.564 f
  U52222/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44757 (net)                                  2        0.002               0.000      0.734 f
  U52223/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44907 (net)                                  3        0.003               0.000      0.790 r
  U52259/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44908 (net)                                  1        0.001               0.000      0.824 f
  U52260/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46024 (net)                                  4        0.005               0.000      0.910 r
  U52780/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45852 (net)                                  1        0.002               0.000      0.955 f
  U7894/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45853 (net)                                  1        0.001               0.000      1.038 f
  U7859/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q1_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51734/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44332 (net)                                  1        0.001               0.000      0.284 f
  U51997/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44562 (net)                                  2        0.002               0.000      0.395 f
  U52170/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44756 (net)                                  1        0.001               0.000      0.564 f
  U52222/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44757 (net)                                  2        0.002               0.000      0.734 f
  U52223/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44907 (net)                                  3        0.003               0.000      0.790 r
  U52259/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44908 (net)                                  1        0.001               0.000      0.824 f
  U52260/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46024 (net)                                  4        0.005               0.000      0.910 r
  U52780/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45852 (net)                                  1        0.002               0.000      0.955 f
  U7894/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45853 (net)                                  1        0.001               0.000      1.038 f
  U7859/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q3_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51734/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44332 (net)                                  1        0.001               0.000      0.284 f
  U51997/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44562 (net)                                  2        0.002               0.000      0.395 f
  U52170/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44756 (net)                                  1        0.001               0.000      0.564 f
  U52222/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44757 (net)                                  2        0.002               0.000      0.734 f
  U52223/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44907 (net)                                  3        0.003               0.000      0.790 r
  U52259/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44908 (net)                                  1        0.001               0.000      0.824 f
  U52260/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46024 (net)                                  4        0.005               0.000      0.910 r
  U52780/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45852 (net)                                  1        0.002               0.000      0.955 f
  U7894/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45853 (net)                                  1        0.001               0.000      1.038 f
  U7859/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q2_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51734/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44332 (net)                                  1        0.001               0.000      0.284 f
  U51997/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44562 (net)                                  2        0.002               0.000      0.395 f
  U52170/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44756 (net)                                  1        0.001               0.000      0.564 f
  U52222/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44757 (net)                                  2        0.002               0.000      0.734 f
  U52223/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44907 (net)                                  3        0.003               0.000      0.790 r
  U52259/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44908 (net)                                  1        0.001               0.000      0.824 f
  U52260/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46024 (net)                                  4        0.005               0.000      0.910 r
  U52780/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45852 (net)                                  1        0.002               0.000      0.955 f
  U7894/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45853 (net)                                  1        0.001               0.000      1.038 f
  U7859/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q5_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51734/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44332 (net)                                  1        0.001               0.000      0.284 f
  U51997/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44562 (net)                                  2        0.002               0.000      0.395 f
  U52170/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44756 (net)                                  1        0.001               0.000      0.564 f
  U52222/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44757 (net)                                  2        0.002               0.000      0.734 f
  U52223/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44907 (net)                                  3        0.003               0.000      0.790 r
  U52259/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44908 (net)                                  1        0.001               0.000      0.824 f
  U52260/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46024 (net)                                  4        0.005               0.000      0.910 r
  U52780/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45852 (net)                                  1        0.002               0.000      0.955 f
  U7894/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45853 (net)                                  1        0.001               0.000      1.038 f
  U7859/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[8] (net)             8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q4_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51816/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44444 (net)                                  1        0.001               0.000      0.284 f
  U52078/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44604 (net)                                  2        0.002               0.000      0.395 f
  U52181/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44844 (net)                                  1        0.001               0.000      0.564 f
  U52243/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44845 (net)                                  2        0.002               0.000      0.734 f
  U52244/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44948 (net)                                  3        0.003               0.000      0.790 r
  U52273/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44949 (net)                                  1        0.001               0.000      0.824 f
  U52274/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45988 (net)                                  4        0.005               0.000      0.910 r
  U52784/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45869 (net)                                  1        0.002               0.000      0.955 f
  U7904/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45870 (net)                                  1        0.001               0.000      1.038 f
  U7857/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q6_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51816/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44444 (net)                                  1        0.001               0.000      0.284 f
  U52078/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44604 (net)                                  2        0.002               0.000      0.395 f
  U52181/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44844 (net)                                  1        0.001               0.000      0.564 f
  U52243/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44845 (net)                                  2        0.002               0.000      0.734 f
  U52244/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44948 (net)                                  3        0.003               0.000      0.790 r
  U52273/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44949 (net)                                  1        0.001               0.000      0.824 f
  U52274/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45988 (net)                                  4        0.005               0.000      0.910 r
  U52784/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45869 (net)                                  1        0.002               0.000      0.955 f
  U7904/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45870 (net)                                  1        0.001               0.000      1.038 f
  U7857/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q0_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51816/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44444 (net)                                  1        0.001               0.000      0.284 f
  U52078/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44604 (net)                                  2        0.002               0.000      0.395 f
  U52181/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44844 (net)                                  1        0.001               0.000      0.564 f
  U52243/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44845 (net)                                  2        0.002               0.000      0.734 f
  U52244/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44948 (net)                                  3        0.003               0.000      0.790 r
  U52273/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44949 (net)                                  1        0.001               0.000      0.824 f
  U52274/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45988 (net)                                  4        0.005               0.000      0.910 r
  U52784/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45869 (net)                                  1        0.002               0.000      0.955 f
  U7904/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45870 (net)                                  1        0.001               0.000      1.038 f
  U7857/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q7_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51816/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44444 (net)                                  1        0.001               0.000      0.284 f
  U52078/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44604 (net)                                  2        0.002               0.000      0.395 f
  U52181/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44844 (net)                                  1        0.001               0.000      0.564 f
  U52243/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44845 (net)                                  2        0.002               0.000      0.734 f
  U52244/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44948 (net)                                  3        0.003               0.000      0.790 r
  U52273/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44949 (net)                                  1        0.001               0.000      0.824 f
  U52274/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45988 (net)                                  4        0.005               0.000      0.910 r
  U52784/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45869 (net)                                  1        0.002               0.000      0.955 f
  U7904/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45870 (net)                                  1        0.001               0.000      1.038 f
  U7857/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q1_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51816/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44444 (net)                                  1        0.001               0.000      0.284 f
  U52078/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44604 (net)                                  2        0.002               0.000      0.395 f
  U52181/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44844 (net)                                  1        0.001               0.000      0.564 f
  U52243/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44845 (net)                                  2        0.002               0.000      0.734 f
  U52244/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44948 (net)                                  3        0.003               0.000      0.790 r
  U52273/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44949 (net)                                  1        0.001               0.000      0.824 f
  U52274/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45988 (net)                                  4        0.005               0.000      0.910 r
  U52784/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45869 (net)                                  1        0.002               0.000      0.955 f
  U7904/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45870 (net)                                  1        0.001               0.000      1.038 f
  U7857/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q3_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51816/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44444 (net)                                  1        0.001               0.000      0.284 f
  U52078/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44604 (net)                                  2        0.002               0.000      0.395 f
  U52181/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44844 (net)                                  1        0.001               0.000      0.564 f
  U52243/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44845 (net)                                  2        0.002               0.000      0.734 f
  U52244/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44948 (net)                                  3        0.003               0.000      0.790 r
  U52273/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44949 (net)                                  1        0.001               0.000      0.824 f
  U52274/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45988 (net)                                  4        0.005               0.000      0.910 r
  U52784/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45869 (net)                                  1        0.002               0.000      0.955 f
  U7904/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45870 (net)                                  1        0.001               0.000      1.038 f
  U7857/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q2_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51816/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44444 (net)                                  1        0.001               0.000      0.284 f
  U52078/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44604 (net)                                  2        0.002               0.000      0.395 f
  U52181/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44844 (net)                                  1        0.001               0.000      0.564 f
  U52243/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44845 (net)                                  2        0.002               0.000      0.734 f
  U52244/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44948 (net)                                  3        0.003               0.000      0.790 r
  U52273/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44949 (net)                                  1        0.001               0.000      0.824 f
  U52274/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45988 (net)                                  4        0.005               0.000      0.910 r
  U52784/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45869 (net)                                  1        0.002               0.000      0.955 f
  U7904/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45870 (net)                                  1        0.001               0.000      1.038 f
  U7857/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q5_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_1__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51816/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44444 (net)                                  1        0.001               0.000      0.284 f
  U52078/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44604 (net)                                  2        0.002               0.000      0.395 f
  U52181/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44844 (net)                                  1        0.001               0.000      0.564 f
  U52243/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44845 (net)                                  2        0.002               0.000      0.734 f
  U52244/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44948 (net)                                  3        0.003               0.000      0.790 r
  U52273/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44949 (net)                                  1        0.001               0.000      0.824 f
  U52274/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45988 (net)                                  4        0.005               0.000      0.910 r
  U52784/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45869 (net)                                  1        0.002               0.000      0.955 f
  U7904/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45870 (net)                                  1        0.001               0.000      1.038 f
  U7857/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[20] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q4_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_1__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_2__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51750/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44500 (net)                                  1        0.001               0.000      0.284 f
  U52120/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44625 (net)                                  2        0.002               0.000      0.395 f
  U52187/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44888 (net)                                  1        0.001               0.000      0.564 f
  U52254/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44889 (net)                                  2        0.002               0.000      0.734 f
  U52255/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45071 (net)                                  3        0.003               0.000      0.790 r
  U52315/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45072 (net)                                  1        0.001               0.000      0.824 f
  U52316/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45970 (net)                                  4        0.005               0.000      0.910 r
  U52794/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45903 (net)                                  1        0.002               0.000      0.955 f
  U7898/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45904 (net)                                  1        0.001               0.000      1.038 f
  U7847/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[32] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q6_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_2__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51750/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44500 (net)                                  1        0.001               0.000      0.284 f
  U52120/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44625 (net)                                  2        0.002               0.000      0.395 f
  U52187/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44888 (net)                                  1        0.001               0.000      0.564 f
  U52254/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44889 (net)                                  2        0.002               0.000      0.734 f
  U52255/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45071 (net)                                  3        0.003               0.000      0.790 r
  U52315/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45072 (net)                                  1        0.001               0.000      0.824 f
  U52316/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45970 (net)                                  4        0.005               0.000      0.910 r
  U52794/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45903 (net)                                  1        0.002               0.000      0.955 f
  U7898/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45904 (net)                                  1        0.001               0.000      1.038 f
  U7847/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[32] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q0_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_2__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51750/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44500 (net)                                  1        0.001               0.000      0.284 f
  U52120/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44625 (net)                                  2        0.002               0.000      0.395 f
  U52187/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44888 (net)                                  1        0.001               0.000      0.564 f
  U52254/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44889 (net)                                  2        0.002               0.000      0.734 f
  U52255/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45071 (net)                                  3        0.003               0.000      0.790 r
  U52315/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45072 (net)                                  1        0.001               0.000      0.824 f
  U52316/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45970 (net)                                  4        0.005               0.000      0.910 r
  U52794/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45903 (net)                                  1        0.002               0.000      0.955 f
  U7898/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45904 (net)                                  1        0.001               0.000      1.038 f
  U7847/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[32] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q7_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_2__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51750/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44500 (net)                                  1        0.001               0.000      0.284 f
  U52120/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44625 (net)                                  2        0.002               0.000      0.395 f
  U52187/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44888 (net)                                  1        0.001               0.000      0.564 f
  U52254/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44889 (net)                                  2        0.002               0.000      0.734 f
  U52255/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45071 (net)                                  3        0.003               0.000      0.790 r
  U52315/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45072 (net)                                  1        0.001               0.000      0.824 f
  U52316/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45970 (net)                                  4        0.005               0.000      0.910 r
  U52794/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45903 (net)                                  1        0.002               0.000      0.955 f
  U7898/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45904 (net)                                  1        0.001               0.000      1.038 f
  U7847/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[32] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q1_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_2__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51750/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44500 (net)                                  1        0.001               0.000      0.284 f
  U52120/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44625 (net)                                  2        0.002               0.000      0.395 f
  U52187/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44888 (net)                                  1        0.001               0.000      0.564 f
  U52254/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44889 (net)                                  2        0.002               0.000      0.734 f
  U52255/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45071 (net)                                  3        0.003               0.000      0.790 r
  U52315/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45072 (net)                                  1        0.001               0.000      0.824 f
  U52316/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45970 (net)                                  4        0.005               0.000      0.910 r
  U52794/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45903 (net)                                  1        0.002               0.000      0.955 f
  U7898/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45904 (net)                                  1        0.001               0.000      1.038 f
  U7847/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[32] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q3_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_2__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51750/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44500 (net)                                  1        0.001               0.000      0.284 f
  U52120/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44625 (net)                                  2        0.002               0.000      0.395 f
  U52187/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44888 (net)                                  1        0.001               0.000      0.564 f
  U52254/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44889 (net)                                  2        0.002               0.000      0.734 f
  U52255/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45071 (net)                                  3        0.003               0.000      0.790 r
  U52315/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45072 (net)                                  1        0.001               0.000      0.824 f
  U52316/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45970 (net)                                  4        0.005               0.000      0.910 r
  U52794/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45903 (net)                                  1        0.002               0.000      0.955 f
  U7898/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45904 (net)                                  1        0.001               0.000      1.038 f
  U7847/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[32] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q2_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_2__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51750/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44500 (net)                                  1        0.001               0.000      0.284 f
  U52120/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44625 (net)                                  2        0.002               0.000      0.395 f
  U52187/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44888 (net)                                  1        0.001               0.000      0.564 f
  U52254/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44889 (net)                                  2        0.002               0.000      0.734 f
  U52255/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45071 (net)                                  3        0.003               0.000      0.790 r
  U52315/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45072 (net)                                  1        0.001               0.000      0.824 f
  U52316/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45970 (net)                                  4        0.005               0.000      0.910 r
  U52794/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45903 (net)                                  1        0.002               0.000      0.955 f
  U7898/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45904 (net)                                  1        0.001               0.000      1.038 f
  U7847/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[32] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q5_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_2__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51750/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44500 (net)                                  1        0.001               0.000      0.284 f
  U52120/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44625 (net)                                  2        0.002               0.000      0.395 f
  U52187/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44888 (net)                                  1        0.001               0.000      0.564 f
  U52254/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44889 (net)                                  2        0.002               0.000      0.734 f
  U52255/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45071 (net)                                  3        0.003               0.000      0.790 r
  U52315/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45072 (net)                                  1        0.001               0.000      0.824 f
  U52316/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45970 (net)                                  4        0.005               0.000      0.910 r
  U52794/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45903 (net)                                  1        0.002               0.000      0.955 f
  U7898/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45904 (net)                                  1        0.001               0.000      1.038 f
  U7847/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[32] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q4_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_2__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_3__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51783/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44388 (net)                                  1        0.001               0.000      0.284 f
  U52037/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52203/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44734 (net)                                  1        0.001               0.000      0.564 f
  U52216/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44735 (net)                                  2        0.002               0.000      0.734 f
  U52217/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44989 (net)                                  3        0.003               0.000      0.790 r
  U52287/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44990 (net)                                  1        0.001               0.000      0.824 f
  U52288/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45952 (net)                                  4        0.005               0.000      0.910 r
  U52798/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45920 (net)                                  1        0.002               0.000      0.955 f
  U7901/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45921 (net)                                  1        0.001               0.000      1.038 f
  U7849/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[44] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q6_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_3__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51783/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44388 (net)                                  1        0.001               0.000      0.284 f
  U52037/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52203/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44734 (net)                                  1        0.001               0.000      0.564 f
  U52216/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44735 (net)                                  2        0.002               0.000      0.734 f
  U52217/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44989 (net)                                  3        0.003               0.000      0.790 r
  U52287/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44990 (net)                                  1        0.001               0.000      0.824 f
  U52288/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45952 (net)                                  4        0.005               0.000      0.910 r
  U52798/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45920 (net)                                  1        0.002               0.000      0.955 f
  U7901/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45921 (net)                                  1        0.001               0.000      1.038 f
  U7849/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[44] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q0_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_3__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51783/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44388 (net)                                  1        0.001               0.000      0.284 f
  U52037/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52203/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44734 (net)                                  1        0.001               0.000      0.564 f
  U52216/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44735 (net)                                  2        0.002               0.000      0.734 f
  U52217/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44989 (net)                                  3        0.003               0.000      0.790 r
  U52287/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44990 (net)                                  1        0.001               0.000      0.824 f
  U52288/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45952 (net)                                  4        0.005               0.000      0.910 r
  U52798/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45920 (net)                                  1        0.002               0.000      0.955 f
  U7901/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45921 (net)                                  1        0.001               0.000      1.038 f
  U7849/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[44] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q7_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_3__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51783/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44388 (net)                                  1        0.001               0.000      0.284 f
  U52037/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52203/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44734 (net)                                  1        0.001               0.000      0.564 f
  U52216/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44735 (net)                                  2        0.002               0.000      0.734 f
  U52217/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44989 (net)                                  3        0.003               0.000      0.790 r
  U52287/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44990 (net)                                  1        0.001               0.000      0.824 f
  U52288/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45952 (net)                                  4        0.005               0.000      0.910 r
  U52798/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45920 (net)                                  1        0.002               0.000      0.955 f
  U7901/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45921 (net)                                  1        0.001               0.000      1.038 f
  U7849/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[44] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q1_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_3__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51783/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44388 (net)                                  1        0.001               0.000      0.284 f
  U52037/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52203/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44734 (net)                                  1        0.001               0.000      0.564 f
  U52216/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44735 (net)                                  2        0.002               0.000      0.734 f
  U52217/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44989 (net)                                  3        0.003               0.000      0.790 r
  U52287/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44990 (net)                                  1        0.001               0.000      0.824 f
  U52288/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45952 (net)                                  4        0.005               0.000      0.910 r
  U52798/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45920 (net)                                  1        0.002               0.000      0.955 f
  U7901/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45921 (net)                                  1        0.001               0.000      1.038 f
  U7849/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[44] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q3_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_3__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51783/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44388 (net)                                  1        0.001               0.000      0.284 f
  U52037/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52203/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44734 (net)                                  1        0.001               0.000      0.564 f
  U52216/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44735 (net)                                  2        0.002               0.000      0.734 f
  U52217/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44989 (net)                                  3        0.003               0.000      0.790 r
  U52287/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44990 (net)                                  1        0.001               0.000      0.824 f
  U52288/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45952 (net)                                  4        0.005               0.000      0.910 r
  U52798/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45920 (net)                                  1        0.002               0.000      0.955 f
  U7901/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45921 (net)                                  1        0.001               0.000      1.038 f
  U7849/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[44] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q2_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_3__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51783/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44388 (net)                                  1        0.001               0.000      0.284 f
  U52037/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52203/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44734 (net)                                  1        0.001               0.000      0.564 f
  U52216/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44735 (net)                                  2        0.002               0.000      0.734 f
  U52217/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44989 (net)                                  3        0.003               0.000      0.790 r
  U52287/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44990 (net)                                  1        0.001               0.000      0.824 f
  U52288/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45952 (net)                                  4        0.005               0.000      0.910 r
  U52798/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45920 (net)                                  1        0.002               0.000      0.955 f
  U7901/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45921 (net)                                  1        0.001               0.000      1.038 f
  U7849/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[44] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q5_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_3__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51783/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44388 (net)                                  1        0.001               0.000      0.284 f
  U52037/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44688 (net)                                  2        0.002               0.000      0.395 f
  U52203/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44734 (net)                                  1        0.001               0.000      0.564 f
  U52216/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44735 (net)                                  2        0.002               0.000      0.734 f
  U52217/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44989 (net)                                  3        0.003               0.000      0.790 r
  U52287/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44990 (net)                                  1        0.001               0.000      0.824 f
  U52288/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45952 (net)                                  4        0.005               0.000      0.910 r
  U52798/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45920 (net)                                  1        0.002               0.000      0.955 f
  U7901/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45921 (net)                                  1        0.001               0.000      1.038 f
  U7849/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[44] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q4_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_3__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51800/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44164 (net)                                  1        0.001               0.000      0.284 f
  U51873/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44646 (net)                                  2        0.002               0.000      0.395 f
  U52192/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44800 (net)                                  1        0.001               0.000      0.564 f
  U52232/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44801 (net)                                  2        0.002               0.000      0.734 f
  U52233/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45030 (net)                                  3        0.003               0.000      0.790 r
  U52301/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45031 (net)                                  1        0.001               0.000      0.824 f
  U52302/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46006 (net)                                  4        0.005               0.000      0.910 r
  U52789/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45886 (net)                                  1        0.002               0.000      0.955 f
  U7926/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45887 (net)                                  1        0.001               0.000      1.038 f
  U7855/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q6_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51800/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44164 (net)                                  1        0.001               0.000      0.284 f
  U51873/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44646 (net)                                  2        0.002               0.000      0.395 f
  U52192/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44800 (net)                                  1        0.001               0.000      0.564 f
  U52232/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44801 (net)                                  2        0.002               0.000      0.734 f
  U52233/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45030 (net)                                  3        0.003               0.000      0.790 r
  U52301/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45031 (net)                                  1        0.001               0.000      0.824 f
  U52302/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46006 (net)                                  4        0.005               0.000      0.910 r
  U52789/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45886 (net)                                  1        0.002               0.000      0.955 f
  U7926/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45887 (net)                                  1        0.001               0.000      1.038 f
  U7855/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q0_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51800/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44164 (net)                                  1        0.001               0.000      0.284 f
  U51873/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44646 (net)                                  2        0.002               0.000      0.395 f
  U52192/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44800 (net)                                  1        0.001               0.000      0.564 f
  U52232/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44801 (net)                                  2        0.002               0.000      0.734 f
  U52233/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45030 (net)                                  3        0.003               0.000      0.790 r
  U52301/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45031 (net)                                  1        0.001               0.000      0.824 f
  U52302/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46006 (net)                                  4        0.005               0.000      0.910 r
  U52789/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45886 (net)                                  1        0.002               0.000      0.955 f
  U7926/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45887 (net)                                  1        0.001               0.000      1.038 f
  U7855/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q7_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51800/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44164 (net)                                  1        0.001               0.000      0.284 f
  U51873/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44646 (net)                                  2        0.002               0.000      0.395 f
  U52192/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44800 (net)                                  1        0.001               0.000      0.564 f
  U52232/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44801 (net)                                  2        0.002               0.000      0.734 f
  U52233/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45030 (net)                                  3        0.003               0.000      0.790 r
  U52301/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45031 (net)                                  1        0.001               0.000      0.824 f
  U52302/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46006 (net)                                  4        0.005               0.000      0.910 r
  U52789/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45886 (net)                                  1        0.002               0.000      0.955 f
  U7926/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45887 (net)                                  1        0.001               0.000      1.038 f
  U7855/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q1_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51800/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44164 (net)                                  1        0.001               0.000      0.284 f
  U51873/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44646 (net)                                  2        0.002               0.000      0.395 f
  U52192/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44800 (net)                                  1        0.001               0.000      0.564 f
  U52232/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44801 (net)                                  2        0.002               0.000      0.734 f
  U52233/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45030 (net)                                  3        0.003               0.000      0.790 r
  U52301/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45031 (net)                                  1        0.001               0.000      0.824 f
  U52302/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46006 (net)                                  4        0.005               0.000      0.910 r
  U52789/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45886 (net)                                  1        0.002               0.000      0.955 f
  U7926/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45887 (net)                                  1        0.001               0.000      1.038 f
  U7855/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q3_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51800/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44164 (net)                                  1        0.001               0.000      0.284 f
  U51873/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44646 (net)                                  2        0.002               0.000      0.395 f
  U52192/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44800 (net)                                  1        0.001               0.000      0.564 f
  U52232/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44801 (net)                                  2        0.002               0.000      0.734 f
  U52233/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45030 (net)                                  3        0.003               0.000      0.790 r
  U52301/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45031 (net)                                  1        0.001               0.000      0.824 f
  U52302/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46006 (net)                                  4        0.005               0.000      0.910 r
  U52789/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45886 (net)                                  1        0.002               0.000      0.955 f
  U7926/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45887 (net)                                  1        0.001               0.000      1.038 f
  U7855/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q2_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51800/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44164 (net)                                  1        0.001               0.000      0.284 f
  U51873/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44646 (net)                                  2        0.002               0.000      0.395 f
  U52192/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44800 (net)                                  1        0.001               0.000      0.564 f
  U52232/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44801 (net)                                  2        0.002               0.000      0.734 f
  U52233/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45030 (net)                                  3        0.003               0.000      0.790 r
  U52301/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45031 (net)                                  1        0.001               0.000      0.824 f
  U52302/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46006 (net)                                  4        0.005               0.000      0.910 r
  U52789/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45886 (net)                                  1        0.002               0.000      0.955 f
  U7926/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45887 (net)                                  1        0.001               0.000      1.038 f
  U7855/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q5_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_4__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51800/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44164 (net)                                  1        0.001               0.000      0.284 f
  U51873/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44646 (net)                                  2        0.002               0.000      0.395 f
  U52192/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44800 (net)                                  1        0.001               0.000      0.564 f
  U52232/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44801 (net)                                  2        0.002               0.000      0.734 f
  U52233/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45030 (net)                                  3        0.003               0.000      0.790 r
  U52301/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45031 (net)                                  1        0.001               0.000      0.824 f
  U52302/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46006 (net)                                  4        0.005               0.000      0.910 r
  U52789/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45886 (net)                                  1        0.002               0.000      0.955 f
  U7926/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45887 (net)                                  1        0.001               0.000      1.038 f
  U7855/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[56] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q4_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_4__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51766/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44220 (net)                                  1        0.001               0.000      0.284 f
  U51913/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44709 (net)                                  2        0.002               0.000      0.395 f
  U52209/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44866 (net)                                  1        0.001               0.000      0.564 f
  U52248/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44867 (net)                                  2        0.002               0.000      0.734 f
  U52249/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45194 (net)                                  3        0.003               0.000      0.790 r
  U52357/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45195 (net)                                  1        0.001               0.000      0.824 f
  U52358/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46043 (net)                                  4        0.005               0.000      0.910 r
  U52775/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45835 (net)                                  1        0.002               0.000      0.955 f
  U7912/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45836 (net)                                  1        0.001               0.000      1.038 f
  U7842/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q6_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51766/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44220 (net)                                  1        0.001               0.000      0.284 f
  U51913/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44709 (net)                                  2        0.002               0.000      0.395 f
  U52209/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44866 (net)                                  1        0.001               0.000      0.564 f
  U52248/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44867 (net)                                  2        0.002               0.000      0.734 f
  U52249/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45194 (net)                                  3        0.003               0.000      0.790 r
  U52357/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45195 (net)                                  1        0.001               0.000      0.824 f
  U52358/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46043 (net)                                  4        0.005               0.000      0.910 r
  U52775/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45835 (net)                                  1        0.002               0.000      0.955 f
  U7912/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45836 (net)                                  1        0.001               0.000      1.038 f
  U7842/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q0_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51766/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44220 (net)                                  1        0.001               0.000      0.284 f
  U51913/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44709 (net)                                  2        0.002               0.000      0.395 f
  U52209/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44866 (net)                                  1        0.001               0.000      0.564 f
  U52248/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44867 (net)                                  2        0.002               0.000      0.734 f
  U52249/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45194 (net)                                  3        0.003               0.000      0.790 r
  U52357/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45195 (net)                                  1        0.001               0.000      0.824 f
  U52358/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46043 (net)                                  4        0.005               0.000      0.910 r
  U52775/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45835 (net)                                  1        0.002               0.000      0.955 f
  U7912/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45836 (net)                                  1        0.001               0.000      1.038 f
  U7842/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q7_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51766/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44220 (net)                                  1        0.001               0.000      0.284 f
  U51913/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44709 (net)                                  2        0.002               0.000      0.395 f
  U52209/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44866 (net)                                  1        0.001               0.000      0.564 f
  U52248/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44867 (net)                                  2        0.002               0.000      0.734 f
  U52249/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45194 (net)                                  3        0.003               0.000      0.790 r
  U52357/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45195 (net)                                  1        0.001               0.000      0.824 f
  U52358/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46043 (net)                                  4        0.005               0.000      0.910 r
  U52775/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45835 (net)                                  1        0.002               0.000      0.955 f
  U7912/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45836 (net)                                  1        0.001               0.000      1.038 f
  U7842/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q1_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51766/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44220 (net)                                  1        0.001               0.000      0.284 f
  U51913/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44709 (net)                                  2        0.002               0.000      0.395 f
  U52209/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44866 (net)                                  1        0.001               0.000      0.564 f
  U52248/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44867 (net)                                  2        0.002               0.000      0.734 f
  U52249/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45194 (net)                                  3        0.003               0.000      0.790 r
  U52357/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45195 (net)                                  1        0.001               0.000      0.824 f
  U52358/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46043 (net)                                  4        0.005               0.000      0.910 r
  U52775/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45835 (net)                                  1        0.002               0.000      0.955 f
  U7912/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45836 (net)                                  1        0.001               0.000      1.038 f
  U7842/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q3_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51766/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44220 (net)                                  1        0.001               0.000      0.284 f
  U51913/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44709 (net)                                  2        0.002               0.000      0.395 f
  U52209/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44866 (net)                                  1        0.001               0.000      0.564 f
  U52248/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44867 (net)                                  2        0.002               0.000      0.734 f
  U52249/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45194 (net)                                  3        0.003               0.000      0.790 r
  U52357/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45195 (net)                                  1        0.001               0.000      0.824 f
  U52358/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46043 (net)                                  4        0.005               0.000      0.910 r
  U52775/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45835 (net)                                  1        0.002               0.000      0.955 f
  U7912/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45836 (net)                                  1        0.001               0.000      1.038 f
  U7842/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q2_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51766/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44220 (net)                                  1        0.001               0.000      0.284 f
  U51913/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44709 (net)                                  2        0.002               0.000      0.395 f
  U52209/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44866 (net)                                  1        0.001               0.000      0.564 f
  U52248/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44867 (net)                                  2        0.002               0.000      0.734 f
  U52249/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45194 (net)                                  3        0.003               0.000      0.790 r
  U52357/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45195 (net)                                  1        0.001               0.000      0.824 f
  U52358/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46043 (net)                                  4        0.005               0.000      0.910 r
  U52775/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45835 (net)                                  1        0.002               0.000      0.955 f
  U7912/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45836 (net)                                  1        0.001               0.000      1.038 f
  U7842/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q5_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_5__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51766/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44220 (net)                                  1        0.001               0.000      0.284 f
  U51913/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44709 (net)                                  2        0.002               0.000      0.395 f
  U52209/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44866 (net)                                  1        0.001               0.000      0.564 f
  U52248/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44867 (net)                                  2        0.002               0.000      0.734 f
  U52249/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45194 (net)                                  3        0.003               0.000      0.790 r
  U52357/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45195 (net)                                  1        0.001               0.000      0.824 f
  U52358/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46043 (net)                                  4        0.005               0.000      0.910 r
  U52775/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45835 (net)                                  1        0.002               0.000      0.955 f
  U7912/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45836 (net)                                  1        0.001               0.000      1.038 f
  U7842/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[68] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q4_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_5__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51701/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44108 (net)                                  1        0.001               0.000      0.284 f
  U51833/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52197/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44822 (net)                                  1        0.001               0.000      0.564 f
  U52238/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44823 (net)                                  2        0.002               0.000      0.734 f
  U52239/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45153 (net)                                  3        0.003               0.000      0.790 r
  U52343/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45154 (net)                                  1        0.001               0.000      0.824 f
  U52344/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46061 (net)                                  4        0.005               0.000      0.910 r
  U52771/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45818 (net)                                  1        0.002               0.000      0.955 f
  U7919/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45819 (net)                                  1        0.001               0.000      1.038 f
  U7843/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q6_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51701/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44108 (net)                                  1        0.001               0.000      0.284 f
  U51833/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52197/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44822 (net)                                  1        0.001               0.000      0.564 f
  U52238/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44823 (net)                                  2        0.002               0.000      0.734 f
  U52239/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45153 (net)                                  3        0.003               0.000      0.790 r
  U52343/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45154 (net)                                  1        0.001               0.000      0.824 f
  U52344/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46061 (net)                                  4        0.005               0.000      0.910 r
  U52771/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45818 (net)                                  1        0.002               0.000      0.955 f
  U7919/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45819 (net)                                  1        0.001               0.000      1.038 f
  U7843/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q0_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51701/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44108 (net)                                  1        0.001               0.000      0.284 f
  U51833/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52197/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44822 (net)                                  1        0.001               0.000      0.564 f
  U52238/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44823 (net)                                  2        0.002               0.000      0.734 f
  U52239/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45153 (net)                                  3        0.003               0.000      0.790 r
  U52343/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45154 (net)                                  1        0.001               0.000      0.824 f
  U52344/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46061 (net)                                  4        0.005               0.000      0.910 r
  U52771/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45818 (net)                                  1        0.002               0.000      0.955 f
  U7919/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45819 (net)                                  1        0.001               0.000      1.038 f
  U7843/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q7_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51701/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44108 (net)                                  1        0.001               0.000      0.284 f
  U51833/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52197/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44822 (net)                                  1        0.001               0.000      0.564 f
  U52238/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44823 (net)                                  2        0.002               0.000      0.734 f
  U52239/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45153 (net)                                  3        0.003               0.000      0.790 r
  U52343/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45154 (net)                                  1        0.001               0.000      0.824 f
  U52344/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46061 (net)                                  4        0.005               0.000      0.910 r
  U52771/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45818 (net)                                  1        0.002               0.000      0.955 f
  U7919/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45819 (net)                                  1        0.001               0.000      1.038 f
  U7843/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q1_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51701/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44108 (net)                                  1        0.001               0.000      0.284 f
  U51833/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52197/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44822 (net)                                  1        0.001               0.000      0.564 f
  U52238/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44823 (net)                                  2        0.002               0.000      0.734 f
  U52239/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45153 (net)                                  3        0.003               0.000      0.790 r
  U52343/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45154 (net)                                  1        0.001               0.000      0.824 f
  U52344/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46061 (net)                                  4        0.005               0.000      0.910 r
  U52771/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45818 (net)                                  1        0.002               0.000      0.955 f
  U7919/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45819 (net)                                  1        0.001               0.000      1.038 f
  U7843/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q3_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51701/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44108 (net)                                  1        0.001               0.000      0.284 f
  U51833/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52197/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44822 (net)                                  1        0.001               0.000      0.564 f
  U52238/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44823 (net)                                  2        0.002               0.000      0.734 f
  U52239/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45153 (net)                                  3        0.003               0.000      0.790 r
  U52343/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45154 (net)                                  1        0.001               0.000      0.824 f
  U52344/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46061 (net)                                  4        0.005               0.000      0.910 r
  U52771/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45818 (net)                                  1        0.002               0.000      0.955 f
  U7919/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45819 (net)                                  1        0.001               0.000      1.038 f
  U7843/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q2_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51701/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44108 (net)                                  1        0.001               0.000      0.284 f
  U51833/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52197/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44822 (net)                                  1        0.001               0.000      0.564 f
  U52238/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44823 (net)                                  2        0.002               0.000      0.734 f
  U52239/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45153 (net)                                  3        0.003               0.000      0.790 r
  U52343/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45154 (net)                                  1        0.001               0.000      0.824 f
  U52344/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46061 (net)                                  4        0.005               0.000      0.910 r
  U52771/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45818 (net)                                  1        0.002               0.000      0.955 f
  U7919/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45819 (net)                                  1        0.001               0.000      1.038 f
  U7843/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q5_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_6__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51701/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44108 (net)                                  1        0.001               0.000      0.284 f
  U51833/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44667 (net)                                  2        0.002               0.000      0.395 f
  U52197/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44822 (net)                                  1        0.001               0.000      0.564 f
  U52238/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44823 (net)                                  2        0.002               0.000      0.734 f
  U52239/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45153 (net)                                  3        0.003               0.000      0.790 r
  U52343/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45154 (net)                                  1        0.001               0.000      0.824 f
  U52344/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46061 (net)                                  4        0.005               0.000      0.910 r
  U52771/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45818 (net)                                  1        0.002               0.000      0.955 f
  U7919/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45819 (net)                                  1        0.001               0.000      1.038 f
  U7843/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[80] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q4_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_6__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51718/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44276 (net)                                  1        0.001               0.000      0.284 f
  U51955/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44583 (net)                                  2        0.002               0.000      0.395 f
  U52176/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44778 (net)                                  1        0.001               0.000      0.564 f
  U52227/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44779 (net)                                  2        0.002               0.000      0.734 f
  U52228/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45112 (net)                                  3        0.003               0.000      0.790 r
  U52329/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45113 (net)                                  1        0.001               0.000      0.824 f
  U52330/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45934 (net)                                  4        0.005               0.000      0.910 r
  U52766/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45801 (net)                                  1        0.002               0.000      0.955 f
  U7925/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45802 (net)                                  1        0.001               0.000      1.038 f
  U7845/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q6_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51718/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44276 (net)                                  1        0.001               0.000      0.284 f
  U51955/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44583 (net)                                  2        0.002               0.000      0.395 f
  U52176/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44778 (net)                                  1        0.001               0.000      0.564 f
  U52227/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44779 (net)                                  2        0.002               0.000      0.734 f
  U52228/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45112 (net)                                  3        0.003               0.000      0.790 r
  U52329/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45113 (net)                                  1        0.001               0.000      0.824 f
  U52330/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45934 (net)                                  4        0.005               0.000      0.910 r
  U52766/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45801 (net)                                  1        0.002               0.000      0.955 f
  U7925/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45802 (net)                                  1        0.001               0.000      1.038 f
  U7845/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q0_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51718/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44276 (net)                                  1        0.001               0.000      0.284 f
  U51955/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44583 (net)                                  2        0.002               0.000      0.395 f
  U52176/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44778 (net)                                  1        0.001               0.000      0.564 f
  U52227/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44779 (net)                                  2        0.002               0.000      0.734 f
  U52228/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45112 (net)                                  3        0.003               0.000      0.790 r
  U52329/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45113 (net)                                  1        0.001               0.000      0.824 f
  U52330/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45934 (net)                                  4        0.005               0.000      0.910 r
  U52766/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45801 (net)                                  1        0.002               0.000      0.955 f
  U7925/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45802 (net)                                  1        0.001               0.000      1.038 f
  U7845/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q7_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51718/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44276 (net)                                  1        0.001               0.000      0.284 f
  U51955/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44583 (net)                                  2        0.002               0.000      0.395 f
  U52176/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44778 (net)                                  1        0.001               0.000      0.564 f
  U52227/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44779 (net)                                  2        0.002               0.000      0.734 f
  U52228/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45112 (net)                                  3        0.003               0.000      0.790 r
  U52329/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45113 (net)                                  1        0.001               0.000      0.824 f
  U52330/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45934 (net)                                  4        0.005               0.000      0.910 r
  U52766/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45801 (net)                                  1        0.002               0.000      0.955 f
  U7925/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45802 (net)                                  1        0.001               0.000      1.038 f
  U7845/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q1_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51718/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44276 (net)                                  1        0.001               0.000      0.284 f
  U51955/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44583 (net)                                  2        0.002               0.000      0.395 f
  U52176/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44778 (net)                                  1        0.001               0.000      0.564 f
  U52227/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44779 (net)                                  2        0.002               0.000      0.734 f
  U52228/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45112 (net)                                  3        0.003               0.000      0.790 r
  U52329/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45113 (net)                                  1        0.001               0.000      0.824 f
  U52330/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45934 (net)                                  4        0.005               0.000      0.910 r
  U52766/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45801 (net)                                  1        0.002               0.000      0.955 f
  U7925/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45802 (net)                                  1        0.001               0.000      1.038 f
  U7845/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q3_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51718/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44276 (net)                                  1        0.001               0.000      0.284 f
  U51955/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44583 (net)                                  2        0.002               0.000      0.395 f
  U52176/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44778 (net)                                  1        0.001               0.000      0.564 f
  U52227/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44779 (net)                                  2        0.002               0.000      0.734 f
  U52228/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45112 (net)                                  3        0.003               0.000      0.790 r
  U52329/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45113 (net)                                  1        0.001               0.000      0.824 f
  U52330/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45934 (net)                                  4        0.005               0.000      0.910 r
  U52766/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45801 (net)                                  1        0.002               0.000      0.955 f
  U7925/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45802 (net)                                  1        0.001               0.000      1.038 f
  U7845/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q2_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51718/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44276 (net)                                  1        0.001               0.000      0.284 f
  U51955/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44583 (net)                                  2        0.002               0.000      0.395 f
  U52176/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44778 (net)                                  1        0.001               0.000      0.564 f
  U52227/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44779 (net)                                  2        0.002               0.000      0.734 f
  U52228/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45112 (net)                                  3        0.003               0.000      0.790 r
  U52329/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45113 (net)                                  1        0.001               0.000      0.824 f
  U52330/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45934 (net)                                  4        0.005               0.000      0.910 r
  U52766/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45801 (net)                                  1        0.002               0.000      0.955 f
  U7925/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45802 (net)                                  1        0.001               0.000      1.038 f
  U7845/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q5_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_7__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51718/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44276 (net)                                  1        0.001               0.000      0.284 f
  U51955/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44583 (net)                                  2        0.002               0.000      0.395 f
  U52176/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44778 (net)                                  1        0.001               0.000      0.564 f
  U52227/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44779 (net)                                  2        0.002               0.000      0.734 f
  U52228/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n45112 (net)                                  3        0.003               0.000      0.790 r
  U52329/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n45113 (net)                                  1        0.001               0.000      0.824 f
  U52330/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n45934 (net)                                  4        0.005               0.000      0.910 r
  U52766/ZN (OAI21D1)                                              0.051     0.045      0.955 f
  n45801 (net)                                  1        0.002               0.000      0.955 f
  U7925/ZN (XNR2D0)                                                0.037     0.083      1.038 f
  n45802 (net)                                  1        0.001               0.000      1.038 f
  U7845/Z (AO22D2)                                                 0.044     0.106      1.144 f
  core_instance1_array_out[92] (net)            8        0.007               0.000      1.144 f
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q4_reg_8_/D (EDFQD1)    0.044    0.000    1.144 f
  data arrival time                                                                     1.144

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_7__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.144
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.043


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q0_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51734/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44332 (net)                                  1        0.001               0.000      0.284 f
  U51997/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44562 (net)                                  2        0.002               0.000      0.395 f
  U52170/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44756 (net)                                  1        0.001               0.000      0.564 f
  U52222/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44757 (net)                                  2        0.002               0.000      0.734 f
  U52223/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44907 (net)                                  3        0.003               0.000      0.790 r
  U52259/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44908 (net)                                  1        0.001               0.000      0.824 f
  U52260/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46024 (net)                                  4        0.005               0.000      0.910 r
  U52822/ZN (OAI21D1)                                              0.047     0.045      0.955 f
  n46028 (net)                                  1        0.002               0.000      0.955 f
  U7895/ZN (XNR2D0)                                                0.037     0.082      1.037 f
  n46030 (net)                                  1        0.001               0.000      1.037 f
  U7858/Z (AO22D2)                                                 0.044     0.106      1.143 f
  core_instance1_array_out[9] (net)             8        0.007               0.000      1.143 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q0_reg_9_/D (EDFQD1)    0.044    0.000    1.143 f
  data arrival time                                                                     1.143

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q0_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.143
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.042


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q1_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51734/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44332 (net)                                  1        0.001               0.000      0.284 f
  U51997/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44562 (net)                                  2        0.002               0.000      0.395 f
  U52170/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44756 (net)                                  1        0.001               0.000      0.564 f
  U52222/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44757 (net)                                  2        0.002               0.000      0.734 f
  U52223/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44907 (net)                                  3        0.003               0.000      0.790 r
  U52259/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44908 (net)                                  1        0.001               0.000      0.824 f
  U52260/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46024 (net)                                  4        0.005               0.000      0.910 r
  U52822/ZN (OAI21D1)                                              0.047     0.045      0.955 f
  n46028 (net)                                  1        0.002               0.000      0.955 f
  U7895/ZN (XNR2D0)                                                0.037     0.082      1.037 f
  n46030 (net)                                  1        0.001               0.000      1.037 f
  U7858/Z (AO22D2)                                                 0.044     0.106      1.143 f
  core_instance1_array_out[9] (net)             8        0.007               0.000      1.143 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q1_reg_9_/D (EDFQD1)    0.044    0.000    1.143 f
  data arrival time                                                                     1.143

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q1_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.143
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.042


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q3_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51734/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44332 (net)                                  1        0.001               0.000      0.284 f
  U51997/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44562 (net)                                  2        0.002               0.000      0.395 f
  U52170/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44756 (net)                                  1        0.001               0.000      0.564 f
  U52222/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44757 (net)                                  2        0.002               0.000      0.734 f
  U52223/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44907 (net)                                  3        0.003               0.000      0.790 r
  U52259/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44908 (net)                                  1        0.001               0.000      0.824 f
  U52260/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46024 (net)                                  4        0.005               0.000      0.910 r
  U52822/ZN (OAI21D1)                                              0.047     0.045      0.955 f
  n46028 (net)                                  1        0.002               0.000      0.955 f
  U7895/ZN (XNR2D0)                                                0.037     0.082      1.037 f
  n46030 (net)                                  1        0.001               0.000      1.037 f
  U7858/Z (AO22D2)                                                 0.044     0.106      1.143 f
  core_instance1_array_out[9] (net)             8        0.007               0.000      1.143 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q3_reg_9_/D (EDFQD1)    0.044    0.000    1.143 f
  data arrival time                                                                     1.143

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q3_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.143
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.042


  Startpoint: core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: core_instance1_ofifo_inst_col_idx_0__fifo_instance_q2_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/Q (DFQD1)    0.019    0.124    0.124 f
  core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product7_4by4_reg[3] (net)     1    0.001    0.000    0.124 f
  U51734/CO (FA1D0)                                                0.037     0.161      0.284 f
  n44332 (net)                                  1        0.001               0.000      0.284 f
  U51997/S (FA1D0)                                                 0.050     0.111      0.395 f
  n44562 (net)                                  2        0.002               0.000      0.395 f
  U52170/CO (FA1D0)                                                0.037     0.169      0.564 f
  n44756 (net)                                  1        0.001               0.000      0.564 f
  U52222/CO (FA1D0)                                                0.043     0.171      0.734 f
  n44757 (net)                                  2        0.002               0.000      0.734 f
  U52223/ZN (NR2D1)                                                0.069     0.055      0.790 r
  n44907 (net)                                  3        0.003               0.000      0.790 r
  U52259/ZN (OAI21D1)                                              0.034     0.034      0.824 f
  n44908 (net)                                  1        0.001               0.000      0.824 f
  U52260/ZN (AOI21D1)                                              0.116     0.086      0.910 r
  n46024 (net)                                  4        0.005               0.000      0.910 r
  U52822/ZN (OAI21D1)                                              0.047     0.045      0.955 f
  n46028 (net)                                  1        0.002               0.000      0.955 f
  U7895/ZN (XNR2D0)                                                0.037     0.082      1.037 f
  n46030 (net)                                  1        0.001               0.000      1.037 f
  U7858/Z (AO22D2)                                                 0.044     0.106      1.143 f
  core_instance1_array_out[9] (net)             8        0.007               0.000      1.143 f
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q2_reg_9_/D (EDFQD1)    0.044    0.000    1.143 f
  data arrival time                                                                     1.143

  clock clk1 (rise edge)                                                     1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance1_ofifo_inst_col_idx_0__fifo_instance_q2_reg_9_/CP (EDFQD1)    0.000     1.200 r
  library setup time                                                        -0.099      1.101
  data required time                                                                    1.101
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.101
  data arrival time                                                                    -1.143
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.042


1
