/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az570-32
+ date
Sat Sep 30 01:30:56 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1696037456
+ CACTUS_STARTTIME=1696037456
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Sep 30 2023 (00:54:10)
Run date:          Sep 30 2023 (01:30:56+0000)
Run host:          fv-az570-32.in0oze5nuntehdji4yejzxlc2g.gx.internal.cloudapp.net (pid=137351)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az570-32
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7088120KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=95a3c10b-8f03-ab4b-92bd-3e763243c136, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1012-azure, OSVersion="#12~22.04.1-Ubuntu SMP Thu Sep  7 14:07:14 UTC 2023", HostName=fv-az570-32, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7088120KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00324763 sec
      iterations=10000000... time=0.0315036 sec
      iterations=100000000... time=0.316869 sec
      iterations=300000000... time=0.963357 sec
      iterations=600000000... time=1.91399 sec
      iterations=600000000... time=1.45086 sec
      result: 2.59109 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00327793 sec
      iterations=10000000... time=0.0332994 sec
      iterations=100000000... time=0.337849 sec
      iterations=300000000... time=1.00163 sec
      result: 9.58433 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00221602 sec
      iterations=10000000... time=0.0227224 sec
      iterations=100000000... time=0.214858 sec
      iterations=500000000... time=1.08941 sec
      result: 7.3434 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000171102 sec
      iterations=10000... time=0.00154411 sec
      iterations=100000... time=0.0157215 sec
      iterations=1000000... time=0.157546 sec
      iterations=7000000... time=1.17175 sec
      result: 1.67392 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000502704 sec
      iterations=10000... time=0.00511314 sec
      iterations=100000... time=0.0511697 sec
      iterations=1000000... time=0.515239 sec
      iterations=2000000... time=1.02842 sec
      result: 5.14211 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=3.8e-06 sec
      iterations=100... time=3.1401e-05 sec
      iterations=1000... time=0.000372903 sec
      iterations=10000... time=0.00308673 sec
      iterations=100000... time=0.0313247 sec
      iterations=1000000... time=0.314092 sec
      iterations=4000000... time=1.26932 sec
      result: 77.4461 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.4e-06 sec
      iterations=10... time=5.4001e-05 sec
      iterations=100... time=0.000501505 sec
      iterations=1000... time=0.00494684 sec
      iterations=10000... time=0.0514255 sec
      iterations=100000... time=0.51283 sec
      iterations=200000... time=1.03066 sec
      result: 38.1519 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.001e-06 sec
      iterations=10000... time=3.18e-05 sec
      iterations=100000... time=0.000309302 sec
      iterations=1000000... time=0.00310093 sec
      iterations=10000000... time=0.0346455 sec
      iterations=100000000... time=0.315957 sec
      iterations=300000000... time=0.97058 sec
      iterations=600000000... time=1.91708 sec
      result: 0.399392 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.1701e-05 sec
      iterations=10000... time=0.000192702 sec
      iterations=100000... time=0.00205472 sec
      iterations=1000000... time=0.0193084 sec
      iterations=10000000... time=0.194587 sec
      iterations=60000000... time=1.1852 sec
      result: 2.46917 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.3e-06 sec
      iterations=10... time=6.7e-06 sec
      iterations=100... time=6.11e-05 sec
      iterations=1000... time=0.000606105 sec
      iterations=10000... time=0.00608075 sec
      iterations=100000... time=0.0620999 sec
      iterations=1000000... time=0.636 sec
      iterations=2000000... time=1.2671 sec
      result: 38.7909 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.8e-06 sec
      iterations=10... time=9.0801e-05 sec
      iterations=100... time=0.000901707 sec
      iterations=1000... time=0.00931068 sec
      iterations=10000... time=0.0950584 sec
      iterations=100000... time=0.947157 sec
      iterations=200000... time=1.87471 sec
      result: 20.9747 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.67e-05 sec
      iterations=10... time=0.000225802 sec
      iterations=100... time=0.00230742 sec
      iterations=1000... time=0.0245233 sec
      iterations=10000... time=0.29389 sec
      iterations=40000... time=0.969735 sec
      iterations=80000... time=1.92309 sec
      result: 0.0718843 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.42e-05 sec
      iterations=10... time=0.000400504 sec
      iterations=100... time=0.00402593 sec
      iterations=1000... time=0.0403371 sec
      iterations=10000... time=0.4175 sec
      iterations=30000... time=1.24253 sec
      result: 0.293764 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00674445 sec
      iterations=10... time=0.0683234 sec
      iterations=100... time=0.67899 sec
      iterations=200... time=1.38179 sec
      result: 0.356115 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00308477 sec
      iterations=10000000... time=0.0346442 sec
      iterations=100000000... time=0.321684 sec
      iterations=300000000... time=0.973702 sec
      iterations=600000000... time=1.93784 sec
      iterations=600000000... time=1.43027 sec
      result: 2.36423 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00370858 sec
      iterations=10000000... time=0.0341742 sec
      iterations=100000000... time=0.341117 sec
      iterations=300000000... time=1.01896 sec
      result: 9.42135 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00230727 sec
      iterations=10000000... time=0.0222691 sec
      iterations=100000000... time=0.214664 sec
      iterations=500000000... time=1.0808 sec
      result: 7.40191 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000168701 sec
      iterations=10000... time=0.00176416 sec
      iterations=100000... time=0.0160244 sec
      iterations=1000000... time=0.163945 sec
      iterations=7000000... time=1.13745 sec
      result: 1.62493 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000598004 sec
      iterations=10000... time=0.00544534 sec
      iterations=100000... time=0.0542732 sec
      iterations=1000000... time=0.556859 sec
      iterations=2000000... time=1.09652 sec
      result: 5.48261 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=3.9e-06 sec
      iterations=100... time=3.365e-05 sec
      iterations=1000... time=0.000331552 sec
      iterations=10000... time=0.00311357 sec
      iterations=100000... time=0.0314329 sec
      iterations=1000000... time=0.322981 sec
      iterations=3000000... time=0.947714 sec
      iterations=6000000... time=1.90951 sec
      result: 77.2218 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.45e-06 sec
      iterations=10... time=5.9201e-05 sec
      iterations=100... time=0.000566104 sec
      iterations=1000... time=0.00544399 sec
      iterations=10000... time=0.0533137 sec
      iterations=100000... time=0.542502 sec
      iterations=200000... time=1.09926 sec
      result: 35.7709 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.65e-06 sec
      iterations=10000... time=3.435e-05 sec
      iterations=100000... time=0.000334902 sec
      iterations=1000000... time=0.00323902 sec
      iterations=10000000... time=0.0319303 sec
      iterations=100000000... time=0.317121 sec
      iterations=300000000... time=0.959635 sec
      iterations=600000000... time=1.92971 sec
      result: 0.402022 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.385e-05 sec
      iterations=10000... time=0.000211302 sec
      iterations=100000... time=0.00202851 sec
      iterations=1000000... time=0.0198023 sec
      iterations=10000000... time=0.202028 sec
      iterations=50000000... time=0.986978 sec
      iterations=100000000... time=1.95889 sec
      result: 2.44861 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.3e-06 sec
      iterations=10... time=7.1e-06 sec
      iterations=100... time=6.6701e-05 sec
      iterations=1000... time=0.000697706 sec
      iterations=10000... time=0.0061886 sec
      iterations=100000... time=0.0624015 sec
      iterations=1000000... time=0.627609 sec
      iterations=2000000... time=1.28426 sec
      result: 38.2726 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=1.005e-05 sec
      iterations=10... time=9.5651e-05 sec
      iterations=100... time=0.000955008 sec
      iterations=1000... time=0.00916548 sec
      iterations=10000... time=0.0939426 sec
      iterations=100000... time=0.947434 sec
      iterations=200000... time=1.90582 sec
      result: 20.6324 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=1.09e-05 sec
      iterations=10... time=8.4801e-05 sec
      iterations=100... time=0.000857157 sec
      iterations=1000... time=0.00863073 sec
      iterations=10000... time=0.0858077 sec
      iterations=100000... time=0.863499 sec
      iterations=200000... time=1.7358 sec
      result: 0.0839956 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=5.575e-05 sec
      iterations=10... time=0.000489353 sec
      iterations=100... time=0.00495389 sec
      iterations=1000... time=0.0494562 sec
      iterations=10000... time=0.491116 sec
      iterations=20000... time=0.97252 sec
      iterations=40000... time=1.96151 sec
      result: 0.118929 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1250 nsec
    MPI bandwidth: 1.70113 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Sep 30 01:32:00 UTC 2023
+ echo Done.
Done.
  Elapsed time: 64.4 s
