{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 10 22:07:45 2015 " "Info: Processing started: Sun May 10 22:07:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off DE2_TV -c DE2_TV " "Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off DE2_TV -c DE2_TV" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_iep1 " "Info: Entity dcfifo_iep1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE2_TV.sdc " "Info: Reading SDC File: 'DE2_TV.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -phase -117.00 -duty_cycle 50.00 -name \{Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} " "Info: create_generated_clock -source \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -phase -117.00 -duty_cycle 50.00 -name \{Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1\} \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0\} \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0\} \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_TV.sdc 88 Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 clock " "Warning: Ignored filter at DE2_TV.sdc(88): Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 could not be matched with a clock" {  } { { "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.sdc" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.sdc" 88 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "avconf:u1\|mI2C_CTRL_CLK " "Warning: Node: avconf:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Warning: Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Warning: Node: TD_HS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "Critical Warning: (High) Rule C105: Clock signal should be a global signal. (Value defined:25). Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TD_CLK " "Critical Warning: Node  \"TD_CLK\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 685 5573 6591 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 1 " "Critical Warning: (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Reset_Delay:u3\|oRST_2 " "Critical Warning: Node  \"Reset_Delay:u3\|oRST_2\"" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 1943 5573 6591 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 2 " "Warning: (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 2 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " avconf:u1\|mI2C_CTRL_CLK " "Warning: Node  \"avconf:u1\|mI2C_CTRL_CLK\"" {  } { { "avconf/avconf.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/avconf/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 2036 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " VGA_Ctrl:u9\|oVGA_HS " "Warning: Node  \"VGA_Ctrl:u9\|oVGA_HS\"" {  } { { "VGA_Ctrl.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/VGA_Ctrl.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 988 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 2 " "Warning: (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 2 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " OSC_27 " "Warning: Node  \"OSC_27\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 609 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " VGA_Ctrl:u9\|oVGA_HS " "Warning: Node  \"VGA_Ctrl:u9\|oVGA_HS\"" {  } { { "VGA_Ctrl.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/VGA_Ctrl.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 988 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "Warning: (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " KEY\[0\] " "Warning: Node  \"KEY\[0\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 258 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 3 " "Warning: (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 3 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " Reset_Delay:u3\|oRST_2 " "Warning: Node  \"Reset_Delay:u3\|oRST_2\"" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 1943 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " TD_Detect:u2\|TD_Stable " "Warning: Node  \"TD_Detect:u2\|TD_Stable\"" {  } { { "TD_Detect.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/TD_Detect.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 1956 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " Reset_Delay:u3\|oRST_1 " "Warning: Node  \"Reset_Delay:u3\|oRST_1\"" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 1945 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 112 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 112 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " avconf:u1\|mI2C_CTRL_CLK~clkctrl " "Info: Node  \"avconf:u1\|mI2C_CTRL_CLK~clkctrl\"" {  } { { "avconf/avconf.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/avconf/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 21966 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " KEY\[0\] " "Info: Node  \"KEY\[0\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 258 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " avconf:u1\|LUT_INDEX\[3\] " "Info: Node  \"avconf:u1\|LUT_INDEX\[3\]\"" {  } { { "avconf/avconf.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 2018 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " avconf:u1\|LUT_INDEX\[5\] " "Info: Node  \"avconf:u1\|LUT_INDEX\[5\]\"" {  } { { "avconf/avconf.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 2016 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " avconf:u1\|LUT_INDEX\[4\] " "Info: Node  \"avconf:u1\|LUT_INDEX\[4\]\"" {  } { { "avconf/avconf.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 2017 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " avconf:u1\|LUT_INDEX\[1\] " "Info: Node  \"avconf:u1\|LUT_INDEX\[1\]\"" {  } { { "avconf/avconf.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 2020 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " avconf:u1\|LUT_INDEX\[2\] " "Info: Node  \"avconf:u1\|LUT_INDEX\[2\]\"" {  } { { "avconf/avconf.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 2019 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " OSC_50~clkctrl " "Info: Node  \"OSC_50~clkctrl\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 21967 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " avconf:u1\|LUT_INDEX\[0\] " "Info: Node  \"avconf:u1\|LUT_INDEX\[0\]\"" {  } { { "avconf/avconf.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/avconf/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 2021 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_2~clkctrl " "Info: Node  \"Reset_Delay:u3\|oRST_2~clkctrl\"" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 21969 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_2 " "Info: Node  \"Reset_Delay:u3\|oRST_2\"" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 1943 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " OSC_27~clkctrl " "Info: Node  \"OSC_27~clkctrl\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 21968 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ~GND " "Info: Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 15970 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_0~clkctrl " "Info: Node  \"Reset_Delay:u3\|oRST_0~clkctrl\"" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/Reset_Delay.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 21973 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " VGA_Ctrl:u9\|oRequest~2 " "Info: Node  \"VGA_Ctrl:u9\|oRequest~2\"" {  } { { "VGA_Ctrl.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/VGA_Ctrl.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 15661 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 21970 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " TD_CLK " "Info: Node  \"TD_CLK\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 685 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_1~clkctrl " "Info: Node  \"Reset_Delay:u3\|oRST_1~clkctrl\"" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 21976 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Sdram_Control_4Port:u6\|control_interface:control1\|INIT_REQ " "Info: Node  \"Sdram_Control_4Port:u6\|control_interface:control1\|INIT_REQ\"" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/Sdram_Control_4Port/control_interface.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 1577 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_infer:downSampledView\|mem~7 " "Info: Node  \"ram_infer:downSampledView\|mem~7\"" {  } { { "ram_infer.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/ram_infer.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 10903 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " always0~11 " "Info: Node  \"always0~11\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 9929 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " KEY\[1\] " "Info: Node  \"KEY\[1\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 259 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " x_coord\[4\] " "Info: Node  \"x_coord\[4\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3523 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " x_coord\[5\] " "Info: Node  \"x_coord\[5\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3524 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " x_coord\[6\] " "Info: Node  \"x_coord\[6\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3525 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " x_coord\[7\] " "Info: Node  \"x_coord\[7\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3526 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " x_coord\[8\] " "Info: Node  \"x_coord\[8\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3527 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " x_coord\[9\] " "Info: Node  \"x_coord\[9\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3528 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y_coord\[4\] " "Info: Node  \"y_coord\[4\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3514 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y_coord\[5\] " "Info: Node  \"y_coord\[5\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3515 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " OSC_27~clkctrl " "Info: Node  \"OSC_27~clkctrl\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 21968 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " x_coord\[5\] " "Info: Node  \"x_coord\[5\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3524 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " x_coord\[7\] " "Info: Node  \"x_coord\[7\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3526 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " x_coord\[4\] " "Info: Node  \"x_coord\[4\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3523 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " x_coord\[6\] " "Info: Node  \"x_coord\[6\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3525 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 21970 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_0~clkctrl " "Info: Node  \"Reset_Delay:u3\|oRST_0~clkctrl\"" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/Reset_Delay.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 21973 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " KEY\[1\] " "Info: Node  \"KEY\[1\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 259 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ~GND " "Info: Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 15970 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " KEY\[0\] " "Info: Node  \"KEY\[0\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 258 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " OSC_50~clkctrl " "Info: Node  \"OSC_50~clkctrl\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 21967 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " x_coord\[9\] " "Info: Node  \"x_coord\[9\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3528 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " TD_CLK " "Info: Node  \"TD_CLK\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 685 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_2~clkctrl " "Info: Node  \"Reset_Delay:u3\|oRST_2~clkctrl\"" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 21969 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y_coord\[4\] " "Info: Node  \"y_coord\[4\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3514 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y_coord\[7\] " "Info: Node  \"y_coord\[7\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3517 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " x_coord\[8\] " "Info: Node  \"x_coord\[8\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3527 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y_coord\[6\] " "Info: Node  \"y_coord\[6\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3516 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_2 " "Info: Node  \"Reset_Delay:u3\|oRST_2\"" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 1943 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " y_coord\[5\] " "Info: Node  \"y_coord\[5\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3515 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Reset_Delay:u3\|oRST_1~clkctrl " "Info: Node  \"Reset_Delay:u3\|oRST_1~clkctrl\"" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 21976 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " always0~12 " "Info: Node  \"always0~12\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 9931 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cellCount~2 " "Info: Node  \"cellCount~2\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 559 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 9930 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cellCount\[10\] " "Info: Node  \"cellCount\[10\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3497 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cellCount\[1\] " "Info: Node  \"cellCount\[1\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3488 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cellCount\[0\] " "Info: Node  \"cellCount\[0\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3487 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cellCount\[2\] " "Info: Node  \"cellCount\[2\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3489 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cellCount\[3\] " "Info: Node  \"cellCount\[3\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3490 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cellCount\[4\] " "Info: Node  \"cellCount\[4\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3491 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cellCount\[5\] " "Info: Node  \"cellCount\[5\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Lab User/Downloads/DE2_TV_restored/DE2_TV.v" 588 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lab User/Downloads/DE2_TV_restored/" { { 0 { 0 ""} 0 3492 5573 6591 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "162 10 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 162 information messages and 10 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 20 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Info: Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 10 22:07:52 2015 " "Info: Processing ended: Sun May 10 22:07:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
