TimeQuest Timing Analyzer report for CEG3155-Lab-2
Tue Oct 08 00:57:50 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'GClock'
 13. Slow 1200mV 85C Model Hold: 'GClock'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'GClock'
 29. Slow 1200mV 0C Model Hold: 'GClock'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'GClock'
 44. Fast 1200mV 0C Model Hold: 'GClock'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Signal Integrity Metrics (Slow 1200mv 0c Model)
 63. Signal Integrity Metrics (Slow 1200mv 85c Model)
 64. Signal Integrity Metrics (Fast 1200mv 0c Model)
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; CEG3155-Lab-2                                      ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C8                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; GClock     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { GClock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 25.42 MHz ; 25.42 MHz       ; GClock     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+---------+------------------+
; Clock  ; Slack   ; End Point TNS    ;
+--------+---------+------------------+
; GClock ; -19.169 ; -744.720         ;
+--------+---------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; GClock ; -1.456 ; -35.371          ;
+--------+--------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; GClock ; -3.000 ; -3.000                          ;
+--------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GClock'                                                                                                                                                                                                                                                                                              ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                               ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -19.169 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.144      ; 18.680     ;
; -19.125 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.019     ; 18.473     ;
; -18.734 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.143      ; 18.235     ;
; -18.690 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.020     ; 18.028     ;
; -18.375 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.016     ; 17.726     ;
; -18.330 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.022     ; 17.675     ;
; -18.286 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.018     ; 17.635     ;
; -18.252 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.004     ; 17.810     ;
; -18.208 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.167     ; 17.603     ;
; -17.966 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.062      ; 17.591     ;
; -17.940 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.017     ; 17.281     ;
; -17.922 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.101     ; 17.384     ;
; -17.895 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.023     ; 17.230     ;
; -17.851 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.019     ; 17.190     ;
; -17.795 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.005     ; 17.351     ;
; -17.751 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.168     ; 17.144     ;
; -17.730 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.144      ; 17.234     ;
; -17.699 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; 0.135      ; 17.192     ;
; -17.686 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.019     ; 17.027     ;
; -17.655 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; -0.028     ; 16.985     ;
; -17.572 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.026      ; 16.965     ;
; -17.562 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.086     ; 16.843     ;
; -17.458 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.164     ; 16.856     ;
; -17.413 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.170     ; 16.805     ;
; -17.369 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.166     ; 16.765     ;
; -17.190 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.005     ; 16.746     ;
; -17.172 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.098     ; 16.637     ;
; -17.156 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.061      ; 16.773     ;
; -17.146 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.168     ; 16.539     ;
; -17.137 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.025      ; 16.520     ;
; -17.127 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.087     ; 16.398     ;
; -17.127 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.104     ; 16.586     ;
; -17.112 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.102     ; 16.566     ;
; -17.083 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.100     ; 16.546     ;
; -17.001 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.165     ; 16.397     ;
; -16.956 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.171     ; 16.346     ;
; -16.936 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.016     ; 16.280     ;
; -16.912 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.018     ; 16.261     ;
; -16.912 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.167     ; 16.306     ;
; -16.905 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; -0.025     ; 16.238     ;
; -16.891 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.022     ; 16.229     ;
; -16.860 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; -0.031     ; 16.187     ;
; -16.847 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.018     ; 16.189     ;
; -16.816 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.021     ; 16.162     ;
; -16.816 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; -0.027     ; 16.147     ;
; -16.710 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.070     ; 16.007     ;
; -16.655 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.122     ; 16.095     ;
; -16.645 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.234     ; 15.973     ;
; -16.628 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.062      ; 16.253     ;
; -16.603 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; 0.135      ; 16.105     ;
; -16.584 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.101     ; 16.046     ;
; -16.559 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.028     ; 15.898     ;
; -16.477 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.019     ; 15.816     ;
; -16.396 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.165     ; 15.792     ;
; -16.381 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.022     ; 15.717     ;
; -16.369 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.056     ; 15.876     ;
; -16.362 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.099     ; 15.819     ;
; -16.360 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.018     ; 15.709     ;
; -16.359 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.168     ; 15.754     ;
; -16.351 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.171     ; 15.741     ;
; -16.317 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.105     ; 15.768     ;
; -16.307 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.167     ; 15.701     ;
; -16.275 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.071     ; 15.562     ;
; -16.273 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.101     ; 15.728     ;
; -16.212 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.021     ; 15.558     ;
; -16.198 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.123     ; 15.636     ;
; -16.188 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.235     ; 15.514     ;
; -16.185 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.057      ; 15.800     ;
; -16.182 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.055      ; 15.798     ;
; -16.141 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.106     ; 15.593     ;
; -16.138 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.108     ; 15.591     ;
; -16.133 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.026      ; 15.519     ;
; -16.123 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.086     ; 15.397     ;
; -16.102 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; 0.017      ; 15.477     ;
; -16.092 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; -0.095     ; 15.355     ;
; -16.018 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.021     ; 15.364     ;
; -15.995 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.166     ; 15.391     ;
; -15.925 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.019     ; 15.264     ;
; -15.899 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.169     ; 15.292     ;
; -15.834 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.098     ; 15.299     ;
; -15.820 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.057      ; 15.579     ;
; -15.809 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.025     ; 15.151     ;
; -15.793 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.218     ; 15.137     ;
; -15.789 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.104     ; 15.248     ;
; -15.784 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.006     ; 14.209     ;
; -15.779 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.018     ; 15.128     ;
; -15.777 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.022     ; 15.113     ;
; -15.776 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.106     ; 15.372     ;
; -15.764 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.031     ; 15.100     ;
; -15.745 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.100     ; 15.208     ;
; -15.740 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.169     ; 14.002     ;
; -15.720 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.027     ; 15.060     ;
; -15.709 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.100     ; 15.172     ;
; -15.613 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.103     ; 15.073     ;
; -15.593 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.123     ; 15.031     ;
; -15.583 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.022     ; 14.919     ;
; -15.583 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.235     ; 14.909     ;
; -15.559 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.057     ; 15.058     ;
; -15.554 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.026      ; 14.947     ;
; -15.549 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.169     ; 14.936     ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GClock'                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.456 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.655      ; 2.199      ;
; -1.455 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.657      ; 2.202      ;
; -1.454 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.653      ; 2.199      ;
; -1.454 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.657      ; 2.203      ;
; -1.453 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.653      ; 2.200      ;
; -1.450 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.651      ; 2.201      ;
; -1.450 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.653      ; 2.203      ;
; -1.434 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.572      ; 2.138      ;
; -1.434 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.572      ; 2.138      ;
; -1.430 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.568      ; 2.138      ;
; -1.416 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.584      ; 2.168      ;
; -1.413 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.582      ; 2.169      ;
; -1.413 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.582      ; 2.169      ;
; -1.412 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.581      ; 2.169      ;
; -1.293 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.643      ; 2.350      ;
; -1.292 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.640      ; 2.348      ;
; -1.289 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.639      ; 2.350      ;
; -1.289 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.643      ; 2.354      ;
; -1.286 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.640      ; 2.354      ;
; -1.286 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.639      ; 2.353      ;
; -1.190 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.559      ; 2.369      ;
; -1.126 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.544      ; 2.418      ;
; -1.125 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.655      ; 2.050      ;
; -1.123 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.653      ; 2.050      ;
; -1.122 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.657      ; 2.055      ;
; -1.121 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.657      ; 2.056      ;
; -1.121 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.653      ; 2.052      ;
; -1.118 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.651      ; 2.053      ;
; -1.118 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.653      ; 2.055      ;
; -1.115 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.572      ; 1.977      ;
; -1.115 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.572      ; 1.977      ;
; -1.110 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.568      ; 1.978      ;
; -1.093 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.584      ; 2.011      ;
; -1.091 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.582      ; 2.011      ;
; -1.090 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.582      ; 2.012      ;
; -1.089 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.581      ; 2.012      ;
; -1.046 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.392      ; 2.346      ;
; -0.977 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.568      ; 2.591      ;
; -0.955 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.570      ; 2.615      ;
; -0.950 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.643      ; 2.213      ;
; -0.949 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.640      ; 2.211      ;
; -0.946 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.639      ; 2.213      ;
; -0.945 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.643      ; 2.218      ;
; -0.943 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.640      ; 2.217      ;
; -0.942 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.639      ; 2.217      ;
; -0.896 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.390      ; 2.494      ;
; -0.876 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.559      ; 2.203      ;
; -0.858 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.544      ; 2.206      ;
; -0.789 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.552      ; 2.763      ;
; -0.725 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.568      ; 2.363      ;
; -0.694 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.570      ; 2.396      ;
; -0.678 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.392      ; 2.234      ;
; -0.533 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.338      ; 2.805      ;
; -0.513 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.390      ; 2.397      ;
; -0.503 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.552      ; 2.569      ;
; -0.239 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.338      ; 2.619      ;
; 0.953  ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.076      ; 0.549      ;
; 0.956  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.073      ; 0.549      ;
; 0.957  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.072      ; 0.549      ;
; 0.957  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.071      ; 0.548      ;
; 0.958  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.070      ; 0.548      ;
; 0.958  ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.071      ; 0.549      ;
; 0.959  ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.070      ; 0.549      ;
; 0.959  ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.070      ; 0.549      ;
; 0.959  ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.070      ; 0.549      ;
; 0.959  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.073      ; 0.552      ;
; 0.960  ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.068      ; 0.548      ;
; 0.960  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.068      ; 0.548      ;
; 0.961  ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.068      ; 0.549      ;
; 0.961  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.067      ; 0.548      ;
; 0.962  ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.067      ; 0.549      ;
; 0.962  ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.066      ; 0.548      ;
; 0.963  ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.066      ; 0.549      ;
; 0.964  ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.065      ; 0.549      ;
; 0.966  ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.064      ; 0.550      ;
; 0.966  ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.062      ; 0.548      ;
; 0.966  ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.065      ; 0.551      ;
; 0.968  ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.060      ; 0.548      ;
; 0.971  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.059      ; 0.550      ;
; 0.979  ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.049      ; 0.548      ;
; 0.979  ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.049      ; 0.548      ;
; 1.057  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.070      ; 0.647      ;
; 1.058  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.070      ; 0.648      ;
; 1.059  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.069      ; 0.648      ;
; 1.072  ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.056      ; 0.648      ;
; 1.082  ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.140      ; 0.742      ;
; 1.095  ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.134      ; 0.749      ;
; 1.116  ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.078      ; 0.714      ;
; 1.123  ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.134      ; 0.777      ;
; 1.131  ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.105      ; 0.756      ;
; 1.131  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.132      ; 0.783      ;
; 1.134  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.102      ; 0.756      ;
; 1.168  ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.080      ; 0.768      ;
; 1.176  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.148      ; 0.844      ;
; 1.186  ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.136      ; 0.842      ;
; 1.193  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.034      ; 0.747      ;
; 1.199  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.007      ; 0.726      ;
; 1.200  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.139      ; 0.859      ;
; 1.204  ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.150      ; 0.874      ;
; 1.211  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.013      ; 0.744      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+-----------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; GClock ; Rise       ; GClock                                                                                                                   ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; GClock~input|o                                                                                                           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]                                                                                             ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|outclk                                                                                               ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit4|dff_inst|dff_inst3|slaveLatch|int_q~0|datac                                                                 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit5|dff_inst|dff_inst1|slaveLatch|int_q~0|datac                                                                 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit5|dff_inst|dff_inst3|slaveLatch|int_q~0|datac                                                                 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit5|dff_inst|dff_inst4|slaveLatch|int_q~0|datac                                                                 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit6|dff_inst|dff_inst1|slaveLatch|int_q~0|datac                                                                 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit7|dff_inst|dff_inst4|slaveLatch|int_q~0|datac                                                                 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit7|dff_inst|dff_inst1|slaveLatch|int_q~0|datac                                                                 ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ;
+--------+--------------+----------------+-----------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; a[*]      ; GClock     ; 21.280 ; 20.784 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; 20.404 ; 20.029 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; 20.623 ; 20.322 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; 20.014 ; 19.702 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; 21.280 ; 20.784 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; 20.992 ; 20.646 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; 20.992 ; 20.646 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; 2.694  ; 2.904  ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; 3.070  ; 3.248  ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; 2.988  ; 3.211  ; Rise       ; GClock          ;
; GClock    ; GClock     ; 0.624  ; 0.814  ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; a[*]      ; GClock     ; -0.752 ; -0.982 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; -0.752 ; -0.982 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; -1.199 ; -1.429 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; -1.223 ; -1.430 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; -1.088 ; -1.282 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; -1.046 ; -1.236 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; -1.649 ; -1.871 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; -1.046 ; -1.236 ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; -1.338 ; -1.539 ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; -1.259 ; -1.506 ; Rise       ; GClock          ;
; GClock    ; GClock     ; 1.605  ; 1.456  ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CarryOut  ; GClock     ; 25.462 ; 24.825 ; Fall       ; GClock          ;
; Sum[*]    ; GClock     ; 8.801  ; 8.796  ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 6.980  ; 7.045  ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 7.657  ; 7.771  ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 7.352  ; 7.430  ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 6.985  ; 7.048  ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 7.338  ; 7.421  ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 7.341  ; 7.431  ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 7.330  ; 7.417  ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 8.801  ; 8.796  ; Fall       ; GClock          ;
; zeroOut   ; GClock     ; 9.625  ; 9.468  ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CarryOut  ; GClock     ; 8.188 ; 8.157 ; Fall       ; GClock          ;
; Sum[*]    ; GClock     ; 6.755 ; 6.818 ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 6.755 ; 6.818 ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 7.402 ; 7.513 ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 7.109 ; 7.185 ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 6.759 ; 6.820 ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 7.096 ; 7.176 ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 7.100 ; 7.187 ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 7.090 ; 7.174 ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 8.559 ; 8.552 ; Fall       ; GClock          ;
; zeroOut   ; GClock     ; 8.192 ; 8.012 ; Fall       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; a[0]       ; CarryOut    ; 26.182 ;    ;    ; 25.692 ;
; a[1]       ; CarryOut    ; 26.401 ;    ;    ; 25.985 ;
; a[2]       ; CarryOut    ; 25.792 ;    ;    ; 25.365 ;
; a[3]       ; CarryOut    ; 27.058 ;    ;    ; 26.447 ;
; b[0]       ; CarryOut    ; 26.770 ;    ;    ; 26.309 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; a[0]       ; CarryOut    ; 25.170 ;    ;    ; 24.686 ;
; a[1]       ; CarryOut    ; 25.316 ;    ;    ; 24.887 ;
; a[2]       ; CarryOut    ; 24.736 ;    ;    ; 24.295 ;
; a[3]       ; CarryOut    ; 23.495 ;    ;    ; 23.123 ;
; b[0]       ; CarryOut    ; 23.892 ;    ;    ; 23.504 ;
+------------+-------------+--------+----+----+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 27.12 MHz ; 27.12 MHz       ; GClock     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+---------+-----------------+
; Clock  ; Slack   ; End Point TNS   ;
+--------+---------+-----------------+
; GClock ; -17.939 ; -697.023        ;
+--------+---------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+--------+-----------------+
; Clock  ; Slack  ; End Point TNS   ;
+--------+--------+-----------------+
; GClock ; -1.202 ; -28.390         ;
+--------+--------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; GClock ; -3.000 ; -3.000                         ;
+--------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GClock'                                                                                                                                                                                                                                                                                               ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                               ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.939 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.178      ; 17.569     ;
; -17.870 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.034      ; 17.356     ;
; -17.527 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.177      ; 17.150     ;
; -17.458 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.033      ; 16.937     ;
; -17.174 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.037      ; 16.663     ;
; -17.107 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.031      ; 16.590     ;
; -17.075 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.039      ; 16.746     ;
; -17.070 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.035      ; 16.557     ;
; -17.006 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.105     ; 16.533     ;
; -16.824 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.096      ; 16.553     ;
; -16.762 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.036      ; 16.244     ;
; -16.755 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.048     ; 16.340     ;
; -16.695 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.030      ; 16.171     ;
; -16.658 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.034      ; 16.138     ;
; -16.644 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; 0.038      ; 16.314     ;
; -16.578 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.178      ; 16.204     ;
; -16.575 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.106     ; 16.101     ;
; -16.566 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; 0.169      ; 16.181     ;
; -16.509 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.034      ; 15.991     ;
; -16.497 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; 0.025      ; 15.968     ;
; -16.409 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.076      ; 15.937     ;
; -16.373 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.035     ; 15.790     ;
; -16.310 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.102     ; 15.840     ;
; -16.243 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.108     ; 15.767     ;
; -16.206 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.104     ; 15.734     ;
; -16.095 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.034      ; 15.761     ;
; -16.062 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.095      ; 15.784     ;
; -16.059 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.045     ; 15.647     ;
; -16.026 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.110     ; 15.548     ;
; -15.997 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.075      ; 15.518     ;
; -15.993 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.049     ; 15.571     ;
; -15.992 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.051     ; 15.574     ;
; -15.961 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.036     ; 15.371     ;
; -15.955 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.047     ; 15.541     ;
; -15.879 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.103     ; 15.408     ;
; -15.813 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.037      ; 15.298     ;
; -15.812 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.109     ; 15.335     ;
; -15.801 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; 0.028      ; 15.275     ;
; -15.795 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.035      ; 15.282     ;
; -15.775 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.105     ; 15.302     ;
; -15.746 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.031      ; 15.225     ;
; -15.734 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; 0.022      ; 15.202     ;
; -15.709 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.035      ; 15.192     ;
; -15.697 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; 0.026      ; 15.169     ;
; -15.692 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.032      ; 15.176     ;
; -15.606 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.020     ; 15.038     ;
; -15.561 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.096      ; 15.290     ;
; -15.545 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.063     ; 15.114     ;
; -15.538 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; 0.170      ; 15.160     ;
; -15.509 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.174     ; 14.967     ;
; -15.492 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.048     ; 15.077     ;
; -15.469 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; 0.026      ; 14.947     ;
; -15.383 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.034      ; 14.863     ;
; -15.330 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.107     ; 14.855     ;
; -15.297 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.046     ; 14.878     ;
; -15.294 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.006     ; 14.921     ;
; -15.286 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.034      ; 14.772     ;
; -15.280 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.031      ; 14.757     ;
; -15.263 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.113     ; 14.782     ;
; -15.258 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.117     ; 14.774     ;
; -15.230 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.052     ; 14.805     ;
; -15.226 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.109     ; 14.749     ;
; -15.194 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.021     ; 14.619     ;
; -15.193 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.048     ; 14.772     ;
; -15.154 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.032      ; 14.638     ;
; -15.147 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.091      ; 14.867     ;
; -15.144 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.090      ; 14.865     ;
; -15.114 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.064     ; 14.682     ;
; -15.078 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.175     ; 14.535     ;
; -15.078 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.053     ; 14.654     ;
; -15.075 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.054     ; 14.652     ;
; -15.048 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.076      ; 14.572     ;
; -15.036 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; 0.067      ; 14.549     ;
; -15.012 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.035     ; 14.425     ;
; -15.000 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; -0.044     ; 14.402     ;
; -14.969 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.032      ; 14.453     ;
; -14.931 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.104     ; 14.459     ;
; -14.874 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.033      ; 14.353     ;
; -14.828 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.107     ; 14.353     ;
; -14.802 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.091      ; 14.652     ;
; -14.796 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.045     ; 14.384     ;
; -14.791 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.034      ; 13.327     ;
; -14.773 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; 0.029      ; 14.254     ;
; -14.763 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.034      ; 14.249     ;
; -14.742 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.031      ; 14.219     ;
; -14.742 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.159     ; 14.215     ;
; -14.733 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.053     ; 14.439     ;
; -14.729 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.051     ; 14.311     ;
; -14.722 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.110     ; 13.114     ;
; -14.706 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; 0.023      ; 14.181     ;
; -14.692 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.047     ; 14.278     ;
; -14.680 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.047     ; 14.266     ;
; -14.669 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; 0.027      ; 14.148     ;
; -14.577 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.050     ; 14.160     ;
; -14.565 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.068     ; 14.129     ;
; -14.557 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.031      ; 14.034     ;
; -14.532 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.076      ; 14.060     ;
; -14.532 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.007     ; 14.152     ;
; -14.529 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.179     ; 13.982     ;
; -14.500 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.105     ; 14.027     ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GClock'                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.202 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.296      ; 2.094      ;
; -1.199 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.293      ; 2.094      ;
; -1.199 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.297      ; 2.098      ;
; -1.198 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.297      ; 2.099      ;
; -1.197 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.293      ; 2.096      ;
; -1.194 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.291      ; 2.097      ;
; -1.194 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.293      ; 2.099      ;
; -1.178 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.222      ; 2.044      ;
; -1.177 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.222      ; 2.045      ;
; -1.173 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.218      ; 2.045      ;
; -1.165 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.233      ; 2.068      ;
; -1.162 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.231      ; 2.069      ;
; -1.161 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.231      ; 2.070      ;
; -1.161 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.230      ; 2.069      ;
; -1.034 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.283      ; 2.249      ;
; -1.033 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.285      ; 2.252      ;
; -1.029 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.281      ; 2.252      ;
; -1.029 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.285      ; 2.256      ;
; -1.028 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.283      ; 2.255      ;
; -1.026 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.282      ; 2.256      ;
; -0.944 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.212      ; 2.268      ;
; -0.917 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.296      ; 1.899      ;
; -0.916 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.293      ; 1.897      ;
; -0.915 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.297      ; 1.902      ;
; -0.915 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.297      ; 1.902      ;
; -0.912 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.293      ; 1.901      ;
; -0.911 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.293      ; 1.902      ;
; -0.909 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.222      ; 1.833      ;
; -0.909 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.291      ; 1.902      ;
; -0.908 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.222      ; 1.834      ;
; -0.904 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.218      ; 1.834      ;
; -0.887 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.233      ; 1.866      ;
; -0.885 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.231      ; 1.866      ;
; -0.885 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.231      ; 1.866      ;
; -0.883 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.230      ; 1.867      ;
; -0.880 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.199      ; 2.319      ;
; -0.829 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.059      ; 2.230      ;
; -0.758 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.283      ; 2.045      ;
; -0.757 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.285      ; 2.048      ;
; -0.753 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.281      ; 2.048      ;
; -0.753 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.285      ; 2.052      ;
; -0.752 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.283      ; 2.051      ;
; -0.750 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.282      ; 2.052      ;
; -0.735 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.219      ; 2.484      ;
; -0.707 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.220      ; 2.513      ;
; -0.694 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.212      ; 2.038      ;
; -0.683 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.199      ; 2.036      ;
; -0.670 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.056      ; 2.386      ;
; -0.565 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.219      ; 2.174      ;
; -0.561 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.204      ; 2.643      ;
; -0.539 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.220      ; 2.201      ;
; -0.510 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.059      ; 2.069      ;
; -0.357 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.056      ; 2.219      ;
; -0.349 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.204      ; 2.375      ;
; -0.325 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; 0.000        ; 3.006      ; 2.681      ;
; -0.107 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 3.006      ; 2.419      ;
; 0.974  ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.024      ; 0.518      ;
; 0.976  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.021      ; 0.517      ;
; 0.976  ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.021      ; 0.517      ;
; 0.976  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.024      ; 0.520      ;
; 0.977  ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.020      ; 0.517      ;
; 0.977  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.020      ; 0.517      ;
; 0.978  ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.019      ; 0.517      ;
; 0.978  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.019      ; 0.517      ;
; 0.978  ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.019      ; 0.517      ;
; 0.978  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.019      ; 0.517      ;
; 0.979  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.020      ; 0.519      ;
; 0.979  ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.018      ; 0.517      ;
; 0.980  ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.018      ; 0.518      ;
; 0.981  ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.016      ; 0.517      ;
; 0.982  ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.014      ; 0.516      ;
; 0.982  ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.016      ; 0.518      ;
; 0.982  ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.017      ; 0.519      ;
; 0.983  ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.015      ; 0.518      ;
; 0.983  ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.015      ; 0.518      ;
; 0.984  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.014      ; 0.518      ;
; 0.985  ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.012      ; 0.517      ;
; 0.987  ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.011      ; 0.518      ;
; 0.993  ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.003      ; 0.516      ;
; 0.994  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.005      ; 0.519      ;
; 0.994  ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.003      ; 0.517      ;
; 1.026  ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.111      ; 0.657      ;
; 1.045  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.022      ; 0.587      ;
; 1.054  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.020      ; 0.594      ;
; 1.054  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.022      ; 0.596      ;
; 1.059  ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.009      ; 0.588      ;
; 1.066  ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.084      ; 0.670      ;
; 1.078  ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.079      ; 0.677      ;
; 1.100  ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.051      ; 0.671      ;
; 1.100  ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.078      ; 0.698      ;
; 1.107  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.048      ; 0.675      ;
; 1.107  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.076      ; 0.703      ;
; 1.128  ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.045      ; 0.693      ;
; 1.137  ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.030      ; 0.687      ;
; 1.143  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.090      ; 0.753      ;
; 1.150  ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ; GClock       ; GClock      ; -0.500       ; 0.081      ; 0.751      ;
; 1.161  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.083      ; 0.764      ;
; 1.166  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; -0.012     ; 0.674      ;
; 1.169  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; -0.034     ; 0.655      ;
; 1.169  ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.089      ; 0.778      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+-----------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; GClock ; Rise       ; GClock                                                                                                                  ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ;
+--------+--------------+----------------+-----------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; a[*]      ; GClock     ; 19.999 ; 18.625 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; 19.110 ; 17.959 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; 19.313 ; 18.226 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; 18.747 ; 17.662 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; 19.999 ; 18.625 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; 19.712 ; 18.505 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; 19.712 ; 18.505 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; 2.482  ; 2.514  ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; 2.858  ; 2.865  ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; 2.746  ; 2.777  ; Rise       ; GClock          ;
; GClock    ; GClock     ; 0.682  ; 0.951  ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; a[*]      ; GClock     ; -0.629 ; -0.740 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; -0.629 ; -0.740 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; -1.063 ; -1.144 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; -1.086 ; -1.138 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; -0.960 ; -1.011 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; -0.917 ; -0.966 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; -1.469 ; -1.539 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; -0.917 ; -0.966 ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; -1.212 ; -1.236 ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; -1.105 ; -1.211 ; Rise       ; GClock          ;
; GClock    ; GClock     ; 1.397  ; 1.202  ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CarryOut  ; GClock     ; 23.692 ; 22.417 ; Fall       ; GClock          ;
; Sum[*]    ; GClock     ; 7.817  ; 7.896  ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 6.243  ; 6.351  ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 6.847  ; 7.041  ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 6.576  ; 6.714  ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 6.247  ; 6.353  ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 6.562  ; 6.706  ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 6.566  ; 6.722  ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 6.559  ; 6.704  ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 7.817  ; 7.896  ; Fall       ; GClock          ;
; zeroOut   ; GClock     ; 8.827  ; 8.461  ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CarryOut  ; GClock     ; 7.376 ; 7.350 ; Fall       ; GClock          ;
; Sum[*]    ; GClock     ; 6.023 ; 6.128 ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 6.023 ; 6.128 ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 6.601 ; 6.790 ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 6.341 ; 6.475 ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 6.027 ; 6.131 ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 6.328 ; 6.468 ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 6.331 ; 6.483 ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 6.325 ; 6.466 ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 7.583 ; 7.657 ; Fall       ; GClock          ;
; zeroOut   ; GClock     ; 7.456 ; 7.142 ; Fall       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; a[0]       ; CarryOut    ; 24.353 ;    ;    ; 23.031 ;
; a[1]       ; CarryOut    ; 24.556 ;    ;    ; 23.298 ;
; a[2]       ; CarryOut    ; 23.990 ;    ;    ; 22.734 ;
; a[3]       ; CarryOut    ; 25.242 ;    ;    ; 23.697 ;
; b[0]       ; CarryOut    ; 24.955 ;    ;    ; 23.577 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; a[0]       ; CarryOut    ; 23.409 ;    ;    ; 22.122 ;
; a[1]       ; CarryOut    ; 23.546 ;    ;    ; 22.300 ;
; a[2]       ; CarryOut    ; 23.007 ;    ;    ; 21.761 ;
; a[3]       ; CarryOut    ; 21.827 ;    ;    ; 20.710 ;
; b[0]       ; CarryOut    ; 22.222 ;    ;    ; 21.045 ;
+------------+-------------+--------+----+----+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; GClock ; -8.109 ; -267.904         ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+--------+-----------------+
; Clock  ; Slack  ; End Point TNS   ;
+--------+--------+-----------------+
; GClock ; -0.877 ; -22.093         ;
+--------+--------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; GClock ; -3.000 ; -3.000                         ;
+--------+--------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GClock'                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.109 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.348     ; 7.771      ;
; -8.103 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.426     ; 7.687      ;
; -7.929 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.349     ; 7.587      ;
; -7.923 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.427     ; 7.503      ;
; -7.779 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.423     ; 7.366      ;
; -7.770 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.429     ; 7.351      ;
; -7.756 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.425     ; 7.341      ;
; -7.720 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.407     ; 7.401      ;
; -7.714 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.485     ; 7.317      ;
; -7.599 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.424     ; 7.182      ;
; -7.591 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.377     ; 7.303      ;
; -7.590 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.430     ; 7.167      ;
; -7.585 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.455     ; 7.219      ;
; -7.576 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.426     ; 7.157      ;
; -7.527 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.408     ; 7.207      ;
; -7.521 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.486     ; 7.123      ;
; -7.499 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.348     ; 7.158      ;
; -7.493 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.426     ; 7.074      ;
; -7.485 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; -0.353     ; 7.139      ;
; -7.479 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; -0.431     ; 7.055      ;
; -7.449 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.406     ; 7.053      ;
; -7.433 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.442     ; 7.001      ;
; -7.390 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.482     ; 6.996      ;
; -7.381 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.488     ; 6.981      ;
; -7.367 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.484     ; 6.971      ;
; -7.269 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.407     ; 6.869      ;
; -7.262 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.410     ; 6.940      ;
; -7.261 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.452     ; 6.898      ;
; -7.256 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.488     ; 6.856      ;
; -7.253 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.443     ; 6.817      ;
; -7.252 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.458     ; 6.883      ;
; -7.249 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.378     ; 6.958      ;
; -7.243 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.456     ; 6.874      ;
; -7.238 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.454     ; 6.873      ;
; -7.197 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.483     ; 6.802      ;
; -7.188 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.489     ; 6.787      ;
; -7.174 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.485     ; 6.777      ;
; -7.169 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.423     ; 6.753      ;
; -7.161 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.425     ; 6.746      ;
; -7.160 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.429     ; 6.738      ;
; -7.155 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; -0.428     ; 6.734      ;
; -7.146 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.425     ; 6.728      ;
; -7.146 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; -0.434     ; 6.719      ;
; -7.132 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; -0.430     ; 6.709      ;
; -7.097 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.428     ; 6.679      ;
; -7.060 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.465     ; 6.683      ;
; -7.046 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.434     ; 6.622      ;
; -7.044 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.501     ; 6.631      ;
; -7.033 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.377     ; 6.744      ;
; -7.027 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.455     ; 6.660      ;
; -7.017 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.353     ; 6.674      ;
; -7.011 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.431     ; 6.590      ;
; -6.981 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.426     ; 6.562      ;
; -6.932 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.485     ; 6.535      ;
; -6.931 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.435     ; 6.585      ;
; -6.926 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.426     ; 6.510      ;
; -6.923 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.491     ; 6.520      ;
; -6.919 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.453     ; 6.553      ;
; -6.917 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.429     ; 6.495      ;
; -6.915 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.471     ; 6.533      ;
; -6.910 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.459     ; 6.538      ;
; -6.909 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.487     ; 6.510      ;
; -6.896 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.455     ; 6.528      ;
; -6.867 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.466     ; 6.489      ;
; -6.866 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.435     ; 6.438      ;
; -6.859 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.428     ; 6.441      ;
; -6.855 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.383     ; 6.560      ;
; -6.855 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.382     ; 6.561      ;
; -6.851 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.502     ; 6.437      ;
; -6.849 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.461     ; 6.476      ;
; -6.849 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.460     ; 6.477      ;
; -6.839 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.406     ; 6.440      ;
; -6.825 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; -0.411     ; 6.421      ;
; -6.823 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.442     ; 6.388      ;
; -6.809 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~1 ; GClock       ; GClock      ; 0.500        ; -0.447     ; 6.369      ;
; -6.806 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.428     ; 6.388      ;
; -6.772 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.484     ; 6.376      ;
; -6.755 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.410     ; 5.925      ;
; -6.749 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.488     ; 5.841      ;
; -6.746 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.427     ; 6.326      ;
; -6.708 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.487     ; 6.309      ;
; -6.703 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.452     ; 6.339      ;
; -6.702 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.382     ; 6.477      ;
; -6.702 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.426     ; 6.286      ;
; -6.696 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.460     ; 6.393      ;
; -6.694 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.458     ; 6.324      ;
; -6.687 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.428     ; 6.269      ;
; -6.680 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.454     ; 6.314      ;
; -6.679 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.429     ; 6.257      ;
; -6.678 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.434     ; 6.254      ;
; -6.664 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.430     ; 6.244      ;
; -6.657 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.493     ; 6.252      ;
; -6.643 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.454     ; 6.278      ;
; -6.626 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.429     ; 6.204      ;
; -6.602 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.468     ; 6.222      ;
; -6.589 ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.436     ; 6.240      ;
; -6.586 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.504     ; 6.170      ;
; -6.585 ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.406     ; 6.189      ;
; -6.579 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.457     ; 6.211      ;
; -6.579 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~2 ; GClock       ; GClock      ; 0.500        ; -0.485     ; 6.182      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GClock'                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.877 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.153      ; 1.276      ;
; -0.874 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.153      ; 1.279      ;
; -0.873 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.150      ; 1.277      ;
; -0.873 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.150      ; 1.277      ;
; -0.873 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.153      ; 1.280      ;
; -0.870 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.148      ; 1.278      ;
; -0.870 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.150      ; 1.280      ;
; -0.858 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.111      ; 1.253      ;
; -0.858 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.111      ; 1.253      ;
; -0.854 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.107      ; 1.253      ;
; -0.852 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.117      ; 1.265      ;
; -0.850 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.115      ; 1.265      ;
; -0.849 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.115      ; 1.266      ;
; -0.848 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.114      ; 1.266      ;
; -0.814 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.146      ; 1.332      ;
; -0.813 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.144      ; 1.331      ;
; -0.809 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.144      ; 1.335      ;
; -0.809 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.142      ; 1.333      ;
; -0.809 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.146      ; 1.337      ;
; -0.807 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.143      ; 1.336      ;
; -0.741 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.096      ; 1.355      ;
; -0.738 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.153      ; 0.935      ;
; -0.734 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.150      ; 0.936      ;
; -0.734 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.153      ; 0.939      ;
; -0.734 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.153      ; 0.939      ;
; -0.732 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.150      ; 0.938      ;
; -0.731 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.111      ; 0.900      ;
; -0.731 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.148      ; 0.937      ;
; -0.730 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.111      ; 0.901      ;
; -0.729 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.150      ; 0.941      ;
; -0.729 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.098      ; 1.369      ;
; -0.725 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.107      ; 0.902      ;
; -0.717 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.117      ; 0.920      ;
; -0.713 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.115      ; 0.922      ;
; -0.713 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.114      ; 0.921      ;
; -0.713 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.115      ; 0.922      ;
; -0.695 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.037      ; 1.342      ;
; -0.661 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.144      ; 1.003      ;
; -0.661 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.146      ; 1.005      ;
; -0.657 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.146      ; 1.009      ;
; -0.656 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.142      ; 1.006      ;
; -0.655 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.144      ; 1.009      ;
; -0.655 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.101      ; 1.446      ;
; -0.653 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.143      ; 1.010      ;
; -0.648 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.102      ; 1.454      ;
; -0.639 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.036      ; 1.397      ;
; -0.600 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.096      ; 1.016      ;
; -0.585 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.098      ; 1.033      ;
; -0.576 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.093      ; 1.517      ;
; -0.544 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.037      ; 1.013      ;
; -0.510 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.101      ; 1.111      ;
; -0.496 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.102      ; 1.126      ;
; -0.474 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.036      ; 1.082      ;
; -0.470 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; 0.000        ; 2.007      ; 1.537      ;
; -0.417 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.093      ; 1.196      ;
; -0.306 ; GClock                                                                                                                   ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 2.007      ; 1.221      ;
; 0.247  ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.450      ; 0.217      ;
; 0.248  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.448      ; 0.216      ;
; 0.249  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.447      ; 0.216      ;
; 0.251  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.445      ; 0.216      ;
; 0.252  ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.445      ; 0.217      ;
; 0.252  ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.445      ; 0.217      ;
; 0.252  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.447      ; 0.219      ;
; 0.253  ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.444      ; 0.217      ;
; 0.254  ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.442      ; 0.216      ;
; 0.254  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.444      ; 0.218      ;
; 0.255  ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.441      ; 0.216      ;
; 0.255  ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.442      ; 0.217      ;
; 0.256  ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.441      ; 0.217      ;
; 0.256  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.441      ; 0.217      ;
; 0.256  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.440      ; 0.216      ;
; 0.257  ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.441      ; 0.218      ;
; 0.258  ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.440      ; 0.218      ;
; 0.259  ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.439      ; 0.218      ;
; 0.259  ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.437      ; 0.216      ;
; 0.260  ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.436      ; 0.216      ;
; 0.261  ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.436      ; 0.217      ;
; 0.263  ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.433      ; 0.216      ;
; 0.263  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.435      ; 0.218      ;
; 0.265  ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.431      ; 0.216      ;
; 0.266  ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.430      ; 0.216      ;
; 0.293  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.445      ; 0.258      ;
; 0.295  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.443      ; 0.258      ;
; 0.296  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.443      ; 0.259      ;
; 0.297  ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.476      ; 0.293      ;
; 0.303  ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.472      ; 0.295      ;
; 0.305  ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~2 ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.433      ; 0.258      ;
; 0.315  ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.470      ; 0.305      ;
; 0.317  ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.458      ; 0.295      ;
; 0.318  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.469      ; 0.307      ;
; 0.319  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.460      ; 0.299      ;
; 0.336  ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.448      ; 0.304      ;
; 0.339  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.477      ; 0.336      ;
; 0.341  ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                             ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; GClock       ; GClock      ; -0.500       ; 0.473      ; 0.334      ;
; 0.344  ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.429      ; 0.293      ;
; 0.351  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.413      ; 0.284      ;
; 0.352  ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.479      ; 0.351      ;
; 0.355  ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.419      ; 0.294      ;
; 0.355  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.475      ; 0.350      ;
; 0.356  ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.475      ; 0.351      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                                                                                                                   ;
; 0.075  ; 0.075        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.075  ; 0.075        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.075  ; 0.075        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.078  ; 0.078        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.078  ; 0.078        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.078  ; 0.078        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.078  ; 0.078        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.080  ; 0.080        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.080  ; 0.080        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.080  ; 0.080        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.080  ; 0.080        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.080  ; 0.080        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.080  ; 0.080        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.080  ; 0.080        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.080  ; 0.080        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.080  ; 0.080        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.080  ; 0.080        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.081  ; 0.081        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.081  ; 0.081        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit3|dff_inst|dff_inst3|masterLatch|int_q~0|datad                                                                ;
; 0.081  ; 0.081        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit3|dff_inst|dff_inst7|masterLatch|int_q~0|datad                                                                ;
; 0.081  ; 0.081        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit4|dff_inst|dff_inst5|masterLatch|int_q~0|datad                                                                ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit_inst2|CLA_4bit_upper|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                           ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit_inst3|CLA_4bit_upper|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                          ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit3|dff_inst|dff_inst4|slaveLatch|int_q~0|datad                                                                 ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit3|dff_inst|dff_inst5|masterLatch|int_q~0|datad                                                                ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit4|dff_inst|dff_inst5|slaveLatch|int_q~0|datad                                                                 ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.082  ; 0.082        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.082  ; 0.082        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.082  ; 0.082        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.082  ; 0.082        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit_inst3|CLA_4bit_lower|dff_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                          ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit_inst3|CLA_4bit_upper|dff_8bit_inst|dff_inst1|slaveLatch|int_q~0|datad                                           ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit_inst4|CLA_4bit_lower|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                           ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit_inst4|CLA_4bit_upper|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                          ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit1|dff_inst|dff_inst7|masterLatch|int_q~0|datad                                                                ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit1|dff_inst|dff_inst7|slaveLatch|int_q~0|datad                                                                 ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit3|dff_inst|dff_inst4|masterLatch|int_q~0|datad                                                                ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit3|dff_inst|dff_inst6|masterLatch|int_q~0|datad                                                                ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit4|dff_inst|dff_inst6|masterLatch|int_q~0|datad                                                                ;
; 0.083  ; 0.083        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.083  ; 0.083        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.083  ; 0.083        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit_inst3|CLA_4bit_lower|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                           ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit_inst3|CLA_4bit_upper|dff_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                          ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit_inst3|CLA_4bit_upper|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                           ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit_inst4|CLA_4bit_lower|dff_8bit_inst|dff_inst0|masterLatch|int_q~0|datad                                          ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit_inst4|CLA_4bit_lower|dff_8bit_inst|dff_inst3|masterLatch|int_q~0|datad                                          ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit_inst4|CLA_4bit_upper|dff_8bit_inst|dff_inst0|slaveLatch|int_q~0|datad                                           ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit_inst5|CLA_4bit_lower|dff_8bit_inst|dff_inst3|slaveLatch|int_q~0|datad                                           ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit4|dff_inst|dff_inst7|masterLatch|int_q~0|datad                                                                ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit4|dff_inst|dff_inst7|slaveLatch|int_q~0|datad                                                                 ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                             ;
; 0.084  ; 0.084        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.084  ; 0.084        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.084  ; 0.084        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.084  ; 0.084        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.084  ; 0.084        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                              ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; a[*]      ; GClock     ; 8.364  ; 9.462 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; 8.012  ; 9.059 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; 8.115  ; 9.212 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; 7.897  ; 8.959 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; 8.364  ; 9.462 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; 8.257  ; 9.370 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; 8.257  ; 9.370 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; 1.105  ; 1.703 ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; 1.275  ; 1.863 ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; 1.228  ; 1.869 ; Rise       ; GClock          ;
; GClock    ; GClock     ; -0.197 ; 0.119 ; Fall       ; GClock          ;
+-----------+------------+--------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; a[*]      ; GClock     ; -0.286 ; -0.829 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; -0.286 ; -0.829 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; -0.472 ; -1.057 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; -0.490 ; -1.060 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; -0.418 ; -0.981 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; -0.377 ; -0.939 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; -0.644 ; -1.243 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; -0.377 ; -0.939 ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; -0.523 ; -1.115 ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; -0.496 ; -1.098 ; Rise       ; GClock          ;
; GClock    ; GClock     ; 1.218  ; 0.877  ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CarryOut  ; GClock     ; 11.047 ; 11.521 ; Fall       ; GClock          ;
; Sum[*]    ; GClock     ; 4.970  ; 4.860  ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 3.881  ; 3.837  ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 4.211  ; 4.126  ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 4.052  ; 3.980  ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 3.882  ; 3.837  ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 4.050  ; 3.981  ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 4.055  ; 3.980  ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 4.058  ; 3.989  ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 4.970  ; 4.860  ; Fall       ; GClock          ;
; zeroOut   ; GClock     ; 4.839  ; 5.025  ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CarryOut  ; GClock     ; 4.331 ; 4.342 ; Fall       ; GClock          ;
; Sum[*]    ; GClock     ; 3.780 ; 3.737 ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 3.780 ; 3.737 ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 4.096 ; 4.013 ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 3.943 ; 3.873 ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 3.782 ; 3.738 ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 3.941 ; 3.873 ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 3.946 ; 3.873 ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 3.949 ; 3.882 ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 4.862 ; 4.754 ; Fall       ; GClock          ;
; zeroOut   ; GClock     ; 4.257 ; 4.348 ; Fall       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; a[0]       ; CarryOut    ; 10.893 ;    ;    ; 11.972 ;
; a[1]       ; CarryOut    ; 10.996 ;    ;    ; 12.125 ;
; a[2]       ; CarryOut    ; 10.778 ;    ;    ; 11.872 ;
; a[3]       ; CarryOut    ; 11.245 ;    ;    ; 12.375 ;
; b[0]       ; CarryOut    ; 11.138 ;    ;    ; 12.283 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; a[0]       ; CarryOut    ; 10.474 ;    ;    ; 11.556 ;
; a[1]       ; CarryOut    ; 10.547 ;    ;    ; 11.670 ;
; a[2]       ; CarryOut    ; 10.337 ;    ;    ; 11.427 ;
; a[3]       ; CarryOut    ; 9.843  ;    ;    ; 10.885 ;
; b[0]       ; CarryOut    ; 9.997  ;    ;    ; 11.071 ;
+------------+-------------+--------+----+----+--------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+----------+---------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack ; -19.169  ; -1.456  ; N/A      ; N/A     ; -3.000              ;
;  GClock          ; -19.169  ; -1.456  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -744.72  ; -35.371 ; 0.0      ; 0.0     ; -3.0                ;
;  GClock          ; -744.720 ; -35.371 ; N/A      ; N/A     ; -3.000              ;
+------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; a[*]      ; GClock     ; 21.280 ; 20.784 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; 20.404 ; 20.029 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; 20.623 ; 20.322 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; 20.014 ; 19.702 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; 21.280 ; 20.784 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; 20.992 ; 20.646 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; 20.992 ; 20.646 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; 2.694  ; 2.904  ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; 3.070  ; 3.248  ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; 2.988  ; 3.211  ; Rise       ; GClock          ;
; GClock    ; GClock     ; 0.682  ; 0.951  ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; a[*]      ; GClock     ; -0.286 ; -0.740 ; Rise       ; GClock          ;
;  a[0]     ; GClock     ; -0.286 ; -0.740 ; Rise       ; GClock          ;
;  a[1]     ; GClock     ; -0.472 ; -1.057 ; Rise       ; GClock          ;
;  a[2]     ; GClock     ; -0.490 ; -1.060 ; Rise       ; GClock          ;
;  a[3]     ; GClock     ; -0.418 ; -0.981 ; Rise       ; GClock          ;
; b[*]      ; GClock     ; -0.377 ; -0.939 ; Rise       ; GClock          ;
;  b[0]     ; GClock     ; -0.644 ; -1.243 ; Rise       ; GClock          ;
;  b[1]     ; GClock     ; -0.377 ; -0.939 ; Rise       ; GClock          ;
;  b[2]     ; GClock     ; -0.523 ; -1.115 ; Rise       ; GClock          ;
;  b[3]     ; GClock     ; -0.496 ; -1.098 ; Rise       ; GClock          ;
; GClock    ; GClock     ; 1.605  ; 1.456  ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CarryOut  ; GClock     ; 25.462 ; 24.825 ; Fall       ; GClock          ;
; Sum[*]    ; GClock     ; 8.801  ; 8.796  ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 6.980  ; 7.045  ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 7.657  ; 7.771  ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 7.352  ; 7.430  ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 6.985  ; 7.048  ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 7.338  ; 7.421  ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 7.341  ; 7.431  ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 7.330  ; 7.417  ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 8.801  ; 8.796  ; Fall       ; GClock          ;
; zeroOut   ; GClock     ; 9.625  ; 9.468  ; Fall       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CarryOut  ; GClock     ; 4.331 ; 4.342 ; Fall       ; GClock          ;
; Sum[*]    ; GClock     ; 3.780 ; 3.737 ; Fall       ; GClock          ;
;  Sum[0]   ; GClock     ; 3.780 ; 3.737 ; Fall       ; GClock          ;
;  Sum[1]   ; GClock     ; 4.096 ; 4.013 ; Fall       ; GClock          ;
;  Sum[2]   ; GClock     ; 3.943 ; 3.873 ; Fall       ; GClock          ;
;  Sum[3]   ; GClock     ; 3.782 ; 3.738 ; Fall       ; GClock          ;
;  Sum[4]   ; GClock     ; 3.941 ; 3.873 ; Fall       ; GClock          ;
;  Sum[5]   ; GClock     ; 3.946 ; 3.873 ; Fall       ; GClock          ;
;  Sum[6]   ; GClock     ; 3.949 ; 3.882 ; Fall       ; GClock          ;
;  Sum[7]   ; GClock     ; 4.862 ; 4.754 ; Fall       ; GClock          ;
; zeroOut   ; GClock     ; 4.257 ; 4.348 ; Fall       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; a[0]       ; CarryOut    ; 26.182 ;    ;    ; 25.692 ;
; a[1]       ; CarryOut    ; 26.401 ;    ;    ; 25.985 ;
; a[2]       ; CarryOut    ; 25.792 ;    ;    ; 25.365 ;
; a[3]       ; CarryOut    ; 27.058 ;    ;    ; 26.447 ;
; b[0]       ; CarryOut    ; 26.770 ;    ;    ; 26.309 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; a[0]       ; CarryOut    ; 10.474 ;    ;    ; 11.556 ;
; a[1]       ; CarryOut    ; 10.547 ;    ;    ; 11.670 ;
; a[2]       ; CarryOut    ; 10.337 ;    ;    ; 11.427 ;
; a[3]       ; CarryOut    ; 9.843  ;    ;    ; 10.885 ;
; b[0]       ; CarryOut    ; 9.997  ;    ;    ; 11.071 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Sum[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sum[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sum[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sum[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sum[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sum[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sum[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sum[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CarryOut      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; zeroOut       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OverFlowOut   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GClock                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Sum[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Sum[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Sum[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Sum[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Sum[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Sum[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Sum[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Sum[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; CarryOut      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; zeroOut       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; OverFlowOut   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Sum[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Sum[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Sum[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Sum[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Sum[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Sum[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Sum[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Sum[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; CarryOut      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; zeroOut       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; OverFlowOut   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Sum[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Sum[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Sum[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Sum[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Sum[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Sum[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Sum[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Sum[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; CarryOut      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; zeroOut       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OverFlowOut   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; GClock     ; GClock   ; 0        ; 2224     ; 112      ; 28       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; GClock     ; GClock   ; 0        ; 2224     ; 112      ; 28       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 335   ; 335  ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 99    ; 99   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Oct 08 00:57:48 2024
Info: Command: quartus_sta CEG3155-Lab-2 -c CEG3155-Lab-2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 196 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CEG3155-Lab-2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GClock GClock
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit7|dff_inst|dff_inst3|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit7|dff_inst|dff_inst3|slaveLatch|int_sSignal|datad"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit5|dff_inst|dff_inst3|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit5|dff_inst|dff_inst3|slaveLatch|int_sSignal|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit4|dff_inst|dff_inst3|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit4|dff_inst|dff_inst3|slaveLatch|int_sSignal|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit6|dff_inst|dff_inst3|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit6|dff_inst|dff_inst3|slaveLatch|int_sSignal|datad"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit7|dff_inst|dff_inst6|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit7|dff_inst|dff_inst6|slaveLatch|int_sSignal|datac"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit7|dff_inst|dff_inst5|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit7|dff_inst|dff_inst5|slaveLatch|int_sSignal|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit7|dff_inst|dff_inst4|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit7|dff_inst|dff_inst4|slaveLatch|int_sSignal|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit7|dff_inst|dff_inst2|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit7|dff_inst|dff_inst2|slaveLatch|int_sSignal|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit7|dff_inst|dff_inst0|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit7|dff_inst|dff_inst0|slaveLatch|int_sSignal|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit6|dff_inst|dff_inst5|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit6|dff_inst|dff_inst5|slaveLatch|int_sSignal|datad"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit6|dff_inst|dff_inst2|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit6|dff_inst|dff_inst2|slaveLatch|int_sSignal|datad"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit6|dff_inst|dff_inst4|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit6|dff_inst|dff_inst4|slaveLatch|int_sSignal|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit7|dff_inst|dff_inst1|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit7|dff_inst|dff_inst1|slaveLatch|int_sSignal|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit6|dff_inst|dff_inst1|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit6|dff_inst|dff_inst1|slaveLatch|int_sSignal|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit6|dff_inst|dff_inst0|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit6|dff_inst|dff_inst0|slaveLatch|int_sSignal|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit5|dff_inst|dff_inst4|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit5|dff_inst|dff_inst4|slaveLatch|int_sSignal|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit5|dff_inst|dff_inst2|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit5|dff_inst|dff_inst2|slaveLatch|int_sSignal|datad"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit5|dff_inst|dff_inst1|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit5|dff_inst|dff_inst1|slaveLatch|int_sSignal|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit5|dff_inst|dff_inst0|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit5|dff_inst|dff_inst0|slaveLatch|int_sSignal|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit4|dff_inst|dff_inst2|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit4|dff_inst|dff_inst2|slaveLatch|int_sSignal|datad"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit4|dff_inst|dff_inst1|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit4|dff_inst|dff_inst1|slaveLatch|int_sSignal|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit4|dff_inst|dff_inst0|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit4|dff_inst|dff_inst0|slaveLatch|int_sSignal|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit3|dff_inst|dff_inst2|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit3|dff_inst|dff_inst2|slaveLatch|int_sSignal|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit3|dff_inst|dff_inst1|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit3|dff_inst|dff_inst1|slaveLatch|int_sSignal|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit3|dff_inst|dff_inst0|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit3|dff_inst|dff_inst0|slaveLatch|int_sSignal|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit2|dff_inst|dff_inst1|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit2|dff_inst|dff_inst1|slaveLatch|int_sSignal|datad"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit2|dff_inst|dff_inst0|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit2|dff_inst|dff_inst0|slaveLatch|int_sSignal|datac"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "lshift_8bit1|dff_inst|dff_inst0|slaveLatch|int_sSignal|combout"
    Warning (332126): Node "lshift_8bit1|dff_inst|dff_inst0|slaveLatch|int_sSignal|datac"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -19.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.169            -744.720 GClock 
Info (332146): Worst-case hold slack is -1.456
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.456             -35.371 GClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 GClock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -17.939
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.939            -697.023 GClock 
Info (332146): Worst-case hold slack is -1.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.202             -28.390 GClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 GClock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.109            -267.904 GClock 
Info (332146): Worst-case hold slack is -0.877
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.877             -22.093 GClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 GClock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 90 warnings
    Info: Peak virtual memory: 4700 megabytes
    Info: Processing ended: Tue Oct 08 00:57:50 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


