#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x563db316ce00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x563db30ed630 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x563db313e670 .param/l "TIMEOUT_CYCLES" 0 3 8, +C4<00000000000000000000000000101001>;
enum0x563db309cd80 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x563db31c84b0_0 .net "active", 0 0, v0x563db31c57d0_0;  1 drivers
v0x563db31c8570_0 .net "address", 31 0, L_0x563db31d9a90;  1 drivers
v0x563db31c8660_0 .net "byteenable", 3 0, v0x563db31c5970_0;  1 drivers
v0x563db31c8750_0 .var "clk", 0 0;
v0x563db31c87f0_0 .net "read", 0 0, v0x563db31bf8b0_0;  1 drivers
v0x563db31c88e0_0 .net "readdata", 31 0, v0x563db31c8150_0;  1 drivers
v0x563db31c89a0_0 .net "register_v0", 31 0, L_0x563db316e260;  1 drivers
v0x563db31c8a60_0 .var "reset", 0 0;
v0x563db31c8b00_0 .net "state", 2 0, v0x563db31c3120_0;  1 drivers
v0x563db31c8c30_0 .var "waitrequest", 0 0;
v0x563db31c8cd0_0 .net "write", 0 0, v0x563db31bf950_0;  1 drivers
v0x563db31c8d70_0 .net "writedata", 31 0, L_0x563db318bc50;  1 drivers
E_0x563db30d45d0 .event negedge, v0x563db31bde00_0;
S_0x563db316ca60 .scope module, "datapath" "mips_cpu_bus" 3 79, 4 2 0, S_0x563db30ed630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
    .port_info 11 /OUTPUT 3 "state";
L_0x563db316e260 .functor BUFZ 32, v0x563db31c33c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563db318bc50 .functor BUFZ 32, v0x563db31c68e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563db312b2c0 .functor AND 1, v0x563db31bfc50_0, L_0x563db31dbf80, C4<1>, C4<1>;
L_0x563db31a79e0 .functor OR 1, L_0x563db312b2c0, v0x563db31bfb90_0, C4<0>, C4<0>;
v0x563db31c3240_0 .net "ALUAmux2to1", 31 0, L_0x563db31da660;  1 drivers
v0x563db31c3320_0 .net "ALUB", 31 0, v0x563db31bce90_0;  1 drivers
v0x563db31c33c0_0 .var "ALUOut", 31 0;
v0x563db31c3490_0 .net "ALUSrcA", 0 0, v0x563db31bf460_0;  1 drivers
v0x563db31c3560_0 .net "ALUSrcB", 1 0, v0x563db31bf500_0;  1 drivers
v0x563db31c3650_0 .net "ALU_MULTorDIV_result", 63 0, v0x563db319ec30_0;  1 drivers
v0x563db31c3740_0 .net "ALU_result", 31 0, v0x563db316e380_0;  1 drivers
v0x563db31c3850_0 .net "ALUctl", 3 0, v0x563db31bf5f0_0;  1 drivers
v0x563db31c3960_0 .net "Decodemux2to1", 31 0, L_0x563db31c94a0;  1 drivers
v0x563db31c3a40_0 .net "HI", 31 0, v0x563db31bd8a0_0;  1 drivers
v0x563db31c3b00_0 .net "IRWrite", 0 0, v0x563db31bf6f0_0;  1 drivers
v0x563db31c3ba0_0 .net "IorD", 0 0, v0x563db31bf7c0_0;  1 drivers
v0x563db31c3c40_0 .net "LO", 31 0, v0x563db31bd960_0;  1 drivers
v0x563db31c3ce0_0 .net "MemtoReg", 0 0, v0x563db31bf9f0_0;  1 drivers
v0x563db31c3d80_0 .net "PC", 31 0, v0x563db31c0860_0;  1 drivers
v0x563db31c3e70_0 .net "PCSource", 1 0, v0x563db31bfab0_0;  1 drivers
v0x563db31c3f60_0 .net "PCWrite", 0 0, v0x563db31bfb90_0;  1 drivers
v0x563db31c4110_0 .net "PCWriteCond", 0 0, v0x563db31bfc50_0;  1 drivers
v0x563db31c41b0_0 .net "RegDst", 0 0, v0x563db31bfd10_0;  1 drivers
v0x563db31c4250_0 .net "RegWrite", 0 0, v0x563db31bfdd0_0;  1 drivers
v0x563db31c4340_0 .net "RegWritemux2to1", 31 0, L_0x563db31da5c0;  1 drivers
v0x563db31c43e0_0 .net "Regmux2to1", 4 0, L_0x563db31da120;  1 drivers
L_0x7fbdccd6e018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x563db31c4480_0 .net/2u *"_ivl_14", 2 0, L_0x7fbdccd6e018;  1 drivers
v0x563db31c4520_0 .net *"_ivl_16", 0 0, L_0x563db31c93b0;  1 drivers
v0x563db31c45c0_0 .net *"_ivl_24", 31 0, L_0x563db31c97b0;  1 drivers
L_0x7fbdccd6e060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563db31c4680_0 .net *"_ivl_27", 30 0, L_0x7fbdccd6e060;  1 drivers
L_0x7fbdccd6e0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563db31c4760_0 .net/2u *"_ivl_28", 31 0, L_0x7fbdccd6e0a8;  1 drivers
v0x563db31c4840_0 .net *"_ivl_30", 0 0, L_0x563db31d9950;  1 drivers
v0x563db31c4900_0 .net *"_ivl_34", 31 0, L_0x563db31d9b90;  1 drivers
L_0x7fbdccd6e0f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563db31c49e0_0 .net *"_ivl_37", 30 0, L_0x7fbdccd6e0f0;  1 drivers
L_0x7fbdccd6e138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563db31c4ac0_0 .net/2u *"_ivl_38", 31 0, L_0x7fbdccd6e138;  1 drivers
v0x563db31c4ba0_0 .net *"_ivl_40", 0 0, L_0x563db31d9d20;  1 drivers
v0x563db31c4c60_0 .net *"_ivl_43", 4 0, L_0x563db31d9ed0;  1 drivers
v0x563db31c4f50_0 .net *"_ivl_45", 4 0, L_0x563db31da000;  1 drivers
v0x563db31c5030_0 .net *"_ivl_48", 31 0, L_0x563db31da2b0;  1 drivers
L_0x7fbdccd6e180 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563db31c5110_0 .net *"_ivl_51", 30 0, L_0x7fbdccd6e180;  1 drivers
L_0x7fbdccd6e1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563db31c51f0_0 .net/2u *"_ivl_52", 31 0, L_0x7fbdccd6e1c8;  1 drivers
v0x563db31c52d0_0 .net *"_ivl_54", 0 0, L_0x563db31da480;  1 drivers
v0x563db31c5390_0 .net *"_ivl_58", 31 0, L_0x563db31da7a0;  1 drivers
L_0x7fbdccd6e210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563db31c5470_0 .net *"_ivl_61", 30 0, L_0x7fbdccd6e210;  1 drivers
L_0x7fbdccd6e258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563db31c5550_0 .net/2u *"_ivl_62", 31 0, L_0x7fbdccd6e258;  1 drivers
v0x563db31c5630_0 .net *"_ivl_64", 0 0, L_0x563db31da920;  1 drivers
v0x563db31c56f0_0 .net *"_ivl_8", 0 0, L_0x563db312b2c0;  1 drivers
v0x563db31c57d0_0 .var "active", 0 0;
v0x563db31c5890_0 .net "address", 31 0, L_0x563db31d9a90;  alias, 1 drivers
v0x563db31c5970_0 .var "byteenable", 3 0;
v0x563db31c5a50_0 .net "clk", 0 0, v0x563db31c8750_0;  1 drivers
v0x563db31c5af0_0 .net "fixed_shift", 0 0, v0x563db31bff70_0;  1 drivers
v0x563db31c5be0_0 .net "full_instr", 31 0, L_0x563db31c9220;  1 drivers
v0x563db31c5cc0_0 .net "instr10_6", 4 0, L_0x563db31c8f40;  1 drivers
v0x563db31c5d80_0 .net "instr15_0", 15 0, v0x563db31be950_0;  1 drivers
v0x563db31c5e70_0 .net "instr15_11", 4 0, L_0x563db31c8e10;  1 drivers
v0x563db31c5f50_0 .net "instr20_16", 4 0, v0x563db31bea50_0;  1 drivers
v0x563db31c6010_0 .net "instr25_21", 4 0, v0x563db31beaf0_0;  1 drivers
v0x563db31c60e0_0 .net "instr31_26", 5 0, v0x563db31bec00_0;  1 drivers
v0x563db31c61b0_0 .net "pc_ctl", 0 0, L_0x563db31a79e0;  1 drivers
v0x563db31c6280_0 .net "pc_in", 31 0, v0x563db31c1450_0;  1 drivers
v0x563db31c6370_0 .net "read", 0 0, v0x563db31bf8b0_0;  alias, 1 drivers
v0x563db31c6410_0 .net "readR1", 4 0, L_0x563db31dada0;  1 drivers
v0x563db31c64e0_0 .net "readR2", 4 0, L_0x563db31dae40;  1 drivers
v0x563db31c65b0_0 .net "readdata", 31 0, v0x563db31c8150_0;  alias, 1 drivers
v0x563db31c6680_0 .net "readdata1", 31 0, L_0x563db31d9e60;  1 drivers
v0x563db31c6750_0 .net "readdata2", 31 0, L_0x563db31a8bc0;  1 drivers
v0x563db31c6840_0 .var "regA", 31 0;
v0x563db31c68e0_0 .var "regB", 31 0;
v0x563db31c6db0_0 .net "register_v0", 31 0, L_0x563db316e260;  alias, 1 drivers
v0x563db31c6e90_0 .net "reset", 0 0, v0x563db31c8a60_0;  1 drivers
v0x563db31c6f30_0 .var "stall", 0 0;
v0x563db31c7000_0 .net "state", 2 0, v0x563db31c3120_0;  alias, 1 drivers
v0x563db31c70a0_0 .net "unsign", 0 0, v0x563db31c02a0_0;  1 drivers
v0x563db31c7190_0 .net "waitrequest", 0 0, v0x563db31c8c30_0;  1 drivers
v0x563db31c7250_0 .net "write", 0 0, v0x563db31bf950_0;  alias, 1 drivers
v0x563db31c72f0_0 .net "writedata", 31 0, L_0x563db318bc50;  alias, 1 drivers
v0x563db31c73b0_0 .net "zero", 0 0, L_0x563db31dbf80;  1 drivers
L_0x563db31c8e10 .part v0x563db31c8150_0, 11, 5;
L_0x563db31c8f40 .part v0x563db31c8150_0, 6, 5;
L_0x563db31c9220 .concat [ 16 5 5 6], v0x563db31be950_0, v0x563db31bea50_0, v0x563db31beaf0_0, v0x563db31bec00_0;
L_0x563db31c93b0 .cmp/eq 3, v0x563db31c3120_0, L_0x7fbdccd6e018;
L_0x563db31c94a0 .functor MUXZ 32, L_0x563db31c9220, v0x563db31c8150_0, L_0x563db31c93b0, C4<>;
L_0x563db31c95e0 .part L_0x563db31c94a0, 26, 6;
L_0x563db31c9710 .part L_0x563db31c94a0, 0, 6;
L_0x563db31c97b0 .concat [ 1 31 0 0], v0x563db31bf7c0_0, L_0x7fbdccd6e060;
L_0x563db31d9950 .cmp/eq 32, L_0x563db31c97b0, L_0x7fbdccd6e0a8;
L_0x563db31d9a90 .functor MUXZ 32, v0x563db31c33c0_0, v0x563db31c0860_0, L_0x563db31d9950, C4<>;
L_0x563db31d9b90 .concat [ 1 31 0 0], v0x563db31bfd10_0, L_0x7fbdccd6e0f0;
L_0x563db31d9d20 .cmp/eq 32, L_0x563db31d9b90, L_0x7fbdccd6e138;
L_0x563db31d9ed0 .part L_0x563db31c94a0, 16, 5;
L_0x563db31da000 .part L_0x563db31c94a0, 11, 5;
L_0x563db31da120 .functor MUXZ 5, L_0x563db31da000, L_0x563db31d9ed0, L_0x563db31d9d20, C4<>;
L_0x563db31da2b0 .concat [ 1 31 0 0], v0x563db31bf9f0_0, L_0x7fbdccd6e180;
L_0x563db31da480 .cmp/eq 32, L_0x563db31da2b0, L_0x7fbdccd6e1c8;
L_0x563db31da5c0 .functor MUXZ 32, v0x563db31c8150_0, v0x563db31c33c0_0, L_0x563db31da480, C4<>;
L_0x563db31da7a0 .concat [ 1 31 0 0], v0x563db31bf460_0, L_0x7fbdccd6e210;
L_0x563db31da920 .cmp/eq 32, L_0x563db31da7a0, L_0x7fbdccd6e258;
L_0x563db31da660 .functor MUXZ 32, v0x563db31c6840_0, v0x563db31c0860_0, L_0x563db31da920, C4<>;
L_0x563db31dac40 .part L_0x563db31c94a0, 26, 6;
L_0x563db31dada0 .part L_0x563db31c94a0, 21, 5;
L_0x563db31dae40 .part L_0x563db31c94a0, 16, 5;
L_0x563db31dc3e0 .part L_0x563db31c94a0, 26, 6;
L_0x563db31dc480 .part L_0x563db31c94a0, 0, 6;
L_0x563db31dc650 .part L_0x563db31c94a0, 21, 5;
L_0x563db31dc6f0 .part L_0x563db31c94a0, 16, 5;
L_0x563db31dc880 .part L_0x563db31c94a0, 0, 16;
S_0x563db3188410 .scope module, "ALU" "alu" 4 147, 5 1 0, S_0x563db316ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "unsign";
    .port_info 4 /INPUT 1 "fixed_shift";
    .port_info 5 /INPUT 5 "instr10_6";
    .port_info 6 /OUTPUT 32 "ALU_result";
    .port_info 7 /OUTPUT 64 "ALU_MULTorDIV_result";
    .port_info 8 /OUTPUT 1 "zero";
enum0x563db3153860 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
v0x563db31a0e30_0 .net "ALUOperation", 3 0, v0x563db31bf5f0_0;  alias, 1 drivers
v0x563db319ec30_0 .var "ALU_MULTorDIV_result", 63 0;
v0x563db316e380_0 .var "ALU_result", 31 0;
v0x563db318f230_0 .var "ALU_temp_MULTorDIV_result", 65 0;
v0x563db316f620_0 .var "ALU_temp_result", 32 0;
v0x563db318bd70_0 .net "A_unsign", 32 0, L_0x563db31db700;  1 drivers
v0x563db30eabb0_0 .net "B_unsign", 32 0, L_0x563db31dba20;  1 drivers
L_0x7fbdccd6e330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563db31bb7c0_0 .net/2u *"_ivl_0", 31 0, L_0x7fbdccd6e330;  1 drivers
L_0x7fbdccd6e3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563db31bb8a0_0 .net/2u *"_ivl_10", 31 0, L_0x7fbdccd6e3c0;  1 drivers
v0x563db31bb980_0 .net *"_ivl_12", 31 0, L_0x563db31db840;  1 drivers
v0x563db31bba60_0 .net *"_ivl_14", 31 0, L_0x563db31db930;  1 drivers
L_0x7fbdccd6e408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563db31bbb40_0 .net *"_ivl_19", 0 0, L_0x7fbdccd6e408;  1 drivers
v0x563db31bbc20_0 .net *"_ivl_2", 31 0, L_0x563db31db4b0;  1 drivers
L_0x7fbdccd6e450 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563db31bbd00_0 .net/2u *"_ivl_20", 32 0, L_0x7fbdccd6e450;  1 drivers
v0x563db31bbde0_0 .net *"_ivl_22", 0 0, L_0x563db31dbba0;  1 drivers
L_0x7fbdccd6e498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x563db31bbea0_0 .net/2s *"_ivl_24", 1 0, L_0x7fbdccd6e498;  1 drivers
L_0x7fbdccd6e4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563db31bbf80_0 .net/2s *"_ivl_26", 1 0, L_0x7fbdccd6e4e0;  1 drivers
v0x563db31bc060_0 .net *"_ivl_28", 1 0, L_0x563db31dbda0;  1 drivers
v0x563db31bc140_0 .net *"_ivl_4", 31 0, L_0x563db31db610;  1 drivers
L_0x7fbdccd6e378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563db31bc220_0 .net *"_ivl_9", 0 0, L_0x7fbdccd6e378;  1 drivers
v0x563db31bc300_0 .net "a", 31 0, L_0x563db31da660;  alias, 1 drivers
v0x563db31bc3e0_0 .net "b", 31 0, v0x563db31bce90_0;  alias, 1 drivers
v0x563db31bc4c0_0 .net "fixed_shift", 0 0, v0x563db31bff70_0;  alias, 1 drivers
v0x563db31bc580_0 .net "instr10_6", 4 0, L_0x563db31c8f40;  alias, 1 drivers
v0x563db31bc660_0 .var "quotient", 31 0;
v0x563db31bc740_0 .var "quotient_unsign", 32 0;
v0x563db31bc820_0 .var "remainder", 31 0;
v0x563db31bc900_0 .var "remainder_unsign", 32 0;
v0x563db31bc9e0_0 .net "unsign", 0 0, v0x563db31c02a0_0;  alias, 1 drivers
v0x563db31bcaa0_0 .net "zero", 0 0, L_0x563db31dbf80;  alias, 1 drivers
E_0x563db309c280/0 .event anyedge, v0x563db31bc9e0_0, v0x563db31a0e30_0, v0x563db318bd70_0, v0x563db30eabb0_0;
E_0x563db309c280/1 .event anyedge, v0x563db318f230_0, v0x563db31bc740_0, v0x563db31bc900_0, v0x563db316f620_0;
E_0x563db309c280/2 .event anyedge, v0x563db31bc300_0, v0x563db31bc3e0_0, v0x563db31bc660_0, v0x563db31bc820_0;
E_0x563db309c280/3 .event anyedge, v0x563db31bc4c0_0, v0x563db31bc580_0;
E_0x563db309c280 .event/or E_0x563db309c280/0, E_0x563db309c280/1, E_0x563db309c280/2, E_0x563db309c280/3;
L_0x563db31db4b0 .arith/sum 32, L_0x7fbdccd6e330, L_0x563db31da660;
L_0x563db31db610 .concat [ 32 0 0 0], L_0x563db31db4b0;
L_0x563db31db700 .concat [ 32 1 0 0], L_0x563db31db610, L_0x7fbdccd6e378;
L_0x563db31db840 .arith/sum 32, L_0x7fbdccd6e3c0, v0x563db31bce90_0;
L_0x563db31db930 .concat [ 32 0 0 0], L_0x563db31db840;
L_0x563db31dba20 .concat [ 32 1 0 0], L_0x563db31db930, L_0x7fbdccd6e408;
L_0x563db31dbba0 .cmp/eq 33, v0x563db316f620_0, L_0x7fbdccd6e450;
L_0x563db31dbda0 .functor MUXZ 2, L_0x7fbdccd6e4e0, L_0x7fbdccd6e498, L_0x563db31dbba0, C4<>;
L_0x563db31dbf80 .part L_0x563db31dbda0, 0, 1;
S_0x563db31bcc80 .scope module, "ALUmux4to1" "ALUmux4to1" 4 111, 6 1 0, S_0x563db316ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 2 "ALUSrcB";
    .port_info 4 /OUTPUT 32 "ALUB";
enum0x563db3152050 .enum4 (6)
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110
 ;
v0x563db31bce90_0 .var "ALUB", 31 0;
v0x563db31bcf70_0 .net "ALUSrcB", 1 0, v0x563db31bf500_0;  alias, 1 drivers
v0x563db31bd030_0 .net "immediate", 15 0, v0x563db31be950_0;  alias, 1 drivers
v0x563db31bd0f0_0 .net "opcode", 5 0, L_0x563db31dac40;  1 drivers
v0x563db31bd1d0_0 .net "register_b", 31 0, L_0x563db31a8bc0;  alias, 1 drivers
v0x563db31bd2b0_0 .var "shift_2", 31 0;
v0x563db31bd390_0 .var "sign_extended", 31 0;
E_0x563db30d5530/0 .event anyedge, v0x563db31bd0f0_0, v0x563db31bd030_0, v0x563db31bd390_0, v0x563db31bcf70_0;
E_0x563db30d5530/1 .event anyedge, v0x563db31bd1d0_0, v0x563db31bd2b0_0;
E_0x563db30d5530 .event/or E_0x563db30d5530/0, E_0x563db30d5530/1;
S_0x563db31bd510 .scope module, "HI_LO_Control" "HI_LO_Control" 4 161, 7 1 0, S_0x563db316ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 6 "func_code";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "regA";
    .port_info 6 /INPUT 64 "ALU_MULTorDIV_result";
    .port_info 7 /OUTPUT 32 "HI";
    .port_info 8 /OUTPUT 32 "LO";
enum0x563db3155530 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x563db3156010 .enum4 (6)
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "DIV" 6'b011010,
   "DIVU" 6'b011011
 ;
v0x563db31bd7e0_0 .net "ALU_MULTorDIV_result", 63 0, v0x563db319ec30_0;  alias, 1 drivers
v0x563db31bd8a0_0 .var "HI", 31 0;
v0x563db31bd960_0 .var "LO", 31 0;
v0x563db31bda50_0 .net *"_ivl_0", 31 0, L_0x563db31dc070;  1 drivers
L_0x7fbdccd6e528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563db31bdb30_0 .net *"_ivl_3", 25 0, L_0x7fbdccd6e528;  1 drivers
L_0x7fbdccd6e570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563db31bdc60_0 .net/2u *"_ivl_4", 31 0, L_0x7fbdccd6e570;  1 drivers
v0x563db31bdd40_0 .net *"_ivl_6", 0 0, L_0x563db31dc160;  1 drivers
v0x563db31bde00_0 .net "clk", 0 0, v0x563db31c8750_0;  alias, 1 drivers
v0x563db31bdec0_0 .net "final_code", 5 0, L_0x563db31dc2a0;  1 drivers
v0x563db31bdfa0_0 .net "func_code", 5 0, L_0x563db31dc480;  1 drivers
v0x563db31be080_0 .net "opcode", 5 0, L_0x563db31dc3e0;  1 drivers
v0x563db31be160_0 .net "regA", 31 0, v0x563db31c6840_0;  1 drivers
v0x563db31be240_0 .net "reset", 0 0, v0x563db31c8a60_0;  alias, 1 drivers
v0x563db31be300_0 .net "state", 2 0, v0x563db31c3120_0;  alias, 1 drivers
E_0x563db30d51e0 .event posedge, v0x563db31bde00_0;
L_0x563db31dc070 .concat [ 6 26 0 0], L_0x563db31dc3e0, L_0x7fbdccd6e528;
L_0x563db31dc160 .cmp/eq 32, L_0x563db31dc070, L_0x7fbdccd6e570;
L_0x563db31dc2a0 .functor MUXZ 6, L_0x563db31dc3e0, L_0x563db31dc480, L_0x563db31dc160, C4<>;
S_0x563db31be500 .scope module, "IR" "instruction_reg" 4 117, 8 1 0, S_0x563db316ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x563db31be7b0_0 .net "IRWrite", 0 0, v0x563db31bf6f0_0;  alias, 1 drivers
v0x563db31be890_0 .net "clk", 0 0, v0x563db31c8750_0;  alias, 1 drivers
v0x563db31be950_0 .var "instr15_0", 15 0;
v0x563db31bea50_0 .var "instr20_16", 4 0;
v0x563db31beaf0_0 .var "instr25_21", 4 0;
v0x563db31bec00_0 .var "instr31_26", 5 0;
v0x563db31bece0_0 .net "memdata", 31 0, v0x563db31c8150_0;  alias, 1 drivers
v0x563db31bedc0_0 .net "reset", 0 0, v0x563db31c8a60_0;  alias, 1 drivers
S_0x563db31bef90 .scope module, "control" "control_signal_simplified" 4 93, 9 2 0, S_0x563db316ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 3 "state";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "ALUSrcA";
    .port_info 6 /OUTPUT 2 "ALUSrcB";
    .port_info 7 /OUTPUT 4 "ALUctl";
    .port_info 8 /OUTPUT 2 "PCSource";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "PCWriteCond";
    .port_info 11 /OUTPUT 1 "IorD";
    .port_info 12 /OUTPUT 1 "MemRead";
    .port_info 13 /OUTPUT 1 "MemWrite";
    .port_info 14 /OUTPUT 1 "MemtoReg";
    .port_info 15 /OUTPUT 1 "IRWrite";
    .port_info 16 /OUTPUT 1 "unsign";
    .port_info 17 /OUTPUT 1 "fixed_shift";
    .port_info 18 /OUTPUT 4 "byteenable";
enum0x563db30d2480 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
enum0x563db314def0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x563db314e960 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "OR" 6'b100101,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "JALR" 6'b001001
 ;
enum0x563db3150b90 .enum4 (6)
   "ADDIU" 6'b001001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110,
   "LW" 6'b100011,
   "SW" 6'b101011,
   "JR" 6'b001000
 ;
v0x563db31bf460_0 .var "ALUSrcA", 0 0;
v0x563db31bf500_0 .var "ALUSrcB", 1 0;
v0x563db31bf5f0_0 .var "ALUctl", 3 0;
v0x563db31bf6f0_0 .var "IRWrite", 0 0;
v0x563db31bf7c0_0 .var "IorD", 0 0;
v0x563db31bf8b0_0 .var "MemRead", 0 0;
v0x563db31bf950_0 .var "MemWrite", 0 0;
v0x563db31bf9f0_0 .var "MemtoReg", 0 0;
v0x563db31bfab0_0 .var "PCSource", 1 0;
v0x563db31bfb90_0 .var "PCWrite", 0 0;
v0x563db31bfc50_0 .var "PCWriteCond", 0 0;
v0x563db31bfd10_0 .var "RegDst", 0 0;
v0x563db31bfdd0_0 .var "RegWrite", 0 0;
v0x563db31bfe90_0 .var "byteenable", 3 0;
v0x563db31bff70_0 .var "fixed_shift", 0 0;
v0x563db31c0010_0 .net "func_code", 5 0, L_0x563db31c9710;  1 drivers
v0x563db31c00d0_0 .net "opcode", 5 0, L_0x563db31c95e0;  1 drivers
v0x563db31c01b0_0 .net "state", 2 0, v0x563db31c3120_0;  alias, 1 drivers
v0x563db31c02a0_0 .var "unsign", 0 0;
E_0x563db30bf6a0 .event anyedge, v0x563db31be300_0, v0x563db31c00d0_0, v0x563db31c0010_0;
S_0x563db31c0630 .scope module, "pc1" "pc" 4 84, 10 1 0, S_0x563db316ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 32 "pc_prev";
    .port_info 4 /OUTPUT 32 "pc_new";
v0x563db31bf170_0 .net "clk", 0 0, v0x563db31c8750_0;  alias, 1 drivers
v0x563db31c0860_0 .var "pc_new", 31 0;
v0x563db31c0940_0 .net "pc_prev", 31 0, v0x563db31c1450_0;  alias, 1 drivers
v0x563db31c0a00_0 .net "pcctl", 0 0, L_0x563db31a79e0;  alias, 1 drivers
v0x563db31c0ac0_0 .net "reset", 0 0, v0x563db31c8a60_0;  alias, 1 drivers
S_0x563db31c0ca0 .scope module, "pcmux" "PCmux3to1" 4 167, 11 1 0, S_0x563db316ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x563db31c1010_0 .net "ALUOut", 31 0, v0x563db31c33c0_0;  1 drivers
v0x563db31c1110_0 .net "ALU_result", 31 0, v0x563db316e380_0;  alias, 1 drivers
v0x563db31c11d0_0 .var "Jump_address", 31 0;
v0x563db31c1270_0 .net "PCSource", 1 0, v0x563db31bfab0_0;  alias, 1 drivers
v0x563db31c1360_0 .net "PC_in", 31 0, v0x563db31c0860_0;  alias, 1 drivers
v0x563db31c1450_0 .var "PC_out", 31 0;
v0x563db31c1520_0 .net "instr15_0", 15 0, L_0x563db31dc880;  1 drivers
v0x563db31c15e0_0 .net "instr20_16", 4 0, L_0x563db31dc6f0;  1 drivers
v0x563db31c16c0_0 .net "instr25_21", 4 0, L_0x563db31dc650;  1 drivers
E_0x563db31a8d60/0 .event anyedge, v0x563db31c0860_0, v0x563db31c16c0_0, v0x563db31c15e0_0, v0x563db31c1520_0;
E_0x563db31a8d60/1 .event anyedge, v0x563db31bfab0_0, v0x563db316e380_0, v0x563db31c1010_0, v0x563db31c11d0_0;
E_0x563db31a8d60 .event/or E_0x563db31a8d60/0, E_0x563db31a8d60/1;
S_0x563db31c18a0 .scope module, "regfile" "registers" 4 126, 12 1 0, S_0x563db316ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
L_0x563db31d9e60 .functor BUFZ 32, L_0x563db31db000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563db31a8bc0 .functor BUFZ 32, L_0x563db31db280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563db31c1e60_0 .net "RegWrite", 0 0, v0x563db31bfdd0_0;  alias, 1 drivers
v0x563db31c1f50_0 .net *"_ivl_0", 31 0, L_0x563db31db000;  1 drivers
v0x563db31c2010_0 .net *"_ivl_10", 6 0, L_0x563db31db320;  1 drivers
L_0x7fbdccd6e2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563db31c2100_0 .net *"_ivl_13", 1 0, L_0x7fbdccd6e2e8;  1 drivers
v0x563db31c21e0_0 .net *"_ivl_2", 6 0, L_0x563db31db0a0;  1 drivers
L_0x7fbdccd6e2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563db31c2310_0 .net *"_ivl_5", 1 0, L_0x7fbdccd6e2a0;  1 drivers
v0x563db31c23f0_0 .net *"_ivl_8", 31 0, L_0x563db31db280;  1 drivers
v0x563db31c24d0_0 .net "clk", 0 0, v0x563db31c8750_0;  alias, 1 drivers
v0x563db31c2570_0 .net "readR1", 4 0, L_0x563db31dada0;  alias, 1 drivers
v0x563db31c2650_0 .net "readR2", 4 0, L_0x563db31dae40;  alias, 1 drivers
v0x563db31c2730_0 .net "readdata1", 31 0, L_0x563db31d9e60;  alias, 1 drivers
v0x563db31c2810_0 .net "readdata2", 31 0, L_0x563db31a8bc0;  alias, 1 drivers
v0x563db31c28d0 .array "register", 0 31, 31 0;
v0x563db31c2970_0 .net "reset", 0 0, v0x563db31c8a60_0;  alias, 1 drivers
v0x563db31c2a10_0 .net "writeR", 4 0, L_0x563db31da120;  alias, 1 drivers
v0x563db31c2af0_0 .net "writedata", 31 0, L_0x563db31da5c0;  alias, 1 drivers
L_0x563db31db000 .array/port v0x563db31c28d0, L_0x563db31db0a0;
L_0x563db31db0a0 .concat [ 5 2 0 0], L_0x563db31dada0, L_0x7fbdccd6e2a0;
L_0x563db31db280 .array/port v0x563db31c28d0, L_0x563db31db320;
L_0x563db31db320 .concat [ 5 2 0 0], L_0x563db31dae40, L_0x7fbdccd6e2e8;
S_0x563db31c1b60 .scope begin, "$unm_blk_86" "$unm_blk_86" 12 17, 12 17 0, S_0x563db31c18a0;
 .timescale 0 0;
v0x563db31c1d60_0 .var/i "i", 31 0;
S_0x563db31c2cf0 .scope module, "stm" "CPU_statemachine" 4 81, 13 1 0, S_0x563db316ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x563db30d1090 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x563db31c2ed0_0 .net "clk", 0 0, v0x563db31c8750_0;  alias, 1 drivers
v0x563db31c2f90_0 .net "reset", 0 0, v0x563db31c8a60_0;  alias, 1 drivers
v0x563db31c3050_0 .net "stall", 0 0, v0x563db31c6f30_0;  1 drivers
v0x563db31c3120_0 .var "state", 2 0;
S_0x563db31c75e0 .scope module, "ram" "ram_tiny_CPU" 3 83, 14 1 0, S_0x563db30ed630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
P_0x563db31c77e0 .param/str "RAM_INIT_FILE" 0 14 10, "./CPU_ram/bitwise_logic.txt";
v0x563db31c7cf0_0 .net "address", 31 0, L_0x563db31d9a90;  alias, 1 drivers
v0x563db31c7dd0_0 .net "byteenable", 3 0, v0x563db31c5970_0;  alias, 1 drivers
v0x563db31c7ea0_0 .net "clk", 0 0, v0x563db31c8750_0;  alias, 1 drivers
v0x563db31c7f70 .array "memory", 0 4095, 31 0;
v0x563db31c8010_0 .net "read", 0 0, v0x563db31bf8b0_0;  alias, 1 drivers
v0x563db31c8150_0 .var "readdata", 31 0;
v0x563db31c8240_0 .net "write", 0 0, v0x563db31bf950_0;  alias, 1 drivers
v0x563db31c8330_0 .net "writedata", 31 0, L_0x563db318bc50;  alias, 1 drivers
S_0x563db31c7a10 .scope begin, "$unm_blk_90" "$unm_blk_90" 14 14, 14 14 0, S_0x563db31c75e0;
 .timescale 0 0;
v0x563db31c7bf0_0 .var/i "i", 31 0;
    .scope S_0x563db31c2cf0;
T_0 ;
    %wait E_0x563db30d51e0;
    %load/vec4 v0x563db31c2f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563db31c3120_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x563db31c3050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x563db31c3120_0;
    %assign/vec4 v0x563db31c3120_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x563db31c3120_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x563db31c3120_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x563db31c3120_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x563db31c3120_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x563db31c3120_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x563db31c3120_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x563db31c3120_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x563db31c3120_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x563db31c3120_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563db31c3120_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x563db31c0630;
T_1 ;
    %wait E_0x563db30d51e0;
    %load/vec4 v0x563db31c0ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563db31c0860_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563db31c0a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x563db31c0940_0;
    %assign/vec4 v0x563db31c0860_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563db31bef90;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x563db31bef90;
T_3 ;
Ewait_0 .event/or E_0x563db30bf6a0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bfab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bfc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bff70_0, 0, 1;
    %load/vec4 v0x563db31c01b0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfb90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bfab0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf7c0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x563db31c01b0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf6f0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x563db31c01b0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x563db31c00d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x563db31c0010_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.26;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.26;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.26;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.26;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.26;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.26;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.26;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.26;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.26;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.26;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.26;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.26;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bff70_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %jmp T_3.26;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bff70_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %jmp T_3.26;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bff70_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %jmp T_3.26;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bff70_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %jmp T_3.26;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bff70_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %jmp T_3.26;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bff70_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %jmp T_3.26;
T_3.26 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x563db31c00d0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.27, 5;
    %load/vec4 v0x563db31c00d0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.38;
T_3.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.38;
T_3.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31c02a0_0, 0, 1;
    %jmp T_3.38;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.38;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.38;
T_3.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.38;
T_3.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.38;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.38;
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563db31bf500_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563db31bf5f0_0, 0, 4;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
T_3.27 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x563db31c01b0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.39, 4;
    %load/vec4 v0x563db31c00d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.41, 4;
    %load/vec4 v0x563db31c0010_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %jmp T_3.56;
T_3.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.56;
T_3.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.56;
T_3.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.56;
T_3.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.56;
T_3.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.56;
T_3.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.56;
T_3.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.56;
T_3.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.56;
T_3.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.56;
T_3.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.56;
T_3.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.56;
T_3.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.56;
T_3.55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.56;
T_3.56 ;
    %pop/vec4 1;
    %jmp T_3.42;
T_3.41 ;
    %load/vec4 v0x563db31c00d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.57, 4;
    %jmp T_3.58;
T_3.57 ;
    %load/vec4 v0x563db31c00d0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.59, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.60, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %jmp T_3.67;
T_3.59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf8b0_0, 0, 1;
    %jmp T_3.67;
T_3.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf950_0, 0, 1;
    %jmp T_3.67;
T_3.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.67;
T_3.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.67;
T_3.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.67;
T_3.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.67;
T_3.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.67;
T_3.67 ;
    %pop/vec4 1;
T_3.58 ;
T_3.42 ;
    %jmp T_3.40;
T_3.39 ;
    %load/vec4 v0x563db31c01b0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.68, 4;
    %load/vec4 v0x563db31c00d0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.70, 5;
    %load/vec4 v0x563db31c00d0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.72, 6;
    %jmp T_3.73;
T_3.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31bfd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31bf9f0_0, 0, 1;
    %jmp T_3.73;
T_3.73 ;
    %pop/vec4 1;
T_3.70 ;
T_3.68 ;
T_3.40 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x563db31bcc80;
T_4 ;
    %wait E_0x563db30d5530;
    %load/vec4 v0x563db31bd0f0_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x563db31bd0f0_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x563db31bd0f0_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x563db31bd030_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x563db31bd390_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x563db31bd030_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 65280, 0, 32;
    %load/vec4 v0x563db31bd030_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x563db31bd390_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x563db31bd030_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x563db31bd390_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x563db31bd390_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x563db31bd2b0_0, 0, 32;
    %load/vec4 v0x563db31bcf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x563db31bd1d0_0;
    %store/vec4 v0x563db31bce90_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x563db31bce90_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x563db31bd390_0;
    %store/vec4 v0x563db31bce90_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x563db31bd2b0_0;
    %store/vec4 v0x563db31bce90_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563db31be500;
T_5 ;
    %wait E_0x563db30d51e0;
    %load/vec4 v0x563db31bedc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x563db31bec00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563db31beaf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563db31bea50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563db31be950_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x563db31be7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x563db31bece0_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x563db31bec00_0, 0;
    %load/vec4 v0x563db31bece0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x563db31beaf0_0, 0;
    %load/vec4 v0x563db31bece0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x563db31bea50_0, 0;
    %load/vec4 v0x563db31bece0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x563db31be950_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x563db31c18a0;
T_6 ;
    %wait E_0x563db30d51e0;
    %fork t_1, S_0x563db31c1b60;
    %jmp t_0;
    .scope S_0x563db31c1b60;
t_1 ;
    %load/vec4 v0x563db31c2970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563db31c1d60_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x563db31c1d60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x563db31c1d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563db31c28d0, 0, 4;
    %load/vec4 v0x563db31c1d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563db31c1d60_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x563db31c1e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x563db31c2af0_0;
    %load/vec4 v0x563db31c2a10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563db31c28d0, 0, 4;
T_6.4 ;
T_6.1 ;
    %end;
    .scope S_0x563db31c18a0;
t_0 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x563db3188410;
T_7 ;
    %wait E_0x563db309c280;
    %load/vec4 v0x563db31bc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x563db31a0e30_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x563db316f620_0, 0, 33;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x563db318bd70_0;
    %load/vec4 v0x563db30eabb0_0;
    %sub;
    %store/vec4 v0x563db316f620_0, 0, 33;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x563db318bd70_0;
    %pad/u 66;
    %load/vec4 v0x563db30eabb0_0;
    %pad/u 66;
    %mul;
    %store/vec4 v0x563db318f230_0, 0, 66;
    %load/vec4 v0x563db318f230_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x563db319ec30_0, 0, 64;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x563db318bd70_0;
    %load/vec4 v0x563db30eabb0_0;
    %div;
    %store/vec4 v0x563db31bc740_0, 0, 33;
    %load/vec4 v0x563db318bd70_0;
    %load/vec4 v0x563db30eabb0_0;
    %mod;
    %store/vec4 v0x563db31bc900_0, 0, 33;
    %load/vec4 v0x563db31bc740_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x563db31bc900_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563db319ec30_0, 0, 64;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x563db318bd70_0;
    %load/vec4 v0x563db30eabb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x563db316f620_0, 0, 33;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x563db316f620_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x563db316e380_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x563db31a0e30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563db316e380_0, 0, 32;
    %jmp T_7.25;
T_7.10 ;
    %load/vec4 v0x563db31bc300_0;
    %load/vec4 v0x563db31bc3e0_0;
    %and;
    %store/vec4 v0x563db316e380_0, 0, 32;
    %jmp T_7.25;
T_7.11 ;
    %load/vec4 v0x563db31bc300_0;
    %load/vec4 v0x563db31bc3e0_0;
    %or;
    %store/vec4 v0x563db316e380_0, 0, 32;
    %jmp T_7.25;
T_7.12 ;
    %load/vec4 v0x563db31bc300_0;
    %load/vec4 v0x563db31bc3e0_0;
    %xor;
    %store/vec4 v0x563db316e380_0, 0, 32;
    %jmp T_7.25;
T_7.13 ;
    %load/vec4 v0x563db31bc300_0;
    %load/vec4 v0x563db31bc3e0_0;
    %add;
    %store/vec4 v0x563db316e380_0, 0, 32;
    %jmp T_7.25;
T_7.14 ;
    %load/vec4 v0x563db31bc300_0;
    %load/vec4 v0x563db31bc3e0_0;
    %sub;
    %store/vec4 v0x563db316e380_0, 0, 32;
    %jmp T_7.25;
T_7.15 ;
    %load/vec4 v0x563db31bc300_0;
    %pad/u 64;
    %load/vec4 v0x563db31bc3e0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x563db319ec30_0, 0, 64;
    %jmp T_7.25;
T_7.16 ;
    %load/vec4 v0x563db31bc300_0;
    %load/vec4 v0x563db31bc3e0_0;
    %mod;
    %store/vec4 v0x563db31bc820_0, 0, 32;
    %load/vec4 v0x563db31bc300_0;
    %load/vec4 v0x563db31bc3e0_0;
    %div;
    %store/vec4 v0x563db31bc660_0, 0, 32;
    %load/vec4 v0x563db31bc660_0;
    %load/vec4 v0x563db31bc820_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563db319ec30_0, 0, 64;
    %jmp T_7.25;
T_7.17 ;
    %load/vec4 v0x563db31bc3e0_0;
    %load/vec4 v0x563db31bc300_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.26, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x563db316e380_0, 0, 32;
    %jmp T_7.25;
T_7.18 ;
    %load/vec4 v0x563db31bc3e0_0;
    %load/vec4 v0x563db31bc300_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.28, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.29, 8;
T_7.28 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.29, 8;
 ; End of false expr.
    %blend;
T_7.29;
    %store/vec4 v0x563db316e380_0, 0, 32;
    %jmp T_7.25;
T_7.19 ;
    %load/vec4 v0x563db31bc300_0;
    %load/vec4 v0x563db31bc3e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.30, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.31, 8;
T_7.30 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.31, 8;
 ; End of false expr.
    %blend;
T_7.31;
    %store/vec4 v0x563db316e380_0, 0, 32;
    %jmp T_7.25;
T_7.20 ;
    %load/vec4 v0x563db31bc300_0;
    %load/vec4 v0x563db31bc3e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.32, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.33, 8;
T_7.32 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.33, 8;
 ; End of false expr.
    %blend;
T_7.33;
    %store/vec4 v0x563db316e380_0, 0, 32;
    %jmp T_7.25;
T_7.21 ;
    %load/vec4 v0x563db31bc4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %load/vec4 v0x563db31bc3e0_0;
    %ix/getv 4, v0x563db31bc580_0;
    %shiftr 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %load/vec4 v0x563db31bc3e0_0;
    %ix/getv 4, v0x563db31bc300_0;
    %shiftr 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x563db316e380_0, 0, 32;
    %jmp T_7.25;
T_7.22 ;
    %load/vec4 v0x563db31bc4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.36, 8;
    %load/vec4 v0x563db31bc3e0_0;
    %ix/getv 4, v0x563db31bc580_0;
    %shiftl 4;
    %jmp/1 T_7.37, 8;
T_7.36 ; End of true expr.
    %load/vec4 v0x563db31bc3e0_0;
    %ix/getv 4, v0x563db31bc300_0;
    %shiftl 4;
    %jmp/0 T_7.37, 8;
 ; End of false expr.
    %blend;
T_7.37;
    %store/vec4 v0x563db316e380_0, 0, 32;
    %jmp T_7.25;
T_7.23 ;
    %load/vec4 v0x563db31bc4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.38, 8;
    %load/vec4 v0x563db31bc3e0_0;
    %ix/getv 4, v0x563db31bc580_0;
    %shiftr 4;
    %jmp/1 T_7.39, 8;
T_7.38 ; End of true expr.
    %load/vec4 v0x563db31bc3e0_0;
    %ix/getv 4, v0x563db31bc300_0;
    %shiftr 4;
    %jmp/0 T_7.39, 8;
 ; End of false expr.
    %blend;
T_7.39;
    %store/vec4 v0x563db316e380_0, 0, 32;
    %jmp T_7.25;
T_7.25 ;
    %pop/vec4 1;
T_7.1 ;
    %vpi_call/w 5 100 "$display", "a = %b", v0x563db31bc300_0 {0 0 0};
    %vpi_call/w 5 101 "$display", "b = %b", v0x563db31bc3e0_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x563db31bd510;
T_8 ;
    %wait E_0x563db30d51e0;
    %load/vec4 v0x563db31be240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563db31bd960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563db31bd8a0_0, 0;
T_8.0 ;
    %load/vec4 v0x563db31bdec0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x563db31be300_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x563db31bdec0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0x563db31be160_0;
    %assign/vec4 v0x563db31bd8a0_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x563db31be160_0;
    %assign/vec4 v0x563db31bd960_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x563db31bd7e0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x563db31bd8a0_0, 0;
    %load/vec4 v0x563db31bd7e0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x563db31bd960_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x563db31bd7e0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x563db31bd8a0_0, 0;
    %load/vec4 v0x563db31bd7e0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x563db31bd960_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x563db31bd7e0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x563db31bd8a0_0, 0;
    %load/vec4 v0x563db31bd7e0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x563db31bd960_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x563db31bd7e0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x563db31bd8a0_0, 0;
    %load/vec4 v0x563db31bd7e0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x563db31bd960_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x563db31c0ca0;
T_9 ;
    %wait E_0x563db31a8d60;
    %load/vec4 v0x563db31c1360_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x563db31c16c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563db31c15e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563db31c1520_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x563db31c11d0_0, 0, 32;
    %load/vec4 v0x563db31c1270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x563db31c1110_0;
    %store/vec4 v0x563db31c1450_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x563db31c1010_0;
    %store/vec4 v0x563db31c1450_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x563db31c11d0_0;
    %store/vec4 v0x563db31c1450_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x563db316ca60;
T_10 ;
    %wait E_0x563db30d51e0;
    %load/vec4 v0x563db31c6e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563db31c6840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563db31c68e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563db31c33c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x563db31c6680_0;
    %assign/vec4 v0x563db31c6840_0, 0;
    %load/vec4 v0x563db31c6750_0;
    %assign/vec4 v0x563db31c68e0_0, 0;
    %load/vec4 v0x563db31c3740_0;
    %assign/vec4 v0x563db31c33c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x563db31c75e0;
T_11 ;
    %fork t_3, S_0x563db31c7a10;
    %jmp t_2;
    .scope S_0x563db31c7a10;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563db31c7bf0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x563db31c7bf0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x563db31c7bf0_0;
    %store/vec4a v0x563db31c7f70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563db31c7bf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x563db31c7bf0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call/w 14 22 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x563db31c77e0 {0 0 0};
    %vpi_call/w 14 23 "$readmemh", P_0x563db31c77e0, v0x563db31c7f70 {0 0 0};
    %end;
    .scope S_0x563db31c75e0;
t_2 %join;
    %end;
    .thread T_11;
    .scope S_0x563db31c75e0;
T_12 ;
    %wait E_0x563db30d51e0;
    %load/vec4 v0x563db31c8240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x563db31c8330_0;
    %ix/getv 3, v0x563db31c7cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563db31c7f70, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x563db31c8010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %ix/getv 4, v0x563db31c7cf0_0;
    %load/vec4a v0x563db31c7f70, 4;
    %assign/vec4 v0x563db31c8150_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x563db30ed630;
T_13 ;
    %vpi_call/w 3 19 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563db30ed630 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c8750_0, 0, 1;
    %pushi/vec4 41, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x563db31c8750_0;
    %inv;
    %store/vec4 v0x563db31c8750_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x563db31c8750_0;
    %inv;
    %store/vec4 v0x563db31c8750_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %end;
    .thread T_13;
    .scope S_0x563db30ed630;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c8a60_0, 0, 1;
    %wait E_0x563db30d45d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db31c8a60_0, 0, 1;
    %wait E_0x563db30d45d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db31c8a60_0, 0, 1;
    %vpi_call/w 3 42 "$display", "FETCH         - readdata: %h, ALUOut: %b", v0x563db31c88e0_0, v0x563db31c89a0_0 {0 0 0};
    %wait E_0x563db30d45d0;
    %vpi_call/w 3 46 "$display", "DECODE        - readdata: %h, ALUOut: %b, opcode: %b", v0x563db31c88e0_0, v0x563db31c89a0_0, &PV<v0x563db31c88e0_0, 26, 6> {0 0 0};
    %wait E_0x563db30d45d0;
    %vpi_call/w 3 49 "$display", "EXECUTE       - readdata: %h, ALUOut: %b, opcode: %b", v0x563db31c88e0_0, v0x563db31c89a0_0, &PV<v0x563db31c88e0_0, 26, 6> {0 0 0};
    %wait E_0x563db30d45d0;
    %vpi_call/w 3 52 "$display", "MEMORY_ACCESS - readdata: %h, ALUOut: %b, opcode: %b", v0x563db31c88e0_0, v0x563db31c89a0_0, &PV<v0x563db31c88e0_0, 26, 6> {0 0 0};
    %wait E_0x563db30d45d0;
    %vpi_call/w 3 55 "$display", "WRITE_BACK    - readdata: %h, ALUOut: %b, opcode: %b", v0x563db31c88e0_0, v0x563db31c89a0_0, &PV<v0x563db31c88e0_0, 26, 6> {0 0 0};
    %vpi_call/w 3 56 "$display", "---------------------------------------------" {0 0 0};
    %pushi/vec4 8, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563db30d45d0;
    %vpi_call/w 3 61 "$display", "FETCH         - readdata: %h, ALUOut: %b", v0x563db31c88e0_0, v0x563db31c89a0_0 {0 0 0};
    %wait E_0x563db30d45d0;
    %vpi_call/w 3 64 "$display", "DECODE        - readdata: %h, ALUOut: %b, opcode: %b", v0x563db31c88e0_0, v0x563db31c89a0_0, &PV<v0x563db31c88e0_0, 26, 6> {0 0 0};
    %wait E_0x563db30d45d0;
    %vpi_call/w 3 67 "$display", "EXECUTE       - readdata: %h, ALUOut: %b, opcode: %b", v0x563db31c88e0_0, v0x563db31c89a0_0, &PV<v0x563db31c88e0_0, 26, 6> {0 0 0};
    %wait E_0x563db30d45d0;
    %vpi_call/w 3 70 "$display", "MEMORY_ACCESS - readdata: %h, ALUOut: %b, opcode: %b", v0x563db31c88e0_0, v0x563db31c89a0_0, &PV<v0x563db31c88e0_0, 26, 6> {0 0 0};
    %wait E_0x563db30d45d0;
    %vpi_call/w 3 73 "$display", "WRITE_BACK    - readdata: %h, ALUOut: %b, opcode: %b", v0x563db31c88e0_0, v0x563db31c89a0_0, &PV<v0x563db31c88e0_0, 26, 6> {0 0 0};
    %vpi_call/w 3 74 "$display", "---------------------------------------------" {0 0 0};
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "CPU_testbench.v";
    "mips_cpu_bus.v";
    "alu.v";
    "ALUmux4to1.v";
    "HI_LO_Control.v";
    "instruction_reg.v";
    "control_signal_simplified.v";
    "pc.v";
    "PCmux3to1.v";
    "registers.v";
    "CPU_statemachine.v";
    "CPU_ram/ram_tiny_CPU.v";
