#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun May  2 02:19:35 2021
# Process ID: 4480
# Current directory: C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/ring_oscillator_zynq/AXI_stream_heater/AXI_Stream_heater_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/ring_oscillator_zynq/Self_heating/AXI4_heater_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/ring_oscillator_zynq/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1064.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 939 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/Arm_Core/inst'
Finished Parsing XDC File [c:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/Arm_Core/inst'
Parsing XDC File [c:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/System_Reset/U0'
Finished Parsing XDC File [c:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/System_Reset/U0'
Parsing XDC File [c:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/System_Reset/U0'
Finished Parsing XDC File [c:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/System_Reset/U0'
Parsing XDC File [c:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1.xdc] for cell 'design_1_i/Temp_sensor/inst'
Finished Parsing XDC File [c:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1.xdc] for cell 'design_1_i/Temp_sensor/inst'
Parsing XDC File [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[30].Inverter1'... design_1_i/BTI0/inst/CRO[30].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:294]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[30].Inverter0'... design_1_i/BTI0/inst/CRO[30].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:296]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[29].Inverter1'... design_1_i/BTI0/inst/CRO[29].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:300]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[29].Inverter0'... design_1_i/BTI0/inst/CRO[29].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:302]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[28].Inverter1'... design_1_i/BTI0/inst/CRO[28].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:306]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[28].Inverter0'... design_1_i/BTI0/inst/CRO[28].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:308]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[27].Inverter1'... design_1_i/BTI0/inst/CRO[27].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:312]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[27].Inverter0'... design_1_i/BTI0/inst/CRO[27].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:314]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[26].Inverter1'... design_1_i/BTI0/inst/CRO[26].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:318]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[26].Inverter0'... design_1_i/BTI0/inst/CRO[26].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:320]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[25].Inverter1'... design_1_i/BTI0/inst/CRO[25].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:324]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[25].Inverter0'... design_1_i/BTI0/inst/CRO[25].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:326]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[24].Inverter1'... design_1_i/BTI0/inst/CRO[24].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:330]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[24].Inverter0'... design_1_i/BTI0/inst/CRO[24].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:332]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[23].Inverter1'... design_1_i/BTI0/inst/CRO[23].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:336]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[23].Inverter0'... design_1_i/BTI0/inst/CRO[23].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:338]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[22].NAND/LUT6_inst'... Instance design_1_i/BTI0/inst/CRO[22].NAND/LUT6_inst can not be placed in C6LUT of site SLICE_X67Y61 because the bel is occupied by design_1_i/RO0/inst/RO[20].notGate[2].Inverter/LUT6_inst. This could be caused by bel constraint conflict [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:340]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[22].Inverter1'... design_1_i/BTI0/inst/CRO[22].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:342]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[22].Inverter0'... design_1_i/BTI0/inst/CRO[22].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:344]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[21].NAND/LUT6_inst'... Instance design_1_i/BTI0/inst/CRO[21].NAND/LUT6_inst can not be placed in C6LUT of site SLICE_X67Y125 because the bel is occupied by design_1_i/RO0/inst/RO[19].notGate[2].Inverter/LUT6_inst. This could be caused by bel constraint conflict [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:346]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[21].Inverter1'... design_1_i/BTI0/inst/CRO[21].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:348]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[21].Inverter0'... design_1_i/BTI0/inst/CRO[21].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:350]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[20].NAND/LUT6_inst'... Instance design_1_i/BTI0/inst/CRO[20].NAND/LUT6_inst can not be placed in C6LUT of site SLICE_X67Y131 because the bel is occupied by design_1_i/RO0/inst/RO[18].notGate[2].Inverter/LUT6_inst. This could be caused by bel constraint conflict [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:352]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[20].Inverter1'... design_1_i/BTI0/inst/CRO[20].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:354]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[20].Inverter0'... design_1_i/BTI0/inst/CRO[20].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:356]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[19].Inverter1'... design_1_i/BTI0/inst/CRO[19].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:360]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[19].Inverter0'... design_1_i/BTI0/inst/CRO[19].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:362]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[18].NAND/LUT6_inst'... Instance design_1_i/BTI0/inst/CRO[18].NAND/LUT6_inst can not be placed in C6LUT of site SLICE_X67Y143 because the bel is occupied by design_1_i/RO0/inst/RO[16].notGate[2].Inverter/LUT6_inst. This could be caused by bel constraint conflict [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:364]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[18].Inverter1'... design_1_i/BTI0/inst/CRO[18].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:366]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[18].Inverter0'... design_1_i/BTI0/inst/CRO[18].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:368]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[17].Inverter1'... design_1_i/BTI0/inst/CRO[17].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:372]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[17].Inverter0'... design_1_i/BTI0/inst/CRO[17].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:374]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[16].Inverter1'... design_1_i/BTI0/inst/CRO[16].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:378]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[16].Inverter0'... design_1_i/BTI0/inst/CRO[16].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:380]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[15].Inverter1'... design_1_i/BTI0/inst/CRO[15].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:384]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[15].Inverter0'... design_1_i/BTI0/inst/CRO[15].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:386]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[14].Inverter1'... design_1_i/BTI0/inst/CRO[14].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:390]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[14].Inverter0'... design_1_i/BTI0/inst/CRO[14].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:392]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[13].Inverter1'... design_1_i/BTI0/inst/CRO[13].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:396]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[13].Inverter0'... design_1_i/BTI0/inst/CRO[13].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:398]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[12].Inverter1'... design_1_i/BTI0/inst/CRO[12].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:402]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[12].Inverter0'... design_1_i/BTI0/inst/CRO[12].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:404]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[11].Inverter1'... design_1_i/BTI0/inst/CRO[11].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:408]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[11].Inverter0'... design_1_i/BTI0/inst/CRO[11].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:410]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[10].Inverter1'... design_1_i/BTI0/inst/CRO[10].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:414]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[10].Inverter0'... design_1_i/BTI0/inst/CRO[10].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:416]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[9].Inverter1'... design_1_i/BTI0/inst/CRO[9].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:420]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[9].Inverter0'... design_1_i/BTI0/inst/CRO[9].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:422]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[8].Inverter1'... design_1_i/BTI0/inst/CRO[8].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:426]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[8].Inverter0'... design_1_i/BTI0/inst/CRO[8].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:428]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[7].Inverter1'... design_1_i/BTI0/inst/CRO[7].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:432]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[7].Inverter0'... design_1_i/BTI0/inst/CRO[7].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:434]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[6].Inverter1'... design_1_i/BTI0/inst/CRO[6].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:438]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[6].Inverter0'... design_1_i/BTI0/inst/CRO[6].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:440]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[5].Inverter1'... design_1_i/BTI0/inst/CRO[5].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:444]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[5].Inverter0'... design_1_i/BTI0/inst/CRO[5].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:446]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[4].Inverter1'... design_1_i/BTI0/inst/CRO[4].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:450]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[4].Inverter0'... design_1_i/BTI0/inst/CRO[4].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:452]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[3].Inverter1'... design_1_i/BTI0/inst/CRO[3].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:456]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[3].Inverter0'... design_1_i/BTI0/inst/CRO[3].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:458]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[2].Inverter1'... design_1_i/BTI0/inst/CRO[2].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:462]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[2].Inverter0'... design_1_i/BTI0/inst/CRO[2].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:464]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[1].Inverter1'... design_1_i/BTI0/inst/CRO[1].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:468]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[1].Inverter0'... design_1_i/BTI0/inst/CRO[1].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:470]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[0].Inverter1'... design_1_i/BTI0/inst/CRO[0].Inverter1 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:474]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI0/inst/CRO[0].Inverter0'... design_1_i/BTI0/inst/CRO[0].Inverter0 is not a leaf level instance [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc:476]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/constrs_location/new/design_1_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1064.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 32 instances

13 Infos, 0 Warnings, 66 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1064.008 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1064.008 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10b1c29b8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1495.270 ; gain = 431.262

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c27bbac6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.614 . Memory (MB): peak = 1704.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 50 cells and removed 83 cells
INFO: [Opt 31-1021] In phase Retarget, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 141adbb9b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 1704.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Constant propagation, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12a78dd97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1704.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 181 cells
INFO: [Opt 31-1021] In phase Sweep, 2396 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12a78dd97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.234 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12a78dd97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12a78dd97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              50  |              83  |                                             31  |
|  Constant propagation         |               2  |               4  |                                             94  |
|  Sweep                        |               0  |             181  |                                           2396  |
|  BUFG optimization            |               0  |               0  |                                             63  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             31  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1704.234 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12fa94162

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.234 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12fa94162

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1704.234 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12fa94162

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1704.234 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1704.234 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12fa94162

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1704.234 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 66 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1704.234 ; gain = 640.227
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.242 . Memory (MB): peak = 1704.234 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[34].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[35].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[3].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[4].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[5].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[6].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[7].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[8].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[9].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[34].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[35].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[3].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[4].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[5].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[6].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[7].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[8].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[9].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[34].SHE/LUT6_inst.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2367 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1704.234 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5ac4037d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1704.234 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1704.234 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__22' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[241] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__14' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__3' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[26].freq_count_reg[832] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[26].freq_count_reg[835] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[26].freq_count_reg[837] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[26].freq_count_reg[838] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[26].freq_count_reg[842] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__25' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__9' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[20].freq_count_reg[659] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[20].freq_count_reg[647] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[20].freq_count_reg[642] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[20].freq_count_reg[653] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[20].freq_count_reg[660] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__0' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[29].freq_count_reg[928] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[29].freq_count_reg[929] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[29].freq_count_reg[930] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[29].freq_count_reg[931] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[29].freq_count_reg[932] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__17' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[399] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__10' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__12' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[561] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[571] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__18' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[377] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[378] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[30].freq_count_reg[962] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[30].freq_count_reg[979] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[30].freq_count_reg[981] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[30].freq_count_reg[966] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[30].freq_count_reg[963] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__20' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__2' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[27].freq_count_reg[868] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[27].freq_count_reg[865] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[27].freq_count_reg[867] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[27].freq_count_reg[869] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[27].freq_count_reg[874] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__13' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[537] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__11' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__19' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[335] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[347] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__28' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[58] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__29' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[25] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[24].freq_count_reg[796] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[24].freq_count_reg[774] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[24].freq_count_reg[772] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[24].freq_count_reg[781] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[24].freq_count_reg[784] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[23].freq_count_reg[743] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[23].freq_count_reg[755] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[23].freq_count_reg[740] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[23].freq_count_reg[736] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[23].freq_count_reg[750] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__7' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[22].freq_count_reg[711] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[22].freq_count_reg[717] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[22].freq_count_reg[704] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[22].freq_count_reg[707] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[22].freq_count_reg[712] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__24' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__27' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__8' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[21].freq_count_reg[681] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[21].freq_count_reg[672] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[21].freq_count_reg[674] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[21].freq_count_reg[675] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[21].freq_count_reg[677] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__21' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[275] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__26' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[122] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__4' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[25].freq_count_reg[801] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[25].freq_count_reg[804] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[25].freq_count_reg[805] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[25].freq_count_reg[806] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[25].freq_count_reg[800] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[28].freq_count_reg[906] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[28].freq_count_reg[904] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[28].freq_count_reg[912] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[28].freq_count_reg[922] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[28].freq_count_reg[897] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__23' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[207] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[210] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__15' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI0/inst/w_inst__16' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420] {FDRE}
	design_1_i/BTI0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[14].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[11].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[367] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[371] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[11].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[367] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[371] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[10].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[342] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[338] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[10].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[342] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[338] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[12].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[12].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[13].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[13].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[14].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[18].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[595] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[16].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[540] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[15].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[507] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[499] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[16].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[540] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[17].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[17].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[15].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[507] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[499] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[18].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[595] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[21].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[21].freq_count_reg[673] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[21].freq_count_reg[679] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[21].freq_count_reg[686] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[21].freq_count_reg[687] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[21].freq_count_reg[681] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[19].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[625] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[20].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[20].freq_count_reg[645] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[20].freq_count_reg[646] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[20].freq_count_reg[647] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[20].freq_count_reg[641] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[20].freq_count_reg[642] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[20].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[20].freq_count_reg[645] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[20].freq_count_reg[646] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[20].freq_count_reg[647] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[20].freq_count_reg[641] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[20].freq_count_reg[642] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[50] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[55] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[51] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[21].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[21].freq_count_reg[673] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[21].freq_count_reg[679] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[21].freq_count_reg[686] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[21].freq_count_reg[687] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[21].freq_count_reg[681] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[22].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[22].freq_count_reg[727] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[22].freq_count_reg[711] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[22].freq_count_reg[716] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[22].freq_count_reg[719] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[22].freq_count_reg[729] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[19].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[625] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[50] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[55] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[51] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[25].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[25].freq_count_reg[802] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[25].freq_count_reg[801] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[25].freq_count_reg[803] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[25].freq_count_reg[807] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[25].freq_count_reg[808] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[24].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[24].freq_count_reg[770] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[24].freq_count_reg[771] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[24].freq_count_reg[772] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[24].freq_count_reg[768] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[24].freq_count_reg[769] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[26].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[26].freq_count_reg[835] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[26].freq_count_reg[832] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[26].freq_count_reg[840] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[26].freq_count_reg[850] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[26].freq_count_reg[854] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[26].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[26].freq_count_reg[835] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[26].freq_count_reg[832] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[26].freq_count_reg[840] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[26].freq_count_reg[850] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[26].freq_count_reg[854] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[23].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[23].freq_count_reg[744] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[23].freq_count_reg[762] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[23].freq_count_reg[736] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[23].freq_count_reg[746] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[23].freq_count_reg[747] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[22].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[22].freq_count_reg[727] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[22].freq_count_reg[711] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[22].freq_count_reg[716] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[22].freq_count_reg[719] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[22].freq_count_reg[729] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[23].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[23].freq_count_reg[744] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[23].freq_count_reg[762] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[23].freq_count_reg[736] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[23].freq_count_reg[746] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[23].freq_count_reg[747] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[24].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[24].freq_count_reg[770] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[24].freq_count_reg[771] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[24].freq_count_reg[772] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[24].freq_count_reg[768] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[24].freq_count_reg[769] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[25].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[25].freq_count_reg[802] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[25].freq_count_reg[801] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[25].freq_count_reg[803] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[25].freq_count_reg[807] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[25].freq_count_reg[808] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[29].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[29].freq_count_reg[948] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[29].freq_count_reg[949] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[29].freq_count_reg[950] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[29].freq_count_reg[951] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[29].freq_count_reg[929] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[28].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[28].freq_count_reg[901] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[28].freq_count_reg[906] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[28].freq_count_reg[902] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[28].freq_count_reg[907] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[28].freq_count_reg[909] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[27].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[27].freq_count_reg[875] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[27].freq_count_reg[887] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[27].freq_count_reg[880] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[27].freq_count_reg[878] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[27].freq_count_reg[874] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[27].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[27].freq_count_reg[875] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[27].freq_count_reg[887] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[27].freq_count_reg[880] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[27].freq_count_reg[878] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[27].freq_count_reg[874] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[28].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[28].freq_count_reg[901] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[28].freq_count_reg[906] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[28].freq_count_reg[902] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[28].freq_count_reg[907] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[28].freq_count_reg[909] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[29].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[29].freq_count_reg[948] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[29].freq_count_reg[949] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[29].freq_count_reg[950] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[29].freq_count_reg[951] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[29].freq_count_reg[929] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[121] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[122] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[5].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[5].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[158] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[30].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[30].freq_count_reg[960] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[30].freq_count_reg[961] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[30].freq_count_reg[962] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[30].freq_count_reg[963] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[30].freq_count_reg[984] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[31].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[31].freq_count_reg[1006] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[31].freq_count_reg[1007] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[31].freq_count_reg[1009] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[31].freq_count_reg[1010] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[31].freq_count_reg[1008] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[31].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[31].freq_count_reg[1006] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[31].freq_count_reg[1007] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[31].freq_count_reg[1009] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[31].freq_count_reg[1010] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[31].freq_count_reg[1008] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[30].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[30].freq_count_reg[960] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[30].freq_count_reg[961] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[30].freq_count_reg[962] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[30].freq_count_reg[963] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[30].freq_count_reg[984] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[158] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[121] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[122] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[8].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[9].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[310] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[315] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[6].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[6].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[7].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[239] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[8].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[7].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[239] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[9].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[310] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[315] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a93f2e65

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.234 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16ed23217

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1712.387 ; gain = 8.152

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16ed23217

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1712.387 ; gain = 8.152
Phase 1 Placer Initialization | Checksum: 16ed23217

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1712.387 ; gain = 8.152

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1031658a0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1712.387 ; gain = 8.152

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 50 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 0 new cell, deleted 23 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1712.387 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             23  |                    23  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             23  |                    23  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 974765b5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.387 ; gain = 8.152
Phase 2.2 Global Placement Core | Checksum: 1634b77e0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.387 ; gain = 8.152
Phase 2 Global Placement | Checksum: 1634b77e0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.387 ; gain = 8.152

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1215bb84c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1712.387 ; gain = 8.152

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18db4e0df

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1712.387 ; gain = 8.152

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16e1532a3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1712.387 ; gain = 8.152

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10055451c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1712.387 ; gain = 8.152

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d967da03

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1712.387 ; gain = 8.152

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 7c8afbae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.387 ; gain = 8.152

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: eccae929

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.387 ; gain = 8.152
Phase 3 Detail Placement | Checksum: eccae929

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.387 ; gain = 8.152

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19fe5b604

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.929 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 25ec16cc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1749.723 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d7c93cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.246 . Memory (MB): peak = 1749.723 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 19fe5b604

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1749.723 ; gain = 45.488
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.929. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1668c0726

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1749.723 ; gain = 45.488
Phase 4.1 Post Commit Optimization | Checksum: 1668c0726

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1749.723 ; gain = 45.488

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1668c0726

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1749.723 ; gain = 45.488

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1668c0726

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1749.723 ; gain = 45.488

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1749.723 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 80fce6d9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1749.723 ; gain = 45.488
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 80fce6d9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1749.723 ; gain = 45.488
Ending Placer Task | Checksum: 1d54deba

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1749.723 ; gain = 45.488
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 195 Warnings, 66 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1749.723 ; gain = 45.488
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.763 . Memory (MB): peak = 1749.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1749.723 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1749.723 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 195 Warnings, 66 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.767 . Memory (MB): peak = 1780.898 ; gain = 17.895
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[34].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[35].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[3].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[4].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[5].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[6].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[7].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[8].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[9].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[34].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[35].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[3].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[4].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[5].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[6].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[7].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[8].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[9].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[34].SHE/LUT6_inst.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2367 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 16098728 ConstDB: 0 ShapeSum: 74b5792 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18eabf971

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 1931.648 ; gain = 135.730
Post Restoration Checksum: NetGraph: bb85fa98 NumContArr: d325fed9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18eabf971

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 1931.648 ; gain = 135.730

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18eabf971

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1938.367 ; gain = 142.449

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18eabf971

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1938.367 ; gain = 142.449
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a4be92de

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 1963.016 ; gain = 167.098
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.101  | TNS=0.000  | WHS=-0.186 | THS=-18.247|

Phase 2 Router Initialization | Checksum: 172114b71

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1963.016 ; gain = 167.098

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.603293 %
  Global Horizontal Routing Utilization  = 0.276707 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9925
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9924
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 88


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f2845dbd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 1963.949 ; gain = 168.031

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 474
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.094  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 212e2d8d7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 1963.949 ; gain = 168.031

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.094  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f7bd29b3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.949 ; gain = 168.031
Phase 4 Rip-up And Reroute | Checksum: 1f7bd29b3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.949 ; gain = 168.031

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f7bd29b3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.949 ; gain = 168.031

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f7bd29b3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.949 ; gain = 168.031
Phase 5 Delay and Skew Optimization | Checksum: 1f7bd29b3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.949 ; gain = 168.031

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a4786e3b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.949 ; gain = 168.031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.108  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cee74725

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.949 ; gain = 168.031
Phase 6 Post Hold Fix | Checksum: 1cee74725

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.949 ; gain = 168.031

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.68727 %
  Global Horizontal Routing Utilization  = 2.5966 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b0514fe1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.949 ; gain = 168.031

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b0514fe1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.973 ; gain = 168.055

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13f11196a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 1963.973 ; gain = 168.055

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.108  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13f11196a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 1963.973 ; gain = 168.055
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 1963.973 ; gain = 168.055

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 295 Warnings, 66 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 1963.973 ; gain = 183.074
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1971.082 ; gain = 7.109
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 295 Warnings, 66 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun May  2 02:21:25 2021...
