

================================================================
== Vivado HLS Report for 'reduce_1'
================================================================
* Date:           Tue Dec 15 20:11:29 2020

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.502 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6| 30.000 ns | 30.000 ns |    6|    6|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        2|        2|         1|          -|          -|     2|    no    |
        |- Loop 2  |        2|        2|         1|          -|          -|     2|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      143|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       48|     -|
|Register             |        -|      -|       67|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       67|      191|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln703_1_fu_174_p2  |     +    |      0|  0|  20|          12|          12|
    |add_ln703_2_fu_180_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln703_fu_186_p2    |     +    |      0|  0|  20|          12|          12|
    |i_2_fu_150_p2          |     +    |      0|  0|   9|           2|           1|
    |i_fu_120_p2            |     +    |      0|  0|   9|           2|           1|
    |icmp_ln74_fu_114_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln77_fu_144_p2    |   icmp   |      0|  0|   9|           2|           3|
    |left_0_V_1_fu_137_p3   |  select  |      0|  0|  12|           1|          12|
    |left_0_V_fu_130_p3     |  select  |      0|  0|  12|           1|          12|
    |right_0_V_2_fu_167_p3  |  select  |      0|  0|  12|           1|          12|
    |right_0_V_fu_160_p3    |  select  |      0|  0|  12|           1|          12|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 143|          48|          92|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  21|          4|    1|          4|
    |ap_return     |   9|          2|   12|         24|
    |i2_0_reg_103  |   9|          2|    2|          4|
    |i_0_reg_70    |   9|          2|    2|          4|
    +--------------+----+-----------+-----+-----------+
    |Total         |  48|         10|   17|         36|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   3|   0|    3|          0|
    |ap_return_preg   |  12|   0|   12|          0|
    |i2_0_reg_103     |   2|   0|    2|          0|
    |i_0_reg_70       |   2|   0|    2|          0|
    |p_Val2_4_reg_46  |  12|   0|   12|          0|
    |p_Val2_5_reg_92  |  12|   0|   12|          0|
    |p_Val2_6_reg_81  |  12|   0|   12|          0|
    |p_Val2_s_reg_58  |  12|   0|   12|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  67|   0|   67|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_return   | out |   12| ap_ctrl_hs |   reduce.1   | return value |
|x_0_V_read  |  in |   12|   ap_none  |  x_0_V_read  |    scalar    |
|x_1_V_read  |  in |   12|   ap_none  |  x_1_V_read  |    scalar    |
|x_2_V_read  |  in |   12|   ap_none  |  x_2_V_read  |    scalar    |
|x_3_V_read  |  in |   12|   ap_none  |  x_3_V_read  |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

