0.6
2019.1
May 24 2019
14:51:52
/home/it/chipxprt/DSD/lab03/DSD_lab03/DSD_lab03.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/chipxprt/DSD/lab03/DSD_lab03/DSD_lab03.srcs/sim_1/new/sev_seg_ts.sv,1731512129,systemVerilog,,,,sev_seg_ts,,,,,,,,
/home/it/chipxprt/DSD/lab03/task1/src/sev_seg_decoder.sv,1731518324,systemVerilog,,/home/it/chipxprt/DSD/lab03/DSD_lab03/DSD_lab03.srcs/sim_1/new/sev_seg_ts.sv,,seven_seg_decoder,,,,,,,,
