library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

Library UNISIM;
use UNISIM.vcomponents.all;

-- A multiplier using an instantiated DSP primitive.

entity multiplier is
  generic
  (
	-- Default number of bits for each input (a,b) is 8.
    bits        : natural := 8
  );
  port
  (
    clk         : in  std_logic;
    --
    a_in        : in  std_logic_vector(bits-1 downto 0);
    b_in        : in  std_logic_vector(bits-1 downto 0);
    --
    result_out  : out std_logic_vector(2*bits-1 downto 0)
  );
end entity;

architecture rtl of multiplier is

  signal a      : std_logic_vector(29 downto 0);
  signal b      : std_logic_vector(17 downto 0);
  signal p      : std_logic_vector(47 downto 0);

begin

  assert (bits <= 18) report "Can't have more than 18 bits into DSP slice." severity ERROR;
  
  a(29 downto bits)   <= (others => '0');
  a(bits-1 downto 0)  <= a_in;

  b(17 downto bits)   <= (others => '0');
  b(bits-1 downto 0)  <= b_in;

  result_out          <= p(2*bits-1 downto 0);

	-- DSP48E1: 48-bit Multi-Functional Arithmetic Block
	-- 7 Series
	-- Xilinx HDL Libraries Guide, version 14.7
DSP48E1_inst : DSP48E1
	generic map (
		-- Feature Control Attributes: Data Path Selection
		A_INPUT => "DIRECT",               -- Selects A input source, "DIRECT" (A port) or "CASCADE" (ACIN port)
		B_INPUT => "DIRECT",               -- Selects B input source, "DIRECT" (B port) or "CASCADE" (BCIN port)
		USE_DPORT => FALSE,                -- Select D port usage (TRUE or FALSE)
		USE_MULT => "MULTIPLY",            -- Select multiplier usage ("MULTIPLY", "DYNAMIC", or "NONE")
		USE_SIMD => "ONE48",               -- SIMD selection ("ONE48", "TWO24", "FOUR12")
		-- Pattern Detector Attributes: Pattern Detection Configuration
		AUTORESET_PATDET => "NO_RESET",    -- "NO_RESET", "RESET_MATCH", "RESET_NOT_MATCH" 
		MASK => X"3fffffffffff",           -- 48-bit mask value for pattern detect (1=ignore)
		PATTERN => X"000000000000",        -- 48-bit pattern match for pattern detect
		SEL_MASK => "MASK",                -- "C", "MASK", "ROUNDING_MODE1", "ROUNDING_MODE2" 
		SEL_PATTERN => "PATTERN",          -- Select pattern value ("PATTERN" or "C")
		USE_PATTERN_DETECT => "NO_PATDET", -- Enable pattern detect ("PATDET" or "NO_PATDET")
		-- Register Control Attributes: Pipeline Register Configuration
		ACASCREG => 1,                     -- Number of pipeline stages between A/ACIN and ACOUT (0, 1 or 2)
		ADREG => 1,                        -- Number of pipeline stages for pre-adder (0 or 1)
		ALUMODEREG => 1,                   -- Number of pipeline stages for ALUMODE (0 or 1)
		AREG => 2,                         -- Number of pipeline stages for A (0, 1 or 2)
		BCASCREG => 1,                     -- Number of pipeline stages between B/BCIN and BCOUT (0, 1 or 2)
		BREG => 2,                         -- Number of pipeline stages for B (0, 1 or 2)
		CARRYINREG => 1,                   -- Number of pipeline stages for CARRYIN (0 or 1)
		CARRYINSELREG => 1,                -- Number of pipeline stages for CARRYINSEL (0 or 1)
		CREG => 1,                         -- Number of pipeline stages for C (0 or 1)
		DREG => 1,                         -- Number of pipeline stages for D (0 or 1)
		INMODEREG => 1,                    -- Number of pipeline stages for INMODE (0 or 1)
		MREG => 1,                         -- Number of multiplier pipeline stages (0 or 1)
		OPMODEREG => 1,                    -- Number of pipeline stages for OPMODE (0 or 1)
		PREG => 1                          -- Number of pipeline stages for P (0 or 1)
	)
	port map (
		-- Cascade: 30-bit (each) output: Cascade Ports
		ACOUT => open,                    -- 30-bit output: A port cascade output
		BCOUT => open,                    -- 18-bit output: B port cascade output
		CARRYCASCOUT => open,             -- 1-bit output: Cascade carry output
		MULTSIGNOUT => open,              -- 1-bit output: Multiplier sign cascade output
		PCOUT => open,                    -- 48-bit output: Cascade output
		-- Control: 1-bit (each) output: Control Inputs/Status Bits
		OVERFLOW => open,                 -- 1-bit output: Overflow in add/acc output
		PATTERNBDETECT => open,           -- 1-bit output: Pattern bar detect output
		PATTERNDETECT => open,            -- 1-bit output: Pattern detect output
		UNDERFLOW => open,                -- 1-bit output: Underflow in add/acc output
		-- Data: 4-bit (each) output: Data Ports
		CARRYOUT => open,                 -- 4-bit output: Carry output
		P => p,                           -- 48-bit output: Primary data output
		-- Cascade: 30-bit (each) input: Cascade Ports
		ACIN => (29 downto 0 => '0'),     -- 30-bit input: A cascade data input
		BCIN => (17 downto 0 => '0'),     -- 18-bit input: B cascade input
		CARRYCASCIN => '0',               -- 1-bit input: Cascade carry input
		MULTSIGNIN => '0',                -- 1-bit input: Multiplier sign input
		PCIN => (47 downto 0 => '0'),     -- 48-bit input: P cascade input
		-- Control: 4-bit (each) input: Control Inputs/Status Bits
		ALUMODE => "0000",                -- 4-bit input: ALU control input
		CARRYINSEL => "000",              -- 3-bit input: Carry select input
		CLK => clk,                       -- 1-bit input: Clock input
		INMODE => "00000",                -- 5-bit input: INMODE control input
		OPMODE => "0000101",              -- 7-bit input: Operation mode input
		-- Data: 30-bit (each) input: Data Ports
		A => a,                           -- 30-bit input: A data input
		B => b,                           -- 18-bit input: B data input
		C => (47 downto 0 => '0'),        -- 48-bit input: C data input
		CARRYIN => '0',                   -- 1-bit input: Carry input signal
		D => (24 downto 0 => '0'),        -- 25-bit input: D data input
		-- Reset/Clock Enable: 1-bit (each) input: Reset/Clock Enable Inputs
		CEA1 => '1',                      -- 1-bit input: Clock enable input for 1st stage AREG
		CEA2 => '1',                      -- 1-bit input: Clock enable input for 2nd stage AREG
		CEAD => '0',                      -- 1-bit input: Clock enable input for ADREG
		CEALUMODE => '1',                 -- 1-bit input: Clock enable input for ALUMODE
		CEB1 => '1',                      -- 1-bit input: Clock enable input for 1st stage BREG
		CEB2 => '1',                      -- 1-bit input: Clock enable input for 2nd stage BREG
		CEC => '1',                       -- 1-bit input: Clock enable input for CREG
		CECARRYIN => '0',                 -- 1-bit input: Clock enable input for CARRYINREG
		CECTRL => '1',                    -- 1-bit input: Clock enable input for OPMODEREG and CARRYINSELREG
		CED => '0',                       -- 1-bit input: Clock enable input for DREG
		CEINMODE => '1',                  -- 1-bit input: Clock enable input for INMODEREG
		CEM => '1',                       -- 1-bit input: Clock enable input for MREG
		CEP => '1',                       -- 1-bit input: Clock enable input for PREG
		RSTA => '0',                      -- 1-bit input: Reset input for AREG
		RSTALLCARRYIN => '0',             -- 1-bit input: Reset input for CARRYINREG
		RSTALUMODE => '0',                -- 1-bit input: Reset input for ALUMODEREG
		RSTB => '0',                      -- 1-bit input: Reset input for BREG
		RSTC => '0',                      -- 1-bit input: Reset input for CREG
		RSTCTRL => '0',                   -- 1-bit input: Reset input for OPMODEREG and CARRYINSELREG
		RSTD => '0',                      -- 1-bit input: Reset input for DREG and ADREG
		RSTINMODE => '0',                 -- 1-bit input: Reset input for INMODEREG
		RSTM => '0',                      -- 1-bit input: Reset input for MREG
		RSTP => '0'                       -- 1-bit input: Reset input for PREG
	);
end architecture;