// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module resonator_dds_get_dds (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        accg,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [167:0] accg;
output  [255:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
reg    ap_block_pp0_stage0_subdone;
reg    grp_phase_to_sincos_wLUT_fu_56_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_56_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_56_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_56_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_56_ap_ce;
wire   [20:0] grp_phase_to_sincos_wLUT_fu_56_acc;
wire   [31:0] grp_phase_to_sincos_wLUT_fu_56_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call3;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call3;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call3;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call3;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call3;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call3;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call3;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call3;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call3;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call3;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call3;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call3;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call3;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call3;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call3;
wire    ap_block_pp0_stage0_11001_ignoreCallOp18;
reg    grp_phase_to_sincos_wLUT_fu_65_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_65_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_65_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_65_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_65_ap_ce;
wire   [20:0] grp_phase_to_sincos_wLUT_fu_65_acc;
wire   [31:0] grp_phase_to_sincos_wLUT_fu_65_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call5;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call5;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call5;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call5;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call5;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call5;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call5;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call5;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call5;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call5;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call5;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call5;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call5;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call5;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call5;
wire    ap_block_pp0_stage0_11001_ignoreCallOp20;
reg    grp_phase_to_sincos_wLUT_fu_74_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_74_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_74_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_74_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_74_ap_ce;
wire   [20:0] grp_phase_to_sincos_wLUT_fu_74_acc;
wire   [31:0] grp_phase_to_sincos_wLUT_fu_74_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call7;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call7;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call7;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call7;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call7;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call7;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call7;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call7;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call7;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call7;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call7;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call7;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call7;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call7;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call7;
wire    ap_block_pp0_stage0_11001_ignoreCallOp22;
reg    grp_phase_to_sincos_wLUT_fu_83_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_83_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_83_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_83_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_83_ap_ce;
wire   [20:0] grp_phase_to_sincos_wLUT_fu_83_acc;
wire   [31:0] grp_phase_to_sincos_wLUT_fu_83_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call9;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call9;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call9;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call9;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call9;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call9;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call9;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call9;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call9;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call9;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call9;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call9;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call9;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call9;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call9;
wire    ap_block_pp0_stage0_11001_ignoreCallOp24;
reg    grp_phase_to_sincos_wLUT_fu_92_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_92_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_92_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_92_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_92_ap_ce;
wire   [20:0] grp_phase_to_sincos_wLUT_fu_92_acc;
wire   [31:0] grp_phase_to_sincos_wLUT_fu_92_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call11;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call11;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call11;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call11;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call11;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call11;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call11;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call11;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call11;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call11;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call11;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call11;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call11;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call11;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call11;
wire    ap_block_pp0_stage0_11001_ignoreCallOp26;
reg    grp_phase_to_sincos_wLUT_fu_101_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_101_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_101_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_101_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_101_ap_ce;
wire   [20:0] grp_phase_to_sincos_wLUT_fu_101_acc;
wire   [31:0] grp_phase_to_sincos_wLUT_fu_101_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call13;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call13;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call13;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call13;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call13;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call13;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call13;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call13;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call13;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call13;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call13;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call13;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call13;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call13;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call13;
wire    ap_block_pp0_stage0_11001_ignoreCallOp28;
reg    grp_phase_to_sincos_wLUT_fu_110_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_110_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_110_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_110_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_110_ap_ce;
wire   [20:0] grp_phase_to_sincos_wLUT_fu_110_acc;
wire   [31:0] grp_phase_to_sincos_wLUT_fu_110_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call15;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call15;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call15;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call15;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call15;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call15;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call15;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call15;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call15;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call15;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call15;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call15;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call15;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call15;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call15;
wire    ap_block_pp0_stage0_11001_ignoreCallOp30;
reg    grp_phase_to_sincos_wLUT_fu_119_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_119_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_119_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_119_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_119_ap_ce;
wire   [20:0] grp_phase_to_sincos_wLUT_fu_119_acc;
wire   [31:0] grp_phase_to_sincos_wLUT_fu_119_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call17;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call17;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call17;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call17;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call17;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call17;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call17;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call17;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call17;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call17;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call17;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call17;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call17;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call17;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call17;
wire    ap_block_pp0_stage0_11001_ignoreCallOp32;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to13;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
end

resonator_dds_phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_56(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_wLUT_fu_56_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_56_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_56_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_56_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_56_ap_ce),
    .acc(grp_phase_to_sincos_wLUT_fu_56_acc),
    .ap_return(grp_phase_to_sincos_wLUT_fu_56_ap_return)
);

resonator_dds_phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_65(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_wLUT_fu_65_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_65_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_65_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_65_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_65_ap_ce),
    .acc(grp_phase_to_sincos_wLUT_fu_65_acc),
    .ap_return(grp_phase_to_sincos_wLUT_fu_65_ap_return)
);

resonator_dds_phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_74(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_wLUT_fu_74_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_74_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_74_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_74_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_74_ap_ce),
    .acc(grp_phase_to_sincos_wLUT_fu_74_acc),
    .ap_return(grp_phase_to_sincos_wLUT_fu_74_ap_return)
);

resonator_dds_phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_83(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_wLUT_fu_83_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_83_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_83_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_83_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_83_ap_ce),
    .acc(grp_phase_to_sincos_wLUT_fu_83_acc),
    .ap_return(grp_phase_to_sincos_wLUT_fu_83_ap_return)
);

resonator_dds_phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_92(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_wLUT_fu_92_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_92_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_92_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_92_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_92_ap_ce),
    .acc(grp_phase_to_sincos_wLUT_fu_92_acc),
    .ap_return(grp_phase_to_sincos_wLUT_fu_92_ap_return)
);

resonator_dds_phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_101(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_wLUT_fu_101_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_101_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_101_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_101_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_101_ap_ce),
    .acc(grp_phase_to_sincos_wLUT_fu_101_acc),
    .ap_return(grp_phase_to_sincos_wLUT_fu_101_ap_return)
);

resonator_dds_phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_110(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_wLUT_fu_110_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_110_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_110_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_110_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_110_ap_ce),
    .acc(grp_phase_to_sincos_wLUT_fu_110_acc),
    .ap_return(grp_phase_to_sincos_wLUT_fu_110_ap_return)
);

resonator_dds_phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_119(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_to_sincos_wLUT_fu_119_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_119_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_119_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_119_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_119_ap_ce),
    .acc(grp_phase_to_sincos_wLUT_fu_119_acc),
    .ap_return(grp_phase_to_sincos_wLUT_fu_119_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to13 = 1'b1;
    end else begin
        ap_idle_pp0_0to13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to13 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp28) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_101_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_101_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_101_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_101_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp30) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_110_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_110_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_110_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_110_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp32) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_119_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_119_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_119_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_119_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp18) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_56_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_56_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_56_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_56_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp20) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_65_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_65_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_65_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_65_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp22) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_74_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_74_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_74_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_74_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp24) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_83_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_83_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_83_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_83_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp26) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_92_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_92_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_wLUT_fu_92_ap_start = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_92_ap_start = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp32 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = {{{{{{{{grp_phase_to_sincos_wLUT_fu_119_ap_return}, {grp_phase_to_sincos_wLUT_fu_110_ap_return}}, {grp_phase_to_sincos_wLUT_fu_101_ap_return}}, {grp_phase_to_sincos_wLUT_fu_92_ap_return}}, {grp_phase_to_sincos_wLUT_fu_83_ap_return}}, {grp_phase_to_sincos_wLUT_fu_74_ap_return}}, {grp_phase_to_sincos_wLUT_fu_65_ap_return}}, {grp_phase_to_sincos_wLUT_fu_56_ap_return}};

assign grp_phase_to_sincos_wLUT_fu_101_acc = {{accg[125:105]}};

assign grp_phase_to_sincos_wLUT_fu_110_acc = {{accg[146:126]}};

assign grp_phase_to_sincos_wLUT_fu_119_acc = {{accg[167:147]}};

assign grp_phase_to_sincos_wLUT_fu_56_acc = accg[20:0];

assign grp_phase_to_sincos_wLUT_fu_65_acc = {{accg[41:21]}};

assign grp_phase_to_sincos_wLUT_fu_74_acc = {{accg[62:42]}};

assign grp_phase_to_sincos_wLUT_fu_83_acc = {{accg[83:63]}};

assign grp_phase_to_sincos_wLUT_fu_92_acc = {{accg[104:84]}};

endmodule //resonator_dds_get_dds
