/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [3:0] celloutsig_0_20z;
  reg [3:0] celloutsig_0_21z;
  reg [5:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [20:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [11:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_50z;
  wire [4:0] celloutsig_0_51z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire [3:0] celloutsig_0_83z;
  reg [2:0] celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_91z;
  wire celloutsig_0_92z;
  reg [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  reg [7:0] celloutsig_1_14z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_25z ? celloutsig_0_7z : celloutsig_0_2z[0];
  assign celloutsig_0_42z = celloutsig_0_4z[4] ? celloutsig_0_16z[3] : celloutsig_0_23z[4];
  assign celloutsig_0_81z = ~(celloutsig_0_37z | 1'h0);
  assign celloutsig_0_37z = ~celloutsig_0_9z[0];
  assign celloutsig_0_7z = ~celloutsig_0_4z[4];
  assign celloutsig_0_78z = ~celloutsig_0_21z[1];
  assign celloutsig_0_92z = ~celloutsig_0_12z;
  assign celloutsig_1_4z = ~celloutsig_1_0z;
  assign celloutsig_0_13z = ~celloutsig_0_1z;
  assign celloutsig_0_57z = ~((celloutsig_0_51z[4] | celloutsig_0_20z[3]) & (celloutsig_0_0z | celloutsig_0_5z));
  assign celloutsig_0_68z = ~((celloutsig_0_58z | celloutsig_0_0z) & (celloutsig_0_16z[3] | celloutsig_0_48z));
  assign celloutsig_0_12z = ~((celloutsig_0_9z[6] | celloutsig_0_8z) & (celloutsig_0_7z | celloutsig_0_10z));
  assign celloutsig_0_25z = ~((1'h0 | celloutsig_0_10z) & (celloutsig_0_6z | celloutsig_0_10z));
  assign celloutsig_0_26z = ~((celloutsig_0_25z | celloutsig_0_10z) & (celloutsig_0_25z | celloutsig_0_1z));
  assign celloutsig_0_6z = celloutsig_0_5z | ~(celloutsig_0_5z);
  assign celloutsig_0_58z = { 1'h0, celloutsig_0_50z, celloutsig_0_13z } == { celloutsig_0_51z[3:1], 1'h0, celloutsig_0_25z, celloutsig_0_36z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z } == { in_data[119:114], celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_5z[3:1], celloutsig_1_7z } == { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_2z = in_data[121:113] > { in_data[114:111], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[191:185], celloutsig_1_1z } > { celloutsig_1_14z[5:0], celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_2z[2:0], celloutsig_0_0z, celloutsig_0_7z } <= celloutsig_0_3z[7:3];
  assign celloutsig_1_0z = in_data[111:105] <= in_data[165:159];
  assign celloutsig_0_0z = in_data[71:68] && in_data[43:40];
  assign celloutsig_0_8z = { in_data[53:52], celloutsig_0_0z } && { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_1z = { in_data[121:115], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } && in_data[151:141];
  assign celloutsig_1_6z = { in_data[173:170], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z } && { celloutsig_1_5z[8:3], celloutsig_1_1z };
  assign celloutsig_0_17z = { celloutsig_0_14z, celloutsig_0_5z } || { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_5z = in_data[77:69] < { in_data[32:25], celloutsig_0_1z };
  assign celloutsig_0_19z = celloutsig_0_10z & ~(celloutsig_0_6z);
  assign celloutsig_1_8z = { in_data[170:160], celloutsig_1_7z } * in_data[123:112];
  assign celloutsig_0_3z = { in_data[37:36], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } * { in_data[64:56], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_91z = celloutsig_0_36z ? { celloutsig_0_83z[1:0], celloutsig_0_23z, celloutsig_0_84z } : { in_data[56:47], celloutsig_0_58z };
  assign celloutsig_0_16z = celloutsig_0_10z ? { celloutsig_0_2z[1], celloutsig_0_7z, 1'h1, celloutsig_0_6z } : celloutsig_0_4z[10:7];
  assign celloutsig_0_2z = - in_data[17:13];
  assign celloutsig_0_32z = ~ celloutsig_0_9z[16:1];
  assign celloutsig_0_48z = celloutsig_0_46z & celloutsig_0_23z[4];
  assign celloutsig_0_1z = in_data[90] & in_data[48];
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_29z = ~^ { celloutsig_0_9z[8:4], celloutsig_0_26z };
  assign celloutsig_1_5z = { in_data[155:151], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } >>> in_data[169:161];
  assign celloutsig_0_14z = celloutsig_0_3z[8:5] >>> celloutsig_0_9z[6:3];
  assign celloutsig_0_50z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_42z, 1'h0 } - { celloutsig_0_32z[5:4], celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_51z = { celloutsig_0_26z, celloutsig_0_14z } ~^ celloutsig_0_2z;
  assign celloutsig_0_18z = ~((celloutsig_0_12z & celloutsig_0_2z[2]) | 1'h0);
  always_latch
    if (clkin_data[96]) celloutsig_0_9z = 17'h00000;
    else if (clkin_data[0]) celloutsig_0_9z = in_data[85:69];
  always_latch
    if (!clkin_data[96]) celloutsig_0_84z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_84z = { celloutsig_0_81z, celloutsig_0_42z, celloutsig_0_68z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_14z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_14z = { celloutsig_1_8z[7:1], celloutsig_1_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_20z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_20z = { celloutsig_0_3z[20:18], celloutsig_0_17z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_21z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_21z = { celloutsig_0_4z[7:5], celloutsig_0_19z };
  always_latch
    if (clkin_data[64]) celloutsig_0_23z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_23z = celloutsig_0_9z[8:3];
  assign celloutsig_0_46z = ~((celloutsig_0_29z & celloutsig_0_14z[3]) | (1'h0 & celloutsig_0_21z[1]));
  assign celloutsig_1_10z = ~((celloutsig_1_0z & in_data[138]) | (celloutsig_1_2z & celloutsig_1_9z));
  assign celloutsig_0_83z[1] = ~ celloutsig_0_57z;
  assign out_data[129] = ~ in_data[107];
  assign { celloutsig_0_4z[1], celloutsig_0_4z[11:2] } = ~ { celloutsig_0_1z, in_data[60:51] };
  assign { celloutsig_0_83z[0], celloutsig_0_83z[2] } = { celloutsig_0_78z, celloutsig_0_48z } ~^ { celloutsig_0_13z, celloutsig_0_25z };
  assign { celloutsig_1_12z[0], celloutsig_1_12z[2], celloutsig_1_12z[5:3] } = ~ { celloutsig_1_4z, celloutsig_1_1z, in_data[174:172] };
  assign { out_data[128], out_data[130], out_data[133:131], out_data[135:134], out_data[142:136] } = { celloutsig_1_12z[0], celloutsig_1_12z[2], celloutsig_1_12z[5:3], celloutsig_1_4z, celloutsig_1_2z, in_data[141:135] } ~^ { celloutsig_1_10z, in_data[108], in_data[111:109], in_data[113:112], in_data[120:114] };
  assign celloutsig_0_4z[0] = celloutsig_0_4z[1];
  assign celloutsig_1_12z[1] = 1'h0;
  assign { out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_91z, celloutsig_0_92z };
endmodule
