xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Feb 20, 2021 at 16:52:58 CST
xrun
	-64bit
	-gui
	-access r
	ALU_32bit_tb.v
	../lib/alu_behavioral.v
	-s
Recompiling... reason: file '../lib/alu_behavioral.v' is newer than expected.
	expected: Sat Feb 20 16:47:34 2021
	actual:   Sat Feb 20 16:52:26 2021
file: ../lib/alu_behavioral.v
	module worklib.alu:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		ALU_32bit_tb
	.Op(ctrl_tb),
	          |
xmelab: *W,CUVMPW (./ALU_32bit_tb.v,15|11): port sizes differ in port connection (4/5).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.alu:v <0x6e315fb4>
			streams:   7, words:  5017
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             2       2
		Resolved nets:       0       1
		Registers:           6       6
		Scalar wires:        6       -
		Vectored wires:     10       -
		Always blocks:       2       2
		Initial blocks:      1       1
		Cont. assignments:   2       7
	Writing initial simulation snapshot: worklib.ALU_32bit_tb:v
xcelium> 
xcelium> source /vol/cadence2018/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> 
-------------------------------------
Relinquished control to SimVision...
# Restoring simulation environment...
xcelium> input -quiet .reinvoke.sim
xcelium> file delete .reinvoke.sim
xcelium> run
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> 