

================================================================
== Vivado HLS Report for 'Interface2'
================================================================
* Date:           Wed Apr 24 13:02:30 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Interface2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.990|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %x_V), !map !104"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %y_V), !map !110"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %XY_Red_V), !map !114"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %XY_Green_V), !map !118"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %XY_Blue_V), !map !122"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %center_line_V), !map !126"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %right_r), !map !130"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @Interface2_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%right_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %right_r)" [Interface2/Interface2.cpp:70]   --->   Operation 12 'read' 'right_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%center_line_V_read = call i12 @_ssdm_op_Read.ap_none.i12(i12 %center_line_V)" [Interface2/Interface2.cpp:70]   --->   Operation 13 'read' 'center_line_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%y_V_read = call i10 @_ssdm_op_Read.ap_none.i10(i10 %y_V)" [Interface2/Interface2.cpp:70]   --->   Operation 14 'read' 'y_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_V_read = call i10 @_ssdm_op_Read.ap_none.i10(i10 %x_V)" [Interface2/Interface2.cpp:70]   --->   Operation 15 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %x_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:73]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %y_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:74]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %XY_Red_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:76]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %XY_Green_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:77]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %XY_Blue_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:78]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12 %center_line_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:79]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.77ns)   --->   "%tmp = icmp ult i10 %y_V_read, 40" [Interface2/Interface2.cpp:21->Interface2/Interface2.cpp:80]   --->   Operation 22 'icmp' 'tmp' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge.i" [Interface2/Interface2.cpp:21->Interface2/Interface2.cpp:80]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.77ns)   --->   "%tmp_1 = icmp ult i10 %x_V_read, 320" [Interface2/Interface2.cpp:22->Interface2/Interface2.cpp:80]   --->   Operation 24 'icmp' 'tmp_1' <Predicate = (tmp)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %2, label %._crit_edge185.i" [Interface2/Interface2.cpp:22->Interface2/Interface2.cpp:80]   --->   Operation 25 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node storemerge7_cast)   --->   "%not_right = xor i1 %right_read, true" [Interface2/Interface2.cpp:23->Interface2/Interface2.cpp:80]   --->   Operation 26 'xor' 'not_right' <Predicate = (tmp & tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.99ns) (out node of the LUT)   --->   "%storemerge7_cast = select i1 %not_right, i8 -1, i8 0" [Interface2/Interface2.cpp:23->Interface2/Interface2.cpp:80]   --->   Operation 27 'select' 'storemerge7_cast' <Predicate = (tmp & tmp_1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 %storemerge7_cast)" [Interface2/Interface2.cpp:30->Interface2/Interface2.cpp:80]   --->   Operation 28 'write' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 %storemerge7_cast)" [Interface2/Interface2.cpp:25->Interface2/Interface2.cpp:80]   --->   Operation 29 'write' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 %storemerge7_cast)" [Interface2/Interface2.cpp:32->Interface2/Interface2.cpp:80]   --->   Operation 30 'write' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br label %._crit_edge185.i" [Interface2/Interface2.cpp:34->Interface2/Interface2.cpp:80]   --->   Operation 31 'br' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.77ns)   --->   "%tmp_2 = icmp ugt i10 %x_V_read, 320" [Interface2/Interface2.cpp:36->Interface2/Interface2.cpp:80]   --->   Operation 32 'icmp' 'tmp_2' <Predicate = (tmp)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %3, label %._crit_edge186.i" [Interface2/Interface2.cpp:36->Interface2/Interface2.cpp:80]   --->   Operation 33 'br' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 34 [1/1] (0.99ns)   --->   "%storemerge6 = select i1 %right_read, i8 -1, i8 0" [Interface2/Interface2.cpp:37->Interface2/Interface2.cpp:80]   --->   Operation 34 'select' 'storemerge6' <Predicate = (tmp & tmp_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 %storemerge6)" [Interface2/Interface2.cpp:38->Interface2/Interface2.cpp:80]   --->   Operation 35 'write' <Predicate = (tmp & tmp_2)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 %storemerge6)" [Interface2/Interface2.cpp:44->Interface2/Interface2.cpp:80]   --->   Operation 36 'write' <Predicate = (tmp & tmp_2)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 %storemerge6)" [Interface2/Interface2.cpp:40->Interface2/Interface2.cpp:80]   --->   Operation 37 'write' <Predicate = (tmp & tmp_2)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br label %._crit_edge186.i" [Interface2/Interface2.cpp:47->Interface2/Interface2.cpp:80]   --->   Operation 38 'br' <Predicate = (tmp & tmp_2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [Interface2/Interface2.cpp:48->Interface2/Interface2.cpp:80]   --->   Operation 39 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.77ns)   --->   "%tmp_3 = icmp ugt i10 %y_V_read, 40" [Interface2/Interface2.cpp:52->Interface2/Interface2.cpp:80]   --->   Operation 40 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %4, label %retBit.exit" [Interface2/Interface2.cpp:52->Interface2/Interface2.cpp:80]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i10 %x_V_read to i12" [Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:80]   --->   Operation 42 'zext' 'tmp_4_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.99ns)   --->   "%tmp_6 = icmp ugt i12 %tmp_4_cast, %center_line_V_read" [Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:80]   --->   Operation 43 'icmp' 'tmp_6' <Predicate = (tmp_3)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node storemerge5_cast)   --->   "%not_tmp_6 = xor i1 %tmp_6, true" [Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:80]   --->   Operation 44 'xor' 'not_tmp_6' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.99ns) (out node of the LUT)   --->   "%storemerge5_cast = select i1 %not_tmp_6, i8 -1, i8 0" [Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:80]   --->   Operation 45 'select' 'storemerge5_cast' <Predicate = (tmp_3)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.99ns)   --->   "%storemerge = select i1 %tmp_6, i8 -1, i8 0" [Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:80]   --->   Operation 46 'select' 'storemerge' <Predicate = (tmp_3)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 %storemerge5_cast)" [Interface2/Interface2.cpp:54->Interface2/Interface2.cpp:80]   --->   Operation 47 'write' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 0)" [Interface2/Interface2.cpp:63->Interface2/Interface2.cpp:80]   --->   Operation 48 'write' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 %storemerge)" [Interface2/Interface2.cpp:56->Interface2/Interface2.cpp:80]   --->   Operation 49 'write' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %retBit.exit" [Interface2/Interface2.cpp:66->Interface2/Interface2.cpp:80]   --->   Operation 50 'br' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [Interface2/Interface2.cpp:83]   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	wire read on port 'y_V' (Interface2/Interface2.cpp:70) [18]  (0 ns)
	'icmp' operation ('tmp', Interface2/Interface2.cpp:21->Interface2/Interface2.cpp:80) [26]  (1.77 ns)

 <State 2>: 1.99ns
The critical path consists of the following:
	'icmp' operation ('tmp_6', Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:80) [54]  (1.99 ns)

 <State 3>: 0.993ns
The critical path consists of the following:
	'xor' operation ('not_tmp_6', Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:80) [55]  (0 ns)
	'select' operation ('storemerge5_cast', Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:80) [56]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
