m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/94384/Desktop/EIE330-FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/syn_flip_flop/simulation/questa
T_opt
!s110 1729684462
VacQPnWg0Z4aOjJBak_CMK1
04 16 4 work tb_syn_flip_flop fast 0
=1-f44637bcd55e-6718e3ed-c4-30b4
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vsyn_flip_flop
2C:/Users/94384/Desktop/EIE330-FPGA-Laboratory/Lab2/3_Flip-Flop/RTL/syn_flip_flop.v
Z3 !s110 1729684460
!i10b 1
!s100 BZRLQN=c1YVe=c`C2kDV<3
Ig<b:ok4LHIbMBU[aVmzVN1
R1
Z4 w1728527216
8C:/Users/94384/Desktop/EIE330-FPGA-Laboratory/Lab2/3_Flip-Flop/RTL/syn_flip_flop.v
FC:/Users/94384/Desktop/EIE330-FPGA-Laboratory/Lab2/3_Flip-Flop/RTL/syn_flip_flop.v
!i122 0
L0 1 17
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2023.3;77
r1
!s85 0
31
Z7 !s108 1729684460.000000
!s107 C:/Users/94384/Desktop/EIE330-FPGA-Laboratory/Lab2/3_Flip-Flop/RTL/syn_flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/94384/Desktop/EIE330-FPGA-Laboratory/Lab2/3_Flip-Flop/RTL|C:/Users/94384/Desktop/EIE330-FPGA-Laboratory/Lab2/3_Flip-Flop/RTL/syn_flip_flop.v|
!i113 0
Z8 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/94384/Desktop/EIE330-FPGA-Laboratory/Lab2/3_Flip-Flop/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_syn_flip_flop
2C:/Users/94384/Desktop/EIE330-FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/syn_flip_flop/../../Sim/tb_syn_flip_flop.v
R3
!i10b 1
!s100 X6C:XJN^h<PMLg]?GVP5D2
IfN=^a]TH2AHAOfWI8C_MI2
R1
R4
8C:/Users/94384/Desktop/EIE330-FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/syn_flip_flop/../../Sim/tb_syn_flip_flop.v
FC:/Users/94384/Desktop/EIE330-FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/syn_flip_flop/../../Sim/tb_syn_flip_flop.v
!i122 1
L0 2 63
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/94384/Desktop/EIE330-FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/syn_flip_flop/../../Sim/tb_syn_flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/94384/Desktop/EIE330-FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/syn_flip_flop/../../Sim|C:/Users/94384/Desktop/EIE330-FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/syn_flip_flop/../../Sim/tb_syn_flip_flop.v|
!i113 0
R8
!s92 -vlog01compat -work work +incdir+C:/Users/94384/Desktop/EIE330-FPGA-Laboratory/Lab2/3_Flip-Flop/Quartus_prj/syn_flip_flop/../../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
