Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep  6 19:27:45 2020
| Host         : DESKTOP-64JSPKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bwt_design_wrapper_timing_summary_routed.rpt -pb bwt_design_wrapper_timing_summary_routed.pb -rpx bwt_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bwt_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.782        0.000                      0                18254        0.024        0.000                      0                18254        3.750        0.000                       0                  6919  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.782        0.000                      0                18078        0.024        0.000                      0                18078        3.750        0.000                       0                  6919  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.483        0.000                      0                  176        0.755        0.000                      0                  176  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 1.102ns (13.266%)  route 7.205ns (86.734%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.896     3.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X80Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.456     3.646 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/Q
                         net (fo=78, routed)          1.936     5.582    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_reg[15][7][0]
    SLICE_X90Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.706 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37/O
                         net (fo=1, routed)           0.940     6.646    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37_n_0
    SLICE_X91Y139        LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21/O
                         net (fo=2, routed)           1.219     7.989    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21_n_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I3_O)        0.124     8.113 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3/O
                         net (fo=1, routed)           1.101     9.215    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.339 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2/O
                         net (fo=4, routed)           1.357    10.696    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2_n_0
    SLICE_X62Y88         LUT4 (Prop_lut4_I1_O)        0.150    10.846 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[26][7]_i_1/O
                         net (fo=8, routed)           0.651    11.497    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort_n_26
    SLICE_X56Y89         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.535    12.714    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X56Y89         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][0]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X56Y89         FDRE (Setup_fdre_C_CE)      -0.409    12.280    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][0]
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                         -11.497    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 1.102ns (13.266%)  route 7.205ns (86.734%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.896     3.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X80Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.456     3.646 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/Q
                         net (fo=78, routed)          1.936     5.582    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_reg[15][7][0]
    SLICE_X90Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.706 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37/O
                         net (fo=1, routed)           0.940     6.646    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37_n_0
    SLICE_X91Y139        LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21/O
                         net (fo=2, routed)           1.219     7.989    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21_n_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I3_O)        0.124     8.113 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3/O
                         net (fo=1, routed)           1.101     9.215    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.339 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2/O
                         net (fo=4, routed)           1.357    10.696    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2_n_0
    SLICE_X62Y88         LUT4 (Prop_lut4_I1_O)        0.150    10.846 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[26][7]_i_1/O
                         net (fo=8, routed)           0.651    11.497    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort_n_26
    SLICE_X56Y89         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.535    12.714    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X56Y89         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][2]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X56Y89         FDRE (Setup_fdre_C_CE)      -0.409    12.280    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][2]
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                         -11.497    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 1.102ns (13.266%)  route 7.205ns (86.734%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.896     3.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X80Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.456     3.646 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/Q
                         net (fo=78, routed)          1.936     5.582    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_reg[15][7][0]
    SLICE_X90Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.706 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37/O
                         net (fo=1, routed)           0.940     6.646    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37_n_0
    SLICE_X91Y139        LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21/O
                         net (fo=2, routed)           1.219     7.989    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21_n_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I3_O)        0.124     8.113 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3/O
                         net (fo=1, routed)           1.101     9.215    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.339 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2/O
                         net (fo=4, routed)           1.357    10.696    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2_n_0
    SLICE_X62Y88         LUT4 (Prop_lut4_I1_O)        0.150    10.846 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[26][7]_i_1/O
                         net (fo=8, routed)           0.651    11.497    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort_n_26
    SLICE_X56Y89         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.535    12.714    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X56Y89         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][6]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X56Y89         FDRE (Setup_fdre_C_CE)      -0.409    12.280    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][6]
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                         -11.497    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 1.102ns (13.279%)  route 7.197ns (86.721%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.896     3.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X80Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.456     3.646 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/Q
                         net (fo=78, routed)          1.936     5.582    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_reg[15][7][0]
    SLICE_X90Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.706 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37/O
                         net (fo=1, routed)           0.940     6.646    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37_n_0
    SLICE_X91Y139        LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21/O
                         net (fo=2, routed)           1.219     7.989    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21_n_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I3_O)        0.124     8.113 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3/O
                         net (fo=1, routed)           1.101     9.215    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.339 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2/O
                         net (fo=4, routed)           1.357    10.696    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2_n_0
    SLICE_X62Y88         LUT4 (Prop_lut4_I1_O)        0.150    10.846 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[26][7]_i_1/O
                         net (fo=8, routed)           0.643    11.489    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort_n_26
    SLICE_X56Y87         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.533    12.712    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X56Y87         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][1]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X56Y87         FDRE (Setup_fdre_C_CE)      -0.409    12.278    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[26][1]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 1.069ns (12.942%)  route 7.191ns (87.058%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.896     3.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X80Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.456     3.646 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/Q
                         net (fo=78, routed)          1.936     5.582    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_reg[15][7][0]
    SLICE_X90Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.706 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37/O
                         net (fo=1, routed)           0.940     6.646    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37_n_0
    SLICE_X91Y139        LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21/O
                         net (fo=2, routed)           1.219     7.989    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21_n_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I3_O)        0.124     8.113 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3/O
                         net (fo=1, routed)           1.101     9.215    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.339 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2/O
                         net (fo=4, routed)           1.349    10.688    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2_n_0
    SLICE_X62Y88         LUT4 (Prop_lut4_I1_O)        0.117    10.805 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[30][7]_i_1/O
                         net (fo=8, routed)           0.645    11.450    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort_n_30
    SLICE_X54Y88         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.533    12.712    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][0]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X54Y88         FDRE (Setup_fdre_C_CE)      -0.393    12.294    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][0]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 1.069ns (12.942%)  route 7.191ns (87.058%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.896     3.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X80Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.456     3.646 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/Q
                         net (fo=78, routed)          1.936     5.582    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_reg[15][7][0]
    SLICE_X90Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.706 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37/O
                         net (fo=1, routed)           0.940     6.646    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37_n_0
    SLICE_X91Y139        LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21/O
                         net (fo=2, routed)           1.219     7.989    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21_n_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I3_O)        0.124     8.113 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3/O
                         net (fo=1, routed)           1.101     9.215    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.339 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2/O
                         net (fo=4, routed)           1.349    10.688    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2_n_0
    SLICE_X62Y88         LUT4 (Prop_lut4_I1_O)        0.117    10.805 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[30][7]_i_1/O
                         net (fo=8, routed)           0.645    11.450    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort_n_30
    SLICE_X54Y88         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.533    12.712    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][1]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X54Y88         FDRE (Setup_fdre_C_CE)      -0.393    12.294    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][1]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 1.069ns (12.942%)  route 7.191ns (87.058%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.896     3.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X80Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.456     3.646 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/Q
                         net (fo=78, routed)          1.936     5.582    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_reg[15][7][0]
    SLICE_X90Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.706 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37/O
                         net (fo=1, routed)           0.940     6.646    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37_n_0
    SLICE_X91Y139        LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21/O
                         net (fo=2, routed)           1.219     7.989    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21_n_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I3_O)        0.124     8.113 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3/O
                         net (fo=1, routed)           1.101     9.215    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.339 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2/O
                         net (fo=4, routed)           1.349    10.688    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2_n_0
    SLICE_X62Y88         LUT4 (Prop_lut4_I1_O)        0.117    10.805 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[30][7]_i_1/O
                         net (fo=8, routed)           0.645    11.450    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort_n_30
    SLICE_X54Y88         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.533    12.712    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][2]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X54Y88         FDRE (Setup_fdre_C_CE)      -0.393    12.294    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][2]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 1.069ns (12.942%)  route 7.191ns (87.058%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.896     3.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X80Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.456     3.646 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/Q
                         net (fo=78, routed)          1.936     5.582    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_reg[15][7][0]
    SLICE_X90Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.706 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37/O
                         net (fo=1, routed)           0.940     6.646    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37_n_0
    SLICE_X91Y139        LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21/O
                         net (fo=2, routed)           1.219     7.989    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21_n_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I3_O)        0.124     8.113 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3/O
                         net (fo=1, routed)           1.101     9.215    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.339 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2/O
                         net (fo=4, routed)           1.349    10.688    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2_n_0
    SLICE_X62Y88         LUT4 (Prop_lut4_I1_O)        0.117    10.805 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[30][7]_i_1/O
                         net (fo=8, routed)           0.645    11.450    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort_n_30
    SLICE_X54Y88         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.533    12.712    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][6]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X54Y88         FDRE (Setup_fdre_C_CE)      -0.393    12.294    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[30][6]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[18][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.434ns  (logic 1.076ns (12.758%)  route 7.358ns (87.242%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.896     3.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X80Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.456     3.646 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/Q
                         net (fo=78, routed)          1.936     5.582    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_reg[15][7][0]
    SLICE_X90Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.706 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37/O
                         net (fo=1, routed)           0.940     6.646    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37_n_0
    SLICE_X91Y139        LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21/O
                         net (fo=2, routed)           1.219     7.989    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21_n_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I3_O)        0.124     8.113 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3/O
                         net (fo=1, routed)           1.101     9.215    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.339 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2/O
                         net (fo=4, routed)           1.357    10.696    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2_n_0
    SLICE_X62Y88         LUT4 (Prop_lut4_I1_O)        0.124    10.820 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_1/O
                         net (fo=8, routed)           0.804    11.624    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort_n_18
    SLICE_X54Y90         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[18][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.534    12.713    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X54Y90         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[18][0]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X54Y90         FDRE (Setup_fdre_C_CE)      -0.169    12.519    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[18][0]
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[18][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.434ns  (logic 1.076ns (12.758%)  route 7.358ns (87.242%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.896     3.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X80Y122        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.456     3.646 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]/Q
                         net (fo=78, routed)          1.936     5.582    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets_reg[15][7][0]
    SLICE_X90Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.706 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37/O
                         net (fo=1, routed)           0.940     6.646    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_37_n_0
    SLICE_X91Y139        LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21/O
                         net (fo=2, routed)           1.219     7.989    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[0][7]_i_21_n_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I3_O)        0.124     8.113 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3/O
                         net (fo=1, routed)           1.101     9.215    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_3_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.339 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2/O
                         net (fo=4, routed)           1.357    10.696    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_2_n_0
    SLICE_X62Y88         LUT4 (Prop_lut4_I1_O)        0.124    10.820 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/buckets[18][7]_i_1/O
                         net (fo=8, routed)           0.804    11.624    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort_n_18
    SLICE_X54Y90         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[18][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.534    12.713    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X54Y90         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[18][2]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X54Y90         FDRE (Setup_fdre_C_CE)      -0.169    12.519    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/buckets_reg[18][2]
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  0.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg15_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.331%)  route 0.158ns (51.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.627     0.963    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aclk
    SLICE_X50Y118        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.148     1.111 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[87]/Q
                         net (fo=1, routed)           0.158     1.269    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_wire15[23]
    SLICE_X49Y118        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg15_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.901     1.267    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y118        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg15_reg[23]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X49Y118        FDRE (Hold_fdre_C_D)         0.017     1.245    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg15_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[4]/sorted_array_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.010%)  route 0.187ns (56.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.638     0.974    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[4]/s00_axi_aclk
    SLICE_X48Y102        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[4]/sorted_array_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[4]/sorted_array_reg[0][1]/Q
                         net (fo=1, routed)           0.187     1.302    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[0].RAM/ram_reg_0_1_0_5/DIA1
    SLICE_X46Y97         RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.825     1.191    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[0].RAM/ram_reg_0_1_0_5/WCLK
    SLICE_X46Y97         RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.276    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[4]/sorted_array_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[0].RAM/ram_reg_0_1_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.043%)  route 0.187ns (56.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.639     0.975    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[4]/s00_axi_aclk
    SLICE_X45Y102        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[4]/sorted_array_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[4]/sorted_array_reg[0][7]/Q
                         net (fo=1, routed)           0.187     1.303    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[0].RAM/ram_reg_0_1_6_7/DIA1
    SLICE_X46Y95         RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[0].RAM/ram_reg_0_1_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.824     1.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[0].RAM/ram_reg_0_1_6_7/WCLK
    SLICE_X46Y95         RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[0].RAM/ram_reg_0_1_6_7/RAMA_D1/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y95         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.275    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[0].RAM/ram_reg_0_1_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.675     1.011    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/s00_axi_aclk
    SLICE_X93Y124        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDCE (Prop_fdce_C_Q)         0.141     1.152 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/Q
                         net (fo=52, routed)          0.218     1.370    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/ADDRD0
    SLICE_X92Y124        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.946     1.312    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/WCLK
    SLICE_X92Y124        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.288     1.024    
    SLICE_X92Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.334    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.675     1.011    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/s00_axi_aclk
    SLICE_X93Y124        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDCE (Prop_fdce_C_Q)         0.141     1.152 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/Q
                         net (fo=52, routed)          0.218     1.370    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/ADDRD0
    SLICE_X92Y124        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.946     1.312    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/WCLK
    SLICE_X92Y124        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.288     1.024    
    SLICE_X92Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.334    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.675     1.011    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/s00_axi_aclk
    SLICE_X93Y124        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDCE (Prop_fdce_C_Q)         0.141     1.152 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/Q
                         net (fo=52, routed)          0.218     1.370    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/ADDRD0
    SLICE_X92Y124        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.946     1.312    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/WCLK
    SLICE_X92Y124        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.288     1.024    
    SLICE_X92Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.334    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.675     1.011    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/s00_axi_aclk
    SLICE_X93Y124        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDCE (Prop_fdce_C_Q)         0.141     1.152 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/Q
                         net (fo=52, routed)          0.218     1.370    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/ADDRD0
    SLICE_X92Y124        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.946     1.312    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/WCLK
    SLICE_X92Y124        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.288     1.024    
    SLICE_X92Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.334    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.675     1.011    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/s00_axi_aclk
    SLICE_X93Y124        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDCE (Prop_fdce_C_Q)         0.141     1.152 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/Q
                         net (fo=52, routed)          0.218     1.370    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/ADDRD0
    SLICE_X92Y124        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.946     1.312    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/WCLK
    SLICE_X92Y124        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.288     1.024    
    SLICE_X92Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.334    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.675     1.011    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/s00_axi_aclk
    SLICE_X93Y124        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDCE (Prop_fdce_C_Q)         0.141     1.152 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/Q
                         net (fo=52, routed)          0.218     1.370    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/ADDRD0
    SLICE_X92Y124        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.946     1.312    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/WCLK
    SLICE_X92Y124        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.288     1.024    
    SLICE_X92Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.334    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.675     1.011    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/s00_axi_aclk
    SLICE_X93Y124        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDCE (Prop_fdce_C_Q)         0.141     1.152 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/Q
                         net (fo=52, routed)          0.218     1.370    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/ADDRD0
    SLICE_X92Y124        RAMS32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.946     1.312    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/WCLK
    SLICE_X92Y124        RAMS32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.288     1.024    
    SLICE_X92Y124        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.334    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X44Y93    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y93    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y93    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y93    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y90    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y90    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y90    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y120   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[12][2][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X83Y120   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[12][2][1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y129   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/genblk1[1].RAM/ram_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y129   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/genblk1[1].RAM/ram_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y129   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/genblk1[1].RAM/ram_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y129   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/genblk1[1].RAM/ram_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y129   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/genblk1[1].RAM/ram_reg_0_3_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y129   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/genblk1[1].RAM/ram_reg_0_3_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y129   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/genblk1[1].RAM/ram_reg_0_3_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y129   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/genblk1[1].RAM/ram_reg_0_3_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y140   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[0]/genblk1[0].RAM/ram_reg_0_1_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y140   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[0]/genblk1[0].RAM/ram_reg_0_1_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y134   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y134   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y134   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y134   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y134   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y134   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y98    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y98    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y98    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y98    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/genblk1[0].RAM/ram_reg_0_3_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/r_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.114ns  (logic 0.580ns (7.148%)  route 7.534ns (92.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 12.949 - 10.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.628     2.922    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.456     3.378 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.951     4.329    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        6.583    11.036    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg_1
    SLICE_X95Y128        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.770    12.949    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/s00_axi_aclk
    SLICE_X95Y128        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/r_ptr_reg_reg[0]/C
                         clock pessimism              0.129    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X95Y128        FDCE (Recov_fdce_C_CLR)     -0.405    12.519    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/full_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 0.580ns (7.161%)  route 7.520ns (92.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns = ( 12.948 - 10.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.628     2.922    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.456     3.378 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.951     4.329    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        6.569    11.022    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/w_ptr_reg_reg[0]_0
    SLICE_X93Y130        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/full_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.769    12.948    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/s00_axi_aclk
    SLICE_X93Y130        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/full_reg_reg/C
                         clock pessimism              0.129    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X93Y130        FDCE (Recov_fdce_C_CLR)     -0.405    12.518    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/full_reg_reg
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 0.580ns (7.161%)  route 7.520ns (92.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns = ( 12.948 - 10.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.628     2.922    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.456     3.378 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.951     4.329    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        6.569    11.022    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/w_ptr_reg_reg[0]_0
    SLICE_X93Y130        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.769    12.948    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/s00_axi_aclk
    SLICE_X93Y130        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/w_ptr_reg_reg[0]/C
                         clock pessimism              0.129    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X93Y130        FDCE (Recov_fdce_C_CLR)     -0.405    12.518    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/empty_reg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 0.580ns (7.161%)  route 7.520ns (92.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns = ( 12.948 - 10.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.628     2.922    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.456     3.378 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.951     4.329    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        6.569    11.022    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/w_ptr_reg_reg[0]_0
    SLICE_X93Y130        FDPE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/empty_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.769    12.948    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/s00_axi_aclk
    SLICE_X93Y130        FDPE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/empty_reg_reg/C
                         clock pessimism              0.129    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X93Y130        FDPE (Recov_fdpe_C_PRE)     -0.359    12.564    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[6]/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/empty_reg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 0.580ns (7.226%)  route 7.446ns (92.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.628     2.922    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.456     3.378 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.951     4.329    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        6.495    10.948    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg_1
    SLICE_X94Y127        FDPE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/empty_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.768    12.947    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/s00_axi_aclk
    SLICE_X94Y127        FDPE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/empty_reg_reg/C
                         clock pessimism              0.129    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X94Y127        FDPE (Recov_fdpe_C_PRE)     -0.361    12.561    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 0.580ns (7.226%)  route 7.446ns (92.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.628     2.922    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.456     3.378 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.951     4.329    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        6.495    10.948    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg_1
    SLICE_X94Y127        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.768    12.947    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/s00_axi_aclk
    SLICE_X94Y127        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg/C
                         clock pessimism              0.129    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X94Y127        FDCE (Recov_fdce_C_CLR)     -0.319    12.603    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 0.580ns (7.226%)  route 7.446ns (92.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.628     2.922    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.456     3.378 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.951     4.329    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        6.495    10.948    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/full_reg_reg_1
    SLICE_X94Y127        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.768    12.947    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/s00_axi_aclk
    SLICE_X94Y127        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/w_ptr_reg_reg[0]/C
                         clock pessimism              0.129    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X94Y127        FDCE (Recov_fdce_C_CLR)     -0.319    12.603    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.876ns  (logic 0.580ns (7.364%)  route 7.296ns (92.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.942ns = ( 12.942 - 10.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.628     2.922    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.456     3.378 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.951     4.329    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        6.345    10.798    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/full_reg_reg_1
    SLICE_X93Y124        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.763    12.942    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/s00_axi_aclk
    SLICE_X93Y124        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]/C
                         clock pessimism              0.129    13.071    
                         clock uncertainty           -0.154    12.917    
    SLICE_X93Y124        FDCE (Recov_fdce_C_CLR)     -0.405    12.512    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/full_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 0.580ns (7.450%)  route 7.205ns (92.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 12.944 - 10.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.628     2.922    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.456     3.378 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.951     4.329    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        6.254    10.707    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/full_reg_reg_1
    SLICE_X93Y123        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/full_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.765    12.944    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/s00_axi_aclk
    SLICE_X93Y123        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/full_reg_reg/C
                         clock pessimism              0.129    13.073    
                         clock uncertainty           -0.154    12.919    
    SLICE_X93Y123        FDCE (Recov_fdce_C_CLR)     -0.405    12.514    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/full_reg_reg
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[3]/w_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.720ns  (logic 0.580ns (7.512%)  route 7.140ns (92.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.628     2.922    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.456     3.378 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.951     4.329    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.453 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        6.189    10.642    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[3]/empty_reg_reg_6
    SLICE_X81Y124        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[3]/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        1.702    12.881    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[3]/s00_axi_aclk
    SLICE_X81Y124        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[3]/w_ptr_reg_reg[2]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X81Y124        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[3]/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  1.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/full_reg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.849%)  route 0.751ns (80.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.545     0.881    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.352     1.374    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.419 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        0.399     1.818    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/w_ptr_reg_reg[0]_0
    SLICE_X48Y93         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/full_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.824     1.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/s00_axi_aclk
    SLICE_X48Y93         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/full_reg_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/full_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/r_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.849%)  route 0.751ns (80.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.545     0.881    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.352     1.374    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.419 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        0.399     1.818    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/w_ptr_reg_reg[0]_0
    SLICE_X48Y93         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.824     1.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/s00_axi_aclk
    SLICE_X48Y93         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/r_ptr_reg_reg[0]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/empty_reg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.849%)  route 0.751ns (80.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.545     0.881    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.352     1.374    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.419 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        0.399     1.818    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/w_ptr_reg_reg[0]_0
    SLICE_X48Y93         FDPE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/empty_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.824     1.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/s00_axi_aclk
    SLICE_X48Y93         FDPE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/empty_reg_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     1.060    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/r_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.186ns (18.841%)  route 0.801ns (81.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.545     0.881    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.352     1.374    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.419 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        0.449     1.868    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/full_reg_reg_1
    SLICE_X48Y95         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.824     1.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/s00_axi_aclk
    SLICE_X48Y95         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/r_ptr_reg_reg[0]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.688%)  route 0.866ns (82.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.545     0.881    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.352     1.374    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.419 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        0.513     1.932    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/w_ptr_reg_reg[0]_0
    SLICE_X48Y94         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.824     1.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/s00_axi_aclk
    SLICE_X48Y94         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[10]/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/full_reg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.507%)  route 0.876ns (82.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.545     0.881    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.352     1.374    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.419 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        0.524     1.943    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/full_reg_reg_1
    SLICE_X47Y93         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/full_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.824     1.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/s00_axi_aclk
    SLICE_X47Y93         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/full_reg_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/full_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.507%)  route 0.876ns (82.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.545     0.881    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.352     1.374    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.419 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        0.524     1.943    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/full_reg_reg_1
    SLICE_X47Y93         FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.824     1.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/s00_axi_aclk
    SLICE_X47Y93         FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/empty_reg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.507%)  route 0.876ns (82.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.545     0.881    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.352     1.374    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.419 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        0.524     1.943    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/full_reg_reg_1
    SLICE_X47Y93         FDPE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/empty_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.824     1.190    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/s00_axi_aclk
    SLICE_X47Y93         FDPE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/empty_reg_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     1.060    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/full_reg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.186ns (13.316%)  route 1.211ns (86.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.545     0.881    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.352     1.374    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.419 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        0.859     2.277    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/full_reg_reg_1
    SLICE_X59Y129        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/full_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.922     1.288    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/s00_axi_aclk
    SLICE_X59Y129        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/full_reg_reg/C
                         clock pessimism             -0.035     1.253    
    SLICE_X59Y129        FDCE (Remov_fdce_C_CLR)     -0.092     1.161    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/full_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.186ns (13.316%)  route 1.211ns (86.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.545     0.881    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.352     1.374    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.419 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=3316, routed)        0.859     2.277    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/full_reg_reg_1
    SLICE_X59Y129        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6919, routed)        0.922     1.288    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/s00_axi_aclk
    SLICE_X59Y129        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/w_ptr_reg_reg[1]/C
                         clock pessimism             -0.035     1.253    
    SLICE_X59Y129        FDCE (Remov_fdce_C_CLR)     -0.092     1.161    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  1.117    





