

================================================================
== Vitis HLS Report for 'local_scan_1_Pipeline_local_2'
================================================================
* Date:           Sat Oct  4 15:13:00 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- local_2  |       50|       50|         6|          6|          1|     8|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_0 = alloca i32 1"   --->   Operation 9 'alloca' 'i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln"   --->   Operation 10 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln15_2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %trunc_ln15_2"   --->   Operation 11 'read' 'trunc_ln15_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln14_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln14"   --->   Operation 12 'read' 'zext_ln14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln14_cast = zext i11 %zext_ln14_read"   --->   Operation 13 'zext' 'zext_ln14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 1, i64 %i_0"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.96>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0_load = load i64 %i_0" [sort.c:15]   --->   Operation 18 'load' 'i_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i64 %i_0_load" [sort.c:15]   --->   Operation 19 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln15_1 = trunc i64 %i_0_load" [sort.c:15]   --->   Operation 20 'trunc' 'trunc_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.35ns)   --->   "%add_ln16_3 = add i9 %trunc_ln15_1, i9 %trunc_ln15_2_read" [sort.c:16]   --->   Operation 21 'add' 'add_ln16_3' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.34ns)   --->   "%add_ln16_4 = add i10 %trunc_ln15, i10 %trunc_ln_read" [sort.c:16]   --->   Operation 22 'add' 'add_ln16_4' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "%add_ln16_5 = add i9 %add_ln16_3, i9 511" [sort.c:16]   --->   Operation 23 'add' 'add_ln16_5' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.34ns)   --->   "%add_ln16_6 = add i10 %add_ln16_4, i10 1023" [sort.c:16]   --->   Operation 24 'add' 'add_ln16_6' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln16_6, i32 9" [sort.c:16]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i9 %add_ln16_5" [sort.c:16]   --->   Operation 26 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bucket_0_addr = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln16" [sort.c:16]   --->   Operation 27 'getelementptr' 'bucket_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:16]   --->   Operation 28 'load' 'bucket_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%bucket_1_addr = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln16" [sort.c:16]   --->   Operation 29 'getelementptr' 'bucket_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:16]   --->   Operation 30 'load' 'bucket_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln16_4, i32 9" [sort.c:16]   --->   Operation 31 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%and_ln16_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_21, i5 0" [sort.c:16]   --->   Operation 32 'bitconcatenate' 'and_ln16_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i9 %add_ln16_3" [sort.c:16]   --->   Operation 33 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%bucket_0_addr_2 = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln16_3" [sort.c:16]   --->   Operation 34 'getelementptr' 'bucket_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.26ns)   --->   "%bucket_0_load_2 = load i9 %bucket_0_addr_2" [sort.c:16]   --->   Operation 35 'load' 'bucket_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bucket_1_addr_2 = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln16_3" [sort.c:16]   --->   Operation 36 'getelementptr' 'bucket_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.26ns)   --->   "%bucket_1_load_2 = load i9 %bucket_1_addr_2" [sort.c:16]   --->   Operation 37 'load' 'bucket_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln16_7 = zext i6 %and_ln16_1" [sort.c:16]   --->   Operation 38 'zext' 'zext_ln16_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16)   --->   "%shl_ln16 = shl i64 4294967295, i64 %zext_ln16_7" [sort.c:16]   --->   Operation 39 'shl' 'shl_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.93ns) (out node of the LUT)   --->   "%xor_ln16 = xor i64 %shl_ln16, i64 18446744073709551615" [sort.c:16]   --->   Operation 40 'xor' 'xor_ln16' <Predicate = true> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.81ns)   --->   "%add_ln14 = add i64 %i_0_load, i64 1" [sort.c:14]   --->   Operation 41 'add' 'add_ln14' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.40ns)   --->   "%icmp_ln14 = icmp_eq  i64 %add_ln14, i64 16" [sort.c:14]   --->   Operation 42 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc.split.1, void %for.inc7.exitStub" [sort.c:14]   --->   Operation 43 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_2 = add i10 %trunc_ln15, i10 1" [sort.c:15]   --->   Operation 44 'add' 'add_ln15_2' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_3 = add i9 %trunc_ln15_1, i9 1" [sort.c:15]   --->   Operation 45 'add' 'add_ln15_3' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (1.81ns)   --->   "%add_ln15_1 = add i64 %add_ln14, i64 %zext_ln14_cast" [sort.c:15]   --->   Operation 46 'add' 'add_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.94ns) (root node of TernaryAdder)   --->   "%add_ln16_7 = add i9 %add_ln15_3, i9 %trunc_ln15_2_read" [sort.c:16]   --->   Operation 47 'add' 'add_ln16_7' <Predicate = (!icmp_ln14)> <Delay = 1.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln16_8 = add i10 %add_ln15_2, i10 %trunc_ln_read" [sort.c:16]   --->   Operation 48 'add' 'add_ln16_8' <Predicate = (!icmp_ln14)> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln16_4 = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln15_1, i32 10, i32 63" [sort.c:16]   --->   Operation 49 'partselect' 'lshr_ln16_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln16_8, i32 9" [sort.c:16]   --->   Operation 50 'bitselect' 'tmp_23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%and_ln16_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_23, i5 0" [sort.c:16]   --->   Operation 51 'bitconcatenate' 'and_ln16_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln15_1, i32 10" [sort.c:16]   --->   Operation 52 'bitselect' 'tmp_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln16_14 = zext i6 %and_ln16_2" [sort.c:16]   --->   Operation 53 'zext' 'zext_ln16_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16_1)   --->   "%shl_ln16_3 = shl i64 4294967295, i64 %zext_ln16_14" [sort.c:16]   --->   Operation 54 'shl' 'shl_ln16_3' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.93ns) (out node of the LUT)   --->   "%xor_ln16_1 = xor i64 %shl_ln16_3, i64 18446744073709551615" [sort.c:16]   --->   Operation 55 'xor' 'xor_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 56 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_0" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/sort/radix/dir_test.tcl:13]   --->   Operation 57 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [sort.c:12]   --->   Operation 58 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.81ns)   --->   "%add_ln15 = add i64 %i_0_load, i64 %zext_ln14_cast" [sort.c:15]   --->   Operation 59 'add' 'add_ln15' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.81ns)   --->   "%add_ln16 = add i64 %add_ln15, i64 18446744073709551615" [sort.c:16]   --->   Operation 60 'add' 'add_ln16' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln16, i32 10, i32 63" [sort.c:16]   --->   Operation 61 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp, i5 0" [sort.c:16]   --->   Operation 62 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:16]   --->   Operation 63 'load' 'bucket_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i6 %and_ln" [sort.c:16]   --->   Operation 64 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.35ns)   --->   "%lshr_ln16 = lshr i64 %bucket_0_load, i64 %zext_ln16_1" [sort.c:16]   --->   Operation 65 'lshr' 'lshr_ln16' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %lshr_ln16" [sort.c:16]   --->   Operation 66 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:16]   --->   Operation 67 'load' 'bucket_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i6 %and_ln" [sort.c:16]   --->   Operation 68 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (2.35ns)   --->   "%lshr_ln16_1 = lshr i64 %bucket_1_load, i64 %zext_ln16_2" [sort.c:16]   --->   Operation 69 'lshr' 'lshr_ln16_1' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = trunc i64 %lshr_ln16_1" [sort.c:16]   --->   Operation 70 'trunc' 'trunc_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.84ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i54, i32 %trunc_ln16, i32 %trunc_ln16_1, i54 %lshr_ln" [sort.c:16]   --->   Operation 71 'mux' 'tmp_s' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln16_2 = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln15, i32 10, i32 63" [sort.c:16]   --->   Operation 72 'partselect' 'lshr_ln16_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (2.26ns)   --->   "%bucket_0_load_2 = load i9 %bucket_0_addr_2" [sort.c:16]   --->   Operation 73 'load' 'bucket_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i6 %and_ln16_1" [sort.c:16]   --->   Operation 74 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.35ns)   --->   "%lshr_ln16_3 = lshr i64 %bucket_0_load_2, i64 %zext_ln16_4" [sort.c:16]   --->   Operation 75 'lshr' 'lshr_ln16_3' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln16_2 = trunc i64 %lshr_ln16_3" [sort.c:16]   --->   Operation 76 'trunc' 'trunc_ln16_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (2.26ns)   --->   "%bucket_1_load_2 = load i9 %bucket_1_addr_2" [sort.c:16]   --->   Operation 77 'load' 'bucket_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln16_6 = zext i6 %and_ln16_1" [sort.c:16]   --->   Operation 78 'zext' 'zext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.35ns)   --->   "%lshr_ln16_5 = lshr i64 %bucket_1_load_2, i64 %zext_ln16_6" [sort.c:16]   --->   Operation 79 'lshr' 'lshr_ln16_5' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln16_3 = trunc i64 %lshr_ln16_5" [sort.c:16]   --->   Operation 80 'trunc' 'trunc_ln16_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.84ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i54, i32 %trunc_ln16_2, i32 %trunc_ln16_3, i54 %lshr_ln16_2" [sort.c:16]   --->   Operation 81 'mux' 'tmp_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.51ns)   --->   "%add_ln16_1 = add i32 %tmp_14, i32 %tmp_s" [sort.c:16]   --->   Operation 82 'add' 'add_ln16_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln15, i32 10" [sort.c:16]   --->   Operation 83 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %tmp_22, void %arrayidx52.case.0.0, void %arrayidx52.case.1.0" [sort.c:16]   --->   Operation 84 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i9 %add_ln16_7" [sort.c:16]   --->   Operation 85 'zext' 'zext_ln16_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%bucket_0_addr_3 = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln16_5" [sort.c:16]   --->   Operation 86 'getelementptr' 'bucket_0_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (2.26ns)   --->   "%bucket_0_load_3 = load i9 %bucket_0_addr_3" [sort.c:16]   --->   Operation 87 'load' 'bucket_0_load_3' <Predicate = (!icmp_ln14)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%bucket_1_addr_3 = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln16_5" [sort.c:16]   --->   Operation 88 'getelementptr' 'bucket_1_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (2.26ns)   --->   "%bucket_1_load_3 = load i9 %bucket_1_addr_3" [sort.c:16]   --->   Operation 89 'load' 'bucket_1_load_3' <Predicate = (!icmp_ln14)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 5.46>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_1)   --->   "%and_ln16_3 = and i64 %bucket_0_load_2, i64 %xor_ln16" [sort.c:16]   --->   Operation 90 'and' 'and_ln16_3' <Predicate = (!tmp_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_1)   --->   "%zext_ln16_9 = zext i32 %add_ln16_1" [sort.c:16]   --->   Operation 91 'zext' 'zext_ln16_9' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_1)   --->   "%shl_ln16_2 = shl i64 %zext_ln16_9, i64 %zext_ln16_7" [sort.c:16]   --->   Operation 92 'shl' 'shl_ln16_2' <Predicate = (!tmp_22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln16_1 = or i64 %and_ln16_3, i64 %shl_ln16_2" [sort.c:16]   --->   Operation 93 'or' 'or_ln16_1' <Predicate = (!tmp_22)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (2.26ns)   --->   "%store_ln16 = store i64 %or_ln16_1, i9 %bucket_0_addr_2" [sort.c:16]   --->   Operation 94 'store' 'store_ln16' <Predicate = (!tmp_22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx52.exit.0" [sort.c:16]   --->   Operation 95 'br' 'br_ln16' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln16)   --->   "%and_ln16 = and i64 %bucket_1_load_2, i64 %xor_ln16" [sort.c:16]   --->   Operation 96 'and' 'and_ln16' <Predicate = (tmp_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln16)   --->   "%zext_ln16_8 = zext i32 %add_ln16_1" [sort.c:16]   --->   Operation 97 'zext' 'zext_ln16_8' <Predicate = (tmp_22)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln16)   --->   "%shl_ln16_1 = shl i64 %zext_ln16_8, i64 %zext_ln16_7" [sort.c:16]   --->   Operation 98 'shl' 'shl_ln16_1' <Predicate = (tmp_22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln16 = or i64 %and_ln16, i64 %shl_ln16_1" [sort.c:16]   --->   Operation 99 'or' 'or_ln16' <Predicate = (tmp_22)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (2.26ns)   --->   "%store_ln16 = store i64 %or_ln16, i9 %bucket_1_addr_2" [sort.c:16]   --->   Operation 100 'store' 'store_ln16' <Predicate = (tmp_22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx52.exit.0" [sort.c:16]   --->   Operation 101 'br' 'br_ln16' <Predicate = (tmp_22)> <Delay = 0.00>
ST_4 : Operation 102 [1/2] (2.26ns)   --->   "%bucket_0_load_3 = load i9 %bucket_0_addr_3" [sort.c:16]   --->   Operation 102 'load' 'bucket_0_load_3' <Predicate = (!icmp_ln14)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln16_12 = zext i6 %and_ln16_2" [sort.c:16]   --->   Operation 103 'zext' 'zext_ln16_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (2.35ns)   --->   "%lshr_ln16_8 = lshr i64 %bucket_0_load_3, i64 %zext_ln16_12" [sort.c:16]   --->   Operation 104 'lshr' 'lshr_ln16_8' <Predicate = (!icmp_ln14)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln16_6 = trunc i64 %lshr_ln16_8" [sort.c:16]   --->   Operation 105 'trunc' 'trunc_ln16_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (2.26ns)   --->   "%bucket_1_load_3 = load i9 %bucket_1_addr_3" [sort.c:16]   --->   Operation 106 'load' 'bucket_1_load_3' <Predicate = (!icmp_ln14)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln16_13 = zext i6 %and_ln16_2" [sort.c:16]   --->   Operation 107 'zext' 'zext_ln16_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.35ns)   --->   "%lshr_ln16_9 = lshr i64 %bucket_1_load_3, i64 %zext_ln16_13" [sort.c:16]   --->   Operation 108 'lshr' 'lshr_ln16_9' <Predicate = (!icmp_ln14)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln16_7 = trunc i64 %lshr_ln16_9" [sort.c:16]   --->   Operation 109 'trunc' 'trunc_ln16_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.84ns)   --->   "%tmp_29_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i54, i32 %trunc_ln16_6, i32 %trunc_ln16_7, i54 %lshr_ln16_4" [sort.c:16]   --->   Operation 110 'mux' 'tmp_29_1' <Predicate = (!icmp_ln14)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 111 [2/2] (2.26ns)   --->   "%bucket_0_load_1 = load i9 %bucket_0_addr_2" [sort.c:16]   --->   Operation 111 'load' 'bucket_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 112 [2/2] (2.26ns)   --->   "%bucket_1_load_1 = load i9 %bucket_1_addr_2" [sort.c:16]   --->   Operation 112 'load' 'bucket_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 113 [1/2] (2.26ns)   --->   "%bucket_0_load_1 = load i9 %bucket_0_addr_2" [sort.c:16]   --->   Operation 113 'load' 'bucket_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln16_10 = zext i6 %and_ln16_1" [sort.c:16]   --->   Operation 114 'zext' 'zext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (2.35ns)   --->   "%lshr_ln16_6 = lshr i64 %bucket_0_load_1, i64 %zext_ln16_10" [sort.c:16]   --->   Operation 115 'lshr' 'lshr_ln16_6' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln16_4 = trunc i64 %lshr_ln16_6" [sort.c:16]   --->   Operation 116 'trunc' 'trunc_ln16_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/2] (2.26ns)   --->   "%bucket_1_load_1 = load i9 %bucket_1_addr_2" [sort.c:16]   --->   Operation 117 'load' 'bucket_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln16_11 = zext i6 %and_ln16_1" [sort.c:16]   --->   Operation 118 'zext' 'zext_ln16_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (2.35ns)   --->   "%lshr_ln16_7 = lshr i64 %bucket_1_load_1, i64 %zext_ln16_11" [sort.c:16]   --->   Operation 119 'lshr' 'lshr_ln16_7' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln16_5 = trunc i64 %lshr_ln16_7" [sort.c:16]   --->   Operation 120 'trunc' 'trunc_ln16_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.84ns)   --->   "%tmp_26_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i54, i32 %trunc_ln16_4, i32 %trunc_ln16_5, i54 %lshr_ln16_2" [sort.c:16]   --->   Operation 121 'mux' 'tmp_26_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (1.51ns)   --->   "%add_ln16_2 = add i32 %tmp_29_1, i32 %tmp_26_1" [sort.c:16]   --->   Operation 122 'add' 'add_ln16_2' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %tmp_24, void %arrayidx52.case.0.1, void %arrayidx52.case.1.1" [sort.c:16]   --->   Operation 123 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.15>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_3)   --->   "%and_ln16_5 = and i64 %bucket_0_load_3, i64 %xor_ln16_1" [sort.c:16]   --->   Operation 124 'and' 'and_ln16_5' <Predicate = (!icmp_ln14 & !tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_3)   --->   "%zext_ln16_16 = zext i32 %add_ln16_2" [sort.c:16]   --->   Operation 125 'zext' 'zext_ln16_16' <Predicate = (!icmp_ln14 & !tmp_24)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_3)   --->   "%shl_ln16_5 = shl i64 %zext_ln16_16, i64 %zext_ln16_14" [sort.c:16]   --->   Operation 126 'shl' 'shl_ln16_5' <Predicate = (!icmp_ln14 & !tmp_24)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln16_3 = or i64 %and_ln16_5, i64 %shl_ln16_5" [sort.c:16]   --->   Operation 127 'or' 'or_ln16_3' <Predicate = (!icmp_ln14 & !tmp_24)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (2.26ns)   --->   "%store_ln16 = store i64 %or_ln16_3, i9 %bucket_0_addr_3" [sort.c:16]   --->   Operation 128 'store' 'store_ln16' <Predicate = (!icmp_ln14 & !tmp_24)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx52.exit.1" [sort.c:16]   --->   Operation 129 'br' 'br_ln16' <Predicate = (!icmp_ln14 & !tmp_24)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_2)   --->   "%and_ln16_4 = and i64 %bucket_1_load_3, i64 %xor_ln16_1" [sort.c:16]   --->   Operation 130 'and' 'and_ln16_4' <Predicate = (!icmp_ln14 & tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_2)   --->   "%zext_ln16_15 = zext i32 %add_ln16_2" [sort.c:16]   --->   Operation 131 'zext' 'zext_ln16_15' <Predicate = (!icmp_ln14 & tmp_24)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_2)   --->   "%shl_ln16_4 = shl i64 %zext_ln16_15, i64 %zext_ln16_14" [sort.c:16]   --->   Operation 132 'shl' 'shl_ln16_4' <Predicate = (!icmp_ln14 & tmp_24)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln16_2 = or i64 %and_ln16_4, i64 %shl_ln16_4" [sort.c:16]   --->   Operation 133 'or' 'or_ln16_2' <Predicate = (!icmp_ln14 & tmp_24)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (2.26ns)   --->   "%store_ln16 = store i64 %or_ln16_2, i9 %bucket_1_addr_3" [sort.c:16]   --->   Operation 134 'store' 'store_ln16' <Predicate = (!icmp_ln14 & tmp_24)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx52.exit.1" [sort.c:16]   --->   Operation 135 'br' 'br_ln16' <Predicate = (!icmp_ln14 & tmp_24)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (1.81ns)   --->   "%add_ln14_1 = add i64 %i_0_load, i64 2" [sort.c:14]   --->   Operation 136 'add' 'add_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.84ns)   --->   "%store_ln14 = store i64 %add_ln14_1, i64 %i_0" [sort.c:14]   --->   Operation 137 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.84>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc.0" [sort.c:14]   --->   Operation 138 'br' 'br_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln15_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bucket_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ bucket_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_0               (alloca           ) [ 01111111]
trunc_ln_read     (read             ) [ 00100000]
trunc_ln15_2_read (read             ) [ 00100000]
zext_ln14_read    (read             ) [ 00000000]
zext_ln14_cast    (zext             ) [ 00110000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
store_ln0         (store            ) [ 00000000]
br_ln0            (br               ) [ 00000000]
i_0_load          (load             ) [ 01011111]
trunc_ln15        (trunc            ) [ 00000000]
trunc_ln15_1      (trunc            ) [ 00000000]
add_ln16_3        (add              ) [ 00000000]
add_ln16_4        (add              ) [ 00000000]
add_ln16_5        (add              ) [ 00000000]
add_ln16_6        (add              ) [ 00000000]
tmp               (bitselect        ) [ 00010000]
zext_ln16         (zext             ) [ 00000000]
bucket_0_addr     (getelementptr    ) [ 00010000]
bucket_1_addr     (getelementptr    ) [ 00010000]
tmp_21            (bitselect        ) [ 00000000]
and_ln16_1        (bitconcatenate   ) [ 00011110]
zext_ln16_3       (zext             ) [ 00000000]
bucket_0_addr_2   (getelementptr    ) [ 00011110]
bucket_1_addr_2   (getelementptr    ) [ 00011110]
zext_ln16_7       (zext             ) [ 00011000]
shl_ln16          (shl              ) [ 00000000]
xor_ln16          (xor              ) [ 00011000]
add_ln14          (add              ) [ 00000000]
icmp_ln14         (icmp             ) [ 01111111]
br_ln14           (br               ) [ 00000000]
add_ln15_2        (add              ) [ 00000000]
add_ln15_3        (add              ) [ 00000000]
add_ln15_1        (add              ) [ 00000000]
add_ln16_7        (add              ) [ 00010000]
add_ln16_8        (add              ) [ 00000000]
lshr_ln16_4       (partselect       ) [ 00011000]
tmp_23            (bitselect        ) [ 00000000]
and_ln16_2        (bitconcatenate   ) [ 00011000]
tmp_24            (bitselect        ) [ 01011111]
zext_ln16_14      (zext             ) [ 01011111]
shl_ln16_3        (shl              ) [ 00000000]
xor_ln16_1        (xor              ) [ 01011111]
empty             (speclooptripcount) [ 00000000]
specpipeline_ln13 (specpipeline     ) [ 00000000]
specloopname_ln12 (specloopname     ) [ 00000000]
add_ln15          (add              ) [ 00000000]
add_ln16          (add              ) [ 00000000]
lshr_ln           (partselect       ) [ 00000000]
and_ln            (bitconcatenate   ) [ 00000000]
bucket_0_load     (load             ) [ 00000000]
zext_ln16_1       (zext             ) [ 00000000]
lshr_ln16         (lshr             ) [ 00000000]
trunc_ln16        (trunc            ) [ 00000000]
bucket_1_load     (load             ) [ 00000000]
zext_ln16_2       (zext             ) [ 00000000]
lshr_ln16_1       (lshr             ) [ 00000000]
trunc_ln16_1      (trunc            ) [ 00000000]
tmp_s             (mux              ) [ 00000000]
lshr_ln16_2       (partselect       ) [ 00001110]
bucket_0_load_2   (load             ) [ 00001000]
zext_ln16_4       (zext             ) [ 00000000]
lshr_ln16_3       (lshr             ) [ 00000000]
trunc_ln16_2      (trunc            ) [ 00000000]
bucket_1_load_2   (load             ) [ 00001000]
zext_ln16_6       (zext             ) [ 00000000]
lshr_ln16_5       (lshr             ) [ 00000000]
trunc_ln16_3      (trunc            ) [ 00000000]
tmp_14            (mux              ) [ 00000000]
add_ln16_1        (add              ) [ 00001000]
tmp_22            (bitselect        ) [ 00001000]
br_ln16           (br               ) [ 00000000]
zext_ln16_5       (zext             ) [ 00000000]
bucket_0_addr_3   (getelementptr    ) [ 01001111]
bucket_1_addr_3   (getelementptr    ) [ 01001111]
and_ln16_3        (and              ) [ 00000000]
zext_ln16_9       (zext             ) [ 00000000]
shl_ln16_2        (shl              ) [ 00000000]
or_ln16_1         (or               ) [ 00000000]
store_ln16        (store            ) [ 00000000]
br_ln16           (br               ) [ 00000000]
and_ln16          (and              ) [ 00000000]
zext_ln16_8       (zext             ) [ 00000000]
shl_ln16_1        (shl              ) [ 00000000]
or_ln16           (or               ) [ 00000000]
store_ln16        (store            ) [ 00000000]
br_ln16           (br               ) [ 00000000]
bucket_0_load_3   (load             ) [ 01000111]
zext_ln16_12      (zext             ) [ 00000000]
lshr_ln16_8       (lshr             ) [ 00000000]
trunc_ln16_6      (trunc            ) [ 00000000]
bucket_1_load_3   (load             ) [ 01000111]
zext_ln16_13      (zext             ) [ 00000000]
lshr_ln16_9       (lshr             ) [ 00000000]
trunc_ln16_7      (trunc            ) [ 00000000]
tmp_29_1          (mux              ) [ 00000110]
bucket_0_load_1   (load             ) [ 00000000]
zext_ln16_10      (zext             ) [ 00000000]
lshr_ln16_6       (lshr             ) [ 00000000]
trunc_ln16_4      (trunc            ) [ 00000000]
bucket_1_load_1   (load             ) [ 00000000]
zext_ln16_11      (zext             ) [ 00000000]
lshr_ln16_7       (lshr             ) [ 00000000]
trunc_ln16_5      (trunc            ) [ 00000000]
tmp_26_1          (mux              ) [ 00000000]
add_ln16_2        (add              ) [ 01000001]
br_ln16           (br               ) [ 00000000]
and_ln16_5        (and              ) [ 00000000]
zext_ln16_16      (zext             ) [ 00000000]
shl_ln16_5        (shl              ) [ 00000000]
or_ln16_3         (or               ) [ 00000000]
store_ln16        (store            ) [ 00000000]
br_ln16           (br               ) [ 00000000]
and_ln16_4        (and              ) [ 00000000]
zext_ln16_15      (zext             ) [ 00000000]
shl_ln16_4        (shl              ) [ 00000000]
or_ln16_2         (or               ) [ 00000000]
store_ln16        (store            ) [ 00000000]
br_ln16           (br               ) [ 00000000]
add_ln14_1        (add              ) [ 00000000]
store_ln14        (store            ) [ 00000000]
br_ln14           (br               ) [ 00000000]
ret_ln0           (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln15_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln15_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bucket_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bucket_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i54.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i54"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_0_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="trunc_ln_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="0"/>
<pin id="83" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="trunc_ln15_2_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="0" index="1" bw="9" slack="0"/>
<pin id="89" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln15_2_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln14_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="11" slack="0"/>
<pin id="95" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln14_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="bucket_0_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="9" slack="0"/>
<pin id="102" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_0_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="64" slack="0"/>
<pin id="113" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bucket_0_load/2 bucket_0_load_2/2 bucket_0_load_3/3 store_ln16/4 bucket_0_load_1/5 store_ln16/7 "/>
</bind>
</comp>

<comp id="115" class="1004" name="bucket_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="9" slack="0"/>
<pin id="119" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_1_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="64" slack="0"/>
<pin id="130" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bucket_1_load/2 bucket_1_load_2/2 bucket_1_load_3/3 store_ln16/4 bucket_1_load_1/5 store_ln16/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="bucket_0_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="9" slack="0"/>
<pin id="136" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_0_addr_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="bucket_1_addr_2_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="9" slack="0"/>
<pin id="144" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_1_addr_2/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="bucket_0_addr_3_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="9" slack="0"/>
<pin id="152" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_0_addr_3/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="bucket_1_addr_3_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="9" slack="0"/>
<pin id="160" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_1_addr_3/3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bucket_0_load_2 bucket_0_load_3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bucket_1_load_2 bucket_1_load_3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln14_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_cast/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_0_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="1"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_0_load/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln15_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln15_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln16_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="0"/>
<pin id="196" dir="0" index="1" bw="9" slack="1"/>
<pin id="197" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_3/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln16_4_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="10" slack="1"/>
<pin id="202" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_4/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln16_5_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_5/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln16_6_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_6/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="10" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln16_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="9" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_21_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="10" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="and_ln16_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln16_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln16_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_3/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln16_7_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_7/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="shl_ln16_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="33" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln16/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="xor_ln16_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln14_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln14_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="6" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln15_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln15_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_3/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln15_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="11" slack="1"/>
<pin id="295" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln16_7_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="0" index="1" bw="9" slack="1"/>
<pin id="300" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_7/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln16_8_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="1"/>
<pin id="305" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_8/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="lshr_ln16_4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="54" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="0" index="3" bw="7" slack="0"/>
<pin id="312" dir="1" index="4" bw="54" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln16_4/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_23_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="10" slack="0"/>
<pin id="320" dir="0" index="2" bw="5" slack="0"/>
<pin id="321" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="and_ln16_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln16_2/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_24_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="0" index="2" bw="5" slack="0"/>
<pin id="337" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln16_14_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_14/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="shl_ln16_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="33" slack="0"/>
<pin id="347" dir="0" index="1" bw="6" slack="0"/>
<pin id="348" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln16_3/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="xor_ln16_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16_1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln15_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="1"/>
<pin id="359" dir="0" index="1" bw="11" slack="2"/>
<pin id="360" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln16_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="lshr_ln_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="54" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="0" index="3" bw="7" slack="0"/>
<pin id="372" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="and_ln_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="1"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln16_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="lshr_ln16_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="0" index="1" bw="6" slack="0"/>
<pin id="391" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln16/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln16_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln16_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="lshr_ln16_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="6" slack="0"/>
<pin id="405" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln16_1/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln16_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16_1/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_s_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="32" slack="0"/>
<pin id="416" dir="0" index="3" bw="54" slack="0"/>
<pin id="417" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="lshr_ln16_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="54" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="0"/>
<pin id="426" dir="0" index="3" bw="7" slack="0"/>
<pin id="427" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln16_2/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln16_4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="1"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_4/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="lshr_ln16_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="0" index="1" bw="6" slack="0"/>
<pin id="438" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln16_3/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln16_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16_2/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln16_6_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="1"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_6/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="lshr_ln16_5_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="0" index="1" bw="6" slack="0"/>
<pin id="451" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln16_5/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln16_3_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16_3/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_14_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="0" index="2" bw="32" slack="0"/>
<pin id="462" dir="0" index="3" bw="54" slack="0"/>
<pin id="463" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln16_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_22_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="0" index="2" bw="5" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln16_5_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="1"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_5/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="and_ln16_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="0" index="1" bw="64" slack="2"/>
<pin id="490" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln16_3/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln16_9_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_9/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="shl_ln16_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="6" slack="2"/>
<pin id="498" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln16_2/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="or_ln16_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="0"/>
<pin id="503" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16_1/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="and_ln16_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="1"/>
<pin id="509" dir="0" index="1" bw="64" slack="2"/>
<pin id="510" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln16/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln16_8_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_8/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="shl_ln16_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="6" slack="2"/>
<pin id="518" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln16_1/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="or_ln16_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="0" index="1" bw="64" slack="0"/>
<pin id="523" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln16_12_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="2"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_12/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="lshr_ln16_8_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="6" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln16_8/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln16_6_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16_6/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln16_13_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="2"/>
<pin id="542" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_13/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="lshr_ln16_9_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="0"/>
<pin id="545" dir="0" index="1" bw="6" slack="0"/>
<pin id="546" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln16_9/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="trunc_ln16_7_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="0"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16_7/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_29_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="0" index="3" bw="54" slack="2"/>
<pin id="558" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_29_1/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln16_10_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="4"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_10/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="lshr_ln16_6_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="0"/>
<pin id="567" dir="0" index="1" bw="6" slack="0"/>
<pin id="568" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln16_6/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="trunc_ln16_4_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16_4/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln16_11_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="4"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_11/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="lshr_ln16_7_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="0"/>
<pin id="580" dir="0" index="1" bw="6" slack="0"/>
<pin id="581" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln16_7/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="trunc_ln16_5_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16_5/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_26_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="0" index="2" bw="32" slack="0"/>
<pin id="592" dir="0" index="3" bw="54" slack="3"/>
<pin id="593" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_26_1/6 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln16_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="2"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_2/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="and_ln16_5_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="3"/>
<pin id="604" dir="0" index="1" bw="64" slack="5"/>
<pin id="605" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln16_5/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln16_16_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_16/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="shl_ln16_5_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="6" slack="5"/>
<pin id="613" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln16_5/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="or_ln16_3_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="0"/>
<pin id="618" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16_3/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="and_ln16_4_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="3"/>
<pin id="624" dir="0" index="1" bw="64" slack="5"/>
<pin id="625" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln16_4/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln16_15_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_15/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="shl_ln16_4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="6" slack="5"/>
<pin id="633" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln16_4/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="or_ln16_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="0"/>
<pin id="637" dir="0" index="1" bw="64" slack="0"/>
<pin id="638" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16_2/7 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln14_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="5"/>
<pin id="644" dir="0" index="1" bw="3" slack="0"/>
<pin id="645" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="store_ln14_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="0"/>
<pin id="649" dir="0" index="1" bw="64" slack="6"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/7 "/>
</bind>
</comp>

<comp id="652" class="1005" name="i_0_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_0 "/>
</bind>
</comp>

<comp id="659" class="1005" name="trunc_ln_read_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="1"/>
<pin id="661" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="665" class="1005" name="trunc_ln15_2_read_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="9" slack="1"/>
<pin id="667" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln15_2_read "/>
</bind>
</comp>

<comp id="671" class="1005" name="zext_ln14_cast_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="1"/>
<pin id="673" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14_cast "/>
</bind>
</comp>

<comp id="677" class="1005" name="i_0_load_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="1"/>
<pin id="679" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_0_load "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="688" class="1005" name="bucket_0_addr_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="9" slack="1"/>
<pin id="690" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_0_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="bucket_1_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="9" slack="1"/>
<pin id="695" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_1_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="and_ln16_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="6" slack="1"/>
<pin id="700" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="and_ln16_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="bucket_0_addr_2_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="9" slack="1"/>
<pin id="708" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_0_addr_2 "/>
</bind>
</comp>

<comp id="712" class="1005" name="bucket_1_addr_2_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="9" slack="1"/>
<pin id="714" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_1_addr_2 "/>
</bind>
</comp>

<comp id="718" class="1005" name="zext_ln16_7_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="64" slack="2"/>
<pin id="720" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln16_7 "/>
</bind>
</comp>

<comp id="724" class="1005" name="xor_ln16_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="2"/>
<pin id="726" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln16 "/>
</bind>
</comp>

<comp id="730" class="1005" name="icmp_ln14_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="734" class="1005" name="add_ln16_7_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="9" slack="1"/>
<pin id="736" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_7 "/>
</bind>
</comp>

<comp id="739" class="1005" name="lshr_ln16_4_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="54" slack="2"/>
<pin id="741" dir="1" index="1" bw="54" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln16_4 "/>
</bind>
</comp>

<comp id="744" class="1005" name="and_ln16_2_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="6" slack="2"/>
<pin id="746" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="and_ln16_2 "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_24_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="4"/>
<pin id="752" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="754" class="1005" name="zext_ln16_14_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="64" slack="5"/>
<pin id="756" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln16_14 "/>
</bind>
</comp>

<comp id="760" class="1005" name="xor_ln16_1_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="64" slack="5"/>
<pin id="762" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="xor_ln16_1 "/>
</bind>
</comp>

<comp id="766" class="1005" name="lshr_ln16_2_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="54" slack="3"/>
<pin id="768" dir="1" index="1" bw="54" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln16_2 "/>
</bind>
</comp>

<comp id="771" class="1005" name="add_ln16_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="tmp_22_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="781" class="1005" name="bucket_0_addr_3_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="9" slack="1"/>
<pin id="783" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_0_addr_3 "/>
</bind>
</comp>

<comp id="787" class="1005" name="bucket_1_addr_3_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="9" slack="1"/>
<pin id="789" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_1_addr_3 "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_29_1_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="2"/>
<pin id="795" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_29_1 "/>
</bind>
</comp>

<comp id="798" class="1005" name="add_ln16_2_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="98" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="131"><net_src comp="115" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="167"><net_src comp="105" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="105" pin="7"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="122" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="122" pin="7"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="92" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="186" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="194" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="199" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="204" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="199" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="230" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="194" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="255"><net_src comp="238" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="44" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="183" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="186" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="190" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="268" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="286" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="280" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="292" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="58" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="302" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="36" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="317" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="338"><net_src comp="60" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="292" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="344"><net_src comp="325" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="44" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="365"><net_src comp="357" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="46" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="54" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="56" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="58" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="382"><net_src comp="40" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="42" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="377" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="105" pin="7"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="377" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="122" pin="7"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="72" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="394" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="408" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="367" pin="4"/><net_sink comp="412" pin=3"/></net>

<net id="428"><net_src comp="54" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="357" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="56" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="58" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="439"><net_src comp="105" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="452"><net_src comp="122" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="72" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="441" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="454" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="422" pin="4"/><net_sink comp="458" pin=3"/></net>

<net id="472"><net_src comp="458" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="412" pin="4"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="60" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="357" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="56" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="482" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="491"><net_src comp="164" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="499"><net_src comp="492" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="487" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="495" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="506"><net_src comp="500" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="511"><net_src comp="169" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="507" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="520" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="534"><net_src comp="105" pin="7"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="547"><net_src comp="122" pin="7"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="72" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="536" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="549" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="569"><net_src comp="105" pin="7"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="562" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="582"><net_src comp="122" pin="7"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="72" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="571" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="584" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="601"><net_src comp="588" pin="4"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="164" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="614"><net_src comp="607" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="602" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="621"><net_src comp="615" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="626"><net_src comp="169" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="634"><net_src comp="627" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="622" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="641"><net_src comp="635" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="646"><net_src comp="74" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="642" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="76" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="662"><net_src comp="80" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="668"><net_src comp="86" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="674"><net_src comp="174" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="680"><net_src comp="183" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="686"><net_src comp="216" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="691"><net_src comp="98" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="696"><net_src comp="115" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="701"><net_src comp="238" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="705"><net_src comp="698" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="709"><net_src comp="132" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="715"><net_src comp="140" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="721"><net_src comp="252" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="727"><net_src comp="262" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="733"><net_src comp="274" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="297" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="742"><net_src comp="307" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="553" pin=3"/></net>

<net id="747"><net_src comp="325" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="753"><net_src comp="333" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="341" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="763"><net_src comp="351" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="769"><net_src comp="422" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="588" pin=3"/></net>

<net id="774"><net_src comp="468" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="780"><net_src comp="474" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="148" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="790"><net_src comp="156" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="796"><net_src comp="553" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="801"><net_src comp="597" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="627" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bucket_0 | {4 7 }
	Port: bucket_1 | {4 7 }
 - Input state : 
	Port: local_scan.1_Pipeline_local_2 : zext_ln14 | {1 }
	Port: local_scan.1_Pipeline_local_2 : trunc_ln15_2 | {1 }
	Port: local_scan.1_Pipeline_local_2 : trunc_ln | {1 }
	Port: local_scan.1_Pipeline_local_2 : bucket_0 | {2 3 4 5 6 }
	Port: local_scan.1_Pipeline_local_2 : bucket_1 | {2 3 4 5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln15 : 1
		trunc_ln15_1 : 1
		add_ln16_3 : 2
		add_ln16_4 : 2
		add_ln16_5 : 3
		add_ln16_6 : 3
		tmp : 4
		zext_ln16 : 4
		bucket_0_addr : 5
		bucket_0_load : 6
		bucket_1_addr : 5
		bucket_1_load : 6
		tmp_21 : 3
		and_ln16_1 : 4
		zext_ln16_3 : 3
		bucket_0_addr_2 : 4
		bucket_0_load_2 : 5
		bucket_1_addr_2 : 4
		bucket_1_load_2 : 5
		zext_ln16_7 : 5
		shl_ln16 : 6
		xor_ln16 : 7
		add_ln14 : 1
		icmp_ln14 : 2
		br_ln14 : 3
		add_ln15_2 : 2
		add_ln15_3 : 2
		add_ln15_1 : 2
		add_ln16_7 : 3
		add_ln16_8 : 3
		lshr_ln16_4 : 3
		tmp_23 : 4
		and_ln16_2 : 5
		tmp_24 : 3
		zext_ln16_14 : 6
		shl_ln16_3 : 7
		xor_ln16_1 : 8
	State 3
		add_ln16 : 1
		lshr_ln : 2
		zext_ln16_1 : 1
		lshr_ln16 : 2
		trunc_ln16 : 3
		zext_ln16_2 : 1
		lshr_ln16_1 : 2
		trunc_ln16_1 : 3
		tmp_s : 4
		lshr_ln16_2 : 1
		lshr_ln16_3 : 1
		trunc_ln16_2 : 2
		lshr_ln16_5 : 1
		trunc_ln16_3 : 2
		tmp_14 : 3
		add_ln16_1 : 5
		tmp_22 : 1
		br_ln16 : 2
		bucket_0_addr_3 : 1
		bucket_0_load_3 : 2
		bucket_1_addr_3 : 1
		bucket_1_load_3 : 2
	State 4
		shl_ln16_2 : 1
		or_ln16_1 : 2
		store_ln16 : 2
		shl_ln16_1 : 1
		or_ln16 : 2
		store_ln16 : 2
		lshr_ln16_8 : 1
		trunc_ln16_6 : 2
		lshr_ln16_9 : 1
		trunc_ln16_7 : 2
		tmp_29_1 : 3
	State 5
	State 6
		lshr_ln16_6 : 1
		trunc_ln16_4 : 2
		lshr_ln16_7 : 1
		trunc_ln16_5 : 2
		tmp_26_1 : 3
		add_ln16_2 : 4
	State 7
		shl_ln16_5 : 1
		or_ln16_3 : 2
		store_ln16 : 2
		shl_ln16_4 : 1
		or_ln16_2 : 2
		store_ln16 : 2
		store_ln14 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       lshr_ln16_fu_388       |    0    |   182   |
|          |      lshr_ln16_1_fu_402      |    0    |   182   |
|          |      lshr_ln16_3_fu_435      |    0    |   182   |
|   lshr   |      lshr_ln16_5_fu_448      |    0    |   182   |
|          |      lshr_ln16_8_fu_530      |    0    |   182   |
|          |      lshr_ln16_9_fu_543      |    0    |   182   |
|          |      lshr_ln16_6_fu_565      |    0    |   182   |
|          |      lshr_ln16_7_fu_578      |    0    |   182   |
|----------|------------------------------|---------|---------|
|          |       add_ln16_3_fu_194      |    0    |    16   |
|          |       add_ln16_4_fu_199      |    0    |    17   |
|          |       add_ln16_5_fu_204      |    0    |    16   |
|          |       add_ln16_6_fu_210      |    0    |    17   |
|          |        add_ln14_fu_268       |    0    |    71   |
|          |       add_ln15_2_fu_280      |    0    |    10   |
|          |       add_ln15_3_fu_286      |    0    |    9    |
|    add   |       add_ln15_1_fu_292      |    0    |    71   |
|          |       add_ln16_7_fu_297      |    0    |    9    |
|          |       add_ln16_8_fu_302      |    0    |    10   |
|          |        add_ln15_fu_357       |    0    |    71   |
|          |        add_ln16_fu_361       |    0    |    71   |
|          |       add_ln16_1_fu_468      |    0    |    39   |
|          |       add_ln16_2_fu_597      |    0    |    39   |
|          |       add_ln14_1_fu_642      |    0    |    71   |
|----------|------------------------------|---------|---------|
|          |        shl_ln16_fu_256       |    0    |    90   |
|          |       shl_ln16_3_fu_345      |    0    |    90   |
|    shl   |       shl_ln16_2_fu_495      |    0    |    84   |
|          |       shl_ln16_1_fu_515      |    0    |    84   |
|          |       shl_ln16_5_fu_610      |    0    |    84   |
|          |       shl_ln16_4_fu_630      |    0    |    84   |
|----------|------------------------------|---------|---------|
|          |       and_ln16_3_fu_487      |    0    |    64   |
|    and   |        and_ln16_fu_507       |    0    |    64   |
|          |       and_ln16_5_fu_602      |    0    |    64   |
|          |       and_ln16_4_fu_622      |    0    |    64   |
|----------|------------------------------|---------|---------|
|          |       or_ln16_1_fu_500       |    0    |    64   |
|    or    |        or_ln16_fu_520        |    0    |    64   |
|          |       or_ln16_3_fu_615       |    0    |    64   |
|          |       or_ln16_2_fu_635       |    0    |    64   |
|----------|------------------------------|---------|---------|
|    xor   |        xor_ln16_fu_262       |    0    |    64   |
|          |       xor_ln16_1_fu_351      |    0    |    64   |
|----------|------------------------------|---------|---------|
|          |         tmp_s_fu_412         |    0    |    9    |
|    mux   |         tmp_14_fu_458        |    0    |    9    |
|          |        tmp_29_1_fu_553       |    0    |    9    |
|          |        tmp_26_1_fu_588       |    0    |    9    |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln14_fu_274       |    0    |    29   |
|----------|------------------------------|---------|---------|
|          |   trunc_ln_read_read_fu_80   |    0    |    0    |
|   read   | trunc_ln15_2_read_read_fu_86 |    0    |    0    |
|          |   zext_ln14_read_read_fu_92  |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     zext_ln14_cast_fu_174    |    0    |    0    |
|          |       zext_ln16_fu_224       |    0    |    0    |
|          |      zext_ln16_3_fu_246      |    0    |    0    |
|          |      zext_ln16_7_fu_252      |    0    |    0    |
|          |      zext_ln16_14_fu_341     |    0    |    0    |
|          |      zext_ln16_1_fu_384      |    0    |    0    |
|          |      zext_ln16_2_fu_398      |    0    |    0    |
|          |      zext_ln16_4_fu_432      |    0    |    0    |
|   zext   |      zext_ln16_6_fu_445      |    0    |    0    |
|          |      zext_ln16_5_fu_482      |    0    |    0    |
|          |      zext_ln16_9_fu_492      |    0    |    0    |
|          |      zext_ln16_8_fu_512      |    0    |    0    |
|          |      zext_ln16_12_fu_527     |    0    |    0    |
|          |      zext_ln16_13_fu_540     |    0    |    0    |
|          |      zext_ln16_10_fu_562     |    0    |    0    |
|          |      zext_ln16_11_fu_575     |    0    |    0    |
|          |      zext_ln16_16_fu_607     |    0    |    0    |
|          |      zext_ln16_15_fu_627     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       trunc_ln15_fu_186      |    0    |    0    |
|          |      trunc_ln15_1_fu_190     |    0    |    0    |
|          |       trunc_ln16_fu_394      |    0    |    0    |
|          |      trunc_ln16_1_fu_408     |    0    |    0    |
|   trunc  |      trunc_ln16_2_fu_441     |    0    |    0    |
|          |      trunc_ln16_3_fu_454     |    0    |    0    |
|          |      trunc_ln16_6_fu_536     |    0    |    0    |
|          |      trunc_ln16_7_fu_549     |    0    |    0    |
|          |      trunc_ln16_4_fu_571     |    0    |    0    |
|          |      trunc_ln16_5_fu_584     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          tmp_fu_216          |    0    |    0    |
|          |         tmp_21_fu_230        |    0    |    0    |
| bitselect|         tmp_23_fu_317        |    0    |    0    |
|          |         tmp_24_fu_333        |    0    |    0    |
|          |         tmp_22_fu_474        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       and_ln16_1_fu_238      |    0    |    0    |
|bitconcatenate|       and_ln16_2_fu_325      |    0    |    0    |
|          |         and_ln_fu_377        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      lshr_ln16_4_fu_307      |    0    |    0    |
|partselect|        lshr_ln_fu_367        |    0    |    0    |
|          |      lshr_ln16_2_fu_422      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   3214  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln16_1_reg_771   |   32   |
|    add_ln16_2_reg_798   |   32   |
|    add_ln16_7_reg_734   |    9   |
|    and_ln16_1_reg_698   |    6   |
|    and_ln16_2_reg_744   |    6   |
| bucket_0_addr_2_reg_706 |    9   |
| bucket_0_addr_3_reg_781 |    9   |
|  bucket_0_addr_reg_688  |    9   |
| bucket_1_addr_2_reg_712 |    9   |
| bucket_1_addr_3_reg_787 |    9   |
|  bucket_1_addr_reg_693  |    9   |
|     i_0_load_reg_677    |   64   |
|       i_0_reg_652       |   64   |
|    icmp_ln14_reg_730    |    1   |
|   lshr_ln16_2_reg_766   |   54   |
|   lshr_ln16_4_reg_739   |   54   |
|         reg_164         |   64   |
|         reg_169         |   64   |
|      tmp_22_reg_777     |    1   |
|      tmp_24_reg_750     |    1   |
|     tmp_29_1_reg_793    |   32   |
|       tmp_reg_683       |    1   |
|trunc_ln15_2_read_reg_665|    9   |
|  trunc_ln_read_reg_659  |   10   |
|    xor_ln16_1_reg_760   |   64   |
|     xor_ln16_reg_724    |   64   |
|  zext_ln14_cast_reg_671 |   64   |
|   zext_ln16_14_reg_754  |   64   |
|   zext_ln16_7_reg_718   |   64   |
+-------------------------+--------+
|          Total          |   878  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   3  |   9  |   27   ||    13   |
| grp_access_fu_105 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_105 |  p2  |   5  |   0  |    0   ||    21   |
| grp_access_fu_122 |  p0  |   3  |   9  |   27   ||    13   |
| grp_access_fu_122 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_122 |  p2  |   5  |   0  |    0   ||    21   |
|      reg_164      |  p0  |   2  |  64  |   128  ||    9    |
|      reg_169      |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   566  || 6.86514 ||   104   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  3214  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   104  |
|  Register |    -   |   878  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   878  |  3318  |
+-----------+--------+--------+--------+
