#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 12 00:43:09 2021
# Process ID: 1584
# Current directory: C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.runs/synth_1
# Command line: vivado.exe -log RC5_Complete.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RC5_Complete.tcl
# Log file: C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.runs/synth_1/RC5_Complete.vds
# Journal file: C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RC5_Complete.tcl -notrace
Command: synth_design -top RC5_Complete -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8456 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 451.457 ; gain = 96.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RC5_Complete' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Complete.v:4]
INFO: [Synth 8-6157] synthesizing module 'RC5_KeyGen' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_KeyGen.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RC5_KeyGen' (1#1) [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_KeyGen.v:4]
INFO: [Synth 8-6157] synthesizing module 'RC5_Encoder' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Encoder.v:4]
WARNING: [Synth 8-5788] Register do_rdy_reg in module RC5_Encoder is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Encoder.v:75]
INFO: [Synth 8-6155] done synthesizing module 'RC5_Encoder' (2#1) [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Encoder.v:4]
INFO: [Synth 8-6157] synthesizing module 'RC5_Decoder' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:4]
WARNING: [Synth 8-5788] Register do_rdy_reg in module RC5_Decoder is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:80]
INFO: [Synth 8-6155] done synthesizing module 'RC5_Decoder' (3#1) [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RC5_Complete' (4#1) [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Complete.v:4]
WARNING: [Synth 8-3331] design RC5_Decoder has unconnected port key_rdy
WARNING: [Synth 8-3331] design RC5_Encoder has unconnected port key_rdy
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 508.457 ; gain = 153.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 508.457 ; gain = 153.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 508.457 ; gain = 153.551
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_reg' in module 'RC5_KeyGen'
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "l_arr_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_arr_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_arr_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_arr_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "j_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_arr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "l_arr_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_arr_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_arr_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_arr_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "j_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_arr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Encoder.v:184]
INFO: [Synth 8-802] inferred FSM for state register 's_reg' in module 'RC5_Encoder'
INFO: [Synth 8-5544] ROM "s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "do_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "do_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_reg' in module 'RC5_Decoder'
INFO: [Synth 8-5544] ROM "s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "do_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_reg' using encoding 'one-hot' in module 'RC5_KeyGen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_reg' using encoding 'one-hot' in module 'RC5_Encoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_reg' using encoding 'one-hot' in module 'RC5_Decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 581.867 ; gain = 226.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 34    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 41    
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 97    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RC5_Complete 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RC5_KeyGen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 36    
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module RC5_Encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module RC5_Decoder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_arr_tmp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3331] design RC5_Decoder has unconnected port key_rdy
WARNING: [Synth 8-3331] design RC5_Encoder has unconnected port key_rdy
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 767.051 ; gain = 412.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 767.051 ; gain = 412.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 767.051 ; gain = 412.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 767.051 ; gain = 412.145
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin KeyGen/j_cnt[0] with 1st driver pin 'KeyGen/j_cnt_reg[0]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_KeyGen.v:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin KeyGen/j_cnt[0] with 2nd driver pin 'KeyGen/j_cnt_reg[0]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_KeyGen.v:180]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin KeyGen/j_cnt[1] with 1st driver pin 'KeyGen/j_cnt_reg[1]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_KeyGen.v:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin KeyGen/j_cnt[1] with 2nd driver pin 'KeyGen/j_cnt_reg[1]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_KeyGen.v:180]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[31] with 1st driver pin 'Decoder/b_reg_reg[31]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[31] with 2nd driver pin 'Decoder/b_reg_reg[31]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[30] with 1st driver pin 'Decoder/b_reg_reg[30]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[30] with 2nd driver pin 'Decoder/b_reg_reg[30]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[29] with 1st driver pin 'Decoder/b_reg_reg[29]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[29] with 2nd driver pin 'Decoder/b_reg_reg[29]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[28] with 1st driver pin 'Decoder/b_reg_reg[28]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[28] with 2nd driver pin 'Decoder/b_reg_reg[28]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[27] with 1st driver pin 'Decoder/b_reg_reg[27]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[27] with 2nd driver pin 'Decoder/b_reg_reg[27]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[26] with 1st driver pin 'Decoder/b_reg_reg[26]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[26] with 2nd driver pin 'Decoder/b_reg_reg[26]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[25] with 1st driver pin 'Decoder/b_reg_reg[25]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[25] with 2nd driver pin 'Decoder/b_reg_reg[25]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[24] with 1st driver pin 'Decoder/b_reg_reg[24]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[24] with 2nd driver pin 'Decoder/b_reg_reg[24]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[23] with 1st driver pin 'Decoder/b_reg_reg[23]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[23] with 2nd driver pin 'Decoder/b_reg_reg[23]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[22] with 1st driver pin 'Decoder/b_reg_reg[22]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[22] with 2nd driver pin 'Decoder/b_reg_reg[22]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[21] with 1st driver pin 'Decoder/b_reg_reg[21]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[21] with 2nd driver pin 'Decoder/b_reg_reg[21]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[20] with 1st driver pin 'Decoder/b_reg_reg[20]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[20] with 2nd driver pin 'Decoder/b_reg_reg[20]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[19] with 1st driver pin 'Decoder/b_reg_reg[19]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[19] with 2nd driver pin 'Decoder/b_reg_reg[19]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[18] with 1st driver pin 'Decoder/b_reg_reg[18]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[18] with 2nd driver pin 'Decoder/b_reg_reg[18]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[17] with 1st driver pin 'Decoder/b_reg_reg[17]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[17] with 2nd driver pin 'Decoder/b_reg_reg[17]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[16] with 1st driver pin 'Decoder/b_reg_reg[16]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[16] with 2nd driver pin 'Decoder/b_reg_reg[16]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[15] with 1st driver pin 'Decoder/b_reg_reg[15]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[15] with 2nd driver pin 'Decoder/b_reg_reg[15]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[14] with 1st driver pin 'Decoder/b_reg_reg[14]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[14] with 2nd driver pin 'Decoder/b_reg_reg[14]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[13] with 1st driver pin 'Decoder/b_reg_reg[13]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[13] with 2nd driver pin 'Decoder/b_reg_reg[13]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[12] with 1st driver pin 'Decoder/b_reg_reg[12]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[12] with 2nd driver pin 'Decoder/b_reg_reg[12]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[11] with 1st driver pin 'Decoder/b_reg_reg[11]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[11] with 2nd driver pin 'Decoder/b_reg_reg[11]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[10] with 1st driver pin 'Decoder/b_reg_reg[10]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[10] with 2nd driver pin 'Decoder/b_reg_reg[10]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[9] with 1st driver pin 'Decoder/b_reg_reg[9]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[9] with 2nd driver pin 'Decoder/b_reg_reg[9]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[8] with 1st driver pin 'Decoder/b_reg_reg[8]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[8] with 2nd driver pin 'Decoder/b_reg_reg[8]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[7] with 1st driver pin 'Decoder/b_reg_reg[7]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[7] with 2nd driver pin 'Decoder/b_reg_reg[7]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[6] with 1st driver pin 'Decoder/b_reg_reg[6]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[6] with 2nd driver pin 'Decoder/b_reg_reg[6]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[5] with 1st driver pin 'Decoder/b_reg_reg[5]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[5] with 2nd driver pin 'Decoder/b_reg_reg[5]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[4] with 1st driver pin 'Decoder/b_reg_reg[4]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[4] with 2nd driver pin 'Decoder/b_reg_reg[4]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[3] with 1st driver pin 'Decoder/b_reg_reg[3]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[3] with 2nd driver pin 'Decoder/b_reg_reg[3]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[2] with 1st driver pin 'Decoder/b_reg_reg[2]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[2] with 2nd driver pin 'Decoder/b_reg_reg[2]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[1] with 1st driver pin 'Decoder/b_reg_reg[1]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[1] with 2nd driver pin 'Decoder/b_reg_reg[1]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[0] with 1st driver pin 'Decoder/b_reg_reg[0]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[0] with 2nd driver pin 'Decoder/b_reg_reg[0]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[63] with 1st driver pin 'Decoder/a_reg_reg[31]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[63] with 2nd driver pin 'Decoder/a_reg_reg[31]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[62] with 1st driver pin 'Decoder/a_reg_reg[30]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[62] with 2nd driver pin 'Decoder/a_reg_reg[30]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[61] with 1st driver pin 'Decoder/a_reg_reg[29]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[61] with 2nd driver pin 'Decoder/a_reg_reg[29]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[60] with 1st driver pin 'Decoder/a_reg_reg[28]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[60] with 2nd driver pin 'Decoder/a_reg_reg[28]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[59] with 1st driver pin 'Decoder/a_reg_reg[27]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[59] with 2nd driver pin 'Decoder/a_reg_reg[27]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[58] with 1st driver pin 'Decoder/a_reg_reg[26]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[58] with 2nd driver pin 'Decoder/a_reg_reg[26]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[57] with 1st driver pin 'Decoder/a_reg_reg[25]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[57] with 2nd driver pin 'Decoder/a_reg_reg[25]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[56] with 1st driver pin 'Decoder/a_reg_reg[24]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[56] with 2nd driver pin 'Decoder/a_reg_reg[24]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[55] with 1st driver pin 'Decoder/a_reg_reg[23]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[55] with 2nd driver pin 'Decoder/a_reg_reg[23]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[54] with 1st driver pin 'Decoder/a_reg_reg[22]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[54] with 2nd driver pin 'Decoder/a_reg_reg[22]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[53] with 1st driver pin 'Decoder/a_reg_reg[21]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[53] with 2nd driver pin 'Decoder/a_reg_reg[21]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[52] with 1st driver pin 'Decoder/a_reg_reg[20]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[52] with 2nd driver pin 'Decoder/a_reg_reg[20]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[51] with 1st driver pin 'Decoder/a_reg_reg[19]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[51] with 2nd driver pin 'Decoder/a_reg_reg[19]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[50] with 1st driver pin 'Decoder/a_reg_reg[18]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[50] with 2nd driver pin 'Decoder/a_reg_reg[18]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[49] with 1st driver pin 'Decoder/a_reg_reg[17]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[49] with 2nd driver pin 'Decoder/a_reg_reg[17]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[48] with 1st driver pin 'Decoder/a_reg_reg[16]__0/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:74]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin de_do[48] with 2nd driver pin 'Decoder/a_reg_reg[16]/Q' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.srcs/sources_1/new/RC5_Decoder.v:98]
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       66|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 767.051 ; gain = 412.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 767.051 ; gain = 412.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 767.051 ; gain = 412.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 767.051 ; gain = 412.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 767.051 ; gain = 412.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    80|
|3     |LUT1   |    17|
|4     |LUT2   |   242|
|5     |LUT3   |   267|
|6     |LUT4   |   135|
|7     |LUT5   |   247|
|8     |LUT6   |  1177|
|9     |MUXF7  |    80|
|10    |FDCE   |   767|
|11    |FDPE   |   422|
|12    |FDRE   |    68|
|13    |IBUF   |   197|
|14    |OBUF   |    66|
+------+-------+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            |  3766|
|2     |  Decoder |RC5_Decoder |   246|
|3     |  Encoder |RC5_Encoder |   423|
|4     |  KeyGen  |RC5_KeyGen  |  2831|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 767.051 ; gain = 412.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 132 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 767.051 ; gain = 412.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 767.051 ; gain = 412.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 782.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 6 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 782.375 ; gain = 439.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 782.375 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Homeworks/Homework_5/Homework_5_Vivado/Homework_5_Vivado.runs/synth_1/RC5_Complete.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RC5_Complete_utilization_synth.rpt -pb RC5_Complete_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 12 00:43:56 2021...
