
rvip_pcmap.h,2842
#define __RVIP_PCMAP_H__86,2918
#define ADRSPC_K0BASE 92,3042
#define ADRSPC_K0SIZE 93,3081
#define ADRSPC_K1BASE 94,3120
#define ADRSPC_K1SIZE 95,3159
#define ADRSPC_KSBASE 96,3198
#define ADRSPC_KSSIZE 97,3237
#define ADRSPC_K3BASE 98,3276
#define ADRSPC_K3SIZE 99,3315
#define ADRSPC_KUBASE 100,3354
#define ADRSPC_KUSIZE 101,3393
#define KSEG_MSB_ADDR 102,3432
#define ADRSPC_SRAM_HEAP	107,3522
#define ADRSPC_SRAM_END	108,3583
#define ADRSPC_LOW_SRAM	109,3642
#define ADRSPC_RAM	110,3706
#define ADRSPC_CBUS	111,3759
#define ADRSPC_PMAC	112,3816
#define ADRSPC_PCI_IO	113,3874
#define ADRSPC_PCI_TYPE1	114,3927
#define ADRSPC_PCI_IDSEL0	115,3987
#define ADRSPC_PCI_IDSEL1	116,4051
#define ADRSPC_NEV_ASIC	117,4115
#define ADRSPC_DBUS	118,4169
#define ADRSPC_DMA	119,4222
#define ADRSPC_DRAM_WBERR	120,4280
#define ADRSPC_SHMEM_WBERR	122,4376
#define ADRSPC_IO_WBERR	124,4477
#define ADRSPC_PROM	126,4570
#define ADRSPC_PCIBAY_0	131,4666
#define ADRSPC_PCIBAY_1	132,4721
#define ADRSPC_PCIBAY_0_MM	137,4817
#define ADRSPC_PCIBAY_1_MM	138,4874
#define PCIMEM_VIRT_BASE_ADDR	143,4965
#define PCIMEM_UNC_OFS	144,5038
#define PCIMEM_CWT_OFS	145,5103
#define PCIMEM_CWB_OFS	146,5163
#define PCIMEM_CACHE_MASK 147,5223
#define PCIMEM_L_E_OFS	148,5300
#define ADRSPC_PCIMEM	153,5438
#define ADRSPC_PCIMEM_CWT 158,5560
#define CONVERT_PARTICLE_ADDR(CONVERT_PARTICLE_ADDR160,5632
#define LVL2_CACHE_TAGLINES_10	165,5747
#define PHY_TO_KSEG1(PHY_TO_KSEG1173,5983
#define PHY_TO_KSEG0(PHY_TO_KSEG0174,6027
#define PHY_ADDR(PHY_ADDR175,6071
#define ROM_OFFSET(ROM_OFFSET176,6115
#define KSEG1_TO_KSEG0(KSEG1_TO_KSEG0177,6159
#define MON_INIT_SP 182,6259
#define MON_FREE_MEM 183,6307
#define PHY_ADRSPC_PCI_TYPE1	188,6401
#define PHY_ADRSPC_PCI_IDSEL1	189,6465
#define PHY_ADRSPC_PCI_IDSEL0	190,6533
#define PHY_ADRSPC_PMAC	191,6601
#define PHY_ADRSPC_PCI_IO	192,6659
#define PHY_ADRSPC_PCIBAY_0	193,6715
#define PHY_ADRSPC_PCIBAY_1	194,6773
#define PA_PCI_IO_LIMIT 196,6832
#define PHY_ADRSPC_LOW_SRAM	198,6903
#define PHY_ADRSPC_RAM	199,6958
#define PHY_ADRSPC_CBUS	200,7017
#define PHY_ADRSPC_NEV_ASIC	201,7071
#define PHY_ADRSPC_DBUS	202,7128
#define PHY_ADRSPC_DRAM_WBERR	203,7185
#define PHY_ADRSPC_SHMEM_WBERR	204,7253
#define PHY_ADRSPC_IO_WBERR	205,7326
#define PHY_ADRSPC_PROM	206,7390
#define PHY_ADRSPC_PCIMEM	208,7447
#define PHY_ADRSPC_MMIO_BASE	210,7512
#define PHY_ADRSPC_DMA	215,7615
#define PCI_MEMMAPPED_IO_BAY0	220,7732
#define PCI_MEMMAPPED_IO_BAY1	221,7804
#define PHY_ADRSPC_MM_BAY0	226,7947
#define PHY_ADRSPC_MM_BAY1	227,8021
#define MON_TIMER_VAL_20MS 233,8228
#define PCI_BAY_SEPARATION 238,8315
#define PCI_DEV_IO_MAPPED_IO_SEPARATION 239,8392
#define PCI_DEV_MEM_MAPPED_IO_SEPARATION 240,8471
#define PCI_PA_DEVICE_BASE_OFFSET 241,8551
