;redcode
;assert 1
	SPL 0, <-22
	CMP -205, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @27, 0
	DAT <300, #90
	JMN 0, <792
	DJN -1, @-20
	SPL 0, <792
	SUB @121, <553
	CMP @121, 103
	CMP @121, 203
	JMZ 30, 9
	JMN 0, <792
	JMN 0, <792
	SUB -100, <-100
	JMN 0, <792
	SPL 0, <4
	DJN 30, 9
	DJN 30, 9
	SUB -150, -300
	JMN 0, -75
	SLT 215, 30
	SPL <0, <4
	SLT 20, <12
	DJN 12, #10
	JMN 12, #10
	SUB @13, 0
	SUB 72, 200
	SPL 0, <4
	JMZ 30, 9
	JMZ 30, 9
	JMN 0, <4
	JMN 0, <4
	JMN @12, #200
	JMP @250, @1
	JMZ 30, 89
	SUB <5, @1
	SUB -205, <-128
	SUB 3, @221
	CMP 3, @221
	JMN <0, 3
	SLT 30, 9
	JMN @12, #200
	ADD 210, 31
	SUB @121, 103
	ADD 210, 31
	JMN <0, 3
	JMN 0, 291
