++++++++++
mem_tmp1801
addr_width: 3
val_width: 8
reg_list: reg_tmp2169/8R reg_tmp2183/8R reg_tmp2166/8R reg_tmp2153/8R reg_tmp2143/8R reg_tmp2177/8R reg_tmp2158/8R reg_tmp2186/8R 
enable: tmp1801/1W
write_address: tmp1737/1W tmp1835/1W tmp1775/1W 
write_port: producer_data_in[5]/1I producer_data_in[6]/1I producer_data_in[1]/1I producer_data_in[7]/1I producer_data_in[0]/1I producer_data_in[4]/1I producer_data_in[2]/1I producer_data_in[3]/1I 
read_port: 
----------
eval/pyrtl/fifo 0.1179201602935791
