

================================================================
== Synthesis Summary Report of 'wr_data_dir_adv'
================================================================
+ General Information: 
    * Date:           Sat Sep  2 15:30:17 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        wr_data_dir_adv
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |      Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |           |           |     |
    |      & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ wr_data_dir_adv  |     -|  0.24|        4|  24.000|         -|        1|     -|       yes|     -|  1 (~0%)|  1100 (1%)|  1057 (1%)|    -|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+----------------+------------+---------------+--------+----------+
| Interface      | Data Width | Address Width | Offset | Register |
+----------------+------------+---------------+--------+----------+
| s_axi_Axi_lite | 32         | 7             | 16     | 0        |
+----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+----------------+---------------------+--------+-------+--------+----------------------------------+-------------------------+
| Interface      | Register            | Offset | Width | Access | Description                      | Bit Fields              |
+----------------+---------------------+--------+-------+--------+----------------------------------+-------------------------+
| s_axi_Axi_lite | base_addr_0         | 0x10   | 32    | W      | Data signal of base_addr_0       |                         |
| s_axi_Axi_lite | base_addr_1         | 0x18   | 32    | W      | Data signal of base_addr_1       |                         |
| s_axi_Axi_lite | base_addr_2         | 0x20   | 32    | W      | Data signal of base_addr_2       |                         |
| s_axi_Axi_lite | base_addr_3         | 0x28   | 32    | W      | Data signal of base_addr_3       |                         |
| s_axi_Axi_lite | width_img           | 0x30   | 32    | W      | Data signal of width_img         |                         |
| s_axi_Axi_lite | total_size          | 0x38   | 32    | W      | Data signal of total_size        |                         |
| s_axi_Axi_lite | processed_elem      | 0x40   | 32    | R      | Data signal of processed_elem    |                         |
| s_axi_Axi_lite | processed_elem_ctrl | 0x44   | 32    | R      | Control signal of processed_elem | 0=processed_elem_ap_vld |
+----------------+---------------------+--------+-------+--------+----------------------------------+-------------------------+

* AXIS
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| s_data    | out       | both          | 32    |       |     |       |       | 1      |       |       | 1      |
| s_dir     | out       | both          | 32    |       |     |       |       | 1      |       |       | 1      |
| strm_in   | in        | both          | 64    | 1     | 1   | 8     | 1     | 1      | 8     | 1     | 1      |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| completed | ap_none | out       | 1        |
| frame_ptr | ap_none | in        | 2        |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+---------------------------------------------+
| Argument       | Direction | Datatype                                    |
+----------------+-----------+---------------------------------------------+
| strm_in        | in        | stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>& |
| s_dir          | out       | unsigned int&                               |
| s_data         | out       | unsigned int&                               |
| base_addr_0    | in        | ap_uint<32>                                 |
| base_addr_1    | in        | ap_uint<32>                                 |
| base_addr_2    | in        | ap_uint<32>                                 |
| base_addr_3    | in        | ap_uint<32>                                 |
| frame_ptr      | in        | ap_uint<2>                                  |
| width_img      | in        | unsigned int                                |
| total_size     | in        | unsigned int                                |
| completed      | out       | bool&                                       |
| processed_elem | out       | unsigned int&                               |
+----------------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+----------------+----------------+-----------+-----------------------------------------------+
| Argument       | HW Interface   | HW Type   | HW Info                                       |
+----------------+----------------+-----------+-----------------------------------------------+
| strm_in        | strm_in        | interface |                                               |
| s_dir          | s_dir          | interface |                                               |
| s_data         | s_data         | interface |                                               |
| base_addr_0    | s_axi_Axi_lite | register  | name=base_addr_0 offset=0x10 range=32         |
| base_addr_1    | s_axi_Axi_lite | register  | name=base_addr_1 offset=0x18 range=32         |
| base_addr_2    | s_axi_Axi_lite | register  | name=base_addr_2 offset=0x20 range=32         |
| base_addr_3    | s_axi_Axi_lite | register  | name=base_addr_3 offset=0x28 range=32         |
| frame_ptr      | frame_ptr      | port      |                                               |
| width_img      | s_axi_Axi_lite | register  | name=width_img offset=0x30 range=32           |
| total_size     | s_axi_Axi_lite | register  | name=total_size offset=0x38 range=32          |
| completed      | completed      | port      |                                               |
| processed_elem | s_axi_Axi_lite | register  | name=processed_elem offset=0x40 range=32      |
| processed_elem | s_axi_Axi_lite | register  | name=processed_elem_ctrl offset=0x44 range=32 |
+----------------+----------------+-----------+-----------------------------------------------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                  | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------------------------+-----+--------+----------+-----+--------+---------+
| + wr_data_dir_adv                     | 1   |        |          |     |        |         |
|   mac_muladd_12ns_11ns_11ns_22_4_1_U1 | 1   |        | mul_ln76 | mul | dsp48  | 3       |
|   mac_muladd_12ns_11ns_11ns_22_4_1_U1 | 1   |        | add_ln76 | add | dsp48  | 3       |
|   add_ln87_fu_308_p2                  | -   |        | add_ln87 | add | fabric | 0       |
|   add_ln90_fu_465_p2                  | -   |        | add_ln90 | add | fabric | 0       |
+---------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------+----------------------------------------------------------------------+
| Type      | Options                                       | Location                                                             |
+-----------+-----------------------------------------------+----------------------------------------------------------------------+
| interface | axis register both port=strm_in               | ../hls_src/wr_data_dir_adv.cpp:35 in wr_data_dir_adv, strm_in        |
| interface | axis register port=s_data                     | ../hls_src/wr_data_dir_adv.cpp:36 in wr_data_dir_adv, s_data         |
| interface | axis register port=s_dir                      | ../hls_src/wr_data_dir_adv.cpp:37 in wr_data_dir_adv, s_dir          |
| interface | s_axilite port=base_addr_0 bundle=Axi_lite    | ../hls_src/wr_data_dir_adv.cpp:38 in wr_data_dir_adv, base_addr_0    |
| interface | s_axilite port=base_addr_1 bundle=Axi_lite    | ../hls_src/wr_data_dir_adv.cpp:39 in wr_data_dir_adv, base_addr_1    |
| interface | s_axilite port=base_addr_2 bundle=Axi_lite    | ../hls_src/wr_data_dir_adv.cpp:40 in wr_data_dir_adv, base_addr_2    |
| interface | s_axilite port=base_addr_3 bundle=Axi_lite    | ../hls_src/wr_data_dir_adv.cpp:41 in wr_data_dir_adv, base_addr_3    |
| interface | s_axilite port=processed_elem bundle=Axi_lite | ../hls_src/wr_data_dir_adv.cpp:42 in wr_data_dir_adv, processed_elem |
| interface | s_axilite port=width_img bundle=Axi_lite      | ../hls_src/wr_data_dir_adv.cpp:43 in wr_data_dir_adv, width_img      |
| interface | s_axilite port=total_size bundle=Axi_lite     | ../hls_src/wr_data_dir_adv.cpp:44 in wr_data_dir_adv, total_size     |
| interface | ap_none port=completed                        | ../hls_src/wr_data_dir_adv.cpp:45 in wr_data_dir_adv, completed      |
| interface | ap_ctrl_none port=return                      | ../hls_src/wr_data_dir_adv.cpp:46 in wr_data_dir_adv, return         |
| pipeline  | II=1                                          | ../hls_src/wr_data_dir_adv.cpp:59 in wr_data_dir_adv                 |
+-----------+-----------------------------------------------+----------------------------------------------------------------------+


