//
// Copyright (c) Microsoft. All rights reserved.
// Licensed under the MIT license. See LICENSE file in the project root for full license information.
//

/*****************************************************************************/
#ifndef _TARGET_H_
#define _TARGET_H_

// Inform includers that we're in a context in which a target has been set.
#if defined(_TARGET_X86_) || defined(_TARGET_AMD64_) || defined(_TARGET_ARM_)
#define _TARGET_SET_
#endif

// If the UNIX_AMD64_ABI is defined make sure that _TARGET_AMD64_ is also defined.
#if defined(UNIX_AMD64_ABI)
#if !defined(_TARGET_AMD64_)
#error When UNIX_AMD64_ABI is defined you must define _TARGET_AMD64_ defined as well.
#endif
#endif

/*****************************************************************************/
// The following are intended to capture only those #defines that cannot be replaced
// with static const members of Target
#if defined(_TARGET_X86_) && defined(LEGACY_BACKEND)
  #define REGMASK_BITS    8 // number of bits used to represent register mask
#elif defined(_TARGET_XARCH_)
  #define REGMASK_BITS    32 

#elif defined(_TARGET_ARM_)
  #define REGMASK_BITS    64

#elif defined(_TARGET_ARM64_)
  #define REGMASK_BITS    64

#else
  #error Unsupported or unset target architecture
#endif

/*****************************************************************************/

#if defined(_TARGET_ARM_)
DECLARE_TYPED_ENUM(_regNumber_enum, unsigned)
{
    #define REGDEF(name, rnum, mask, sname)  REG_##name = rnum,
    #define REGALIAS(alias, realname)        REG_##alias = REG_##realname,
    #include "register.h"

    REG_COUNT,
    REG_NA = REG_COUNT,
    ACTUAL_REG_COUNT = REG_COUNT-1 // everything but REG_STK (only real regs)
}
END_DECLARE_TYPED_ENUM(_regNumber_enum, unsigned)

DECLARE_TYPED_ENUM(_regMask_enum, unsigned __int64)
{
    RBM_NONE = 0,
    #define REGDEF(name, rnum, mask, sname)  RBM_##name = mask,
    #define REGALIAS(alias, realname)        RBM_##alias = RBM_##realname,
    #include "register.h"
}
END_DECLARE_TYPED_ENUM(_regMask_enum, unsigned __int64)

#elif defined(_TARGET_ARM64_)

DECLARE_TYPED_ENUM(_regNumber_enum, unsigned)
{
    #define REGDEF(name, rnum, mask, xname, wname)  REG_##name = rnum,
    #define REGALIAS(alias, realname)        REG_##alias = REG_##realname,
    #include "register.h"

    REG_COUNT,
    REG_NA = REG_COUNT,
    ACTUAL_REG_COUNT = REG_COUNT-1 // everything but REG_STK (only real regs)
}
END_DECLARE_TYPED_ENUM(_regNumber_enum, unsigned)

DECLARE_TYPED_ENUM(_regMask_enum, unsigned __int64)
{
    RBM_NONE = 0,
    #define REGDEF(name, rnum, mask, xname, wname)  RBM_##name = mask,
    #define REGALIAS(alias, realname)        RBM_##alias = RBM_##realname,
    #include "register.h"
}
END_DECLARE_TYPED_ENUM(_regMask_enum, unsigned __int64)

#elif defined(_TARGET_AMD64_)

DECLARE_TYPED_ENUM(_regNumber_enum, unsigned)
{
    #define REGDEF(name, rnum, mask, sname)  REG_##name = rnum,
    #define REGALIAS(alias, realname)        REG_##alias = REG_##realname,
    #include "register.h"

    REG_COUNT,
    REG_NA = REG_COUNT,
    ACTUAL_REG_COUNT = REG_COUNT-1 // everything but REG_STK (only real regs)
}
END_DECLARE_TYPED_ENUM(_regNumber_enum, unsigned)

DECLARE_TYPED_ENUM(_regMask_enum, unsigned)
{
    RBM_NONE = 0,

    #define REGDEF(name, rnum, mask, sname)  RBM_##name = mask,
    #define REGALIAS(alias, realname)        RBM_##alias = RBM_##realname,
    #include "register.h"
}
END_DECLARE_TYPED_ENUM(_regMask_enum, unsigned)

#elif defined(_TARGET_X86_)

#ifndef LEGACY_BACKEND
DECLARE_TYPED_ENUM(_regNumber_enum, unsigned)
{
    #define REGDEF(name, rnum, mask, sname)  REG_##name = rnum,
    #define REGALIAS(alias, realname)        REG_##alias = REG_##realname,
    #include "register.h"

    REG_COUNT,
    REG_NA = REG_COUNT,
    ACTUAL_REG_COUNT = REG_COUNT-1 // everything but REG_STK (only real regs)
}
END_DECLARE_TYPED_ENUM(_regNumber_enum, unsigned)

DECLARE_TYPED_ENUM(_regMask_enum, unsigned)
{
    RBM_NONE = 0,

    #define REGDEF(name, rnum, mask, sname)  RBM_##name = mask,
    #define REGALIAS(alias, realname)        RBM_##alias = RBM_##realname,
    #include "register.h"
}
END_DECLARE_TYPED_ENUM(_regMask_enum, unsigned)
#else // LEGACY_BACKEND
DECLARE_TYPED_ENUM(_regNumber_enum, unsigned)
{
    #define REGDEF(name, rnum, mask, sname)  REG_##name = rnum,
    #define REGALIAS(alias, realname)        REG_##alias = REG_##realname,
    #include "register.h"

    REG_COUNT,
    REG_NA = REG_COUNT,
    ACTUAL_REG_COUNT = REG_COUNT-1, // everything but REG_STK (only real regs)
    
    #define REGDEF(name, rnum, mask, sname)  REG_##name = rnum,
    #include "registerfp.h"

    REG_FPCOUNT,
    REG_FPNONE = REG_FPCOUNT,

    #define REGDEF(name, rnum, mask, sname)  REG_##name = rnum,
    #include "registerxmm.h"

    REG_XMMCOUNT
}
END_DECLARE_TYPED_ENUM(_regNumber_enum, unsigned)

DECLARE_TYPED_ENUM(_regMask_enum, unsigned)
{
    RBM_NONE = 0,

    #define REGDEF(name, rnum, mask, sname)  RBM_##name = mask,
    #define REGALIAS(alias, realname)        RBM_##alias = RBM_##realname,
    #include "register.h"

    #define REGDEF(name, rnum, mask, sname)  RBM_##name = mask,
    #include "registerfp.h"

    #define REGDEF(name, rnum, mask, sname)  RBM_##name = mask,
    #include "registerxmm.h"
}
END_DECLARE_TYPED_ENUM(_regMask_enum, unsigned)

#endif // LEGACY_BACKEND
#else
#error Unsupported target architecture
#endif

/* The following are used to hold 'long' (64-bit integer) operands */

/*
    The following yield the number of bits and the mask of a register
    number in a register pair.
 */

#ifdef _TARGET_ARM_
#define REG_PAIR_NBITS          6
#else
#define REG_PAIR_NBITS          4
#endif
#define REG_PAIR_NMASK          ((1<<REG_PAIR_NBITS)-1)

#ifdef DEBUG
// Under DEBUG, we want to make sure that code doesn't accidentally confuse a reg pair value
// with a simple register number. Thus, we offset the reg pair numbers so they are distinct
// from all register numbers. Note that this increases the minimum size of a regPairNoSmall
// type due to the additional bits used for this offset.
#define REG_PAIR_FIRST          (7 << REG_PAIR_NBITS)
#define REG_PAIR_NBITS_DEBUG    (REG_PAIR_NBITS + 3) // extra bits needed by the debug shifting (3 instead of 0 because we shift "7", not "1", above).
C_ASSERT(REG_COUNT < REG_PAIR_FIRST); // make sure the register numbers (including REG_NA, ignoring fp/xmm regs on x86/x64) are distinct from the pair numbers
#else
#define REG_PAIR_FIRST          0
#endif

DECLARE_TYPED_ENUM(_regPairNo_enum, unsigned)
{
    #define PAIRDEF(rlo,rhi)    REG_PAIR_##rlo##rhi = REG_##rlo + (REG_##rhi << REG_PAIR_NBITS) + REG_PAIR_FIRST,
    #include "regpair.h"

    REG_PAIR_LAST  = (REG_COUNT - 1) + ((REG_COUNT - 1) << REG_PAIR_NBITS) + REG_PAIR_FIRST,

    REG_PAIR_NONE  = REG_PAIR_LAST + 1
}
END_DECLARE_TYPED_ENUM(_regPairNo_enum, unsigned)

enum regPairMask
{
    #define PAIRDEF(rlo,rhi)    RBM_PAIR_##rlo##rhi = (RBM_##rlo|RBM_##rhi),
    #include "regpair.h"
};


/*****************************************************************************/

// TODO-Cleanup: The types defined below are mildly confusing: why are there both?
// regMaskSmall is large enough to represent the entire set of registers.
// If regMaskSmall is smaller than a "natural" integer type, regMaskTP is wider, based
// on a belief by the original authors of the JIT that in some situations it is more
// efficient to have the wider representation.  This belief should be tested, and if it
// is false, then we should coalesce these two types into one (the Small width, probably).
// In any case, we believe that is OK to freely cast between these types; no information will
// be lost.

#ifdef _TARGET_ARMARCH_
typedef unsigned __int64        regMaskTP;
#else
typedef unsigned                regMaskTP;
#endif

#if REGMASK_BITS == 8
typedef unsigned char           regMaskSmall;
#define REG_MASK_INT_FMT        "%02X"
#define REG_MASK_ALL_FMT        "%02X"
#elif REGMASK_BITS == 16
typedef unsigned short          regMaskSmall;
#define REG_MASK_INT_FMT        "%04X"
#define REG_MASK_ALL_FMT        "%04X"
#elif REGMASK_BITS == 32
typedef unsigned                regMaskSmall;
#define REG_MASK_INT_FMT        "%08X"
#define REG_MASK_ALL_FMT        "%08X"
#else
typedef unsigned __int64        regMaskSmall;
#define REG_MASK_INT_FMT        "%04llX"
#define REG_MASK_ALL_FMT        "%016llX"
#endif

typedef _regNumber_enum         regNumber;
typedef _regPairNo_enum         regPairNo;

// LSRA currently converts freely between regNumber and regPairNo, so make sure they are the same size.
C_ASSERT(sizeof(regPairNo) == sizeof(regNumber));

typedef unsigned char           regNumberSmall;

#ifdef DEBUG

// Under DEBUG, we shift the reg pair numbers to be independent of the regNumber range,
// so we need additional bits. See the definition of REG_PAIR_FIRST for details.

#if ((2 * REG_PAIR_NBITS) + REG_PAIR_NBITS_DEBUG) <= 16
C_ASSERT(((2 * REG_PAIR_NBITS) + REG_PAIR_NBITS_DEBUG) > 8); // assert that nobody fits in 8 bits
typedef unsigned short          regPairNoSmall; // x86/x64: need 15 bits
#else
C_ASSERT(((2 * REG_PAIR_NBITS) + REG_PAIR_NBITS_DEBUG) <= 32);
typedef unsigned                regPairNoSmall; // arm: need 21 bits
#endif

#else // DEBUG

#if (2 * REG_PAIR_NBITS) <= 8
typedef unsigned char           regPairNoSmall; // x86/x64: need 8 bits
#else
C_ASSERT((2 * REG_PAIR_NBITS) <= 16); // assert that nobody needs more than 16 bits
typedef unsigned short          regPairNoSmall; // arm: need 12 bits
#endif

#endif // DEBUG

/*****************************************************************************/

#define LEA_AVAILABLE           1
#define SCALED_ADDR_MODES       1

/*****************************************************************************/

#ifdef  DEBUG
#define DSP_SRC_OPER_LEFT       0
#define DSP_SRC_OPER_RIGHT      1
#define DSP_DST_OPER_LEFT       1
#define DSP_DST_OPER_RIGHT      0
#endif

/*****************************************************************************/

// The pseudorandom nop insertion is not necessary for current CoreCLR scenarios
// #if defined(FEATURE_CORECLR) && !defined(_TARGET_ARM_)
// #define PSEUDORANDOM_NOP_INSERTION
// #endif

/*****************************************************************************/

#define VALNUM_CSE_ENABLED      1

/*****************************************************************************/

#if defined(_TARGET_X86_)

  #define CPU_LOAD_STORE_ARCH      0
  #define CPU_LONG_USES_REGPAIR    1
  #define CPU_HAS_FP_SUPPORT       1
  #define ROUND_FLOAT              1       // round intermed float expression results
  #define CPU_HAS_BYTE_REGS        1
  #define CPU_USES_BLOCK_MOVE      1 

#ifndef LEGACY_BACKEND
  // TODO-CQ: Fine tune the following xxBlk threshold values:

#define CPBLK_MOVS_LIMIT         16      // When generating code for CpBlk, this is the buffer size 
                                           // threshold to stop generating rep movs and switch to the helper call.
                                           // NOTE: Using rep movs is currently disabled since we found it has bad performance
                                           //       on pre-Ivy Bridge hardware.
                                           
  #define CPBLK_UNROLL_LIMIT       64      // Upper bound to let the code generator to loop unroll CpBlk.
  #define INITBLK_STOS_LIMIT       64      // When generating code for InitBlk, this is the buffer size 
                                           // NOTE: Using rep stos is currently disabled since we found it has bad performance
                                           //       on pre-Ivy Bridge hardware.
                                           // threshold to stop generating rep movs and switch to the helper call.
  #define INITBLK_UNROLL_LIMIT     128     // Upper bound to let the code generator to loop unroll InitBlk.
  #define CPOBJ_NONGC_SLOTS_LIMIT  4       // For CpObj code generation, this is the the threshold of the number 
                                           // of contiguous non-gc slots that trigger generating rep movsq instead of 
                                           // sequences of movsq instructions

                                           // The way we're currently disabling rep movs/stos is by setting a limit less than
                                           // its unrolling counterparts.  When lower takes the decision on which one to make it
                                           // always asks for the unrolling limit first so you can say the JIT 'favors' unrolling.
                                           // Setting the limit to something lower than that makes lower to never consider it.

#endif // !LEGACY_BACKEND


  #define FEATURE_WRITE_BARRIER    1       // Generate the proper WriteBarrier calls for GC
  #define FEATURE_FIXED_OUT_ARGS   0       // X86 uses push instructions to pass args
  #define FEATURE_STRUCTPROMOTE    1       // JIT Optimization to promote fields of structs into registers
  #define FEATURE_FASTTAILCALL     0       // Tail calls made as epilog+jmp
  #define FEATURE_TAILCALL_OPT     0       // opportunistic Tail calls (without ".tail" prefix) made as fast tail calls.
  #define FEATURE_SET_FLAGS        0       // Set to true to force the JIT to mark the trees with GTF_SET_FLAGS when the flags need to be set
#ifdef FEATURE_USE_ASM_GC_WRITE_BARRIERS
  #define NOGC_WRITE_BARRIERS      1       // We have specialized WriteBarrier JIT Helpers that DO-NOT trash the RBM_CALLEE_TRASH registers
#else
  #define NOGC_WRITE_BARRIERS      0       // Do not modify this -- modify the definition above.  (If we're not using ASM barriers we definitely don't have NOGC barriers).
#endif
  #define USER_ARGS_COME_LAST      0
  #define EMIT_TRACK_STACK_DEPTH   1
  #define TARGET_POINTER_SIZE      4       // equal to sizeof(void*) and the managed pointer size in bytes for this target
  #define FEATURE_EH               1       // To aid platform bring-up, eliminate exceptional EH clauses (catch, filter, filter-handler, fault) and directly execute 'finally' clauses.
  #define FEATURE_EH_FUNCLETS      0
  #define FEATURE_EH_CALLFINALLY_THUNKS 0  // Generate call-to-finally code in "thunks" in the enclosing EH region, protected by "cloned finally" clauses.
#ifndef LEGACY_BACKEND
  #define FEATURE_STACK_FP_X87     0
#else // LEGACY_BACKEND
  #define FEATURE_STACK_FP_X87     1       // Use flat register file model    
#endif // LEGACY_BACKEND
  #define FEATURE_X87_DOUBLES      (1-VALNUM_CSE_ENABLED)       // FP tree temps always use x87 doubles (when 1) or can be double or float (when 0)
  #define ETW_EBP_FRAMED           1       // if 1 we cannot use EBP as a scratch register and must create EBP based frames for most methods
  #define CSE_CONSTS               1       // Enable if we want to CSE constants

#ifndef LEGACY_BACKEND
  // The following defines are useful for iterating a regNumber
  #define REG_FIRST                REG_EAX
  #define REG_INT_FIRST            REG_EAX
  #define REG_INT_LAST             REG_EDI
  #define REG_INT_COUNT            (REG_INT_LAST - REG_INT_FIRST + 1)
  #define REG_NEXT(reg)           ((regNumber)((unsigned)(reg) + 1))
  #define REG_PREV(reg)           ((regNumber)((unsigned)(reg) - 1))

  #define REG_FP_FIRST             REG_XMM0
  #define REG_FP_LAST              REG_XMM15
  #define FIRST_FP_ARGREG          REG_XMM0
  #define LAST_FP_ARGREG           REG_XMM3
  #define REG_FLTARG_0             REG_XMM0
  #define REG_FLTARG_1             REG_XMM1
  #define REG_FLTARG_2             REG_XMM2
  #define REG_FLTARG_3             REG_XMM3

  #define RBM_FLTARG_0             RBM_XMM0
  #define RBM_FLTARG_1             RBM_XMM1
  #define RBM_FLTARG_2             RBM_XMM2
  #define RBM_FLTARG_3             RBM_XMM3

  #define RBM_FLTARG_REGS         (RBM_FLTARG_0|RBM_FLTARG_1|RBM_FLTARG_2|RBM_FLTARG_3)

  #define RBM_ALLFLOAT            (RBM_XMM0 | RBM_XMM1 | RBM_XMM2 | RBM_XMM3 | RBM_XMM4 | RBM_XMM5 | RBM_XMM6 | RBM_XMM7)
  #define RBM_ALLDOUBLE            RBM_ALLFLOAT
  #define RBM_FLT_CALLEE_SAVED    (RBM_XMM6|RBM_XMM7)
  #define RBM_FLT_CALLEE_TRASH    (RBM_XMM0|RBM_XMM1|RBM_XMM2|RBM_XMM3|RBM_XMM4|RBM_XMM5)
  #define REG_VAR_ORDER_FLT        REG_XMM0, REG_XMM1, REG_XMM2, REG_XMM3, REG_XMM4, REG_XMM5, REG_XMM6, REG_XMM7

  #define REG_FLT_CALLEE_SAVED_FIRST   REG_XMM6
  #define REG_FLT_CALLEE_SAVED_LAST    REG_XMM7

  #define XMM_REGSIZE_BYTES        16      // XMM register size in bytes
  #define YMM_REGSIZE_BYTES        32      // YMM register size in bytes

  #define REGNUM_BITS              6       // number of bits in a REG_*
  #define TINY_REGNUM_BITS         6       // number used in a tiny instrdesc (same)

#else // LEGACY_BACKEND
  #define FEATURE_FP_REGALLOC      0       // Enabled if RegAlloc is used to enregister Floating Point LclVars      

  #define FP_STK_SIZE              8
  #define RBM_ALLFLOAT            (RBM_FPV0 | RBM_FPV1 | RBM_FPV2 | RBM_FPV3 | RBM_FPV4 | RBM_FPV5 | RBM_FPV6)
  #define REG_FP_FIRST             REG_FPV0
  #define REG_FP_LAST              REG_FPV7

  #define REGNUM_BITS              3       // number of bits in a REG_*
  #define TINY_REGNUM_BITS         3       
  #define REGMASK_BITS             8       // number of bits in a REGNUM_MASK

  #define RBM_FLTARG_REGS          0
  #define RBM_FLT_CALLEE_SAVED     0
  #define RBM_FLT_CALLEE_TRASH     0

#endif // LEGACY_BACKEND

  #define REGSIZE_BYTES            4       // number of bytes in one register

  #define CODE_ALIGN               1       // code alignment requirement
  #define STACK_ALIGN              4       // stack alignment requirement
  #define STACK_ALIGN_SHIFT        2       // Shift-right amount to convert stack size in bytes to size in DWORD_PTRs

  #define RBM_INT_CALLEE_SAVED    (RBM_EBX|RBM_ESI|RBM_EDI)
  #define RBM_INT_CALLEE_TRASH    (RBM_EAX|RBM_ECX|RBM_EDX)
  #define RBM_CALLEE_TRASH_NOGC    0

  #define RBM_CALLEE_SAVED        (RBM_INT_CALLEE_SAVED | RBM_FLT_CALLEE_SAVED)
  #define RBM_CALLEE_TRASH        (RBM_INT_CALLEE_TRASH | RBM_FLT_CALLEE_TRASH)

  #define RBM_ALLINT              (RBM_INT_CALLEE_SAVED | RBM_INT_CALLEE_TRASH)

  #define REG_VAR_ORDER            REG_EAX,REG_EDX,REG_ECX,REG_ESI,REG_EDI,REG_EBX
  #define MAX_VAR_ORDER_SIZE       6
  #define REG_TMP_ORDER            REG_EAX,REG_EDX,REG_ECX,REG_EBX,REG_ESI,REG_EDI
  #define RBM_TMP_ORDER            RBM_EAX,RBM_EDX,RBM_ECX,RBM_EBX,RBM_ESI,RBM_EDI
  #define REG_TMP_ORDER_COUNT      6

  #define REG_PREDICT_ORDER        REG_EAX,REG_EDX,REG_ECX,REG_EBX,REG_ESI,REG_EDI

  // The order here is fixed: it must agree with an order assumed in eetwain...
  #define REG_CALLEE_SAVED_ORDER   REG_EDI,REG_ESI,REG_EBX,REG_EBP
  #define RBM_CALLEE_SAVED_ORDER   RBM_EDI,RBM_ESI,RBM_EBX,RBM_EBP

  #define CNT_CALLEE_SAVED        (4)
  #define CNT_CALLEE_TRASH        (3)
  #define CNT_CALLEE_ENREG        (CNT_CALLEE_SAVED-1)

  #define CNT_CALLEE_SAVED_FLOAT  (0)
  #define CNT_CALLEE_TRASH_FLOAT  (6)

  #define CALLEE_SAVED_REG_MAXSZ  (CNT_CALLEE_SAVED*REGSIZE_BYTES)  // EBX,ESI,EDI,EBP

  // We reuse the ESP register as a illegal value in the register predictor
  #define RBM_ILLEGAL              RBM_ESP
  // We reuse the ESP register as a flag for last use handling in the register predictor
  #define RBM_LASTUSE              RBM_ESP
  // We're using the encoding for ESP to indicate a half-long on the frame
  #define REG_L_STK                REG_ESP

  //  This is the first register in REG_TMP_ORDER
  #define REG_TMP_0                REG_EAX
  #define RBM_TMP_0                RBM_EAX

  //  This is the second register in REG_TMP_ORDER
  #define REG_TMP_1                REG_EDX
  #define RBM_TMP_1                RBM_EDX

  #define REG_PAIR_TMP             REG_PAIR_EAXEDX
  #define REG_PAIR_TMP_REVERSE     REG_PAIR_EDXEAX
  #define RBM_PAIR_TMP             (RBM_EAX|RBM_EDX)
  #define REG_PAIR_TMP_LO          REG_EAX
  #define RBM_PAIR_TMP_LO          RBM_EAX
  #define REG_PAIR_TMP_HI          REG_EDX
  #define RBM_PAIR_TMP_HI          RBM_EDX
  #define PREDICT_PAIR_TMP         PREDICT_PAIR_EAXEDX
  #define PREDICT_PAIR_TMP_LO      PREDICT_REG_EAX

  // Used when calling the 64-bit Variable shift helper
  #define REG_LNGARG_0             REG_PAIR_EAXEDX
  #define RBM_LNGARG_0            (RBM_EAX|RBM_EDX)
  #define PREDICT_PAIR_LNGARG_0    PREDICT_PAIR_EAXEDX

  // register to hold shift amount
  #define REG_SHIFT                REG_ECX
  #define RBM_SHIFT                RBM_ECX
  #define PREDICT_REG_SHIFT        PREDICT_REG_ECX
  
  // register to hold shift amount when shifting 64-bit values
  #define REG_SHIFT_LNG            REG_ECX
  #define RBM_SHIFT_LNG            RBM_ECX
  #define PREDICT_REG_SHIFT_LNG    PREDICT_REG_ECX
  
  // This is a general scratch register that does not conflict with the argument registers
  #define REG_SCRATCH              REG_EAX
  #define RBM_SCRATCH              RBM_EAX

  // Where is the exception object on entry to the handler block?
  #define REG_EXCEPTION_OBJECT     REG_EAX
  #define RBM_EXCEPTION_OBJECT     RBM_EAX

  // Only used on ARM for GTF_CALL_M_VIRTSTUB_REL_INDIRECT
  #define REG_JUMP_THUNK_PARAM     REG_EAX
  #define RBM_JUMP_THUNK_PARAM     RBM_EAX

  #define REG_WRITE_BARRIER        REG_EDX
  #define RBM_WRITE_BARRIER        RBM_EDX

  // IL stub's secret parameter (CORJIT_FLG_PUBLISH_SECRET_PARAM)
  #define REG_SECRET_STUB_PARAM    REG_EAX
  #define RBM_SECRET_STUB_PARAM    RBM_EAX

  // VSD extra parameter
  #define REG_VIRTUAL_STUB_PARAM   REG_EAX
  #define RBM_VIRTUAL_STUB_PARAM   RBM_EAX
  #define PREDICT_REG_VIRTUAL_STUB_PARAM  PREDICT_REG_EAX

  // Registers used by PInvoke frame setup
  #define REG_PINVOKE_FRAME        REG_EDI
  #define RBM_PINVOKE_FRAME        RBM_EDI
  #define REG_PINVOKE_TCB          REG_ESI
  #define RBM_PINVOKE_TCB          RBM_ESI
  #define REG_PINVOKE_SCRATCH      REG_EAX
  #define RBM_PINVOKE_SCRATCH      RBM_EAX

  #define REG_SPILL_CHOICE         REG_EAX
  #define RBM_SPILL_CHOICE         RBM_EAX

  // The following defines are useful for iterating a regNumber
  #define REG_FIRST                REG_EAX
  #define REG_INT_FIRST            REG_EAX
  #define REG_INT_LAST             REG_EDI
  #define REG_INT_COUNT            (REG_INT_LAST - REG_INT_FIRST + 1)
  #define REG_NEXT(reg)           ((regNumber)((unsigned)(reg) + 1))
  #define REG_PREV(reg)           ((regNumber)((unsigned)(reg) - 1))

  // genCodeForCall() moves the target address of the tailcall into this register, before pushing it on the stack
  #define REG_TAILCALL_ADDR        REG_EAX

  // Which register are int and long values returned in ?
  #define REG_INTRET               REG_EAX
  #define RBM_INTRET               RBM_EAX
  #define REG_LNGRET               REG_PAIR_EAXEDX
  #define RBM_LNGRET              (RBM_EDX|RBM_EAX)
  #define REG_LNGRET_LO            REG_EAX
  #define RBM_LNGRET_LO            RBM_EAX
  #define REG_LNGRET_HI            REG_EDX
  #define RBM_LNGRET_HI            RBM_EDX

  #define REG_FLOATRET             REG_NA
  #define RBM_FLOATRET             RBM_NONE
  #define RBM_DOUBLERET            RBM_NONE

  #define REG_FPBASE               REG_EBP
  #define RBM_FPBASE               RBM_EBP
  #define STR_FPBASE               "ebp"
  #define REG_SPBASE               REG_ESP
  #define RBM_SPBASE               RBM_ESP
  #define STR_SPBASE               "esp"

  #define FIRST_ARG_STACK_OFFS    (2*REGSIZE_BYTES)   // Caller's saved EBP and return address

  #define MAX_REG_ARG              2
  #define MAX_FLOAT_REG_ARG        0
  #define REG_ARG_FIRST            REG_ECX
  #define REG_ARG_LAST             REG_EDX
  #define INIT_ARG_STACK_SLOT      0                  // No outgoing reserved stack slots

  #define REG_ARG_0                REG_ECX
  #define REG_ARG_1                REG_EDX

  SELECTANY const regNumber intArgRegs [] = {REG_ECX, REG_EDX};
  SELECTANY const regMaskTP intArgMasks[] = {RBM_ECX, RBM_EDX};
#if !FEATURE_STACK_FP_X87
  SELECTANY const regNumber fltArgRegs [] = {REG_XMM0, REG_XMM1, REG_XMM2, REG_XMM3};
  SELECTANY const regMaskTP fltArgMasks[] = {RBM_XMM0, RBM_XMM1, RBM_XMM2, RBM_XMM3};
#endif // FEATURE_STACK_FP_X87

  #define RBM_ARG_0                RBM_ECX
  #define RBM_ARG_1                RBM_EDX

  #define RBM_ARG_REGS            (RBM_ARG_0|RBM_ARG_1)

  // What sort of reloc do we use for [disp32] address mode
  #define IMAGE_REL_BASED_DISP32   IMAGE_REL_BASED_HIGHLOW

  // What sort of reloc to we use for 'moffset' address mode (for 'mov eax, moffset' or 'mov moffset, eax')
  #define IMAGE_REL_BASED_MOFFSET  IMAGE_REL_BASED_HIGHLOW

  // Pointer-sized string move instructions
  #define INS_movsp                INS_movsd
  #define INS_r_movsp              INS_r_movsd
  #define INS_stosp                INS_stosd
  #define INS_r_stosp              INS_r_stosd

#elif defined(_TARGET_AMD64_)
  // TODO-AMD64-CQ: Fine tune the following xxBlk threshold values:
 
  #define CPU_LOAD_STORE_ARCH      0
  #define CPU_LONG_USES_REGPAIR    0
  #define CPU_HAS_FP_SUPPORT       1
  #define ROUND_FLOAT              0       // Do not round intermed float expression results
  #define CPU_HAS_BYTE_REGS        0
  #define CPU_USES_BLOCK_MOVE      1 

  #define CPBLK_MOVS_LIMIT         16      // When generating code for CpBlk, this is the buffer size 
                                           // threshold to stop generating rep movs and switch to the helper call.
                                           // NOTE: Using rep movs is currently disabled since we found it has bad performance
                                           //       on pre-Ivy Bridge hardware.
                                           
  #define CPBLK_UNROLL_LIMIT       64      // Upper bound to let the code generator to loop unroll CpBlk.
  #define INITBLK_STOS_LIMIT       64      // When generating code for InitBlk, this is the buffer size 
                                           // NOTE: Using rep stos is currently disabled since we found it has bad performance
                                           //       on pre-Ivy Bridge hardware.
                                           // threshold to stop generating rep movs and switch to the helper call.
  #define INITBLK_UNROLL_LIMIT     128     // Upper bound to let the code generator to loop unroll InitBlk.
  #define CPOBJ_NONGC_SLOTS_LIMIT  4       // For CpObj code generation, this is the the threshold of the number 
                                           // of contiguous non-gc slots that trigger generating rep movsq instead of 
                                           // sequences of movsq instructions

                                           // The way we're currently disabling rep movs/stos is by setting a limit less than
                                           // its unrolling counterparts.  When lower takes the decision on which one to make it
                                           // always asks for the unrolling limit first so you can say the JIT 'favors' unrolling.
                                           // Setting the limit to something lower than that makes lower to never consider it.


#ifdef FEATURE_SIMD
  #define ALIGN_SIMD_TYPES         1       // whether SIMD type locals are to be aligned
#endif
  #define FEATURE_WRITE_BARRIER    1       // Generate the WriteBarrier calls for GC (currently not the x86-style register-customized barriers)
  #define FEATURE_FIXED_OUT_ARGS   1       // Preallocate the outgoing arg area in the prolog
  #define FEATURE_STRUCTPROMOTE    1       // JIT Optimization to promote fields of structs into registers
  #define FEATURE_FASTTAILCALL     1       // Tail calls made as epilog+jmp
  #define FEATURE_TAILCALL_OPT     1       // opportunistic Tail calls (i.e. without ".tail" prefix) made as fast tail calls.
  #define FEATURE_SET_FLAGS        0       // Set to true to force the JIT to mark the trees with GTF_SET_FLAGS when the flags need to be set
#ifdef FEATURE_USE_ASM_GC_WRITE_BARRIERS
  #define NOGC_WRITE_BARRIERS      0       // We DO-NOT have specialized WriteBarrier JIT Helpers that DO-NOT trash the RBM_CALLEE_TRASH registers
#else
  #define NOGC_WRITE_BARRIERS      0       // Do not modify this -- modify the definition above.  (If we're not using ASM barriers we definitely don't have NOGC barriers).
#endif
  #define USER_ARGS_COME_LAST      1
  #define EMIT_TRACK_STACK_DEPTH   1
  #define TARGET_POINTER_SIZE      8       // equal to sizeof(void*) and the managed pointer size in bytes for this target
  #define FEATURE_EH               1       // To aid platform bring-up, eliminate exceptional EH clauses (catch, filter, filter-handler, fault) and directly execute 'finally' clauses.
  #define FEATURE_EH_FUNCLETS      1
  #define FEATURE_EH_CALLFINALLY_THUNKS 1  // Generate call-to-finally code in "thunks" in the enclosing EH region, protected by "cloned finally" clauses.
  #define FEATURE_STACK_FP_X87     0 
  #define ETW_EBP_FRAMED           0       // if 1 we cannot use EBP as a scratch register and must create EBP based frames for most methods
  #define FEATURE_FP_REGALLOC      0       // Enabled if RegAlloc is used to enregister Floating Point LclVars  
  #define CSE_CONSTS               1       // Enable if we want to CSE constants

  #define RBM_ALLFLOAT            (RBM_XMM0 | RBM_XMM1 | RBM_XMM2 | RBM_XMM3 | RBM_XMM4 | RBM_XMM5 | RBM_XMM6 | RBM_XMM7 | RBM_XMM8 | RBM_XMM9 | RBM_XMM10 | RBM_XMM11 | RBM_XMM12 | RBM_XMM13 | RBM_XMM14 | RBM_XMM15)
  #define RBM_ALLDOUBLE            RBM_ALLFLOAT
  #define REG_FP_FIRST             REG_XMM0
  #define REG_FP_LAST              REG_XMM15
  #define FIRST_FP_ARGREG          REG_XMM0
  #define LAST_FP_ARGREG           REG_XMM3
  #define VOLATILE_FP             (RBM_XMM0 | RBM_XMM1 | RBM_XMM2 | RBM_XMM3 | RBM_XMM4 | RBM_XMM5)
  #define PRESERVED_FP            (RBM_XMM8 | RBM_XMM9 | RBM_XMM10 | RBM_XMM11 | RBM_XMM12 | RBM_XMM13 | RBM_XMM14 | RBM_XMM15)
  #define REGNUM_BITS              6       // number of bits in a REG_*
  #define TINY_REGNUM_BITS         6       // number used in a tiny instrdesc (same)
  #define REGMASK_BITS             32      // number of bits in a REGNUM_MASK
  #define REGSIZE_BYTES            8       // number of bytes in one register
  #define XMM_REGSIZE_BYTES        16      // XMM register size in bytes
  #define YMM_REGSIZE_BYTES        32      // YMM register size in bytes

  #define CODE_ALIGN               1       // code alignment requirement
  #define STACK_ALIGN              16      // stack alignment requirement
  #define STACK_ALIGN_SHIFT        3       // Shift-right amount to convert stack size in bytes to size in pointer sized words

#ifndef UNIX_AMD64_ABI
  #define RBM_INT_CALLEE_SAVED    (RBM_EBX|RBM_ESI|RBM_EDI|RBM_EBP|RBM_R12|RBM_R13|RBM_R14|RBM_R15)
  #define RBM_INT_CALLEE_TRASH    (RBM_EAX|RBM_ECX|RBM_EDX|RBM_R8|RBM_R9|RBM_R10|RBM_R11)
  #define RBM_FLT_CALLEE_SAVED    (RBM_XMM6|RBM_XMM7|RBM_XMM8|RBM_XMM9|RBM_XMM10|RBM_XMM11|RBM_XMM12|RBM_XMM13|RBM_XMM14|RBM_XMM15)
  #define RBM_FLT_CALLEE_TRASH    (RBM_XMM0|RBM_XMM1|RBM_XMM2|RBM_XMM3|RBM_XMM4|RBM_XMM5)
#else // UNIX_AMD64_ABI
  #define RBM_INT_CALLEE_SAVED    (RBM_EBX|RBM_EBP|RBM_R12|RBM_R13|RBM_R14|RBM_R15)
  #define RBM_INT_CALLEE_TRASH    (RBM_EAX|RBM_RDI|RBM_RSI|RBM_EDX|RBM_ECX|RBM_R8|RBM_R9|RBM_R10|RBM_R11)
  #define RBM_FLT_CALLEE_SAVED    (0)
  #define RBM_FLT_CALLEE_TRASH    (RBM_XMM0|RBM_XMM1|RBM_XMM2|RBM_XMM3|RBM_XMM4|RBM_XMM5|RBM_XMM6|RBM_XMM7| \
                                   RBM_XMM8|RBM_XMM9|RBM_XMM10|RBM_XMM11|RBM_XMM12|RBM_XMM13|RBM_XMM14|RBM_XMM15)
  // Use this value to specify how many MustInit vars on Linux would trigger a FramePointer to be used.
  // If there is no FramePointer blockInit in codegencommon.cpp is not used. There is a limit to the size of the 
  // prolog (it should not exceed one IG.) Make sure we don't get in such case.
  #define MAX_VARS_FOR_NO_FRAMEPOINTER 6
#endif // UNIX_AMD64_ABI
  
  #define REG_FLT_CALLEE_SAVED_FIRST   REG_XMM6
  #define REG_FLT_CALLEE_SAVED_LAST    REG_XMM15

  #define RBM_CALLEE_TRASH        (RBM_INT_CALLEE_TRASH | RBM_FLT_CALLEE_TRASH)
  #define RBM_CALLEE_SAVED        (RBM_INT_CALLEE_SAVED | RBM_FLT_CALLEE_SAVED)      

  #define RBM_CALLEE_TRASH_NOGC   RBM_CALLEE_TRASH

  #define RBM_ALLINT              (RBM_INT_CALLEE_SAVED | RBM_INT_CALLEE_TRASH)
#ifndef UNIX_AMD64_ABI
  #define RBM_LOWINT              (RBM_EAX|RBM_ECX|RBM_EBX|RBM_EBP|RBM_ESI|RBM_EDI)
#else // UNIX_AMD64_ABI
  #define RBM_LOWINT              (RBM_EAX|RBM_RDI|RBM_RSI|RBM_EDX|RBM_ECX|RBM_EBX|RBM_EBP)
#endif // UNIX_AMD64_ABI

#if 0
  #define REG_VAR_ORDER            REG_EAX,REG_EDX,REG_ECX,REG_ESI,REG_EDI,REG_EBX,REG_EBP, \
                                   REG_R8,REG_R9,REG_R10,REG_R11,REG_R14,REG_R15,REG_R12,REG_R13 
#else
  // TEMPORARY ORDER TO AVOID CALLEE-SAVES
  // TODO-CQ: Review this and set appropriately
#ifndef UNIX_AMD64_ABI
  #define REG_VAR_ORDER            REG_EAX,REG_EDX,REG_ECX, \
                                   REG_R8,REG_R9,REG_R10,REG_R11, \
                                   REG_ESI,REG_EDI,REG_EBX,REG_EBP, \
                                   REG_R14,REG_R15,REG_R12,REG_R13 
#else // UNIX_AMD64_ABI
  #define REG_VAR_ORDER \
                                   REG_EAX, REG_EDI, REG_ESI, \
                                   REG_EDX, REG_ECX, REG_R8, REG_R9, \
                                   REG_R10, REG_R11, REG_EBX, REG_EBP, \
                                   REG_R14, REG_R15, REG_R12, REG_R13
#endif // UNIX_AMD64_ABI
#endif

  #define REG_VAR_ORDER_FLT        REG_XMM0, REG_XMM1, REG_XMM2, REG_XMM3, REG_XMM4, REG_XMM5, REG_XMM6, REG_XMM7, REG_XMM8, REG_XMM9, REG_XMM10, REG_XMM11, REG_XMM12, REG_XMM13, REG_XMM14, REG_XMM15

  #define MAX_VAR_ORDER_SIZE       15

#ifndef UNIX_AMD64_ABI
  #define REG_TMP_ORDER            REG_EAX,REG_EDX,REG_ECX,REG_EBX,REG_ESI,REG_EDI,REG_EBP, \
                                   REG_R8, REG_R9, REG_R10, REG_R11, REG_R14, REG_R15, REG_R12, REG_R13
#else // UNIX_AMD64_ABI
  #define REG_TMP_ORDER            REG_EAX,REG_EDI,REG_ESI,REG_EDX,REG_ECX,REG_EBX,REG_EBP, \
                                   REG_R8, REG_R9, REG_R10, REG_R11, REG_R14, REG_R15, REG_R12, REG_R13
#endif // UNIX_AMD64_ABI

  #define REG_TMP_ORDER_COUNT      15
#ifndef UNIX_AMD64_ABI
  #define REG_PREDICT_ORDER        REG_EAX,REG_EDX,REG_ECX,REG_EBX,REG_ESI,REG_EDI,REG_EBP, \
                                   REG_R8,REG_R9,REG_R10,REG_R11,REG_R14,REG_R15,REG_R12,REG_R13

  #define CNT_CALLEE_SAVED         (8)
  #define CNT_CALLEE_TRASH         (7)
  #define CNT_CALLEE_ENREG         (CNT_CALLEE_SAVED)

  #define CNT_CALLEE_SAVED_FLOAT   (10)
  #define CNT_CALLEE_TRASH_FLOAT   (6)

  #define REG_CALLEE_SAVED_ORDER   REG_EBX,REG_ESI,REG_EDI,REG_EBP,REG_R12,REG_R13,REG_R14,REG_R15
  #define RBM_CALLEE_SAVED_ORDER   RBM_EBX,RBM_ESI,RBM_EDI,RBM_EBP,RBM_R12,RBM_R13,RBM_R14,RBM_R15
  #define CALLEE_SAVED_REG_MAXSZ   (CNT_CALLEE_SAVED*REGSIZE_BYTES) // RBX, RSI, RDI, RBP, R12, R13, R14, R15
#else // UNIX_AMD64_ABI
  #define REG_PREDICT_ORDER        REG_EAX, REG_EDI, REG_ESI, REG_EDX, REG_ECX, REG_EBX, REG_EBP, \
    REG_R8, REG_R9, REG_R10, REG_R11, REG_R14, REG_R15, REG_R12, REG_R13

  #define CNT_CALLEE_SAVED         (6)
  #define CNT_CALLEE_TRASH         (9)
  #define CNT_CALLEE_ENREG         (CNT_CALLEE_SAVED)

  #define CNT_CALLEE_SAVED_FLOAT   (0)
  #define CNT_CALLEE_TRASH_FLOAT   (16)

  #define REG_CALLEE_SAVED_ORDER   REG_EBX,REG_EBP,REG_R12,REG_R13,REG_R14,REG_R15
  #define RBM_CALLEE_SAVED_ORDER   RBM_EBX,RBM_EBP,RBM_R12,RBM_R13,RBM_R14,RBM_R15
  #define CALLEE_SAVED_REG_MAXSZ   (CNT_CALLEE_SAVED*REGSIZE_BYTES) // RBX, RBP, R12, R13, R14, R15
#endif // UNIX_AMD64_ABI

  #define CALLEE_SAVED_FLOAT_MAXSZ (CNT_CALLEE_SAVED_FLOAT*16)

  // We reuse the ESP register as a illegal value in the register predictor
  #define RBM_ILLEGAL              RBM_ESP
  // We reuse the ESP register as a flag for last use handling in the register predictor
  #define RBM_LASTUSE              RBM_ESP
  // We're using the encoding for ESP to indicate a half-long on the frame
  #define REG_L_STK                REG_ESP

  //  This is the first register in REG_TMP_ORDER
  #define REG_TMP_0                REG_EAX
  #define RBM_TMP_0                RBM_EAX

  //  This is the second register in REG_TMP_ORDER
#ifndef UNIX_AMD64_ABI
  #define REG_TMP_1                REG_EDX
  #define RBM_TMP_1                RBM_EDX
#else // UNIX_AMD64_ABI
  #define REG_TMP_1                REG_EDI
  #define RBM_TMP_1                RBM_EDI
#endif // UNIX_AMD64_ABI
  #define REG_PAIR_TMP             REG_PAIR_EAXEDX
  #define RBM_PAIR_TMP             (RBM_EAX|RBM_EDX)
  #define REG_PAIR_TMP_LO          REG_EAX
  #define RBM_PAIR_TMP_LO          RBM_EAX
  #define REG_PAIR_TMP_HI          REG_EDX
  #define RBM_PAIR_TMP_HI          RBM_EDX
  #define PREDICT_PAIR_TMP         PREDICT_PAIR_RAXRDX
  #define PREDICT_PAIR_TMP_LO      PREDICT_REG_EAX
  
  // register to hold shift amount
  #define REG_SHIFT                REG_ECX
  #define RBM_SHIFT                RBM_ECX
  #define PREDICT_REG_SHIFT        PREDICT_REG_ECX
  
  // This is a general scratch register that does not conflict with the argument registers
  #define REG_SCRATCH              REG_EAX
  #define RBM_SCRATCH              RBM_EAX

// Where is the exception object on entry to the handler block?
#ifndef UNIX_AMD64_ABI
  #define REG_EXCEPTION_OBJECT     REG_EDX
  #define RBM_EXCEPTION_OBJECT     RBM_EDX
#else
  #define REG_EXCEPTION_OBJECT     REG_ESI
  #define RBM_EXCEPTION_OBJECT     RBM_ESI
#endif // UNIX_AMD64_ABI

  #define REG_JUMP_THUNK_PARAM     REG_EAX
  #define RBM_JUMP_THUNK_PARAM     RBM_EAX

#if NOGC_WRITE_BARRIERS
  #define REG_WRITE_BARRIER        REG_EDX
  #define RBM_WRITE_BARRIER        RBM_EDX
#endif

  // Register to be used for emitting helper calls whose call target is an indir of an
  // absolute memory address in case of Rel32 overflow i.e. a data address could not be
  // encoded as PC-relative 32-bit offset.
  //
  // Notes:
  // 1) that RAX is callee trash register that is not used for passing parameter and
  //    also results in smaller instruction encoding.  
  // 2) Profiler Leave callback requires the return value to be preserved
  //    in some form.  We can use custom calling convention for Leave callback.
  //    For e.g return value could be preserved in rcx so that it is available for
  //    profiler.
  #define REG_HELPER_CALL_TARGET            REG_RAX
  #define RBM_HELPER_CALL_TARGET            RBM_RAX

  // GenericPInvokeCalliHelper VASigCookie Parameter 
  #define REG_PINVOKE_COOKIE_PARAM          REG_R11
  #define RBM_PINVOKE_COOKIE_PARAM          RBM_R11
  #define PREDICT_REG_PINVOKE_COOKIE_PARAM  PREDICT_REG_R11

  // GenericPInvokeCalliHelper unmanaged target Parameter 
  #define REG_PINVOKE_TARGET_PARAM          REG_R10
  #define RBM_PINVOKE_TARGET_PARAM          RBM_R10
  #define PREDICT_REG_PINVOKE_TARGET_PARAM  PREDICT_REG_R10

  // IL stub's secret MethodDesc parameter (CORJIT_FLG_PUBLISH_SECRET_PARAM)
  #define REG_SECRET_STUB_PARAM    REG_R10
  #define RBM_SECRET_STUB_PARAM    RBM_R10

  // VSD extra parameter (slot address)
  #define REG_VIRTUAL_STUB_PARAM   REG_R11
  #define RBM_VIRTUAL_STUB_PARAM   RBM_R11
  #define PREDICT_REG_VIRTUAL_STUB_PARAM  PREDICT_REG_R11

  // Registers used by PInvoke frame setup
  #define REG_PINVOKE_FRAME        REG_EDI
  #define RBM_PINVOKE_FRAME        RBM_EDI
  #define REG_PINVOKE_TCB          REG_EAX
  #define RBM_PINVOKE_TCB          RBM_EAX
  #define REG_PINVOKE_SCRATCH      REG_EAX
  #define RBM_PINVOKE_SCRATCH      RBM_EAX

  #define REG_SPILL_CHOICE         REG_EAX
  #define RBM_SPILL_CHOICE         RBM_EAX

  // The following defines are useful for iterating a regNumber
  #define REG_FIRST                REG_EAX
  #define REG_INT_FIRST            REG_EAX
  #define REG_INT_LAST             REG_R15
  #define REG_INT_COUNT            (REG_INT_LAST - REG_INT_FIRST + 1)
  #define REG_NEXT(reg)           ((regNumber)((unsigned)(reg) + 1))
  #define REG_PREV(reg)           ((regNumber)((unsigned)(reg) - 1))

  // genCodeForCall() moves the target address of the tailcall into this register, before pushing it on the stack
  #define REG_TAILCALL_ADDR        REG_RDX

  // Which register are int and long values returned in ?
  #define REG_INTRET               REG_EAX
  #define RBM_INTRET               RBM_EAX

  #define REG_LNGRET               REG_EAX
  #define RBM_LNGRET               RBM_EAX

  #define REG_FLOATRET             REG_XMM0
  #define RBM_FLOATRET             RBM_XMM0
  #define RBM_DOUBLERET            RBM_XMM0

  #define REG_FPBASE               REG_EBP
  #define RBM_FPBASE               RBM_EBP
  #define STR_FPBASE               "rbp"
  #define REG_SPBASE               REG_ESP
  #define RBM_SPBASE               RBM_ESP
  #define STR_SPBASE               "rsp"

  #define FIRST_ARG_STACK_OFFS     (REGSIZE_BYTES)   // return address

#ifndef UNIX_AMD64_ABI
  #define MAX_REG_ARG              4
  #define MAX_FLOAT_REG_ARG        4
  #define REG_ARG_FIRST            REG_ECX
  #define REG_ARG_LAST             REG_R9
  #define INIT_ARG_STACK_SLOT      4                  // 4 outgoing reserved stack slots

  #define REG_ARG_0                REG_ECX
  #define REG_ARG_1                REG_EDX
  #define REG_ARG_2                REG_R8
  #define REG_ARG_3                REG_R9

  SELECTANY const regNumber intArgRegs [] = {REG_ECX, REG_EDX, REG_R8, REG_R9};
  SELECTANY const regMaskTP intArgMasks[] = {RBM_ECX, RBM_EDX, RBM_R8, RBM_R9};
  SELECTANY const regNumber fltArgRegs [] = {REG_XMM0, REG_XMM1, REG_XMM2, REG_XMM3};
  SELECTANY const regMaskTP fltArgMasks[] = {RBM_XMM0, RBM_XMM1, RBM_XMM2, RBM_XMM3};

  #define RBM_ARG_0                RBM_ECX
  #define RBM_ARG_1                RBM_EDX
  #define RBM_ARG_2                RBM_R8
  #define RBM_ARG_3                RBM_R9
#else // UNIX_AMD64_ABI
  #define MAX_REG_ARG              6
  #define MAX_FLOAT_REG_ARG        8
  #define REG_ARG_FIRST            REG_EDI
  #define REG_ARG_LAST             REG_R9
  #define INIT_ARG_STACK_SLOT      0                  // No outgoing reserved stack slots

  #define REG_ARG_0                REG_EDI
  #define REG_ARG_1                REG_ESI
  #define REG_ARG_2                REG_EDX
  #define REG_ARG_3                REG_ECX
  #define REG_ARG_4                REG_R8
  #define REG_ARG_5                REG_R9

  SELECTANY const regNumber intArgRegs[] = { REG_EDI, REG_ESI, REG_EDX, REG_ECX, REG_R8, REG_R9 };
  SELECTANY const regMaskTP intArgMasks[] = { REG_EDI, REG_ESI, REG_EDX, REG_ECX, REG_R8, REG_R9 };
  SELECTANY const regNumber fltArgRegs[] = { REG_XMM0, REG_XMM1, REG_XMM2, REG_XMM3, REG_XMM4, REG_XMM5, REG_XMM6, REG_XMM7 };
  SELECTANY const regMaskTP fltArgMasks[] = { REG_XMM0, REG_XMM1, REG_XMM2, REG_XMM3, REG_XMM4, REG_XMM5, REG_XMM6, REG_XMM7 };

  #define RBM_ARG_0                RBM_RDI
  #define RBM_ARG_1                RBM_RSI
  #define RBM_ARG_2                RBM_EDX
  #define RBM_ARG_3                RBM_ECX
  #define RBM_ARG_4                RBM_R8
  #define RBM_ARG_5                RBM_R9
#endif // UNIX_AMD64_ABI

  #define REG_FLTARG_0             REG_XMM0
  #define REG_FLTARG_1             REG_XMM1
  #define REG_FLTARG_2             REG_XMM2
  #define REG_FLTARG_3             REG_XMM3

  #define RBM_FLTARG_0             RBM_XMM0
  #define RBM_FLTARG_1             RBM_XMM1
  #define RBM_FLTARG_2             RBM_XMM2
  #define RBM_FLTARG_3             RBM_XMM3

#ifndef UNIX_AMD64_ABI
  #define RBM_ARG_REGS            (RBM_ARG_0|RBM_ARG_1|RBM_ARG_2|RBM_ARG_3)
  #define RBM_FLTARG_REGS         (RBM_FLTARG_0|RBM_FLTARG_1|RBM_FLTARG_2|RBM_FLTARG_3)
#else // UNIX_AMD64_ABI
  #define REG_FLTARG_4             REG_XMM4
  #define REG_FLTARG_5             REG_XMM5
  #define REG_FLTARG_6             REG_XMM6
  #define REG_FLTARG_7             REG_XMM7

  #define RBM_FLTARG_4             RBM_XMM4
  #define RBM_FLTARG_5             RBM_XMM5
  #define RBM_FLTARG_6             RBM_XMM6
  #define RBM_FLTARG_7             RBM_XMM7

  #define RBM_ARG_REGS            (RBM_ARG_0|RBM_ARG_1|RBM_ARG_2|RBM_ARG_3|RBM_ARG_4|RBM_ARG_5)
  #define RBM_FLTARG_REGS         (RBM_FLTARG_0|RBM_FLTARG_1|RBM_FLTARG_2|RBM_FLTARG_3|RBM_FLTARG_4|RBM_FLTARG_5|RBM_FLTARG_6|RBM_FLTARG_7)
#endif // UNIX_AMD64_ABI
  // The registers trashed by profiler enter/leave/tailcall hook
  // See vm\amd64\amshelpers.asm for more details.
  #define RBM_PROFILER_ELT_TRASH  (RBM_CALLEE_TRASH & ~(RBM_FLOATRET | RBM_INTRET))

  // What sort of reloc do we use for [disp32] address mode
  #define IMAGE_REL_BASED_DISP32   IMAGE_REL_BASED_REL32

  // What sort of reloc to we use for 'moffset' address mode (for 'mov eax, moffset' or 'mov moffset, eax')
  #define IMAGE_REL_BASED_MOFFSET  IMAGE_REL_BASED_DIR64

  // Pointer-sized string move instructions
  #define INS_movsp                INS_movsq
  #define INS_r_movsp              INS_r_movsq
  #define INS_stosp                INS_stosq
  #define INS_r_stosp              INS_r_stosq

#elif defined(_TARGET_ARM_)

  #define ARM_HAZARD_AVOIDANCE             // Avoid ARM hazard due to QualComm Krait processor bug.
/*  
  Krait Errata definition:

             The problem occurs if following code pattern occurs starting at an address ending in FB8:
  Address    
0x*****FB8  T16 instruction
0x*****FBA  T16 instruction
0x*****FBC  T16 instruction
0x*****FBE  T32 unconditional pc relative branch (spans 2 cache lines in sets 62 and 63)

*/

  // TODO-ARM-CQ: Use shift for division by power of 2
  // TODO-ARM-CQ: Check for sdiv/udiv at runtime and generate it if available
  #define USE_HELPERS_FOR_INT_DIV  1       // BeagleBoard (ARMv7A) doesn't support SDIV/UDIV
  #define CPU_LOAD_STORE_ARCH      1
  #define CPU_LONG_USES_REGPAIR    1
  #define CPU_HAS_FP_SUPPORT       1
  #define ROUND_FLOAT              0       // Do not round intermed float expression results
  #define CPU_HAS_BYTE_REGS        0
  #define CPU_USES_BLOCK_MOVE      0
  #define FEATURE_WRITE_BARRIER    1       // Generate the proper WriteBarrier calls for GC    
  #define FEATURE_FIXED_OUT_ARGS   1       // Preallocate the outgoing arg area in the prolog
  #define FEATURE_STRUCTPROMOTE    1       // JIT Optimization to promote fields of structs into registers
  #define FEATURE_FASTTAILCALL     0       // Tail calls made as epilog+jmp
  #define FEATURE_TAILCALL_OPT     0       // opportunistic Tail calls (i.e. without ".tail" prefix) made as fast tail calls.
  #define FEATURE_SET_FLAGS        1       // Set to true to force the JIT to mark the trees with GTF_SET_FLAGS when the flags need to be set
#ifdef FEATURE_USE_ASM_GC_WRITE_BARRIERS
  #define NOGC_WRITE_BARRIERS      0       // We DO-NOT have specialized WriteBarrier JIT Helpers that DO-NOT trash the RBM_CALLEE_TRASH registers
#else
  #define NOGC_WRITE_BARRIERS      0       // Do not modify this -- modify the definition above.  (If we're not using ASM barriers we definitely don't have NOGC barriers).
#endif
  #define USER_ARGS_COME_LAST      1
  #define EMIT_TRACK_STACK_DEPTH   1       // This is something of a workaround.  For both ARM and AMD64, the frame size is fixed, so we don't really
                                           // need to track stack depth, but this is currently necessary to
                                           // get GC information reported at call sites.
  #define TARGET_POINTER_SIZE      4       // equal to sizeof(void*) and the managed pointer size in bytes for this target
  #define FEATURE_EH               1       // To aid platform bring-up, eliminate exceptional EH clauses (catch, filter, filter-handler, fault) and directly execute 'finally' clauses.
  #define FEATURE_EH_FUNCLETS      1
  #define FEATURE_EH_CALLFINALLY_THUNKS 0  // Generate call-to-finally code in "thunks" in the enclosing EH region, protected by "cloned finally" clauses.
  #define FEATURE_STACK_FP_X87     0 
  #define ETW_EBP_FRAMED           1       // if 1 we cannot use REG_FP as a scratch register and must setup the frame pointer for most methods
  #define FEATURE_FP_REGALLOC      1       // Enabled if RegAlloc is used to enregister Floating Point LclVars  
  #define CSE_CONSTS               1       // Enable if we want to CSE constants 

  #define REG_FP_FIRST             REG_F0
  #define REG_FP_LAST              REG_F31
  #define FIRST_FP_ARGREG          REG_F0
  #define LAST_FP_ARGREG           REG_F15

  #define REGNUM_BITS              6       // number of bits in a REG_*
  #define TINY_REGNUM_BITS         4       // number of bits we will use for a tiny instr desc (may not use float)
  #define REGMASK_BITS             64      // number of bits in a REGNUM_MASK
  #define REGSIZE_BYTES            4       // number of bytes in one register

  #define CODE_ALIGN               2       // code alignment requirement
  #define STACK_ALIGN              8       // stack alignment requirement
  #define STACK_ALIGN_SHIFT        2       // Shift-right amount to convert stack size in bytes to size in DWORD_PTRs

  #define RBM_INT_CALLEE_SAVED    (RBM_R4|RBM_R5|RBM_R6|RBM_R7|RBM_R8|RBM_R9|RBM_R10)
  #define RBM_INT_CALLEE_TRASH    (RBM_R0|RBM_R1|RBM_R2|RBM_R3|RBM_R12|RBM_LR)
  #define RBM_FLT_CALLEE_SAVED    (RBM_F16|RBM_F17|RBM_F18|RBM_F19|RBM_F20|RBM_F21|RBM_F22|RBM_F23|RBM_F24|RBM_F25|RBM_F26|RBM_F27|RBM_F28|RBM_F29|RBM_F30|RBM_F31)
  #define RBM_FLT_CALLEE_TRASH    (RBM_F0|RBM_F1|RBM_F2|RBM_F3|RBM_F4|RBM_F5|RBM_F6|RBM_F7|RBM_F8|RBM_F9|RBM_F10|RBM_F11|RBM_F12|RBM_F13|RBM_F14|RBM_F15)

  #define RBM_CALLEE_SAVED        (RBM_INT_CALLEE_SAVED | RBM_FLT_CALLEE_SAVED)
  #define RBM_CALLEE_TRASH        (RBM_INT_CALLEE_TRASH | RBM_FLT_CALLEE_TRASH)
  #define RBM_CALLEE_TRASH_NOGC   (RBM_R2|RBM_R3|RBM_LR)

  #define RBM_ALLINT              (RBM_INT_CALLEE_SAVED | RBM_INT_CALLEE_TRASH)
  #define RBM_ALLFLOAT            (RBM_FLT_CALLEE_SAVED | RBM_FLT_CALLEE_TRASH)
  #define RBM_ALLDOUBLE           (RBM_F0|RBM_F2|RBM_F4|RBM_F6|RBM_F8|RBM_F10|RBM_F12|RBM_F14|RBM_F16|RBM_F18|RBM_F20|RBM_F22|RBM_F24|RBM_F26|RBM_F28|RBM_F30)

  #define REG_VAR_ORDER            REG_R3,REG_R2,REG_R1,REG_R0,REG_R4,REG_LR,REG_R12,\
                                   REG_R5,REG_R6,REG_R7,REG_R8,REG_R9,REG_R10

  #define REG_VAR_ORDER_FLT        REG_F8,  REG_F9,  REG_F10, REG_F11, \
                                   REG_F12, REG_F13, REG_F14, REG_F15, \
                                   REG_F6,  REG_F7,  REG_F4,  REG_F5,  \
                                   REG_F2,  REG_F3,  REG_F0,  REG_F1,  \
                                   REG_F16, REG_F17, REG_F18, REG_F19, \
                                   REG_F20, REG_F21, REG_F22, REG_F23, \
                                   REG_F24, REG_F25, REG_F26, REG_F27, \
                                   REG_F28, REG_F29, REG_F30, REG_F31,

  #define MAX_VAR_ORDER_SIZE       32

  #define REG_TMP_ORDER            REG_R3,REG_R2,REG_R1,REG_R0, REG_R4,REG_R5,REG_R6,REG_R7,\
                                   REG_LR,REG_R12,              REG_R8,REG_R9,REG_R10
  #define REG_TMP_ORDER_COUNT      13

  #define REG_FLT_TMP_ORDER        REG_F14, REG_F15, REG_F12, REG_F13, \
                                   REG_F10, REG_F11, REG_F8,  REG_F9,  \
                                   REG_F6,  REG_F7,  REG_F4,  REG_F5,  \
                                   REG_F2,  REG_F3,  REG_F0,  REG_F1,  \
                                   REG_F16, REG_F17, REG_F18, REG_F19, \
                                   REG_F20, REG_F21, REG_F22, REG_F23, \
                                   REG_F24, REG_F25, REG_F26, REG_F27, \
                                   REG_F28, REG_F29, REG_F30, REG_F31,

  #define REG_FLT_TMP_ORDER_COUNT  32

  #define REG_PREDICT_ORDER        REG_LR,REG_R12,REG_R3,REG_R2,REG_R1,REG_R0, \
                                   REG_R7,REG_R6,REG_R5,REG_R4,REG_R8,REG_R9,REG_R10

  #define RBM_LOW_REGS            (RBM_R0|RBM_R1|RBM_R2|RBM_R3|RBM_R4|RBM_R5|RBM_R6|RBM_R7)
  #define RBM_HIGH_REGS           (RBM_R8|RBM_R9|RBM_R10|RBM_R11|RBM_R12|RBM_SP|RBM_LR|RBM_PC)

  #define REG_CALLEE_SAVED_ORDER   REG_R4,REG_R5,REG_R6,REG_R7,REG_R8,REG_R9,REG_R10,REG_R11
  #define RBM_CALLEE_SAVED_ORDER   RBM_R4,RBM_R5,RBM_R6,RBM_R7,RBM_R8,RBM_R9,RBM_R10,RBM_R11

  #define CNT_CALLEE_SAVED        (8)
  #define CNT_CALLEE_TRASH        (6)
  #define CNT_CALLEE_ENREG        (CNT_CALLEE_SAVED-1)

  #define CNT_CALLEE_SAVED_FLOAT  (16)
  #define CNT_CALLEE_TRASH_FLOAT  (16)

  #define CALLEE_SAVED_REG_MAXSZ    (CNT_CALLEE_SAVED*REGSIZE_BYTES)
  #define CALLEE_SAVED_FLOAT_MAXSZ  (CNT_CALLEE_SAVED_FLOAT*sizeof(float))

  // We reuse the ESP register as a illegal value in the register predictor
  #define RBM_ILLEGAL              RBM_SP
  // We reuse the ESP register as a flag for last use handling in the register predictor
  #define RBM_LASTUSE              RBM_SP
  // We're using the encoding for ESP to indicate a half-long on the frame
  #define REG_L_STK                REG_SP

  //  This is the first register in REG_TMP_ORDER
  #define REG_TMP_0                REG_R3
  #define RBM_TMP_0                RBM_R3

  //  This is the second register in REG_TMP_ORDER
  #define REG_TMP_1                REG_R2
  #define RBM_TMP_1                RBM_R2

  //  This is the first register pair in REG_TMP_ORDER
  #define REG_PAIR_TMP             REG_PAIR_R2R3
  #define REG_PAIR_TMP_REVERSE     REG_PAIR_R3R2
  #define RBM_PAIR_TMP             (RBM_R2|RBM_R3)
  #define REG_PAIR_TMP_LO          REG_R2
  #define RBM_PAIR_TMP_LO          RBM_R2
  #define REG_PAIR_TMP_HI          REG_R3
  #define RBM_PAIR_TMP_HI          RBM_R3
  #define PREDICT_PAIR_TMP         PREDICT_PAIR_R2R3
  #define PREDICT_PAIR_TMP_LO      PREDICT_REG_R2

  // Used when calling the 64-bit Variable shift helper
  #define REG_LNGARG_0             REG_PAIR_R0R1
  #define RBM_LNGARG_0            (RBM_R0|RBM_R1)
  #define PREDICT_PAIR_LNGARG_0    PREDICT_PAIR_R0R1
  
  // register to hold shift amount; no special register is required on the ARM
  #define REG_SHIFT                REG_NA
  #define RBM_SHIFT                RBM_ALLINT
  #define PREDICT_REG_SHIFT        PREDICT_REG

  // register to hold shift amount when shifting 64-bit values (this uses a helper call)
  #define REG_SHIFT_LNG            REG_R2            // REG_ARG_2
  #define RBM_SHIFT_LNG            RBM_R2            // RBM_ARG_2
  #define PREDICT_REG_SHIFT_LNG    PREDICT_REG_R2
 
  
  // This is a general scratch register that does not conflict with the argument registers
  #define REG_SCRATCH              REG_LR
  #define RBM_SCRATCH              RBM_LR

  // This is a general register that can be optionally reserved for other purposes during codegen
  #define REG_OPT_RSVD             REG_R10
  #define RBM_OPT_RSVD             RBM_R10

  // We reserve R9 to store SP on entry for stack unwinding when localloc is used
  #define REG_SAVED_LOCALLOC_SP    REG_R9
  #define RBM_SAVED_LOCALLOC_SP    RBM_R9

  // Where is the exception object on entry to the handler block?
  #define REG_EXCEPTION_OBJECT     REG_R0
  #define RBM_EXCEPTION_OBJECT     RBM_R0

  #define REG_JUMP_THUNK_PARAM     REG_R12
  #define RBM_JUMP_THUNK_PARAM     RBM_R12

#if NOGC_WRITE_BARRIERS
  #define REG_WRITE_BARRIER        REG_R1
  #define RBM_WRITE_BARRIER        RBM_R1
#endif

  // GenericPInvokeCalliHelper VASigCookie Parameter 
  #define REG_PINVOKE_COOKIE_PARAM          REG_R4
  #define RBM_PINVOKE_COOKIE_PARAM          RBM_R4
  #define PREDICT_REG_PINVOKE_COOKIE_PARAM  PREDICT_REG_R4

  // GenericPInvokeCalliHelper unmanaged target Parameter 
  #define REG_PINVOKE_TARGET_PARAM          REG_R12
  #define RBM_PINVOKE_TARGET_PARAM          RBM_R12
  #define PREDICT_REG_PINVOKE_TARGET_PARAM  PREDICT_REG_R12

  // IL stub's secret MethodDesc parameter (CORJIT_FLG_PUBLISH_SECRET_PARAM)
  #define REG_SECRET_STUB_PARAM     REG_R12
  #define RBM_SECRET_STUB_PARAM     RBM_R12

  // VSD extra parameter (slot address)
  #define REG_VIRTUAL_STUB_PARAM          REG_R4
  #define RBM_VIRTUAL_STUB_PARAM          RBM_R4
  #define PREDICT_REG_VIRTUAL_STUB_PARAM  PREDICT_REG_R4

  // Registers used by PInvoke frame setup
  #define REG_PINVOKE_FRAME        REG_R4
  #define RBM_PINVOKE_FRAME        RBM_R4
  #define REG_PINVOKE_TCB          REG_R5
  #define RBM_PINVOKE_TCB          RBM_R5
  #define REG_PINVOKE_SCRATCH      REG_R6
  #define RBM_PINVOKE_SCRATCH      RBM_R6

  #define REG_SPILL_CHOICE         REG_LR
  #define RBM_SPILL_CHOICE         RBM_LR
  #define REG_SPILL_CHOICE_FLT     REG_F14
  #define RBM_SPILL_CHOICE_FLT    (RBM_F14|RBM_F15)

  // The following defines are useful for iterating a regNumber
  #define REG_FIRST                REG_R0
  #define REG_INT_FIRST            REG_R0
  #define REG_INT_LAST             REG_LR
  #define REG_INT_COUNT            (REG_INT_LAST - REG_INT_FIRST + 1)
  #define REG_NEXT(reg)           ((regNumber)((unsigned)(reg) + 1))
  #define REG_PREV(reg)           ((regNumber)((unsigned)(reg) - 1))

  // genCodeForCall() moves the target address of the tailcall into this register, before pushing it on the stack
  #define REG_TAILCALL_ADDR        REG_R1

  // The following registers are used in emitting Enter/Leave/Tailcall profiler callbacks
  #define REG_PROFILER_ENTER_ARG           REG_R0
  #define RBM_PROFILER_ENTER_ARG           RBM_R0
  #define REG_PROFILER_RET_SCRATCH         REG_R2
  #define RBM_PROFILER_RET_SCRATCH         RBM_R2
  #define RBM_PROFILER_RET_USED            (RBM_R0 | RBM_R1 | RBM_R2)
  #define REG_PROFILER_JMP_ARG             REG_R0
  #define RBM_PROFILER_JMP_USED            RBM_R0
  #define RBM_PROFILER_TAIL_USED           (RBM_R0 | RBM_R12 | RBM_LR)
  

  // Which register are int and long values returned in ?
  #define REG_INTRET               REG_R0
  #define RBM_INTRET               RBM_R0
  #define REG_LNGRET               REG_PAIR_R0R1
  #define RBM_LNGRET              (RBM_R1|RBM_R0)

  #define REG_FLOATRET             REG_F0
  #define RBM_FLOATRET             RBM_F0
  #define RBM_DOUBLERET           (RBM_F0|RBM_F1)

  #define REG_FPBASE               REG_R11
  #define RBM_FPBASE               RBM_R11
  #define STR_FPBASE               "r11"
  #define REG_SPBASE               REG_SP
  #define RBM_SPBASE               RBM_SP
  #define STR_SPBASE               "sp"

  #define FIRST_ARG_STACK_OFFS    (2*REGSIZE_BYTES)   // Caller's saved FP and return address

  #define MAX_REG_ARG              4
  #define MAX_FLOAT_REG_ARG        16
  #define MAX_HFA_RET_SLOTS        8

  #define REG_ARG_FIRST            REG_R0
  #define REG_ARG_LAST             REG_R3
  #define INIT_ARG_STACK_SLOT      0                  // No outgoing reserved stack slots

  #define REG_ARG_0                REG_R0
  #define REG_ARG_1                REG_R1
  #define REG_ARG_2                REG_R2
  #define REG_ARG_3                REG_R3

  SELECTANY const regNumber intArgRegs [] = {REG_R0, REG_R1, REG_R2, REG_R3};
  SELECTANY const regMaskTP intArgMasks[] = {RBM_R0, RBM_R1, RBM_R2, RBM_R3};

  #define RBM_ARG_0                RBM_R0
  #define RBM_ARG_1                RBM_R1
  #define RBM_ARG_2                RBM_R2
  #define RBM_ARG_3                RBM_R3

  #define RBM_ARG_REGS            (RBM_ARG_0|RBM_ARG_1|RBM_ARG_2|RBM_ARG_3)
  #define RBM_FLTARG_REGS         (RBM_F0|RBM_F1|RBM_F2|RBM_F3|RBM_F4|RBM_F5|RBM_F6|RBM_F7|RBM_F8|RBM_F9|RBM_F10|RBM_F11|RBM_F12|RBM_F13|RBM_F14|RBM_F15)
  #define RBM_DBL_REGS            (RBM_F0|RBM_F2|RBM_F4|RBM_F6|RBM_F8|RBM_F10|RBM_F12|RBM_F14|RBM_F16|RBM_F18|RBM_F20|RBM_F22|RBM_F24|RBM_F26|RBM_F28|RBM_F30)


  SELECTANY const regNumber fltArgRegs [] = {REG_F0, REG_F1, REG_F2, REG_F3, REG_F4, REG_F5, REG_F6, REG_F7, REG_F8, REG_F9, REG_F10, REG_F11, REG_F12, REG_F13, REG_F14, REG_F15 };
  SELECTANY const regMaskTP fltArgMasks[] = {RBM_F0, RBM_F1, RBM_F2, RBM_F3, RBM_F4, RBM_F5, RBM_F6, RBM_F7, RBM_F8, RBM_F9, RBM_F10, RBM_F11, RBM_F12, RBM_F13, RBM_F14, RBM_F15 };

  #define LBL_DIST_SMALL_MAX_NEG  (0)
  #define LBL_DIST_SMALL_MAX_POS  (+1020)
  #define LBL_DIST_MED_MAX_NEG    (-4095)
  #define LBL_DIST_MED_MAX_POS    (+4096)

  #define JMP_DIST_SMALL_MAX_NEG  (-2048)
  #define JMP_DIST_SMALL_MAX_POS  (+2046)

  #define JCC_DIST_SMALL_MAX_NEG  (-256)
  #define JCC_DIST_SMALL_MAX_POS  (+254)

  #define JCC_DIST_MEDIUM_MAX_NEG (-1048576)
  #define JCC_DIST_MEDIUM_MAX_POS (+1048574)

  #define LBL_SIZE_SMALL          (2)

  #define JMP_SIZE_SMALL          (2)
  #define JMP_SIZE_LARGE          (4)

  #define JCC_SIZE_SMALL          (2)
  #define JCC_SIZE_MEDIUM         (4)
  #define JCC_SIZE_LARGE          (6)

#elif defined(_TARGET_ARM64_)

  #define CPU_LOAD_STORE_ARCH      1
  #define CPU_LONG_USES_REGPAIR    0
  #define CPU_HAS_FP_SUPPORT       1
  #define ROUND_FLOAT              0       // Do not round intermed float expression results
  #define CPU_HAS_BYTE_REGS        0
  #define CPU_USES_BLOCK_MOVE      0

  #define CPBLK_UNROLL_LIMIT       64      // Upper bound to let the code generator to loop unroll CpBlk.
  #define INITBLK_UNROLL_LIMIT     64      // Upper bound to let the code generator to loop unroll InitBlk.

  #define FEATURE_WRITE_BARRIER    1       // Generate the proper WriteBarrier calls for GC    
  #define FEATURE_FIXED_OUT_ARGS   1       // Preallocate the outgoing arg area in the prolog
  #define FEATURE_STRUCTPROMOTE    1       // JIT Optimization to promote fields of structs into registers
  #define FEATURE_FASTTAILCALL     0       // Tail calls made as epilog+jmp
  #define FEATURE_TAILCALL_OPT     0       // opportunistic Tail calls (i.e. without ".tail" prefix) made as fast tail calls.
  #define FEATURE_SET_FLAGS        1       // Set to true to force the JIT to mark the trees with GTF_SET_FLAGS when the flags need to be set
#ifdef FEATURE_USE_ASM_GC_WRITE_BARRIERS
  #define NOGC_WRITE_BARRIERS      1       // We have specialized WriteBarrier JIT Helpers that DO-NOT trash the RBM_CALLEE_TRASH registers
#else
  #define NOGC_WRITE_BARRIERS      0       // Do not modify this -- modify the definition above.  (If we're not using ASM barriers we definitely don't have NOGC barriers).
#endif
  #define USER_ARGS_COME_LAST      1
  #define EMIT_TRACK_STACK_DEPTH   1       // This is something of a workaround.  For both ARM and AMD64, the frame size is fixed, so we don't really
                                           // need to track stack depth, but this is currently necessary to
                                           // get GC information reported at call sites.
  #define TARGET_POINTER_SIZE      8       // equal to sizeof(void*) and the managed pointer size in bytes for this target
  #define FEATURE_EH               1       // To aid platform bring-up, eliminate exceptional EH clauses (catch, filter, filter-handler, fault) and directly execute 'finally' clauses.
  #define FEATURE_EH_FUNCLETS      1
  #define FEATURE_EH_CALLFINALLY_THUNKS 1  // Generate call-to-finally code in "thunks" in the enclosing EH region, protected by "cloned finally" clauses.
  #define FEATURE_STACK_FP_X87     0 
  #define ETW_EBP_FRAMED           1       // if 1 we cannot use REG_FP as a scratch register and must setup the frame pointer for most methods
  #define FEATURE_FP_REGALLOC      0       // Enabled if RegAlloc is used to enregister Floating Point LclVars  
  #define CSE_CONSTS               1       // Enable if we want to CSE constants 

  #define REG_FP_FIRST             REG_V0
  #define REG_FP_LAST              REG_V31
  #define FIRST_FP_ARGREG          REG_V0
  #define LAST_FP_ARGREG           REG_V15

  #define REGNUM_BITS              6       // number of bits in a REG_*
  #define TINY_REGNUM_BITS         5       // number of bits we will use for a tiny instr desc (may not use float)
  #define REGMASK_BITS             64      // number of bits in a REGNUM_MASK
  #define REGSIZE_BYTES            8       // number of bytes in one general purpose register
  #define FP_REGSIZE_BYTES         16      // number of bytes in one FP/SIMD register
  #define FPSAVE_REGSIZE_BYTES     8       // number of bytes in one FP/SIMD register that are saved/restored, for callee-saved registers

  #define CODE_ALIGN               4       // code alignment requirement
  #define STACK_ALIGN              16      // stack alignment requirement
  #define STACK_ALIGN_SHIFT        3       // Shift-right amount to convert stack size in bytes to size in DWORD_PTRs

  #define RBM_INT_CALLEE_SAVED    (RBM_R19|RBM_R20|RBM_R21|RBM_R22|RBM_R23|RBM_R24|RBM_R25|RBM_R26|RBM_R27|RBM_R28)
  #define RBM_INT_CALLEE_TRASH    (RBM_R0|RBM_R1|RBM_R2|RBM_R3|RBM_R4|RBM_R5|RBM_R6|RBM_R7|RBM_R8|RBM_R9|RBM_R10|RBM_R11|RBM_R12|RBM_R13|RBM_R14|RBM_R15|RBM_IP0|RBM_IP1|RBM_LR)
  #define RBM_FLT_CALLEE_SAVED    (RBM_V8|RBM_V9|RBM_V10|RBM_V11|RBM_V12|RBM_V13|RBM_V14|RBM_V15)
  #define RBM_FLT_CALLEE_TRASH    (RBM_V0|RBM_V1|RBM_V2|RBM_V3|RBM_V4|RBM_V5|RBM_V6|RBM_V7|RBM_V16|RBM_V17|RBM_V18|RBM_V19|RBM_V20|RBM_V21|RBM_V22|RBM_V23|RBM_V24|RBM_V25|RBM_V26|RBM_V27|RBM_V28|RBM_V29|RBM_V30|RBM_V31)

  #define RBM_CALLEE_SAVED        (RBM_INT_CALLEE_SAVED | RBM_FLT_CALLEE_SAVED)
  #define RBM_CALLEE_TRASH        (RBM_INT_CALLEE_TRASH | RBM_FLT_CALLEE_TRASH)
  #define RBM_CALLEE_TRASH_NOGC   (RBM_R12|RBM_R13|RBM_R14|RBM_R15)

  #define RBM_ALLINT              (RBM_INT_CALLEE_SAVED | RBM_INT_CALLEE_TRASH)
  #define RBM_ALLFLOAT            (RBM_FLT_CALLEE_SAVED | RBM_FLT_CALLEE_TRASH)
  #define RBM_ALLDOUBLE            RBM_ALLFLOAT

  #define REG_VAR_ORDER            REG_R8,REG_R9,REG_R10,REG_R11,REG_R12,REG_R13,REG_R14,REG_R15,\
                                   REG_R7,REG_R6,REG_R5,REG_R4,REG_R3,REG_R2,REG_R1,REG_R0,\
                                   REG_R19,REG_R20,REG_R21,REG_R22,REG_R23,REG_R24,REG_R25,REG_R26,REG_R27,REG_R28,\

  #define REG_VAR_ORDER_FLT        REG_V16, REG_V17, REG_V18, REG_V19, \
                                   REG_V20, REG_V21, REG_V22, REG_V23, \
                                   REG_V24, REG_V25, REG_V26, REG_V27, \
                                   REG_V28, REG_V29, REG_V30, REG_V31, \
                                   REG_V7,  REG_V6,  REG_V5,  REG_V4,  \
                                   REG_V8,  REG_V9,  REG_V10, REG_V11, \
                                   REG_V12, REG_V13, REG_V14, REG_V16, \
                                   REG_V3,  REG_V2, REG_V1,  REG_V0 

  #define REG_CALLEE_SAVED_ORDER   REG_R19,REG_R20,REG_R21,REG_R22,REG_R23,REG_R24,REG_R25,REG_R26,REG_R27,REG_R28
  #define RBM_CALLEE_SAVED_ORDER   RBM_R19,RBM_R20,RBM_R21,RBM_R22,RBM_R23,RBM_R24,RBM_R25,RBM_R26,RBM_R27,RBM_R28

  #define CNT_CALLEE_SAVED        (11)
  #define CNT_CALLEE_TRASH        (17)
  #define CNT_CALLEE_ENREG        (CNT_CALLEE_SAVED-1)

  #define CNT_CALLEE_SAVED_FLOAT  (8)
  #define CNT_CALLEE_TRASH_FLOAT  (24)

  #define CALLEE_SAVED_REG_MAXSZ    (CNT_CALLEE_SAVED * REGSIZE_BYTES)
  #define CALLEE_SAVED_FLOAT_MAXSZ  (CNT_CALLEE_SAVED_FLOAT * FPSAVE_REGSIZE_BYTES)

  // TODO-ARM64-Cleanup: Remove this
  #define REG_L_STK                REG_ZR

  //  This is the first register in REG_TMP_ORDER
  #define REG_TMP_0                REG_R8
  #define RBM_TMP_0                RBM_R8

  //  This is the second register in REG_TMP_ORDER
  #define REG_TMP_1                REG_R9
  #define RBM_TMP_1                RBM_R9

  // register to hold shift amount; no special register is required on ARM64.
  #define REG_SHIFT                REG_NA
  #define RBM_SHIFT                RBM_ALLINT
  #define PREDICT_REG_SHIFT        PREDICT_REG

  // This is a general scratch register that does not conflict with the argument registers
  #define REG_SCRATCH              REG_R8
  #define RBM_SCRATCH              RBM_R8

  // This is a general register that can be optionally reserved for other purposes during codegen
  #define REG_OPT_RSVD             REG_IP1
  #define RBM_OPT_RSVD             RBM_IP1

  // Where is the exception object on entry to the handler block?
  #define REG_EXCEPTION_OBJECT     REG_R0
  #define RBM_EXCEPTION_OBJECT     RBM_R0

  #define REG_JUMP_THUNK_PARAM     REG_R12
  #define RBM_JUMP_THUNK_PARAM     RBM_R12

#if NOGC_WRITE_BARRIERS
  #define REG_WRITE_BARRIER_SRC_BYREF    REG_R13
  #define RBM_WRITE_BARRIER_SRC_BYREF    RBM_R13

  #define REG_WRITE_BARRIER_DST_BYREF    REG_R14
  #define RBM_WRITE_BARRIER_DST_BYREF    RBM_R14

  #define REG_WRITE_BARRIER              REG_R15
  #define RBM_WRITE_BARRIER              RBM_R15
#endif

  // GenericPInvokeCalliHelper VASigCookie Parameter 
  #define REG_PINVOKE_COOKIE_PARAM          REG_R15
  #define RBM_PINVOKE_COOKIE_PARAM          RBM_R15
  #define PREDICT_REG_PINVOKE_COOKIE_PARAM  PREDICT_REG_R15

  // GenericPInvokeCalliHelper unmanaged target Parameter 
  #define REG_PINVOKE_TARGET_PARAM          REG_R14
  #define RBM_PINVOKE_TARGET_PARAM          RBM_R14
  #define PREDICT_REG_PINVOKE_TARGET_PARAM  PREDICT_REG_R14

  // IL stub's secret MethodDesc parameter (CORJIT_FLG_PUBLISH_SECRET_PARAM)
  #define REG_SECRET_STUB_PARAM     REG_R12
  #define RBM_SECRET_STUB_PARAM     RBM_R12

  // VSD extra parameter (slot address)
  #define REG_VIRTUAL_STUB_PARAM          REG_R11
  #define RBM_VIRTUAL_STUB_PARAM          RBM_R11
  #define PREDICT_REG_VIRTUAL_STUB_PARAM  PREDICT_REG_R11

  // Registers used by PInvoke frame setup
  #define REG_PINVOKE_FRAME        REG_R8
  #define RBM_PINVOKE_FRAME        RBM_R8
  #define REG_PINVOKE_TCB          REG_R9
  #define RBM_PINVOKE_TCB          RBM_R9
  #define REG_PINVOKE_SCRATCH      REG_R10
  #define RBM_PINVOKE_SCRATCH      RBM_R10

  #define REG_SPILL_CHOICE         REG_R8
  #define RBM_SPILL_CHOICE         RBM_R8
  #define REG_SPILL_CHOICE_FLT     REG_F16
  #define RBM_SPILL_CHOICE_FLT     RBM_F16

  // The following defines are useful for iterating a regNumber
  #define REG_FIRST                REG_R0
  #define REG_INT_FIRST            REG_R0
  #define REG_INT_LAST             REG_ZR
  #define REG_INT_COUNT            (REG_INT_LAST - REG_INT_FIRST + 1)
  #define REG_NEXT(reg)           ((regNumber)((unsigned)(reg) + 1))
  #define REG_PREV(reg)           ((regNumber)((unsigned)(reg) - 1))

  // genCodeForCall() moves the target address of the tailcall into this register, before pushing it on the stack
  #define REG_TAILCALL_ADDR        REG_R9

  // The following registers are used in emitting Enter/Leave/Tailcall profiler callbacks
  #define REG_PROFILER_ENTER_ARG           REG_R0
  #define RBM_PROFILER_ENTER_ARG           RBM_R0
  #define REG_PROFILER_RET_SCRATCH         REG_R2
  #define RBM_PROFILER_RET_SCRATCH         RBM_R2
  #define RBM_PROFILER_RET_USED            (RBM_R0 | RBM_R1 | RBM_R2)
  #define REG_PROFILER_JMP_ARG             REG_R0
  #define RBM_PROFILER_JMP_USED            RBM_R0
  #define RBM_PROFILER_TAIL_USED           (RBM_R0 | RBM_R12 | RBM_LR)
  

  // Which register are int and long values returned in ?
  #define REG_INTRET               REG_R0
  #define RBM_INTRET               RBM_R0
  #define REG_LNGRET               REG_R0
  #define RBM_LNGRET               RBM_R0

  #define REG_FLOATRET             REG_V0
  #define RBM_FLOATRET             RBM_V0
  #define RBM_DOUBLERET            RBM_V0

  #define REG_FPBASE               REG_FP
  #define RBM_FPBASE               RBM_FP
  #define STR_FPBASE               "fp"
  #define REG_SPBASE               REG_SP
  #define RBM_SPBASE               RBM_ZR     // reuse the RBM for REG_ZR
  #define STR_SPBASE               "sp"

  #define FIRST_ARG_STACK_OFFS    (2*REGSIZE_BYTES)   // Caller's saved FP and return address

  #define MAX_REG_ARG              8
  #define MAX_FLOAT_REG_ARG        8
  #define MAX_HFA_RET_SLOTS        8

  #define REG_ARG_FIRST            REG_R0
  #define REG_ARG_LAST             REG_R7
  #define INIT_ARG_STACK_SLOT      0                  // No outgoing reserved stack slots

  #define REG_ARG_0                REG_R0
  #define REG_ARG_1                REG_R1
  #define REG_ARG_2                REG_R2
  #define REG_ARG_3                REG_R3
  #define REG_ARG_4                REG_R4
  #define REG_ARG_5                REG_R5
  #define REG_ARG_6                REG_R6
  #define REG_ARG_7                REG_R7

  SELECTANY const regNumber intArgRegs [] = {REG_R0, REG_R1, REG_R2, REG_R3, REG_R4, REG_R5, REG_R6, REG_R7};
  SELECTANY const regMaskTP intArgMasks[] = {RBM_R0, RBM_R1, RBM_R2, RBM_R3, RBM_R4, RBM_R5, RBM_R6, RBM_R7};

  #define RBM_ARG_0                RBM_R0
  #define RBM_ARG_1                RBM_R1
  #define RBM_ARG_2                RBM_R2
  #define RBM_ARG_3                RBM_R3
  #define RBM_ARG_4                RBM_R4
  #define RBM_ARG_5                RBM_R5
  #define RBM_ARG_6                RBM_R6
  #define RBM_ARG_7                RBM_R7

  #define RBM_ARG_REGS            (RBM_ARG_0|RBM_ARG_1|RBM_ARG_2|RBM_ARG_3|RBM_ARG_4|RBM_ARG_5|RBM_ARG_6|RBM_ARG_7)
  #define RBM_FLTARG_REGS         (RBM_V0|RBM_V1|RBM_V2|RBM_V3|RBM_V4|RBM_V5|RBM_V6|RBM_V7)

  SELECTANY const regNumber fltArgRegs [] = {REG_V0, REG_V1, REG_V2, REG_V3, REG_V4, REG_V5, REG_V6, REG_V7 };
  SELECTANY const regMaskTP fltArgMasks[] = {RBM_V0, RBM_V1, RBM_V2, RBM_V3, RBM_V4, RBM_V5, RBM_V6, RBM_V7 };

  #define LBL_DIST_SMALL_MAX_NEG  (-1048576)
  #define LBL_DIST_SMALL_MAX_POS  (+1048575)

  #define LBL_SIZE_SMALL          (4)
  #define LBL_SIZE_LARGE          (8)   // NYI

  #define JCC_DIST_SMALL_MAX_NEG  (-1048576)
  #define JCC_DIST_SMALL_MAX_POS  (+1048572)

  #define JCC_SIZE_SMALL          (4)
  #define JCC_SIZE_LARGE          (8)   // NYI

#else
  #error Unsupported or unset target architecture
#endif


#ifdef _TARGET_XARCH_

  #define JMP_DIST_SMALL_MAX_NEG  (-128)
  #define JMP_DIST_SMALL_MAX_POS  (+127)

  #define JCC_DIST_SMALL_MAX_NEG  (-128)
  #define JCC_DIST_SMALL_MAX_POS  (+127)

  #define JMP_SIZE_SMALL          (2)
  #define JMP_SIZE_LARGE          (5)

  #define JCC_SIZE_SMALL          (2)
  #define JCC_SIZE_LARGE          (6)

  #define PUSH_INST_SIZE          (5)
  #define CALL_INST_SIZE          (5)

#endif // _TARGET_XARCH_

C_ASSERT(REG_FIRST == 0);
C_ASSERT(REG_INT_FIRST < REG_INT_LAST);
C_ASSERT(REG_FP_FIRST  < REG_FP_LAST);

// Opportunistic tail call feature converts non-tail prefixed calls into 
// tail calls where possible. It requires fast tail calling mechanism for
// performance. Otherwise, we are better off not converting non-tail prefixed
// calls into tail calls.
C_ASSERT((FEATURE_TAILCALL_OPT == 0) || (FEATURE_FASTTAILCALL == 1));

/*****************************************************************************/

#define BITS_PER_BYTE              8 
#define REGNUM_MASK              ((1 << REGNUM_BITS) - 1)     // a n-bit mask use to encode multiple REGNUMs into a unsigned int
#define RBM_ALL(type) (varTypeIsFloating(type) ? RBM_ALLFLOAT : RBM_ALLINT)

/*****************************************************************************/

#if CPU_HAS_BYTE_REGS
  #define RBM_BYTE_REGS           (RBM_EAX|RBM_ECX|RBM_EDX|RBM_EBX)
  #define RBM_NON_BYTE_REGS       (RBM_ESI|RBM_EDI)
  // We reuse the ESP register as a flag for byteable registers in lvPrefReg
  #define RBM_BYTE_REG_FLAG        RBM_ESP
#else
  #define RBM_BYTE_REGS            RBM_ALLINT
  #define RBM_NON_BYTE_REGS        RBM_NONE
  #define RBM_BYTE_REG_FLAG        RBM_NONE
#endif

/*****************************************************************************/
class Target
{
public:
    static const char *             g_tgtCPUName;

    enum ArgOrder { ARG_ORDER_R2L, ARG_ORDER_L2R };
    static const enum ArgOrder      g_tgtArgOrder;

#if NOGC_WRITE_BARRIERS
    static regMaskTP exclude_WriteBarrierReg(regMaskTP mask)
    {
        unsigned result = (mask & ~RBM_WRITE_BARRIER);
        if (result)
            return result;
        else
            return RBM_ALLINT & ~RBM_WRITE_BARRIER;
    }
#endif // NOGC_WRITE_BARRIERS
};

#if defined(DEBUG) || defined(LATE_DISASM)
  const   char *      getRegName(unsigned reg, bool isFloat = false);  // this is for gcencode.cpp and disasm.cpp that don't use the regNumber type
  const   char *      getRegName(regNumber reg, bool isFloat = false);
#endif // defined(DEBUG) || defined(LATE_DISASM)

#ifdef DEBUG
  const   char *      getRegNameFloat(regNumber reg, var_types type);
  extern  void        dspRegMask(regMaskTP regMask, size_t minSiz = 0);
#endif

#if CPU_HAS_BYTE_REGS
  inline  BOOL isByteReg(regNumber reg) { return (reg <= REG_EBX); }
#else
  inline  BOOL isByteReg(regNumber reg) { return true; }
#endif

#ifdef LEGACY_BACKEND
extern const regNumber  raRegTmpOrder[REG_TMP_ORDER_COUNT];
extern const regNumber  rpRegTmpOrder[REG_TMP_ORDER_COUNT];
#if FEATURE_FP_REGALLOC
extern const regNumber  raRegFltTmpOrder[REG_FLT_TMP_ORDER_COUNT];
#endif
#endif // LEGACY_BACKEND

inline regMaskTP    genRegMask(regNumber reg);
inline regMaskTP    genRegMaskFloat(regNumber reg, var_types type = TYP_DOUBLE);


/*****************************************************************************
 * Return true if the register number is valid
 */
inline bool         genIsValidReg(regNumber reg)
{
    /* It's safest to perform an unsigned comparison in case reg is negative */
    return ((unsigned) reg < (unsigned) REG_COUNT);
}

/*****************************************************************************
 * Return true if the register is a valid integer register
 */
inline bool         genIsValidIntReg(regNumber reg)
{
    return reg >= REG_INT_FIRST && reg <= REG_INT_LAST;
}

/*****************************************************************************
 * Return true if the register is a valid floating point register
 */
inline bool         genIsValidFloatReg(regNumber reg)
{
    return reg >= REG_FP_FIRST && reg <= REG_FP_LAST;
}

#if defined(LEGACY_BACKEND) && defined(_TARGET_ARM_)

/*****************************************************************************
 * Return true if the register is a valid floating point double register
 */
inline bool         genIsValidDoubleReg(regNumber reg)
{
    return genIsValidFloatReg(reg) && (((reg - REG_FP_FIRST) & 0x1) == 0);
}

#endif // defined(LEGACY_BACKEND) && defined(_TARGET_ARM_)

/*****************************************************************************
 *
 *  Returns true if the register is a valid integer argument register 
 */
inline bool         isValidIntArgReg(regNumber reg)
{
    return (genRegMask(reg) & RBM_ARG_REGS) != 0;
}

/*****************************************************************************
 *
 *  Given a register that is an integer argument register 
 *   returns the next integer argument register 
 */
regNumber           genRegArgNext(regNumber argReg);


#if !defined(_TARGET_X86_)

/*****************************************************************************
 *
 *  Returns true if the register is a valid floating-point argument register 
 */
inline bool         isValidFloatArgReg(regNumber reg)
{
    return reg >= FIRST_FP_ARGREG && reg <= LAST_FP_ARGREG;
}

/*****************************************************************************
 *
 *  Given a register that is a floating-point argument register 
 *   returns the next floating-point argument register 
 */
regNumber           genRegArgNextFloat(regNumber argReg);

#endif // !defined(_TARGET_X86_)


/*****************************************************************************
 *
 *  Can the register hold the argument type?
 */

#ifdef _TARGET_ARM_
inline bool floatRegCanHoldType(regNumber reg, var_types type)
{
    assert(genIsValidFloatReg(reg));
    if (type == TYP_DOUBLE)
    {
        return ((reg - REG_F0) % 2) == 0;
    }
    else
    {
        // Can be TYP_STRUCT for HFA. It's not clear that's correct; what about
        // HFA of double? We wouldn't be asserting the right alignment, and
        // callers like genRegMaskFloat() wouldn't be generating the right mask.

        assert((type == TYP_FLOAT) || (type == TYP_STRUCT));
        return true;
    }
}
#else
// AMD64: xmm registers can hold any float type
// x86: FP stack can hold any float type
// ARM64: Floating-point/SIMD registers can hold any type.
inline bool floatRegCanHoldType(regNumber reg, var_types type) { return true; }
#endif

/*****************************************************************************
 *
 *  Map a register number to a register mask.
 */

extern const regMaskSmall  regMasks[REG_COUNT];

inline regMaskTP    genRegMask(regNumber reg)
{
    assert((unsigned)reg < ArrLen(regMasks));
#if defined _TARGET_AMD64_
    // shift is faster than a L1 hit on modern x86
    // (L1 latency on sandy bridge is 4 cycles for [base] and 5 for [base + index*c] )
    // the reason this is AMD-only is because the x86 BE will try to get reg masks for REG_STK
    // and the result needs to be zero.
    regMaskTP result = 1 << reg;
    assert(result == regMasks[reg]);
    return result;
#else
    return regMasks[reg];
#endif
}

/*****************************************************************************
 *
 *  Map a register number to a floating-point register mask.
 */

#if defined(_TARGET_X86_) && defined(LEGACY_BACKEND)
extern const regMaskSmall  regFPMasks[REG_FPCOUNT];
#endif // defined(_TARGET_X86_) && defined(LEGACY_BACKEND)

inline regMaskTP    genRegMaskFloat(regNumber reg, var_types type /* = TYP_DOUBLE */)
{
#if defined(_TARGET_X86_) && defined(LEGACY_BACKEND)
    assert(reg >= REG_FPV0 && reg < REG_FPCOUNT);
    assert((unsigned)reg < ArrLen(regFPMasks));
    return regFPMasks[reg];
#elif defined(_TARGET_AMD64_) || defined(_TARGET_ARM64_) || defined(_TARGET_X86_)
    assert(genIsValidFloatReg(reg));
    assert((unsigned)reg < ArrLen(regMasks));
    return regMasks[reg];
#elif defined _TARGET_ARM_
    assert(floatRegCanHoldType(reg, type));
    assert(reg >= REG_F0 && reg <= REG_F31);

    if (type==TYP_DOUBLE)
    {
        return regMasks[reg] | regMasks[reg+1];
    }
    else
    {
        return regMasks[reg];
    }
#else
    #error Unsupported or unset target architecture
#endif
}

//------------------------------------------------------------------------ 
// genRegMask: Given a register, and its type, generate the appropriate regMask
// 
// Arguments: 
//    regNum   - the register of interest
//    type     - the type of regNum (i.e. the type it is being used as)
//
// Return Value:
//    This will usually return the same value as genRegMask(regNum), but
//    on architectures where multiple registers are used for certain types
//    (e.g. TYP_DOUBLE on ARM), it will return a regMask that includes
//    all the registers.
//    Registers that are used in pairs, but separately named (e.g. TYP_LONG
//    on ARM) will return just the regMask for the given register.
//
// Assumptions:
//    For registers that are used in pairs, the caller will be handling
//    each member of the pair separately.
//
inline regMaskTP    genRegMask(regNumber regNum, var_types type)
{
#ifndef _TARGET_ARM_
    return genRegMask(regNum);
#else 
    regMaskTP regMask = RBM_NONE;

    if (varTypeIsFloating(type))
    {
        regMask = genRegMaskFloat(regNum, type);
    }
    else
    {
        regMask = genRegMask(regNum);
    }
    return regMask;
#endif
}

/*****************************************************************************
 *
 *  These arrays list the callee-saved register numbers (and bitmaps, respectively) for 
 *  the current architecture.
 */
extern const regNumber  raRegCalleeSaveOrder[CNT_CALLEE_SAVED];
extern const regMaskTP  raRbmCalleeSaveOrder[CNT_CALLEE_SAVED];

// This method takes a "compact" bitset of the callee-saved registers, and "expands" it to a full register mask.
regMaskSmall        genRegMaskFromCalleeSavedMask(unsigned short);


/*****************************************************************************
 *
 *  Returns the register that holds the low  32 bits of the long value given
 *  by the register pair 'regPair'.
 */
inline regNumber    genRegPairLo(regPairNo regPair)
{
    assert(regPair >= REG_PAIR_FIRST &&
           regPair <= REG_PAIR_LAST);

    return  (regNumber)((regPair - REG_PAIR_FIRST) & REG_PAIR_NMASK);
}


/*****************************************************************************
 *
 *  Returns the register that holds the high 32 bits of the long value given
 *  by the register pair 'regPair'.
 */
inline regNumber    genRegPairHi(regPairNo regPair)
{
    assert(regPair >= REG_PAIR_FIRST &&
           regPair <= REG_PAIR_LAST);

    return (regNumber)(((regPair - REG_PAIR_FIRST) >> REG_PAIR_NBITS) & REG_PAIR_NMASK);
}

/*****************************************************************************
 *
 *  Returns whether regPair is a combination of two "real" registers
 *  or whether it contains a pseudo register.
 *
 *  In debug it also asserts that reg1 and reg2 are not the same.
 */
bool                genIsProperRegPair(regPairNo regPair);


/*****************************************************************************
 *
 *  Returns the register pair number that corresponds to the given two regs.
 */
inline regPairNo gen2regs2pair(regNumber regLo, regNumber regHi)
{
    assert(regLo != regHi || regLo == REG_STK);
    assert(genIsValidReg(regLo) && genIsValidReg(regHi));
    assert(regLo != REG_L_STK && regHi != REG_L_STK);

    regPairNo regPair = (regPairNo)(regLo + (regHi << REG_PAIR_NBITS) + REG_PAIR_FIRST);

    assert(regLo == genRegPairLo(regPair));
    assert(regHi == genRegPairHi(regPair));

    return regPair;
}


/*****************************************************************************/
inline regMaskTP    genRegPairMask(regPairNo regPair)
{
    assert(regPair >= REG_PAIR_FIRST &&
           regPair <= REG_PAIR_LAST);

    return genRegMask(genRegPairLo(regPair)) | genRegMask(genRegPairHi(regPair));
}

/*****************************************************************************
 *
 *  Assumes that "reg" is of the given "type". Return the next unused reg number after "reg"
 *  of this type, else REG_NA if there are no more.
 */

inline regNumber       regNextOfType(regNumber reg, var_types type)
{
    regNumber regReturn;

#ifdef _TARGET_ARM_
    if (type == TYP_DOUBLE)
    {
        // Skip odd FP registers for double-precision types
        assert(floatRegCanHoldType(reg, type));
        regReturn = regNumber(reg + 2);
    }
    else
    {
        regReturn = REG_NEXT(reg);
    }
#else // _TARGET_ARM_
    regReturn = REG_NEXT(reg);
#endif

    if (varTypeIsFloating(type))
    {
        if (regReturn > REG_FP_LAST)
            regReturn = REG_NA;
    }
    else
    {
        if (regReturn > REG_INT_LAST)
            regReturn = REG_NA;
    }

    return regReturn;
}


/*****************************************************************************
 *
 *  Type checks
 */

inline
bool                isRegPairType(int /* s/b "var_types" */ type)
{
#ifdef _TARGET_64BIT_
    return false;
#elif CPU_HAS_FP_SUPPORT
    return  type == TYP_LONG;
#else
    return  type == TYP_LONG || type == TYP_DOUBLE;
#endif
}

inline
bool                isFloatRegType(int /* s/b "var_types" */ type)
{
#if CPU_HAS_FP_SUPPORT
    return  type == TYP_DOUBLE || type == TYP_FLOAT;
#else
    return  false;
#endif
}

/*****************************************************************************/
// Some sanity checks on some of the register masks
// Stack pointer is never part of RBM_ALLINT
C_ASSERT((RBM_ALLINT & RBM_SPBASE) == RBM_NONE);
C_ASSERT((RBM_INT_CALLEE_SAVED & RBM_SPBASE) == RBM_NONE);

#if ETW_EBP_FRAMED
// Frame pointer isn't either if we're supporting ETW frame chaining
C_ASSERT((RBM_ALLINT & RBM_FPBASE) == RBM_NONE);
C_ASSERT((RBM_INT_CALLEE_SAVED & RBM_FPBASE) == RBM_NONE);
#endif
/*****************************************************************************/

/*****************************************************************************/
#endif  // _TARGET_H_
/*****************************************************************************/
