
*** Running vivado
    with args -log vta_compute_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vta_compute_0_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vta_compute_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:14 . Memory (MB): peak = 2068.035 ; gain = 0.000 ; free physical = 3966 ; free virtual = 6694
Command: synth_design -top vta_compute_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4037
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2068.078 ; gain = 0.000 ; free physical = 105 ; free virtual = 2625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vta_compute_0_0' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_compute_0_0/synth/vta_compute_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'compute' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:12]
	Parameter ap_ST_fsm_state1 bound to: 47'b00000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 47'b00000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 47'b00000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 47'b00000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 47'b00000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 47'b00000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 47'b00000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 47'b00000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 47'b00000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 47'b00000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 47'b00000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state19 bound to: 47'b00000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state20 bound to: 47'b00000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 47'b00000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 47'b00000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state23 bound to: 47'b00000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 47'b00000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 47'b00000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 47'b00000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 47'b00000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 47'b00000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 47'b00000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 47'b00000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 47'b00000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 47'b00000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 47'b00000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 47'b00000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 47'b00000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 47'b00000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 47'b00000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 47'b00000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 47'b00000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 47'b00000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 47'b00000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 47'b00000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 47'b00000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 47'b00000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 47'b00000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 47'b00000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 47'b00000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 47'b00000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 47'b00000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 47'b00001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 47'b00010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 47'b00100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 47'b01000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 47'b10000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_UOP_PORT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UOP_PORT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_UOP_PORT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_UOP_PORT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UOP_PORT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UOP_PORT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UOP_PORT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UOP_PORT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UOP_PORT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_UOP_PORT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_UOP_PORT_CACHE_VALUE bound to: 1111 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_PORT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_PORT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_PORT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_PORT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_PORT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_PORT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_PORT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_PORT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_PORT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_PORT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_PORT_CACHE_VALUE bound to: 1111 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_UOP_PORT_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_PORT_WSTRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_uop_mem_V' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_mem_V.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8192 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_uop_mem_V_ram' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_mem_V.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-3876] $readmem data file './compute_uop_mem_V_ram.dat' is read successfully [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_mem_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'compute_uop_mem_V_ram' (1#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_mem_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'compute_uop_mem_V' (2#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_mem_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'compute_acc_mem_V' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_acc_mem_V.v:66]
	Parameter DataWidth bound to: 512 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_acc_mem_V_ram' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_acc_mem_V.v:6]
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
	Parameter NUM_COL bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './compute_acc_mem_V_ram.dat' is read successfully [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_acc_mem_V.v:29]
INFO: [Synth 8-6155] done synthesizing module 'compute_acc_mem_V_ram' (3#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_acc_mem_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'compute_acc_mem_V' (4#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_acc_mem_V.v:66]
INFO: [Synth 8-6157] synthesizing module 'compute_CONTROL_BUS_s_axi' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_CONTROL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_DONE_I_DATA_0 bound to: 6'b010000 
	Parameter ADDR_DONE_I_CTRL bound to: 6'b010100 
	Parameter ADDR_DONE_O_DATA_0 bound to: 6'b011000 
	Parameter ADDR_DONE_O_CTRL bound to: 6'b011100 
	Parameter ADDR_UOPS_V_DATA_0 bound to: 6'b100000 
	Parameter ADDR_UOPS_V_CTRL bound to: 6'b100100 
	Parameter ADDR_BIASES_V_DATA_0 bound to: 6'b101000 
	Parameter ADDR_BIASES_V_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_CONTROL_BUS_s_axi.v:216]
INFO: [Synth 8-6155] done synthesizing module 'compute_CONTROL_BUS_s_axi' (5#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_CONTROL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'compute_uop_port_m_axi' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 1111 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_uop_port_m_axi_throttl' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_uop_port_m_axi_throttl' (6#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'compute_uop_port_m_axi_write' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 1111 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'compute_uop_port_m_axi_fifo' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_uop_port_m_axi_fifo' (7#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'compute_uop_port_m_axi_reg_slice' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'compute_uop_port_m_axi_reg_slice' (8#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'compute_uop_port_m_axi_fifo__parameterized0' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_uop_port_m_axi_fifo__parameterized0' (8#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'compute_uop_port_m_axi_buffer' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_uop_port_m_axi_buffer' (9#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'compute_uop_port_m_axi_fifo__parameterized1' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_uop_port_m_axi_fifo__parameterized1' (9#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'compute_uop_port_m_axi_fifo__parameterized2' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_uop_port_m_axi_fifo__parameterized2' (9#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'compute_uop_port_m_axi_write' (10#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'compute_uop_port_m_axi_read' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 1111 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'compute_uop_port_m_axi_buffer__parameterized0' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_uop_port_m_axi_buffer__parameterized0' (10#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'compute_uop_port_m_axi_reg_slice__parameterized0' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'compute_uop_port_m_axi_reg_slice__parameterized0' (10#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'compute_uop_port_m_axi_read' (11#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'compute_uop_port_m_axi' (12#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_uop_port_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'compute_data_port_m_axi' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 1111 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_data_port_m_axi_throttl' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_data_port_m_axi_throttl' (13#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'compute_data_port_m_axi_write' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 1111 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'compute_data_port_m_axi_fifo' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_data_port_m_axi_fifo' (14#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'compute_data_port_m_axi_reg_slice' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'compute_data_port_m_axi_reg_slice' (15#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'compute_data_port_m_axi_fifo__parameterized0' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_data_port_m_axi_fifo__parameterized0' (15#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'compute_data_port_m_axi_buffer' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_data_port_m_axi_buffer' (16#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'compute_data_port_m_axi_fifo__parameterized1' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_data_port_m_axi_fifo__parameterized1' (16#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'compute_data_port_m_axi_fifo__parameterized2' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_data_port_m_axi_fifo__parameterized2' (16#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'compute_data_port_m_axi_write' (17#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'compute_data_port_m_axi_read' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 1111 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'compute_data_port_m_axi_buffer__parameterized0' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_data_port_m_axi_buffer__parameterized0' (17#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'compute_data_port_m_axi_reg_slice__parameterized0' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:314]
	Parameter N bound to: 66 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'compute_data_port_m_axi_reg_slice__parameterized0' (17#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'compute_data_port_m_axi_read' (18#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'compute_data_port_m_axi' (19#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_data_port_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'reset_mem' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/reset_mem.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'reset_mem' (20#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/reset_mem.v:10]
INFO: [Synth 8-6157] synthesizing module 'compute_mul_32ns_bkb' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_32ns_bkb.v:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 46 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_mul_32ns_bkb_MulnS_0' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_32ns_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'compute_mul_32ns_bkb_MulnS_0' (21#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_32ns_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'compute_mul_32ns_bkb' (22#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_32ns_bkb.v:31]
INFO: [Synth 8-6157] synthesizing module 'compute_mul_46ns_cud' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_46ns_cud.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 46 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 60 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_mul_46ns_cud_MulnS_1' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_46ns_cud.v:8]
INFO: [Synth 8-6155] done synthesizing module 'compute_mul_46ns_cud_MulnS_1' (23#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_46ns_cud.v:8]
INFO: [Synth 8-6155] done synthesizing module 'compute_mul_46ns_cud' (24#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_46ns_cud.v:35]
INFO: [Synth 8-6157] synthesizing module 'compute_mul_14ns_dEe' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_14ns_dEe.v:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 46 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_mul_14ns_dEe_MulnS_2' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_14ns_dEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'compute_mul_14ns_dEe_MulnS_2' (25#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_14ns_dEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'compute_mul_14ns_dEe' (26#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_14ns_dEe.v:31]
INFO: [Synth 8-6157] synthesizing module 'compute_mul_14ns_eOg' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_14ns_eOg.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 46 - type: integer 
	Parameter dout_WIDTH bound to: 60 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_mul_14ns_eOg_MulnS_3' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_14ns_eOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'compute_mul_14ns_eOg_MulnS_3' (27#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_14ns_eOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'compute_mul_14ns_eOg' (28#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_14ns_eOg.v:35]
INFO: [Synth 8-6157] synthesizing module 'compute_mac_muladfYi' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mac_muladfYi.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_mac_muladfYi_DSP48_0' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mac_muladfYi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compute_mac_muladfYi_DSP48_0' (29#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mac_muladfYi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compute_mac_muladfYi' (30#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mac_muladfYi.v:30]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter W bound to: 129 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 129 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (31#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 129 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (32#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (33#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (33#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (33#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (33#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:7847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:7851]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:7853]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:7855]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:7857]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:7859]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:7861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:7863]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:7865]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:7867]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8471]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8475]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8479]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8481]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8485]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8489]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8493]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8495]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8497]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8505]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8507]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8509]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8513]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8515]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8517]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8519]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8525]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8527]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8531]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8533]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8537]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8541]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8543]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8545]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8549]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8551]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8555]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8561]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8565]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8567]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8569]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8573]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8575]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8577]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8579]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8581]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8585]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8587]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8591]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8597]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8603]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8605]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8615]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8621]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8625]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8629]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8633]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8657]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:8663]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:9843]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:9853]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:9855]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:9863]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:9865]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:9867]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:9875]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:9877]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:9879]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:9887]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'compute' (34#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:12]
INFO: [Synth 8-6155] done synthesizing module 'vta_compute_0_0' (35#1) [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_compute_0_0/synth/vta_compute_0_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2254.035 ; gain = 185.957 ; free physical = 913 ; free virtual = 1337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 2254.035 ; gain = 185.957 ; free physical = 756 ; free virtual = 1233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 2254.035 ; gain = 185.957 ; free physical = 758 ; free virtual = 1234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2254.035 ; gain = 0.000 ; free physical = 475 ; free virtual = 964
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_compute_0_0/constraints/compute_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_compute_0_0/constraints/compute_ooc.xdc] for cell 'inst'
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.runs/vta_compute_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.runs/vta_compute_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2542.629 ; gain = 0.000 ; free physical = 325 ; free virtual = 861
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2552.535 ; gain = 9.906 ; free physical = 401 ; free virtual = 964
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:01:11 . Memory (MB): peak = 2552.535 ; gain = 484.457 ; free physical = 561 ; free virtual = 1190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:01:11 . Memory (MB): peak = 2552.535 ; gain = 484.457 ; free physical = 558 ; free virtual = 1188
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'compute_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'compute_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'compute_uop_port_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'compute_uop_port_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'compute_data_port_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'compute_data_port_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "compute_acc_mem_V_ram:/genblk2[1].ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'compute_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'compute_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'compute_uop_port_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'compute_uop_port_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'compute_data_port_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'compute_data_port_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:38 . Memory (MB): peak = 2552.535 ; gain = 484.457 ; free physical = 135 ; free virtual = 925
---------------------------------------------------------------------------------
Parallel Worker Creation Failure: Worker 2 has died.  Skipping 
Parallel Worker Creation Failure: Worker 3 has died.  Skipping 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   46 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 49    
	   2 Input   20 Bit       Adders := 20    
	   2 Input   19 Bit       Adders := 32    
	   2 Input   18 Bit       Adders := 64    
	   2 Input   16 Bit       Adders := 5     
	   3 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 15    
	   2 Input   11 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 16    
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 16    
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              512 Bit    Registers := 3     
	              129 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               72 Bit    Registers := 3     
	               67 Bit    Registers := 3     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 16    
	               60 Bit    Registers := 9     
	               52 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               46 Bit    Registers := 8     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 111   
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               20 Bit    Registers := 20    
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 66    
	               16 Bit    Registers := 13    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 7     
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 27    
	               11 Bit    Registers := 23    
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 451   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 36    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 161   
+---Multipliers : 
	              14x46  Multipliers := 2     
	              14x32  Multipliers := 2     
+---RAMs : 
	            1024K Bit	(2048 X 512 bit)          RAMs := 1     
	             256K Bit	(8192 X 32 bit)          RAMs := 1     
	              18K Bit	(256 X 72 bit)          RAMs := 1     
	              16K Bit	(256 X 67 bit)          RAMs := 1     
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               8K Bit	(256 X 35 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 257   
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   67 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 7     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 2     
	  48 Input   47 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 2     
	   3 Input   46 Bit        Muxes := 1     
	   6 Input   45 Bit        Muxes := 1     
	   3 Input   44 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   3 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 3     
	   2 Input   35 Bit        Muxes := 2     
	   3 Input   34 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 200   
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   3 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 6     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 14    
	   4 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 88    
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 14    
	   5 Input    2 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 77    
	   4 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 18    
	   2 Input    1 Bit        Muxes := 160   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Adjusting Job Scheduling: Worker 2 unavailable.  Skipping 
Adjusting Job Scheduling: Worker 3 unavailable.  Skipping 
Reorganizing into 2 workers 
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
warning: Removed RAM compute_uop_port_m_axi_U/bus_write/buff_wdata/mem_reg due to inactive write enable
INFO: [Synth 8-3971] The signal "compute_acc_mem_V_ram__GB1/genblk1[1].ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4471] merging register 'x_width_V_reg_13073_reg[15:0]' into 'x_width_V_reg_13073_reg[15:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:7032]
DSP Report: Generating DSP y_offset_0_V_reg_16563_reg, operation Mode is: (C or 0)+(0 or (A2*B2)').
DSP Report: register y_offset_0_V_reg_16563_reg is absorbed into DSP y_offset_0_V_reg_16563_reg.
DSP Report: register x_width_V_reg_13073_reg is absorbed into DSP y_offset_0_V_reg_16563_reg.
DSP Report: register y_offset_0_V_reg_16563_reg is absorbed into DSP y_offset_0_V_reg_16563_reg.
DSP Report: operator y_offset_0_V_fu_11359_p2 is absorbed into DSP y_offset_0_V_reg_16563_reg.
DSP Report: Generating DSP y_offset_1_V_reg_16568_reg, operation Mode is: (0 or PCIN)+((A2*B2)' or 0).
DSP Report: register y_offset_1_V_reg_16568_reg is absorbed into DSP y_offset_1_V_reg_16568_reg.
DSP Report: register x_width_V_reg_13073_reg is absorbed into DSP y_offset_1_V_reg_16568_reg.
DSP Report: register y_offset_1_V_reg_16568_reg is absorbed into DSP y_offset_1_V_reg_16568_reg.
DSP Report: operator y_offset_1_V_fu_11377_p2 is absorbed into DSP y_offset_1_V_reg_16568_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln700_1_reg_16602_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln700_1_reg_16602_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln700_1_reg_16602_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln700_1_reg_16602_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln700_1_reg_16602_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln700_1_reg_16602_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln700_1_reg_16602_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln700_1_reg_16602_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln700_1_reg_16602_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln700_1_reg_16602_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln700_1_reg_16602_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln700_1_reg_16602_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln700_1_reg_16602_reg[28] )
INFO: [Synth 8-3886] merging instance 'sub_ln461_1_reg_13488_reg[0]' (FDE) to 'trunc_ln647_28_reg_13483_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_28_reg_13483_reg[4]' (FDE) to 'src_1_V_1_reg_13474_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_28_reg_13483_reg[3]' (FDE) to 'src_1_V_1_reg_13474_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_28_reg_13483_reg[2]' (FDE) to 'src_1_V_1_reg_13474_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_28_reg_13483_reg[1]' (FDE) to 'src_1_V_1_reg_13474_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_28_reg_13483_reg[0]' (FDE) to 'src_1_V_1_reg_13474_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln461_2_reg_13507_reg[0]' (FDE) to 'src_1_V_2_reg_13493_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_32_reg_13502_reg[4]' (FDE) to 'src_1_V_2_reg_13493_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_32_reg_13502_reg[3]' (FDE) to 'src_1_V_2_reg_13493_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_32_reg_13502_reg[2]' (FDE) to 'src_1_V_2_reg_13493_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_32_reg_13502_reg[1]' (FDE) to 'src_1_V_2_reg_13493_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_32_reg_13502_reg[0]' (FDE) to 'src_1_V_2_reg_13493_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln461_3_reg_13526_reg[0]' (FDE) to 'trunc_ln647_36_reg_13521_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_36_reg_13521_reg[4]' (FDE) to 'src_1_V_3_reg_13512_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_36_reg_13521_reg[3]' (FDE) to 'src_1_V_3_reg_13512_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_36_reg_13521_reg[2]' (FDE) to 'src_1_V_3_reg_13512_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_36_reg_13521_reg[1]' (FDE) to 'src_1_V_3_reg_13512_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_36_reg_13521_reg[0]' (FDE) to 'src_1_V_3_reg_13512_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln461_4_reg_13545_reg[0]' (FDE) to 'src_1_V_4_reg_13531_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_40_reg_13540_reg[4]' (FDE) to 'src_1_V_4_reg_13531_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_40_reg_13540_reg[3]' (FDE) to 'src_1_V_4_reg_13531_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_40_reg_13540_reg[2]' (FDE) to 'src_1_V_4_reg_13531_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_40_reg_13540_reg[1]' (FDE) to 'src_1_V_4_reg_13531_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_40_reg_13540_reg[0]' (FDE) to 'src_1_V_4_reg_13531_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln461_5_reg_13564_reg[0]' (FDE) to 'trunc_ln647_44_reg_13559_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_44_reg_13559_reg[4]' (FDE) to 'src_1_V_5_reg_13550_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_44_reg_13559_reg[3]' (FDE) to 'src_1_V_5_reg_13550_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_44_reg_13559_reg[2]' (FDE) to 'src_1_V_5_reg_13550_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_44_reg_13559_reg[1]' (FDE) to 'src_1_V_5_reg_13550_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_44_reg_13559_reg[0]' (FDE) to 'src_1_V_5_reg_13550_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln461_6_reg_13583_reg[0]' (FDE) to 'src_1_V_6_reg_13569_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_48_reg_13578_reg[4]' (FDE) to 'src_1_V_6_reg_13569_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_48_reg_13578_reg[3]' (FDE) to 'src_1_V_6_reg_13569_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_48_reg_13578_reg[2]' (FDE) to 'src_1_V_6_reg_13569_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_48_reg_13578_reg[1]' (FDE) to 'src_1_V_6_reg_13569_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_48_reg_13578_reg[0]' (FDE) to 'src_1_V_6_reg_13569_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln461_7_reg_13602_reg[0]' (FDE) to 'trunc_ln647_52_reg_13597_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_52_reg_13597_reg[4]' (FDE) to 'src_1_V_7_reg_13588_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_52_reg_13597_reg[3]' (FDE) to 'src_1_V_7_reg_13588_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_52_reg_13597_reg[2]' (FDE) to 'src_1_V_7_reg_13588_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_52_reg_13597_reg[1]' (FDE) to 'src_1_V_7_reg_13588_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_52_reg_13597_reg[0]' (FDE) to 'src_1_V_7_reg_13588_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_reg_13105_reg[31] )
INFO: [Synth 8-3886] merging instance 'regslice_both_g2s_dep_queue_V_U/ibuf_inst/ireg_reg[1]' (FDRE) to 'regslice_both_g2s_dep_queue_V_U/ibuf_inst/ireg_reg[7]'
INFO: [Synth 8-3886] merging instance 'regslice_both_g2s_dep_queue_V_U/ibuf_inst/ireg_reg[2]' (FDRE) to 'regslice_both_g2s_dep_queue_V_U/ibuf_inst/ireg_reg[7]'
INFO: [Synth 8-3886] merging instance 'regslice_both_g2s_dep_queue_V_U/ibuf_inst/ireg_reg[3]' (FDRE) to 'regslice_both_g2s_dep_queue_V_U/ibuf_inst/ireg_reg[7]'
INFO: [Synth 8-3886] merging instance 'regslice_both_g2s_dep_queue_V_U/ibuf_inst/ireg_reg[4]' (FDRE) to 'regslice_both_g2s_dep_queue_V_U/ibuf_inst/ireg_reg[7]'
INFO: [Synth 8-3886] merging instance 'regslice_both_g2s_dep_queue_V_U/ibuf_inst/ireg_reg[5]' (FDRE) to 'regslice_both_g2s_dep_queue_V_U/ibuf_inst/ireg_reg[7]'
INFO: [Synth 8-3886] merging instance 'regslice_both_g2s_dep_queue_V_U/ibuf_inst/ireg_reg[6]' (FDRE) to 'regslice_both_g2s_dep_queue_V_U/ibuf_inst/ireg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_g2s_dep_queue_V_U/\ibuf_inst/ireg_reg[7] )
INFO: [Synth 8-3886] merging instance 'regslice_both_g2l_dep_queue_V_U/ibuf_inst/ireg_reg[1]' (FDRE) to 'regslice_both_g2l_dep_queue_V_U/ibuf_inst/ireg_reg[7]'
INFO: [Synth 8-3886] merging instance 'regslice_both_g2l_dep_queue_V_U/ibuf_inst/ireg_reg[2]' (FDRE) to 'regslice_both_g2l_dep_queue_V_U/ibuf_inst/ireg_reg[7]'
INFO: [Synth 8-3886] merging instance 'regslice_both_g2l_dep_queue_V_U/ibuf_inst/ireg_reg[3]' (FDRE) to 'regslice_both_g2l_dep_queue_V_U/ibuf_inst/ireg_reg[7]'
INFO: [Synth 8-3886] merging instance 'regslice_both_g2l_dep_queue_V_U/ibuf_inst/ireg_reg[4]' (FDRE) to 'regslice_both_g2l_dep_queue_V_U/ibuf_inst/ireg_reg[7]'
INFO: [Synth 8-3886] merging instance 'regslice_both_g2l_dep_queue_V_U/ibuf_inst/ireg_reg[5]' (FDRE) to 'regslice_both_g2l_dep_queue_V_U/ibuf_inst/ireg_reg[7]'
INFO: [Synth 8-3886] merging instance 'regslice_both_g2l_dep_queue_V_U/ibuf_inst/ireg_reg[6]' (FDRE) to 'regslice_both_g2l_dep_queue_V_U/ibuf_inst/ireg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_g2l_dep_queue_V_U/\ibuf_inst/ireg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_cast37_reg_12880_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_cast37_reg_12880_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_cast37_reg_12880_reg[31] )
INFO: [Synth 8-3886] merging instance 'sub_ln461_8_reg_13701_reg[0]' (FDE) to 'trunc_ln647_56_reg_13696_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_56_reg_13696_reg[4]' (FDE) to 'src_1_V_8_reg_13687_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_56_reg_13696_reg[3]' (FDE) to 'src_1_V_8_reg_13687_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_56_reg_13696_reg[2]' (FDE) to 'src_1_V_8_reg_13687_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_56_reg_13696_reg[1]' (FDE) to 'src_1_V_8_reg_13687_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_56_reg_13696_reg[0]' (FDE) to 'src_1_V_8_reg_13687_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln461_9_reg_13720_reg[0]' (FDE) to 'trunc_ln647_60_reg_13715_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_60_reg_13715_reg[4]' (FDE) to 'src_1_V_9_reg_13706_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_60_reg_13715_reg[3]' (FDE) to 'src_1_V_9_reg_13706_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_60_reg_13715_reg[2]' (FDE) to 'src_1_V_9_reg_13706_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_60_reg_13715_reg[1]' (FDE) to 'src_1_V_9_reg_13706_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_60_reg_13715_reg[0]' (FDE) to 'src_1_V_9_reg_13706_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln461_10_reg_13739_reg[0]' (FDE) to 'trunc_ln647_64_reg_13734_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_64_reg_13734_reg[4]' (FDE) to 'src_1_V_10_reg_13725_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_64_reg_13734_reg[3]' (FDE) to 'src_1_V_10_reg_13725_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_64_reg_13734_reg[2]' (FDE) to 'src_1_V_10_reg_13725_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_64_reg_13734_reg[1]' (FDE) to 'src_1_V_10_reg_13725_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_64_reg_13734_reg[0]' (FDE) to 'src_1_V_10_reg_13725_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln461_11_reg_13758_reg[0]' (FDE) to 'trunc_ln647_68_reg_13753_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_68_reg_13753_reg[4]' (FDE) to 'src_1_V_11_reg_13744_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_68_reg_13753_reg[3]' (FDE) to 'src_1_V_11_reg_13744_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_68_reg_13753_reg[2]' (FDE) to 'src_1_V_11_reg_13744_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_68_reg_13753_reg[1]' (FDE) to 'src_1_V_11_reg_13744_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_68_reg_13753_reg[0]' (FDE) to 'src_1_V_11_reg_13744_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln461_12_reg_13777_reg[0]' (FDE) to 'trunc_ln647_72_reg_13772_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_72_reg_13772_reg[4]' (FDE) to 'src_1_V_12_reg_13763_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_72_reg_13772_reg[3]' (FDE) to 'src_1_V_12_reg_13763_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_72_reg_13772_reg[2]' (FDE) to 'src_1_V_12_reg_13763_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_72_reg_13772_reg[1]' (FDE) to 'src_1_V_12_reg_13763_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_72_reg_13772_reg[0]' (FDE) to 'src_1_V_12_reg_13763_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln461_13_reg_13796_reg[0]' (FDE) to 'trunc_ln647_76_reg_13791_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_76_reg_13791_reg[4]' (FDE) to 'src_1_V_13_reg_13782_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_76_reg_13791_reg[3]' (FDE) to 'src_1_V_13_reg_13782_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_76_reg_13791_reg[2]' (FDE) to 'src_1_V_13_reg_13782_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_76_reg_13791_reg[1]' (FDE) to 'src_1_V_13_reg_13782_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_76_reg_13791_reg[0]' (FDE) to 'src_1_V_13_reg_13782_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln461_14_reg_13815_reg[0]' (FDE) to 'trunc_ln647_80_reg_13810_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_80_reg_13810_reg[4]' (FDE) to 'src_1_V_14_reg_13801_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_80_reg_13810_reg[3]' (FDE) to 'src_1_V_14_reg_13801_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_80_reg_13810_reg[2]' (FDE) to 'src_1_V_14_reg_13801_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_80_reg_13810_reg[1]' (FDE) to 'src_1_V_14_reg_13801_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_80_reg_13810_reg[0]' (FDE) to 'src_1_V_14_reg_13801_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln461_15_reg_13834_reg[0]' (FDE) to 'trunc_ln647_84_reg_13829_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_84_reg_13829_reg[4]' (FDE) to 'src_1_V_15_reg_13820_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_84_reg_13829_reg[3]' (FDE) to 'src_1_V_15_reg_13820_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln647_84_reg_13829_reg[2]' (FDE) to 'src_1_V_15_reg_13820_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_CONTROL_BUS_s_axi_U/\int_done_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln700_7_reg_13229_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln350_1_reg_13112_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln478_1_reg_16558_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln478_1_reg_16558_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln478_1_reg_16558_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln478_1_reg_16558_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln478_1_reg_16558_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln478_1_reg_16558_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln478_1_reg_16558_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln478_1_reg_16558_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln478_1_reg_16558_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln478_1_reg_16558_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln478_1_reg_16558_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln478_1_reg_16558_reg[15] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module compute_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module compute_CONTROL_BUS_s_axi.
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_10_reg_15467_reg[7:0]' into 'i_tensor_i_0_10_reg_15467_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6387]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_9_reg_15457_reg[7:0]' into 'i_tensor_i_0_9_reg_15457_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6400]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_7_reg_15447_reg[7:0]' into 'i_tensor_i_0_7_reg_15447_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6398]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_5_reg_15437_reg[7:0]' into 'i_tensor_i_0_5_reg_15437_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6396]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_3_reg_15427_reg[7:0]' into 'i_tensor_i_0_3_reg_15427_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6394]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_12_reg_15477_reg[7:0]' into 'i_tensor_i_0_12_reg_15477_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6389]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_1_reg_15417_reg[7:0]' into 'i_tensor_i_0_1_reg_15417_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6392]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_14_reg_15487_reg[7:0]' into 'i_tensor_i_0_14_reg_15487_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6391]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_1_reg_15417_reg[7:0]' into 'i_tensor_i_0_1_reg_15417_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6392]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_3_reg_15427_reg[7:0]' into 'i_tensor_i_0_3_reg_15427_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6394]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_5_reg_15437_reg[7:0]' into 'i_tensor_i_0_5_reg_15437_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6396]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_7_reg_15447_reg[7:0]' into 'i_tensor_i_0_7_reg_15447_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6398]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_14_reg_15487_reg[7:0]' into 'i_tensor_i_0_14_reg_15487_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6391]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_12_reg_15477_reg[7:0]' into 'i_tensor_i_0_12_reg_15477_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6389]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_10_reg_15467_reg[7:0]' into 'i_tensor_i_0_10_reg_15467_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6387]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_9_reg_15457_reg[7:0]' into 'i_tensor_i_0_9_reg_15457_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6400]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_7_reg_15447_reg[7:0]' into 'i_tensor_i_0_7_reg_15447_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6398]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_5_reg_15437_reg[7:0]' into 'i_tensor_i_0_5_reg_15437_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6396]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_3_reg_15427_reg[7:0]' into 'i_tensor_i_0_3_reg_15427_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6394]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_1_reg_15417_reg[7:0]' into 'i_tensor_i_0_1_reg_15417_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6392]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_14_reg_15487_reg[7:0]' into 'i_tensor_i_0_14_reg_15487_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6391]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_12_reg_15477_reg[7:0]' into 'i_tensor_i_0_12_reg_15477_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6389]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_10_reg_15467_reg[7:0]' into 'i_tensor_i_0_10_reg_15467_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6387]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_9_reg_15457_reg[7:0]' into 'i_tensor_i_0_9_reg_15457_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6400]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_7_reg_15447_reg[7:0]' into 'i_tensor_i_0_7_reg_15447_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6398]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_5_reg_15437_reg[7:0]' into 'i_tensor_i_0_5_reg_15437_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6396]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_3_reg_15427_reg[7:0]' into 'i_tensor_i_0_3_reg_15427_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6394]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_1_reg_15417_reg[7:0]' into 'i_tensor_i_0_1_reg_15417_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6392]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_14_reg_15487_reg[7:0]' into 'i_tensor_i_0_14_reg_15487_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6391]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_12_reg_15477_reg[7:0]' into 'i_tensor_i_0_12_reg_15477_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6389]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_10_reg_15467_reg[7:0]' into 'i_tensor_i_0_10_reg_15467_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6387]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_9_reg_15457_reg[7:0]' into 'i_tensor_i_0_9_reg_15457_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6400]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_7_reg_15447_reg[7:0]' into 'i_tensor_i_0_7_reg_15447_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6398]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_5_reg_15437_reg[7:0]' into 'i_tensor_i_0_5_reg_15437_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6396]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_3_reg_15427_reg[7:0]' into 'i_tensor_i_0_3_reg_15427_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6394]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_1_reg_15417_reg[7:0]' into 'i_tensor_i_0_1_reg_15417_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6392]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_14_reg_15487_reg[7:0]' into 'i_tensor_i_0_14_reg_15487_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6391]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_12_reg_15477_reg[7:0]' into 'i_tensor_i_0_12_reg_15477_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6389]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_10_reg_15467_reg[7:0]' into 'i_tensor_i_0_10_reg_15467_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6387]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_9_reg_15457_reg[7:0]' into 'i_tensor_i_0_9_reg_15457_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6400]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_7_reg_15447_reg[7:0]' into 'i_tensor_i_0_7_reg_15447_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6398]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_5_reg_15437_reg[7:0]' into 'i_tensor_i_0_5_reg_15437_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6396]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_3_reg_15427_reg[7:0]' into 'i_tensor_i_0_3_reg_15427_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6394]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_1_reg_15417_reg[7:0]' into 'i_tensor_i_0_1_reg_15417_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6392]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_14_reg_15487_reg[7:0]' into 'i_tensor_i_0_14_reg_15487_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6391]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_12_reg_15477_reg[7:0]' into 'i_tensor_i_0_12_reg_15477_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6389]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_10_reg_15467_reg[7:0]' into 'i_tensor_i_0_10_reg_15467_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6387]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_9_reg_15457_reg[7:0]' into 'i_tensor_i_0_9_reg_15457_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6400]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_7_reg_15447_reg[7:0]' into 'i_tensor_i_0_7_reg_15447_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6398]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_5_reg_15437_reg[7:0]' into 'i_tensor_i_0_5_reg_15437_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6396]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_3_reg_15427_reg[7:0]' into 'i_tensor_i_0_3_reg_15427_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6394]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_1_reg_15417_reg[7:0]' into 'i_tensor_i_0_1_reg_15417_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6392]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_14_reg_15487_reg[7:0]' into 'i_tensor_i_0_14_reg_15487_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6391]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_12_reg_15477_reg[7:0]' into 'i_tensor_i_0_12_reg_15477_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6389]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_10_reg_15467_reg[7:0]' into 'i_tensor_i_0_10_reg_15467_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6387]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_9_reg_15457_reg[7:0]' into 'i_tensor_i_0_9_reg_15457_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6400]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_7_reg_15447_reg[7:0]' into 'i_tensor_i_0_7_reg_15447_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6398]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_5_reg_15437_reg[7:0]' into 'i_tensor_i_0_5_reg_15437_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6396]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_3_reg_15427_reg[7:0]' into 'i_tensor_i_0_3_reg_15427_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6394]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_1_reg_15417_reg[7:0]' into 'i_tensor_i_0_1_reg_15417_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6392]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_14_reg_15487_reg[7:0]' into 'i_tensor_i_0_14_reg_15487_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6391]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_12_reg_15477_reg[7:0]' into 'i_tensor_i_0_12_reg_15477_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6389]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_10_reg_15467_reg[7:0]' into 'i_tensor_i_0_10_reg_15467_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6387]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_9_reg_15457_reg[7:0]' into 'i_tensor_i_0_9_reg_15457_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6400]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_7_reg_15447_reg[7:0]' into 'i_tensor_i_0_7_reg_15447_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6398]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_5_reg_15437_reg[7:0]' into 'i_tensor_i_0_5_reg_15437_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6396]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_3_reg_15427_reg[7:0]' into 'i_tensor_i_0_3_reg_15427_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6394]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_1_reg_15417_reg[7:0]' into 'i_tensor_i_0_1_reg_15417_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6392]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_14_reg_15487_reg[7:0]' into 'i_tensor_i_0_14_reg_15487_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6391]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_12_reg_15477_reg[7:0]' into 'i_tensor_i_0_12_reg_15477_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6389]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_10_reg_15467_reg[7:0]' into 'i_tensor_i_0_10_reg_15467_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6387]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_9_reg_15457_reg[7:0]' into 'i_tensor_i_0_9_reg_15457_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6400]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_7_reg_15447_reg[7:0]' into 'i_tensor_i_0_7_reg_15447_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6398]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_5_reg_15437_reg[7:0]' into 'i_tensor_i_0_5_reg_15437_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6396]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_3_reg_15427_reg[7:0]' into 'i_tensor_i_0_3_reg_15427_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6394]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_1_reg_15417_reg[7:0]' into 'i_tensor_i_0_1_reg_15417_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6392]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_14_reg_15487_reg[7:0]' into 'i_tensor_i_0_14_reg_15487_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6391]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_12_reg_15477_reg[7:0]' into 'i_tensor_i_0_12_reg_15477_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6389]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_10_reg_15467_reg[7:0]' into 'i_tensor_i_0_10_reg_15467_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6387]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_9_reg_15457_reg[7:0]' into 'i_tensor_i_0_9_reg_15457_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6400]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_7_reg_15447_reg[7:0]' into 'i_tensor_i_0_7_reg_15447_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6398]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_5_reg_15437_reg[7:0]' into 'i_tensor_i_0_5_reg_15437_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6396]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_3_reg_15427_reg[7:0]' into 'i_tensor_i_0_3_reg_15427_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6394]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_1_reg_15417_reg[7:0]' into 'i_tensor_i_0_1_reg_15417_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6392]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_14_reg_15487_reg[7:0]' into 'i_tensor_i_0_14_reg_15487_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6391]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_12_reg_15477_reg[7:0]' into 'i_tensor_i_0_12_reg_15477_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6389]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_10_reg_15467_reg[7:0]' into 'i_tensor_i_0_10_reg_15467_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6387]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_9_reg_15457_reg[7:0]' into 'i_tensor_i_0_9_reg_15457_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6400]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_7_reg_15447_reg[7:0]' into 'i_tensor_i_0_7_reg_15447_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6398]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_5_reg_15437_reg[7:0]' into 'i_tensor_i_0_5_reg_15437_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6396]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_3_reg_15427_reg[7:0]' into 'i_tensor_i_0_3_reg_15427_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6394]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_1_reg_15417_reg[7:0]' into 'i_tensor_i_0_1_reg_15417_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6392]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_14_reg_15487_reg[7:0]' into 'i_tensor_i_0_14_reg_15487_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6391]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_12_reg_15477_reg[7:0]' into 'i_tensor_i_0_12_reg_15477_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6389]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_10_reg_15467_reg[7:0]' into 'i_tensor_i_0_10_reg_15467_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6387]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_9_reg_15457_reg[7:0]' into 'i_tensor_i_0_9_reg_15457_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6400]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_7_reg_15447_reg[7:0]' into 'i_tensor_i_0_7_reg_15447_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6398]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_5_reg_15437_reg[7:0]' into 'i_tensor_i_0_5_reg_15437_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6396]
INFO: [Synth 8-4471] merging register 'i_tensor_i_0_3_reg_15427_reg[7:0]' into 'i_tensor_i_0_3_reg_15427_reg[7:0]' [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute.v:6394]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1352_15_reg_15527_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_0_13_reg_14207_reg is absorbed into DSP mul_ln1352_15_reg_15527_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_15_reg_15527_reg.
DSP Report: register mul_ln1352_15_reg_15527_reg is absorbed into DSP mul_ln1352_15_reg_15527_reg.
DSP Report: operator mul_ln1352_15_fu_7670_p2 is absorbed into DSP mul_ln1352_15_reg_15527_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_0_12_reg_14202_reg is absorbed into DSP compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_0_12_reg_14202_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_13_reg_15522_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_0_11_reg_14197_reg is absorbed into DSP mul_ln1352_13_reg_15522_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_13_reg_15522_reg.
DSP Report: register mul_ln1352_13_reg_15522_reg is absorbed into DSP mul_ln1352_13_reg_15522_reg.
DSP Report: operator mul_ln1352_13_fu_7658_p2 is absorbed into DSP mul_ln1352_13_reg_15522_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_0_10_reg_14192_reg is absorbed into DSP compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_0_10_reg_14192_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_11_reg_15517_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_0_8_reg_14187_reg is absorbed into DSP mul_ln1352_11_reg_15517_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_11_reg_15517_reg.
DSP Report: register mul_ln1352_11_reg_15517_reg is absorbed into DSP mul_ln1352_11_reg_15517_reg.
DSP Report: operator mul_ln1352_11_fu_7646_p2 is absorbed into DSP mul_ln1352_11_reg_15517_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_0_s_reg_14182_reg is absorbed into DSP compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_0_s_reg_14182_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_9_reg_15512_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_0_9_reg_14177_reg is absorbed into DSP mul_ln1352_9_reg_15512_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_9_reg_15512_reg.
DSP Report: register mul_ln1352_9_reg_15512_reg is absorbed into DSP mul_ln1352_9_reg_15512_reg.
DSP Report: operator mul_ln1352_9_fu_7634_p2 is absorbed into DSP mul_ln1352_9_reg_15512_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register trunc_ln647_2_reg_14172_reg is absorbed into DSP compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_2_reg_14172_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_7_reg_15507_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_0_7_reg_14167_reg is absorbed into DSP mul_ln1352_7_reg_15507_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_7_reg_15507_reg.
DSP Report: register mul_ln1352_7_reg_15507_reg is absorbed into DSP mul_ln1352_7_reg_15507_reg.
DSP Report: operator mul_ln1352_7_fu_7622_p2 is absorbed into DSP mul_ln1352_7_reg_15507_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_0_6_reg_14162_reg is absorbed into DSP compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_0_6_reg_14162_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_5_reg_15502_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_0_5_reg_14157_reg is absorbed into DSP mul_ln1352_5_reg_15502_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_5_reg_15502_reg.
DSP Report: register mul_ln1352_5_reg_15502_reg is absorbed into DSP mul_ln1352_5_reg_15502_reg.
DSP Report: operator mul_ln1352_5_fu_7610_p2 is absorbed into DSP mul_ln1352_5_reg_15502_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_0_4_reg_14152_reg is absorbed into DSP compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_0_4_reg_14152_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_3_reg_15497_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_0_3_reg_14147_reg is absorbed into DSP mul_ln1352_3_reg_15497_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_3_reg_15497_reg.
DSP Report: register mul_ln1352_3_reg_15497_reg is absorbed into DSP mul_ln1352_3_reg_15497_reg.
DSP Report: operator mul_ln1352_3_fu_7598_p2 is absorbed into DSP mul_ln1352_3_reg_15497_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_0_2_reg_14142_reg is absorbed into DSP compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_0_2_reg_14142_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_1_reg_15492_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_0_1_reg_14137_reg is absorbed into DSP mul_ln1352_1_reg_15492_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_1_reg_15492_reg.
DSP Report: register mul_ln1352_1_reg_15492_reg is absorbed into DSP mul_ln1352_1_reg_15492_reg.
DSP Report: operator mul_ln1352_1_fu_7586_p2 is absorbed into DSP mul_ln1352_1_reg_15492_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register trunc_ln647_1_reg_14132_reg is absorbed into DSP compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_1_reg_14132_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_31_reg_15567_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_1_14_reg_14287_reg is absorbed into DSP mul_ln1352_31_reg_15567_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_31_reg_15567_reg.
DSP Report: register mul_ln1352_31_reg_15567_reg is absorbed into DSP mul_ln1352_31_reg_15567_reg.
DSP Report: operator mul_ln1352_31_fu_7742_p2 is absorbed into DSP mul_ln1352_31_reg_15567_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_1_13_reg_14282_reg is absorbed into DSP compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_13_reg_14282_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_29_reg_15562_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_1_12_reg_14277_reg is absorbed into DSP mul_ln1352_29_reg_15562_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_29_reg_15562_reg.
DSP Report: register mul_ln1352_29_reg_15562_reg is absorbed into DSP mul_ln1352_29_reg_15562_reg.
DSP Report: operator mul_ln1352_29_fu_7733_p2 is absorbed into DSP mul_ln1352_29_reg_15562_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_1_11_reg_14272_reg is absorbed into DSP compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_11_reg_14272_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_27_reg_15557_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_1_10_reg_14267_reg is absorbed into DSP mul_ln1352_27_reg_15557_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_27_reg_15557_reg.
DSP Report: register mul_ln1352_27_reg_15557_reg is absorbed into DSP mul_ln1352_27_reg_15557_reg.
DSP Report: operator mul_ln1352_27_fu_7724_p2 is absorbed into DSP mul_ln1352_27_reg_15557_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_1_s_reg_14262_reg is absorbed into DSP compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_s_reg_14262_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_25_reg_15552_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_1_9_reg_14257_reg is absorbed into DSP mul_ln1352_25_reg_15552_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_25_reg_15552_reg.
DSP Report: register mul_ln1352_25_reg_15552_reg is absorbed into DSP mul_ln1352_25_reg_15552_reg.
DSP Report: operator mul_ln1352_25_fu_7715_p2 is absorbed into DSP mul_ln1352_25_reg_15552_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_1_8_reg_14252_reg is absorbed into DSP compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_8_reg_14252_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_23_reg_15547_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_1_7_reg_14247_reg is absorbed into DSP mul_ln1352_23_reg_15547_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_23_reg_15547_reg.
DSP Report: register mul_ln1352_23_reg_15547_reg is absorbed into DSP mul_ln1352_23_reg_15547_reg.
DSP Report: operator mul_ln1352_23_fu_7706_p2 is absorbed into DSP mul_ln1352_23_reg_15547_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_1_6_reg_14242_reg is absorbed into DSP compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_6_reg_14242_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_21_reg_15542_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_1_5_reg_14237_reg is absorbed into DSP mul_ln1352_21_reg_15542_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_21_reg_15542_reg.
DSP Report: register mul_ln1352_21_reg_15542_reg is absorbed into DSP mul_ln1352_21_reg_15542_reg.
DSP Report: operator mul_ln1352_21_fu_7697_p2 is absorbed into DSP mul_ln1352_21_reg_15542_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_1_4_reg_14232_reg is absorbed into DSP compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_4_reg_14232_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_19_reg_15537_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_1_3_reg_14227_reg is absorbed into DSP mul_ln1352_19_reg_15537_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_19_reg_15537_reg.
DSP Report: register mul_ln1352_19_reg_15537_reg is absorbed into DSP mul_ln1352_19_reg_15537_reg.
DSP Report: operator mul_ln1352_19_fu_7688_p2 is absorbed into DSP mul_ln1352_19_reg_15537_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_1_2_reg_14222_reg is absorbed into DSP compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_2_reg_14222_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_17_reg_15532_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_1_1_reg_14217_reg is absorbed into DSP mul_ln1352_17_reg_15532_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_17_reg_15532_reg.
DSP Report: register mul_ln1352_17_reg_15532_reg is absorbed into DSP mul_ln1352_17_reg_15532_reg.
DSP Report: operator mul_ln1352_17_fu_7679_p2 is absorbed into DSP mul_ln1352_17_reg_15532_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_1_reg_14212_reg is absorbed into DSP compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_reg_14212_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_47_reg_15607_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_2_14_reg_14367_reg is absorbed into DSP mul_ln1352_47_reg_15607_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_47_reg_15607_reg.
DSP Report: register mul_ln1352_47_reg_15607_reg is absorbed into DSP mul_ln1352_47_reg_15607_reg.
DSP Report: operator mul_ln1352_47_fu_7814_p2 is absorbed into DSP mul_ln1352_47_reg_15607_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_2_13_reg_14362_reg is absorbed into DSP compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_13_reg_14362_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_45_reg_15602_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_2_12_reg_14357_reg is absorbed into DSP mul_ln1352_45_reg_15602_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_45_reg_15602_reg.
DSP Report: register mul_ln1352_45_reg_15602_reg is absorbed into DSP mul_ln1352_45_reg_15602_reg.
DSP Report: operator mul_ln1352_45_fu_7805_p2 is absorbed into DSP mul_ln1352_45_reg_15602_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_2_11_reg_14352_reg is absorbed into DSP compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_11_reg_14352_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_43_reg_15597_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_2_10_reg_14347_reg is absorbed into DSP mul_ln1352_43_reg_15597_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_43_reg_15597_reg.
DSP Report: register mul_ln1352_43_reg_15597_reg is absorbed into DSP mul_ln1352_43_reg_15597_reg.
DSP Report: operator mul_ln1352_43_fu_7796_p2 is absorbed into DSP mul_ln1352_43_reg_15597_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_2_s_reg_14342_reg is absorbed into DSP compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_s_reg_14342_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_41_reg_15592_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_2_9_reg_14337_reg is absorbed into DSP mul_ln1352_41_reg_15592_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_41_reg_15592_reg.
DSP Report: register mul_ln1352_41_reg_15592_reg is absorbed into DSP mul_ln1352_41_reg_15592_reg.
DSP Report: operator mul_ln1352_41_fu_7787_p2 is absorbed into DSP mul_ln1352_41_reg_15592_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_2_8_reg_14332_reg is absorbed into DSP compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_8_reg_14332_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_39_reg_15587_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_2_7_reg_14327_reg is absorbed into DSP mul_ln1352_39_reg_15587_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_39_reg_15587_reg.
DSP Report: register mul_ln1352_39_reg_15587_reg is absorbed into DSP mul_ln1352_39_reg_15587_reg.
DSP Report: operator mul_ln1352_39_fu_7778_p2 is absorbed into DSP mul_ln1352_39_reg_15587_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_2_6_reg_14322_reg is absorbed into DSP compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_6_reg_14322_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_37_reg_15582_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_2_5_reg_14317_reg is absorbed into DSP mul_ln1352_37_reg_15582_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_37_reg_15582_reg.
DSP Report: register mul_ln1352_37_reg_15582_reg is absorbed into DSP mul_ln1352_37_reg_15582_reg.
DSP Report: operator mul_ln1352_37_fu_7769_p2 is absorbed into DSP mul_ln1352_37_reg_15582_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_2_4_reg_14312_reg is absorbed into DSP compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_4_reg_14312_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_35_reg_15577_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_2_3_reg_14307_reg is absorbed into DSP mul_ln1352_35_reg_15577_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_35_reg_15577_reg.
DSP Report: register mul_ln1352_35_reg_15577_reg is absorbed into DSP mul_ln1352_35_reg_15577_reg.
DSP Report: operator mul_ln1352_35_fu_7760_p2 is absorbed into DSP mul_ln1352_35_reg_15577_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_2_2_reg_14302_reg is absorbed into DSP compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_2_reg_14302_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_33_reg_15572_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_2_1_reg_14297_reg is absorbed into DSP mul_ln1352_33_reg_15572_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_33_reg_15572_reg.
DSP Report: register mul_ln1352_33_reg_15572_reg is absorbed into DSP mul_ln1352_33_reg_15572_reg.
DSP Report: operator mul_ln1352_33_fu_7751_p2 is absorbed into DSP mul_ln1352_33_reg_15572_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_2_reg_14292_reg is absorbed into DSP compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_reg_14292_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_63_reg_15647_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_3_14_reg_14447_reg is absorbed into DSP mul_ln1352_63_reg_15647_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_63_reg_15647_reg.
DSP Report: register mul_ln1352_63_reg_15647_reg is absorbed into DSP mul_ln1352_63_reg_15647_reg.
DSP Report: operator mul_ln1352_63_fu_7886_p2 is absorbed into DSP mul_ln1352_63_reg_15647_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_3_13_reg_14442_reg is absorbed into DSP compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_13_reg_14442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_61_reg_15642_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_3_12_reg_14437_reg is absorbed into DSP mul_ln1352_61_reg_15642_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_61_reg_15642_reg.
DSP Report: register mul_ln1352_61_reg_15642_reg is absorbed into DSP mul_ln1352_61_reg_15642_reg.
DSP Report: operator mul_ln1352_61_fu_7877_p2 is absorbed into DSP mul_ln1352_61_reg_15642_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_3_11_reg_14432_reg is absorbed into DSP compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_11_reg_14432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_59_reg_15637_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_3_10_reg_14427_reg is absorbed into DSP mul_ln1352_59_reg_15637_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_59_reg_15637_reg.
DSP Report: register mul_ln1352_59_reg_15637_reg is absorbed into DSP mul_ln1352_59_reg_15637_reg.
DSP Report: operator mul_ln1352_59_fu_7868_p2 is absorbed into DSP mul_ln1352_59_reg_15637_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_3_s_reg_14422_reg is absorbed into DSP compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_s_reg_14422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_57_reg_15632_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_3_9_reg_14417_reg is absorbed into DSP mul_ln1352_57_reg_15632_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_57_reg_15632_reg.
DSP Report: register mul_ln1352_57_reg_15632_reg is absorbed into DSP mul_ln1352_57_reg_15632_reg.
DSP Report: operator mul_ln1352_57_fu_7859_p2 is absorbed into DSP mul_ln1352_57_reg_15632_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_3_8_reg_14412_reg is absorbed into DSP compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_8_reg_14412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_55_reg_15627_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_3_7_reg_14407_reg is absorbed into DSP mul_ln1352_55_reg_15627_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_55_reg_15627_reg.
DSP Report: register mul_ln1352_55_reg_15627_reg is absorbed into DSP mul_ln1352_55_reg_15627_reg.
DSP Report: operator mul_ln1352_55_fu_7850_p2 is absorbed into DSP mul_ln1352_55_reg_15627_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_3_6_reg_14402_reg is absorbed into DSP compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_6_reg_14402_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_53_reg_15622_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_3_5_reg_14397_reg is absorbed into DSP mul_ln1352_53_reg_15622_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_53_reg_15622_reg.
DSP Report: register mul_ln1352_53_reg_15622_reg is absorbed into DSP mul_ln1352_53_reg_15622_reg.
DSP Report: operator mul_ln1352_53_fu_7841_p2 is absorbed into DSP mul_ln1352_53_reg_15622_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_3_4_reg_14392_reg is absorbed into DSP compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_4_reg_14392_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_51_reg_15617_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_3_3_reg_14387_reg is absorbed into DSP mul_ln1352_51_reg_15617_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_51_reg_15617_reg.
DSP Report: register mul_ln1352_51_reg_15617_reg is absorbed into DSP mul_ln1352_51_reg_15617_reg.
DSP Report: operator mul_ln1352_51_fu_7832_p2 is absorbed into DSP mul_ln1352_51_reg_15617_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_3_2_reg_14382_reg is absorbed into DSP compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_2_reg_14382_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_49_reg_15612_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_3_1_reg_14377_reg is absorbed into DSP mul_ln1352_49_reg_15612_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_49_reg_15612_reg.
DSP Report: register mul_ln1352_49_reg_15612_reg is absorbed into DSP mul_ln1352_49_reg_15612_reg.
DSP Report: operator mul_ln1352_49_fu_7823_p2 is absorbed into DSP mul_ln1352_49_reg_15612_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_3_reg_14372_reg is absorbed into DSP compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_reg_14372_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_79_reg_15687_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_4_14_reg_14527_reg is absorbed into DSP mul_ln1352_79_reg_15687_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_79_reg_15687_reg.
DSP Report: register mul_ln1352_79_reg_15687_reg is absorbed into DSP mul_ln1352_79_reg_15687_reg.
DSP Report: operator mul_ln1352_79_fu_7958_p2 is absorbed into DSP mul_ln1352_79_reg_15687_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_4_13_reg_14522_reg is absorbed into DSP compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_13_reg_14522_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_77_reg_15682_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_4_12_reg_14517_reg is absorbed into DSP mul_ln1352_77_reg_15682_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_77_reg_15682_reg.
DSP Report: register mul_ln1352_77_reg_15682_reg is absorbed into DSP mul_ln1352_77_reg_15682_reg.
DSP Report: operator mul_ln1352_77_fu_7949_p2 is absorbed into DSP mul_ln1352_77_reg_15682_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_4_11_reg_14512_reg is absorbed into DSP compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_11_reg_14512_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_75_reg_15677_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_4_10_reg_14507_reg is absorbed into DSP mul_ln1352_75_reg_15677_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_75_reg_15677_reg.
DSP Report: register mul_ln1352_75_reg_15677_reg is absorbed into DSP mul_ln1352_75_reg_15677_reg.
DSP Report: operator mul_ln1352_75_fu_7940_p2 is absorbed into DSP mul_ln1352_75_reg_15677_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_4_s_reg_14502_reg is absorbed into DSP compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_s_reg_14502_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_73_reg_15672_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_4_9_reg_14497_reg is absorbed into DSP mul_ln1352_73_reg_15672_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_73_reg_15672_reg.
DSP Report: register mul_ln1352_73_reg_15672_reg is absorbed into DSP mul_ln1352_73_reg_15672_reg.
DSP Report: operator mul_ln1352_73_fu_7931_p2 is absorbed into DSP mul_ln1352_73_reg_15672_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_4_8_reg_14492_reg is absorbed into DSP compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_8_reg_14492_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_71_reg_15667_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_4_7_reg_14487_reg is absorbed into DSP mul_ln1352_71_reg_15667_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_71_reg_15667_reg.
DSP Report: register mul_ln1352_71_reg_15667_reg is absorbed into DSP mul_ln1352_71_reg_15667_reg.
DSP Report: operator mul_ln1352_71_fu_7922_p2 is absorbed into DSP mul_ln1352_71_reg_15667_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_4_6_reg_14482_reg is absorbed into DSP compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_6_reg_14482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_69_reg_15662_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_4_5_reg_14477_reg is absorbed into DSP mul_ln1352_69_reg_15662_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_69_reg_15662_reg.
DSP Report: register mul_ln1352_69_reg_15662_reg is absorbed into DSP mul_ln1352_69_reg_15662_reg.
DSP Report: operator mul_ln1352_69_fu_7913_p2 is absorbed into DSP mul_ln1352_69_reg_15662_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_4_4_reg_14472_reg is absorbed into DSP compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_4_reg_14472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_67_reg_15657_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_4_3_reg_14467_reg is absorbed into DSP mul_ln1352_67_reg_15657_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_67_reg_15657_reg.
DSP Report: register mul_ln1352_67_reg_15657_reg is absorbed into DSP mul_ln1352_67_reg_15657_reg.
DSP Report: operator mul_ln1352_67_fu_7904_p2 is absorbed into DSP mul_ln1352_67_reg_15657_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_4_2_reg_14462_reg is absorbed into DSP compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_2_reg_14462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_65_reg_15652_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_4_1_reg_14457_reg is absorbed into DSP mul_ln1352_65_reg_15652_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_65_reg_15652_reg.
DSP Report: register mul_ln1352_65_reg_15652_reg is absorbed into DSP mul_ln1352_65_reg_15652_reg.
DSP Report: operator mul_ln1352_65_fu_7895_p2 is absorbed into DSP mul_ln1352_65_reg_15652_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_4_reg_14452_reg is absorbed into DSP compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_reg_14452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_95_reg_15727_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_5_14_reg_14607_reg is absorbed into DSP mul_ln1352_95_reg_15727_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_95_reg_15727_reg.
DSP Report: register mul_ln1352_95_reg_15727_reg is absorbed into DSP mul_ln1352_95_reg_15727_reg.
DSP Report: operator mul_ln1352_95_fu_8030_p2 is absorbed into DSP mul_ln1352_95_reg_15727_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_5_13_reg_14602_reg is absorbed into DSP compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_13_reg_14602_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_93_reg_15722_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_5_12_reg_14597_reg is absorbed into DSP mul_ln1352_93_reg_15722_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_93_reg_15722_reg.
DSP Report: register mul_ln1352_93_reg_15722_reg is absorbed into DSP mul_ln1352_93_reg_15722_reg.
DSP Report: operator mul_ln1352_93_fu_8021_p2 is absorbed into DSP mul_ln1352_93_reg_15722_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_5_11_reg_14592_reg is absorbed into DSP compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_11_reg_14592_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_91_reg_15717_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_5_10_reg_14587_reg is absorbed into DSP mul_ln1352_91_reg_15717_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_91_reg_15717_reg.
DSP Report: register mul_ln1352_91_reg_15717_reg is absorbed into DSP mul_ln1352_91_reg_15717_reg.
DSP Report: operator mul_ln1352_91_fu_8012_p2 is absorbed into DSP mul_ln1352_91_reg_15717_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_5_s_reg_14582_reg is absorbed into DSP compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_s_reg_14582_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_89_reg_15712_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_5_9_reg_14577_reg is absorbed into DSP mul_ln1352_89_reg_15712_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_89_reg_15712_reg.
DSP Report: register mul_ln1352_89_reg_15712_reg is absorbed into DSP mul_ln1352_89_reg_15712_reg.
DSP Report: operator mul_ln1352_89_fu_8003_p2 is absorbed into DSP mul_ln1352_89_reg_15712_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_5_8_reg_14572_reg is absorbed into DSP compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_8_reg_14572_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_87_reg_15707_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_5_7_reg_14567_reg is absorbed into DSP mul_ln1352_87_reg_15707_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_87_reg_15707_reg.
DSP Report: register mul_ln1352_87_reg_15707_reg is absorbed into DSP mul_ln1352_87_reg_15707_reg.
DSP Report: operator mul_ln1352_87_fu_7994_p2 is absorbed into DSP mul_ln1352_87_reg_15707_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_5_6_reg_14562_reg is absorbed into DSP compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_6_reg_14562_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_85_reg_15702_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_5_5_reg_14557_reg is absorbed into DSP mul_ln1352_85_reg_15702_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_85_reg_15702_reg.
DSP Report: register mul_ln1352_85_reg_15702_reg is absorbed into DSP mul_ln1352_85_reg_15702_reg.
DSP Report: operator mul_ln1352_85_fu_7985_p2 is absorbed into DSP mul_ln1352_85_reg_15702_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_5_4_reg_14552_reg is absorbed into DSP compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_4_reg_14552_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_83_reg_15697_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_5_3_reg_14547_reg is absorbed into DSP mul_ln1352_83_reg_15697_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_83_reg_15697_reg.
DSP Report: register mul_ln1352_83_reg_15697_reg is absorbed into DSP mul_ln1352_83_reg_15697_reg.
DSP Report: operator mul_ln1352_83_fu_7976_p2 is absorbed into DSP mul_ln1352_83_reg_15697_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_5_2_reg_14542_reg is absorbed into DSP compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_2_reg_14542_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_81_reg_15692_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_5_1_reg_14537_reg is absorbed into DSP mul_ln1352_81_reg_15692_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_81_reg_15692_reg.
DSP Report: register mul_ln1352_81_reg_15692_reg is absorbed into DSP mul_ln1352_81_reg_15692_reg.
DSP Report: operator mul_ln1352_81_fu_7967_p2 is absorbed into DSP mul_ln1352_81_reg_15692_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_5_reg_14532_reg is absorbed into DSP compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_reg_14532_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_111_reg_15767_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_6_14_reg_14687_reg is absorbed into DSP mul_ln1352_111_reg_15767_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_111_reg_15767_reg.
DSP Report: register mul_ln1352_111_reg_15767_reg is absorbed into DSP mul_ln1352_111_reg_15767_reg.
DSP Report: operator mul_ln1352_111_fu_8102_p2 is absorbed into DSP mul_ln1352_111_reg_15767_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_6_13_reg_14682_reg is absorbed into DSP compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_13_reg_14682_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_109_reg_15762_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_6_12_reg_14677_reg is absorbed into DSP mul_ln1352_109_reg_15762_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_109_reg_15762_reg.
DSP Report: register mul_ln1352_109_reg_15762_reg is absorbed into DSP mul_ln1352_109_reg_15762_reg.
DSP Report: operator mul_ln1352_109_fu_8093_p2 is absorbed into DSP mul_ln1352_109_reg_15762_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_6_11_reg_14672_reg is absorbed into DSP compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_11_reg_14672_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_107_reg_15757_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_6_10_reg_14667_reg is absorbed into DSP mul_ln1352_107_reg_15757_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_107_reg_15757_reg.
DSP Report: register mul_ln1352_107_reg_15757_reg is absorbed into DSP mul_ln1352_107_reg_15757_reg.
DSP Report: operator mul_ln1352_107_fu_8084_p2 is absorbed into DSP mul_ln1352_107_reg_15757_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_6_s_reg_14662_reg is absorbed into DSP compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_s_reg_14662_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_105_reg_15752_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_6_9_reg_14657_reg is absorbed into DSP mul_ln1352_105_reg_15752_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_105_reg_15752_reg.
DSP Report: register mul_ln1352_105_reg_15752_reg is absorbed into DSP mul_ln1352_105_reg_15752_reg.
DSP Report: operator mul_ln1352_105_fu_8075_p2 is absorbed into DSP mul_ln1352_105_reg_15752_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_6_8_reg_14652_reg is absorbed into DSP compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_8_reg_14652_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_103_reg_15747_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_6_7_reg_14647_reg is absorbed into DSP mul_ln1352_103_reg_15747_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_103_reg_15747_reg.
DSP Report: register mul_ln1352_103_reg_15747_reg is absorbed into DSP mul_ln1352_103_reg_15747_reg.
DSP Report: operator mul_ln1352_103_fu_8066_p2 is absorbed into DSP mul_ln1352_103_reg_15747_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_6_6_reg_14642_reg is absorbed into DSP compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_6_reg_14642_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_101_reg_15742_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_6_5_reg_14637_reg is absorbed into DSP mul_ln1352_101_reg_15742_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_101_reg_15742_reg.
DSP Report: register mul_ln1352_101_reg_15742_reg is absorbed into DSP mul_ln1352_101_reg_15742_reg.
DSP Report: operator mul_ln1352_101_fu_8057_p2 is absorbed into DSP mul_ln1352_101_reg_15742_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_6_4_reg_14632_reg is absorbed into DSP compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_4_reg_14632_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_99_reg_15737_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_6_3_reg_14627_reg is absorbed into DSP mul_ln1352_99_reg_15737_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_99_reg_15737_reg.
DSP Report: register mul_ln1352_99_reg_15737_reg is absorbed into DSP mul_ln1352_99_reg_15737_reg.
DSP Report: operator mul_ln1352_99_fu_8048_p2 is absorbed into DSP mul_ln1352_99_reg_15737_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_6_2_reg_14622_reg is absorbed into DSP compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_2_reg_14622_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_97_reg_15732_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_6_1_reg_14617_reg is absorbed into DSP mul_ln1352_97_reg_15732_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_97_reg_15732_reg.
DSP Report: register mul_ln1352_97_reg_15732_reg is absorbed into DSP mul_ln1352_97_reg_15732_reg.
DSP Report: operator mul_ln1352_97_fu_8039_p2 is absorbed into DSP mul_ln1352_97_reg_15732_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_6_reg_14612_reg is absorbed into DSP compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_reg_14612_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_127_reg_15807_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_7_14_reg_14767_reg is absorbed into DSP mul_ln1352_127_reg_15807_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_127_reg_15807_reg.
DSP Report: register mul_ln1352_127_reg_15807_reg is absorbed into DSP mul_ln1352_127_reg_15807_reg.
DSP Report: operator mul_ln1352_127_fu_8174_p2 is absorbed into DSP mul_ln1352_127_reg_15807_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_7_13_reg_14762_reg is absorbed into DSP compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_13_reg_14762_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_125_reg_15802_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_7_12_reg_14757_reg is absorbed into DSP mul_ln1352_125_reg_15802_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_125_reg_15802_reg.
DSP Report: register mul_ln1352_125_reg_15802_reg is absorbed into DSP mul_ln1352_125_reg_15802_reg.
DSP Report: operator mul_ln1352_125_fu_8165_p2 is absorbed into DSP mul_ln1352_125_reg_15802_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_7_11_reg_14752_reg is absorbed into DSP compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_11_reg_14752_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_123_reg_15797_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_7_10_reg_14747_reg is absorbed into DSP mul_ln1352_123_reg_15797_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_123_reg_15797_reg.
DSP Report: register mul_ln1352_123_reg_15797_reg is absorbed into DSP mul_ln1352_123_reg_15797_reg.
DSP Report: operator mul_ln1352_123_fu_8156_p2 is absorbed into DSP mul_ln1352_123_reg_15797_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_7_s_reg_14742_reg is absorbed into DSP compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_s_reg_14742_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_121_reg_15792_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_7_9_reg_14737_reg is absorbed into DSP mul_ln1352_121_reg_15792_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_121_reg_15792_reg.
DSP Report: register mul_ln1352_121_reg_15792_reg is absorbed into DSP mul_ln1352_121_reg_15792_reg.
DSP Report: operator mul_ln1352_121_fu_8147_p2 is absorbed into DSP mul_ln1352_121_reg_15792_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_7_8_reg_14732_reg is absorbed into DSP compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_8_reg_14732_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_119_reg_15787_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_7_7_reg_14727_reg is absorbed into DSP mul_ln1352_119_reg_15787_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_119_reg_15787_reg.
DSP Report: register mul_ln1352_119_reg_15787_reg is absorbed into DSP mul_ln1352_119_reg_15787_reg.
DSP Report: operator mul_ln1352_119_fu_8138_p2 is absorbed into DSP mul_ln1352_119_reg_15787_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_7_6_reg_14722_reg is absorbed into DSP compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_6_reg_14722_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_117_reg_15782_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_7_5_reg_14717_reg is absorbed into DSP mul_ln1352_117_reg_15782_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_117_reg_15782_reg.
DSP Report: register mul_ln1352_117_reg_15782_reg is absorbed into DSP mul_ln1352_117_reg_15782_reg.
DSP Report: operator mul_ln1352_117_fu_8129_p2 is absorbed into DSP mul_ln1352_117_reg_15782_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_7_4_reg_14712_reg is absorbed into DSP compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_4_reg_14712_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_115_reg_15777_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_7_3_reg_14707_reg is absorbed into DSP mul_ln1352_115_reg_15777_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_115_reg_15777_reg.
DSP Report: register mul_ln1352_115_reg_15777_reg is absorbed into DSP mul_ln1352_115_reg_15777_reg.
DSP Report: operator mul_ln1352_115_fu_8120_p2 is absorbed into DSP mul_ln1352_115_reg_15777_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_7_2_reg_14702_reg is absorbed into DSP compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_2_reg_14702_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_113_reg_15772_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_7_1_reg_14697_reg is absorbed into DSP mul_ln1352_113_reg_15772_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_113_reg_15772_reg.
DSP Report: register mul_ln1352_113_reg_15772_reg is absorbed into DSP mul_ln1352_113_reg_15772_reg.
DSP Report: operator mul_ln1352_113_fu_8111_p2 is absorbed into DSP mul_ln1352_113_reg_15772_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_7_reg_14692_reg is absorbed into DSP compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_reg_14692_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_143_reg_15847_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_8_14_reg_14847_reg is absorbed into DSP mul_ln1352_143_reg_15847_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_143_reg_15847_reg.
DSP Report: register mul_ln1352_143_reg_15847_reg is absorbed into DSP mul_ln1352_143_reg_15847_reg.
DSP Report: operator mul_ln1352_143_fu_8246_p2 is absorbed into DSP mul_ln1352_143_reg_15847_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_8_13_reg_14842_reg is absorbed into DSP compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_13_reg_14842_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_141_reg_15842_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_8_12_reg_14837_reg is absorbed into DSP mul_ln1352_141_reg_15842_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_141_reg_15842_reg.
DSP Report: register mul_ln1352_141_reg_15842_reg is absorbed into DSP mul_ln1352_141_reg_15842_reg.
DSP Report: operator mul_ln1352_141_fu_8237_p2 is absorbed into DSP mul_ln1352_141_reg_15842_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_8_11_reg_14832_reg is absorbed into DSP compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_11_reg_14832_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_139_reg_15837_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_8_10_reg_14827_reg is absorbed into DSP mul_ln1352_139_reg_15837_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_139_reg_15837_reg.
DSP Report: register mul_ln1352_139_reg_15837_reg is absorbed into DSP mul_ln1352_139_reg_15837_reg.
DSP Report: operator mul_ln1352_139_fu_8228_p2 is absorbed into DSP mul_ln1352_139_reg_15837_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_8_s_reg_14822_reg is absorbed into DSP compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_s_reg_14822_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_137_reg_15832_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_8_9_reg_14817_reg is absorbed into DSP mul_ln1352_137_reg_15832_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_137_reg_15832_reg.
DSP Report: register mul_ln1352_137_reg_15832_reg is absorbed into DSP mul_ln1352_137_reg_15832_reg.
DSP Report: operator mul_ln1352_137_fu_8219_p2 is absorbed into DSP mul_ln1352_137_reg_15832_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_8_8_reg_14812_reg is absorbed into DSP compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_8_reg_14812_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_135_reg_15827_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_8_7_reg_14807_reg is absorbed into DSP mul_ln1352_135_reg_15827_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_135_reg_15827_reg.
DSP Report: register mul_ln1352_135_reg_15827_reg is absorbed into DSP mul_ln1352_135_reg_15827_reg.
DSP Report: operator mul_ln1352_135_fu_8210_p2 is absorbed into DSP mul_ln1352_135_reg_15827_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_8_6_reg_14802_reg is absorbed into DSP compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_6_reg_14802_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_133_reg_15822_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_8_5_reg_14797_reg is absorbed into DSP mul_ln1352_133_reg_15822_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_133_reg_15822_reg.
DSP Report: register mul_ln1352_133_reg_15822_reg is absorbed into DSP mul_ln1352_133_reg_15822_reg.
DSP Report: operator mul_ln1352_133_fu_8201_p2 is absorbed into DSP mul_ln1352_133_reg_15822_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_8_4_reg_14792_reg is absorbed into DSP compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_4_reg_14792_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_131_reg_15817_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_8_3_reg_14787_reg is absorbed into DSP mul_ln1352_131_reg_15817_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_131_reg_15817_reg.
DSP Report: register mul_ln1352_131_reg_15817_reg is absorbed into DSP mul_ln1352_131_reg_15817_reg.
DSP Report: operator mul_ln1352_131_fu_8192_p2 is absorbed into DSP mul_ln1352_131_reg_15817_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_8_2_reg_14782_reg is absorbed into DSP compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_2_reg_14782_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_129_reg_15812_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_8_1_reg_14777_reg is absorbed into DSP mul_ln1352_129_reg_15812_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_129_reg_15812_reg.
DSP Report: register mul_ln1352_129_reg_15812_reg is absorbed into DSP mul_ln1352_129_reg_15812_reg.
DSP Report: operator mul_ln1352_129_fu_8183_p2 is absorbed into DSP mul_ln1352_129_reg_15812_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_8_reg_14772_reg is absorbed into DSP compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_reg_14772_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_159_reg_15887_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_9_14_reg_14927_reg is absorbed into DSP mul_ln1352_159_reg_15887_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_159_reg_15887_reg.
DSP Report: register mul_ln1352_159_reg_15887_reg is absorbed into DSP mul_ln1352_159_reg_15887_reg.
DSP Report: operator mul_ln1352_159_fu_8318_p2 is absorbed into DSP mul_ln1352_159_reg_15887_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_9_13_reg_14922_reg is absorbed into DSP compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_13_reg_14922_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_157_reg_15882_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_9_12_reg_14917_reg is absorbed into DSP mul_ln1352_157_reg_15882_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_157_reg_15882_reg.
DSP Report: register mul_ln1352_157_reg_15882_reg is absorbed into DSP mul_ln1352_157_reg_15882_reg.
DSP Report: operator mul_ln1352_157_fu_8309_p2 is absorbed into DSP mul_ln1352_157_reg_15882_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_9_11_reg_14912_reg is absorbed into DSP compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_11_reg_14912_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_155_reg_15877_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_9_10_reg_14907_reg is absorbed into DSP mul_ln1352_155_reg_15877_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_155_reg_15877_reg.
DSP Report: register mul_ln1352_155_reg_15877_reg is absorbed into DSP mul_ln1352_155_reg_15877_reg.
DSP Report: operator mul_ln1352_155_fu_8300_p2 is absorbed into DSP mul_ln1352_155_reg_15877_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_9_s_reg_14902_reg is absorbed into DSP compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_s_reg_14902_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_153_reg_15872_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_9_9_reg_14897_reg is absorbed into DSP mul_ln1352_153_reg_15872_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_153_reg_15872_reg.
DSP Report: register mul_ln1352_153_reg_15872_reg is absorbed into DSP mul_ln1352_153_reg_15872_reg.
DSP Report: operator mul_ln1352_153_fu_8291_p2 is absorbed into DSP mul_ln1352_153_reg_15872_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_9_8_reg_14892_reg is absorbed into DSP compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_8_reg_14892_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_151_reg_15867_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_9_7_reg_14887_reg is absorbed into DSP mul_ln1352_151_reg_15867_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_151_reg_15867_reg.
DSP Report: register mul_ln1352_151_reg_15867_reg is absorbed into DSP mul_ln1352_151_reg_15867_reg.
DSP Report: operator mul_ln1352_151_fu_8282_p2 is absorbed into DSP mul_ln1352_151_reg_15867_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_9_6_reg_14882_reg is absorbed into DSP compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_6_reg_14882_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_149_reg_15862_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_9_5_reg_14877_reg is absorbed into DSP mul_ln1352_149_reg_15862_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_149_reg_15862_reg.
DSP Report: register mul_ln1352_149_reg_15862_reg is absorbed into DSP mul_ln1352_149_reg_15862_reg.
DSP Report: operator mul_ln1352_149_fu_8273_p2 is absorbed into DSP mul_ln1352_149_reg_15862_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_9_4_reg_14872_reg is absorbed into DSP compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_4_reg_14872_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_147_reg_15857_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_9_3_reg_14867_reg is absorbed into DSP mul_ln1352_147_reg_15857_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_147_reg_15857_reg.
DSP Report: register mul_ln1352_147_reg_15857_reg is absorbed into DSP mul_ln1352_147_reg_15857_reg.
DSP Report: operator mul_ln1352_147_fu_8264_p2 is absorbed into DSP mul_ln1352_147_reg_15857_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_9_2_reg_14862_reg is absorbed into DSP compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_2_reg_14862_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_145_reg_15852_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_9_1_reg_14857_reg is absorbed into DSP mul_ln1352_145_reg_15852_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_145_reg_15852_reg.
DSP Report: register mul_ln1352_145_reg_15852_reg is absorbed into DSP mul_ln1352_145_reg_15852_reg.
DSP Report: operator mul_ln1352_145_fu_8255_p2 is absorbed into DSP mul_ln1352_145_reg_15852_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_9_reg_14852_reg is absorbed into DSP compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_reg_14852_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_175_reg_15927_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_10_14_reg_15007_reg is absorbed into DSP mul_ln1352_175_reg_15927_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_175_reg_15927_reg.
DSP Report: register mul_ln1352_175_reg_15927_reg is absorbed into DSP mul_ln1352_175_reg_15927_reg.
DSP Report: operator mul_ln1352_175_fu_8390_p2 is absorbed into DSP mul_ln1352_175_reg_15927_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_10_13_reg_15002_reg is absorbed into DSP compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_13_reg_15002_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_173_reg_15922_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_10_12_reg_14997_reg is absorbed into DSP mul_ln1352_173_reg_15922_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_173_reg_15922_reg.
DSP Report: register mul_ln1352_173_reg_15922_reg is absorbed into DSP mul_ln1352_173_reg_15922_reg.
DSP Report: operator mul_ln1352_173_fu_8381_p2 is absorbed into DSP mul_ln1352_173_reg_15922_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_10_11_reg_14992_reg is absorbed into DSP compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_11_reg_14992_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_171_reg_15917_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_10_10_reg_14987_reg is absorbed into DSP mul_ln1352_171_reg_15917_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_171_reg_15917_reg.
DSP Report: register mul_ln1352_171_reg_15917_reg is absorbed into DSP mul_ln1352_171_reg_15917_reg.
DSP Report: operator mul_ln1352_171_fu_8372_p2 is absorbed into DSP mul_ln1352_171_reg_15917_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_10_s_reg_14982_reg is absorbed into DSP compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_s_reg_14982_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_169_reg_15912_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_10_9_reg_14977_reg is absorbed into DSP mul_ln1352_169_reg_15912_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_169_reg_15912_reg.
DSP Report: register mul_ln1352_169_reg_15912_reg is absorbed into DSP mul_ln1352_169_reg_15912_reg.
DSP Report: operator mul_ln1352_169_fu_8363_p2 is absorbed into DSP mul_ln1352_169_reg_15912_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_10_8_reg_14972_reg is absorbed into DSP compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_8_reg_14972_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_167_reg_15907_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_10_7_reg_14967_reg is absorbed into DSP mul_ln1352_167_reg_15907_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_167_reg_15907_reg.
DSP Report: register mul_ln1352_167_reg_15907_reg is absorbed into DSP mul_ln1352_167_reg_15907_reg.
DSP Report: operator mul_ln1352_167_fu_8354_p2 is absorbed into DSP mul_ln1352_167_reg_15907_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_10_6_reg_14962_reg is absorbed into DSP compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_6_reg_14962_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_165_reg_15902_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_10_5_reg_14957_reg is absorbed into DSP mul_ln1352_165_reg_15902_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_165_reg_15902_reg.
DSP Report: register mul_ln1352_165_reg_15902_reg is absorbed into DSP mul_ln1352_165_reg_15902_reg.
DSP Report: operator mul_ln1352_165_fu_8345_p2 is absorbed into DSP mul_ln1352_165_reg_15902_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_10_4_reg_14952_reg is absorbed into DSP compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_4_reg_14952_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_163_reg_15897_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_10_3_reg_14947_reg is absorbed into DSP mul_ln1352_163_reg_15897_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_163_reg_15897_reg.
DSP Report: register mul_ln1352_163_reg_15897_reg is absorbed into DSP mul_ln1352_163_reg_15897_reg.
DSP Report: operator mul_ln1352_163_fu_8336_p2 is absorbed into DSP mul_ln1352_163_reg_15897_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_10_2_reg_14942_reg is absorbed into DSP compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_2_reg_14942_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_161_reg_15892_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_10_1_reg_14937_reg is absorbed into DSP mul_ln1352_161_reg_15892_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_161_reg_15892_reg.
DSP Report: register mul_ln1352_161_reg_15892_reg is absorbed into DSP mul_ln1352_161_reg_15892_reg.
DSP Report: operator mul_ln1352_161_fu_8327_p2 is absorbed into DSP mul_ln1352_161_reg_15892_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_s_reg_14932_reg is absorbed into DSP compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_s_reg_14932_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_191_reg_15967_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_11_14_reg_15087_reg is absorbed into DSP mul_ln1352_191_reg_15967_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_191_reg_15967_reg.
DSP Report: register mul_ln1352_191_reg_15967_reg is absorbed into DSP mul_ln1352_191_reg_15967_reg.
DSP Report: operator mul_ln1352_191_fu_8462_p2 is absorbed into DSP mul_ln1352_191_reg_15967_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_11_13_reg_15082_reg is absorbed into DSP compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_13_reg_15082_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_189_reg_15962_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_11_12_reg_15077_reg is absorbed into DSP mul_ln1352_189_reg_15962_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_189_reg_15962_reg.
DSP Report: register mul_ln1352_189_reg_15962_reg is absorbed into DSP mul_ln1352_189_reg_15962_reg.
DSP Report: operator mul_ln1352_189_fu_8453_p2 is absorbed into DSP mul_ln1352_189_reg_15962_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_11_11_reg_15072_reg is absorbed into DSP compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_11_reg_15072_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_187_reg_15957_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_11_10_reg_15067_reg is absorbed into DSP mul_ln1352_187_reg_15957_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_187_reg_15957_reg.
DSP Report: register mul_ln1352_187_reg_15957_reg is absorbed into DSP mul_ln1352_187_reg_15957_reg.
DSP Report: operator mul_ln1352_187_fu_8444_p2 is absorbed into DSP mul_ln1352_187_reg_15957_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_11_s_reg_15062_reg is absorbed into DSP compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_s_reg_15062_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_185_reg_15952_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_11_9_reg_15057_reg is absorbed into DSP mul_ln1352_185_reg_15952_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_185_reg_15952_reg.
DSP Report: register mul_ln1352_185_reg_15952_reg is absorbed into DSP mul_ln1352_185_reg_15952_reg.
DSP Report: operator mul_ln1352_185_fu_8435_p2 is absorbed into DSP mul_ln1352_185_reg_15952_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_11_8_reg_15052_reg is absorbed into DSP compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_8_reg_15052_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_183_reg_15947_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_11_7_reg_15047_reg is absorbed into DSP mul_ln1352_183_reg_15947_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_183_reg_15947_reg.
DSP Report: register mul_ln1352_183_reg_15947_reg is absorbed into DSP mul_ln1352_183_reg_15947_reg.
DSP Report: operator mul_ln1352_183_fu_8426_p2 is absorbed into DSP mul_ln1352_183_reg_15947_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_11_6_reg_15042_reg is absorbed into DSP compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_6_reg_15042_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_181_reg_15942_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_11_5_reg_15037_reg is absorbed into DSP mul_ln1352_181_reg_15942_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_181_reg_15942_reg.
DSP Report: register mul_ln1352_181_reg_15942_reg is absorbed into DSP mul_ln1352_181_reg_15942_reg.
DSP Report: operator mul_ln1352_181_fu_8417_p2 is absorbed into DSP mul_ln1352_181_reg_15942_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_11_4_reg_15032_reg is absorbed into DSP compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_4_reg_15032_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_179_reg_15937_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_11_3_reg_15027_reg is absorbed into DSP mul_ln1352_179_reg_15937_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_179_reg_15937_reg.
DSP Report: register mul_ln1352_179_reg_15937_reg is absorbed into DSP mul_ln1352_179_reg_15937_reg.
DSP Report: operator mul_ln1352_179_fu_8408_p2 is absorbed into DSP mul_ln1352_179_reg_15937_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_11_2_reg_15022_reg is absorbed into DSP compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_2_reg_15022_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_177_reg_15932_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_11_1_reg_15017_reg is absorbed into DSP mul_ln1352_177_reg_15932_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_177_reg_15932_reg.
DSP Report: register mul_ln1352_177_reg_15932_reg is absorbed into DSP mul_ln1352_177_reg_15932_reg.
DSP Report: operator mul_ln1352_177_fu_8399_p2 is absorbed into DSP mul_ln1352_177_reg_15932_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_10_reg_15012_reg is absorbed into DSP compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_reg_15012_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_207_reg_16007_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_12_14_reg_15167_reg is absorbed into DSP mul_ln1352_207_reg_16007_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_207_reg_16007_reg.
DSP Report: register mul_ln1352_207_reg_16007_reg is absorbed into DSP mul_ln1352_207_reg_16007_reg.
DSP Report: operator mul_ln1352_207_fu_8534_p2 is absorbed into DSP mul_ln1352_207_reg_16007_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_12_13_reg_15162_reg is absorbed into DSP compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_13_reg_15162_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_205_reg_16002_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_12_12_reg_15157_reg is absorbed into DSP mul_ln1352_205_reg_16002_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_205_reg_16002_reg.
DSP Report: register mul_ln1352_205_reg_16002_reg is absorbed into DSP mul_ln1352_205_reg_16002_reg.
DSP Report: operator mul_ln1352_205_fu_8525_p2 is absorbed into DSP mul_ln1352_205_reg_16002_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_12_11_reg_15152_reg is absorbed into DSP compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_11_reg_15152_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_203_reg_15997_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_12_10_reg_15147_reg is absorbed into DSP mul_ln1352_203_reg_15997_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_203_reg_15997_reg.
DSP Report: register mul_ln1352_203_reg_15997_reg is absorbed into DSP mul_ln1352_203_reg_15997_reg.
DSP Report: operator mul_ln1352_203_fu_8516_p2 is absorbed into DSP mul_ln1352_203_reg_15997_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_12_s_reg_15142_reg is absorbed into DSP compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_s_reg_15142_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_201_reg_15992_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_12_9_reg_15137_reg is absorbed into DSP mul_ln1352_201_reg_15992_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_201_reg_15992_reg.
DSP Report: register mul_ln1352_201_reg_15992_reg is absorbed into DSP mul_ln1352_201_reg_15992_reg.
DSP Report: operator mul_ln1352_201_fu_8507_p2 is absorbed into DSP mul_ln1352_201_reg_15992_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_12_8_reg_15132_reg is absorbed into DSP compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_8_reg_15132_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_199_reg_15987_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_12_7_reg_15127_reg is absorbed into DSP mul_ln1352_199_reg_15987_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_199_reg_15987_reg.
DSP Report: register mul_ln1352_199_reg_15987_reg is absorbed into DSP mul_ln1352_199_reg_15987_reg.
DSP Report: operator mul_ln1352_199_fu_8498_p2 is absorbed into DSP mul_ln1352_199_reg_15987_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_12_6_reg_15122_reg is absorbed into DSP compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_6_reg_15122_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_197_reg_15982_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_12_5_reg_15117_reg is absorbed into DSP mul_ln1352_197_reg_15982_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_197_reg_15982_reg.
DSP Report: register mul_ln1352_197_reg_15982_reg is absorbed into DSP mul_ln1352_197_reg_15982_reg.
DSP Report: operator mul_ln1352_197_fu_8489_p2 is absorbed into DSP mul_ln1352_197_reg_15982_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_12_4_reg_15112_reg is absorbed into DSP compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_4_reg_15112_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_195_reg_15977_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_12_3_reg_15107_reg is absorbed into DSP mul_ln1352_195_reg_15977_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_195_reg_15977_reg.
DSP Report: register mul_ln1352_195_reg_15977_reg is absorbed into DSP mul_ln1352_195_reg_15977_reg.
DSP Report: operator mul_ln1352_195_fu_8480_p2 is absorbed into DSP mul_ln1352_195_reg_15977_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_12_2_reg_15102_reg is absorbed into DSP compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_2_reg_15102_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_193_reg_15972_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_12_1_reg_15097_reg is absorbed into DSP mul_ln1352_193_reg_15972_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_193_reg_15972_reg.
DSP Report: register mul_ln1352_193_reg_15972_reg is absorbed into DSP mul_ln1352_193_reg_15972_reg.
DSP Report: operator mul_ln1352_193_fu_8471_p2 is absorbed into DSP mul_ln1352_193_reg_15972_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_11_reg_15092_reg is absorbed into DSP compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_reg_15092_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_223_reg_16047_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_13_14_reg_15247_reg is absorbed into DSP mul_ln1352_223_reg_16047_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_223_reg_16047_reg.
DSP Report: register mul_ln1352_223_reg_16047_reg is absorbed into DSP mul_ln1352_223_reg_16047_reg.
DSP Report: operator mul_ln1352_223_fu_8606_p2 is absorbed into DSP mul_ln1352_223_reg_16047_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_13_13_reg_15242_reg is absorbed into DSP compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_13_reg_15242_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_221_reg_16042_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_13_12_reg_15237_reg is absorbed into DSP mul_ln1352_221_reg_16042_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_221_reg_16042_reg.
DSP Report: register mul_ln1352_221_reg_16042_reg is absorbed into DSP mul_ln1352_221_reg_16042_reg.
DSP Report: operator mul_ln1352_221_fu_8597_p2 is absorbed into DSP mul_ln1352_221_reg_16042_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_13_11_reg_15232_reg is absorbed into DSP compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_11_reg_15232_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_219_reg_16037_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_13_10_reg_15227_reg is absorbed into DSP mul_ln1352_219_reg_16037_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_219_reg_16037_reg.
DSP Report: register mul_ln1352_219_reg_16037_reg is absorbed into DSP mul_ln1352_219_reg_16037_reg.
DSP Report: operator mul_ln1352_219_fu_8588_p2 is absorbed into DSP mul_ln1352_219_reg_16037_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_13_s_reg_15222_reg is absorbed into DSP compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_s_reg_15222_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_217_reg_16032_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_13_9_reg_15217_reg is absorbed into DSP mul_ln1352_217_reg_16032_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_217_reg_16032_reg.
DSP Report: register mul_ln1352_217_reg_16032_reg is absorbed into DSP mul_ln1352_217_reg_16032_reg.
DSP Report: operator mul_ln1352_217_fu_8579_p2 is absorbed into DSP mul_ln1352_217_reg_16032_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_13_8_reg_15212_reg is absorbed into DSP compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_8_reg_15212_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_215_reg_16027_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_13_7_reg_15207_reg is absorbed into DSP mul_ln1352_215_reg_16027_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_215_reg_16027_reg.
DSP Report: register mul_ln1352_215_reg_16027_reg is absorbed into DSP mul_ln1352_215_reg_16027_reg.
DSP Report: operator mul_ln1352_215_fu_8570_p2 is absorbed into DSP mul_ln1352_215_reg_16027_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_13_6_reg_15202_reg is absorbed into DSP compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_6_reg_15202_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_213_reg_16022_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_13_5_reg_15197_reg is absorbed into DSP mul_ln1352_213_reg_16022_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_213_reg_16022_reg.
DSP Report: register mul_ln1352_213_reg_16022_reg is absorbed into DSP mul_ln1352_213_reg_16022_reg.
DSP Report: operator mul_ln1352_213_fu_8561_p2 is absorbed into DSP mul_ln1352_213_reg_16022_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_13_4_reg_15192_reg is absorbed into DSP compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_4_reg_15192_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_211_reg_16017_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_13_3_reg_15187_reg is absorbed into DSP mul_ln1352_211_reg_16017_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_211_reg_16017_reg.
DSP Report: register mul_ln1352_211_reg_16017_reg is absorbed into DSP mul_ln1352_211_reg_16017_reg.
DSP Report: operator mul_ln1352_211_fu_8552_p2 is absorbed into DSP mul_ln1352_211_reg_16017_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_13_2_reg_15182_reg is absorbed into DSP compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_2_reg_15182_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_209_reg_16012_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_13_1_reg_15177_reg is absorbed into DSP mul_ln1352_209_reg_16012_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_209_reg_16012_reg.
DSP Report: register mul_ln1352_209_reg_16012_reg is absorbed into DSP mul_ln1352_209_reg_16012_reg.
DSP Report: operator mul_ln1352_209_fu_8543_p2 is absorbed into DSP mul_ln1352_209_reg_16012_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_12_reg_15172_reg is absorbed into DSP compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_reg_15172_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_239_reg_16087_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_14_14_reg_15327_reg is absorbed into DSP mul_ln1352_239_reg_16087_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_239_reg_16087_reg.
DSP Report: register mul_ln1352_239_reg_16087_reg is absorbed into DSP mul_ln1352_239_reg_16087_reg.
DSP Report: operator mul_ln1352_239_fu_8678_p2 is absorbed into DSP mul_ln1352_239_reg_16087_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_14_13_reg_15322_reg is absorbed into DSP compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_13_reg_15322_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_237_reg_16082_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_14_12_reg_15317_reg is absorbed into DSP mul_ln1352_237_reg_16082_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_237_reg_16082_reg.
DSP Report: register mul_ln1352_237_reg_16082_reg is absorbed into DSP mul_ln1352_237_reg_16082_reg.
DSP Report: operator mul_ln1352_237_fu_8669_p2 is absorbed into DSP mul_ln1352_237_reg_16082_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_14_11_reg_15312_reg is absorbed into DSP compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_11_reg_15312_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_235_reg_16077_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_14_10_reg_15307_reg is absorbed into DSP mul_ln1352_235_reg_16077_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_235_reg_16077_reg.
DSP Report: register mul_ln1352_235_reg_16077_reg is absorbed into DSP mul_ln1352_235_reg_16077_reg.
DSP Report: operator mul_ln1352_235_fu_8660_p2 is absorbed into DSP mul_ln1352_235_reg_16077_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_14_s_reg_15302_reg is absorbed into DSP compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_s_reg_15302_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_233_reg_16072_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_14_9_reg_15297_reg is absorbed into DSP mul_ln1352_233_reg_16072_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_233_reg_16072_reg.
DSP Report: register mul_ln1352_233_reg_16072_reg is absorbed into DSP mul_ln1352_233_reg_16072_reg.
DSP Report: operator mul_ln1352_233_fu_8651_p2 is absorbed into DSP mul_ln1352_233_reg_16072_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_14_8_reg_15292_reg is absorbed into DSP compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_8_reg_15292_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_231_reg_16067_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_14_7_reg_15287_reg is absorbed into DSP mul_ln1352_231_reg_16067_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_231_reg_16067_reg.
DSP Report: register mul_ln1352_231_reg_16067_reg is absorbed into DSP mul_ln1352_231_reg_16067_reg.
DSP Report: operator mul_ln1352_231_fu_8642_p2 is absorbed into DSP mul_ln1352_231_reg_16067_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_14_6_reg_15282_reg is absorbed into DSP compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_6_reg_15282_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_229_reg_16062_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_14_5_reg_15277_reg is absorbed into DSP mul_ln1352_229_reg_16062_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_229_reg_16062_reg.
DSP Report: register mul_ln1352_229_reg_16062_reg is absorbed into DSP mul_ln1352_229_reg_16062_reg.
DSP Report: operator mul_ln1352_229_fu_8633_p2 is absorbed into DSP mul_ln1352_229_reg_16062_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_14_4_reg_15272_reg is absorbed into DSP compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_4_reg_15272_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_227_reg_16057_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_14_3_reg_15267_reg is absorbed into DSP mul_ln1352_227_reg_16057_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_227_reg_16057_reg.
DSP Report: register mul_ln1352_227_reg_16057_reg is absorbed into DSP mul_ln1352_227_reg_16057_reg.
DSP Report: operator mul_ln1352_227_fu_8624_p2 is absorbed into DSP mul_ln1352_227_reg_16057_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_14_2_reg_15262_reg is absorbed into DSP compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_2_reg_15262_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_225_reg_16052_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_14_1_reg_15257_reg is absorbed into DSP mul_ln1352_225_reg_16052_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_225_reg_16052_reg.
DSP Report: register mul_ln1352_225_reg_16052_reg is absorbed into DSP mul_ln1352_225_reg_16052_reg.
DSP Report: operator mul_ln1352_225_fu_8615_p2 is absorbed into DSP mul_ln1352_225_reg_16052_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_13_reg_15252_reg is absorbed into DSP compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_reg_15252_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_255_reg_16127_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_15_14_reg_15407_reg is absorbed into DSP mul_ln1352_255_reg_16127_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_255_reg_16127_reg.
DSP Report: register mul_ln1352_255_reg_16127_reg is absorbed into DSP mul_ln1352_255_reg_16127_reg.
DSP Report: operator mul_ln1352_255_fu_8750_p2 is absorbed into DSP mul_ln1352_255_reg_16127_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_15_13_reg_15402_reg is absorbed into DSP compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_15_13_reg_15402_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_253_reg_16122_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_15_12_reg_15397_reg is absorbed into DSP mul_ln1352_253_reg_16122_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_253_reg_16122_reg.
DSP Report: register mul_ln1352_253_reg_16122_reg is absorbed into DSP mul_ln1352_253_reg_16122_reg.
DSP Report: operator mul_ln1352_253_fu_8741_p2 is absorbed into DSP mul_ln1352_253_reg_16122_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_15_11_reg_15392_reg is absorbed into DSP compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_15_11_reg_15392_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_251_reg_16117_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_15_10_reg_15387_reg is absorbed into DSP mul_ln1352_251_reg_16117_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_251_reg_16117_reg.
DSP Report: register mul_ln1352_251_reg_16117_reg is absorbed into DSP mul_ln1352_251_reg_16117_reg.
DSP Report: operator mul_ln1352_251_fu_8732_p2 is absorbed into DSP mul_ln1352_251_reg_16117_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_15_s_reg_15382_reg is absorbed into DSP compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_15_s_reg_15382_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_249_reg_16112_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_15_9_reg_15377_reg is absorbed into DSP mul_ln1352_249_reg_16112_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_249_reg_16112_reg.
DSP Report: register mul_ln1352_249_reg_16112_reg is absorbed into DSP mul_ln1352_249_reg_16112_reg.
DSP Report: operator mul_ln1352_249_fu_8723_p2 is absorbed into DSP mul_ln1352_249_reg_16112_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_15_8_reg_15372_reg is absorbed into DSP compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_15_8_reg_15372_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_247_reg_16107_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_15_7_reg_15367_reg is absorbed into DSP mul_ln1352_247_reg_16107_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_247_reg_16107_reg.
DSP Report: register mul_ln1352_247_reg_16107_reg is absorbed into DSP mul_ln1352_247_reg_16107_reg.
DSP Report: operator mul_ln1352_247_fu_8714_p2 is absorbed into DSP mul_ln1352_247_reg_16107_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_15_6_reg_15362_reg is absorbed into DSP compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_15_6_reg_15362_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_245_reg_16102_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_15_5_reg_15357_reg is absorbed into DSP mul_ln1352_245_reg_16102_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_245_reg_16102_reg.
DSP Report: register mul_ln1352_245_reg_16102_reg is absorbed into DSP mul_ln1352_245_reg_16102_reg.
DSP Report: operator mul_ln1352_245_fu_8705_p2 is absorbed into DSP mul_ln1352_245_reg_16102_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_15_4_reg_15352_reg is absorbed into DSP compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_15_4_reg_15352_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_243_reg_16097_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_15_3_reg_15347_reg is absorbed into DSP mul_ln1352_243_reg_16097_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_243_reg_16097_reg.
DSP Report: register mul_ln1352_243_reg_16097_reg is absorbed into DSP mul_ln1352_243_reg_16097_reg.
DSP Report: operator mul_ln1352_243_fu_8696_p2 is absorbed into DSP mul_ln1352_243_reg_16097_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_15_2_reg_15342_reg is absorbed into DSP compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_15_2_reg_15342_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_241_reg_16092_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_tensor_i_15_1_reg_15337_reg is absorbed into DSP mul_ln1352_241_reg_16092_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_241_reg_16092_reg.
DSP Report: register mul_ln1352_241_reg_16092_reg is absorbed into DSP mul_ln1352_241_reg_16092_reg.
DSP Report: operator mul_ln1352_241_fu_8687_p2 is absorbed into DSP mul_ln1352_241_reg_16092_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register w_tensor_i_14_reg_15332_reg is absorbed into DSP compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_reg_15332_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p.
WARNING: [Synth 8-7129] Port RID[0] in module compute_data_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port RUSER[0] in module compute_data_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[3] in module compute_data_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[2] in module compute_data_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[1] in module compute_data_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_cache[0] in module compute_data_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_prot[2] in module compute_data_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_prot[1] in module compute_data_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_prot[0] in module compute_data_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port rreq_user[0] in module compute_data_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port BID[0] in module compute_data_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port BUSER[0] in module compute_data_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[3] in module compute_data_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[2] in module compute_data_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[1] in module compute_data_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_cache[0] in module compute_data_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_prot[2] in module compute_data_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_prot[1] in module compute_data_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_prot[0] in module compute_data_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wreq_user[0] in module compute_data_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_user[0] in module compute_data_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module compute_data_port_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module compute_data_port_m_axi is either unconnected or has no load
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_data_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module compute_data_port_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module compute_data_port_m_axi.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_32ns_bkb.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_14ns_dEe.v:21]
WARNING: [Synth 8-6014] Unused sequential element compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg was removed.  [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_46ns_cud.v:28]
WARNING: [Synth 8-6014] Unused sequential element compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg was removed.  [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ipshared/7f9b/hdl/verilog/compute_mul_14ns_eOg.v:28]
DSP Report: Generating DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product.
DSP Report: register compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product.
DSP Report: register compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product.
DSP Report: operator compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product.
DSP Report: operator compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg.
DSP Report: register compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/a_reg0_reg is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg.
DSP Report: register compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product.
DSP Report: register compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product.
DSP Report: register compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product.
DSP Report: operator compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product.
DSP Report: operator compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg.
DSP Report: register compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/b_reg0_reg is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg.
DSP Report: register compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg.
DSP Report: operator compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg.
DSP Report: operator compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg.
DSP Report: operator compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg.
DSP Report: operator compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg.
DSP Report: operator compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg.
DSP Report: operator compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg.
DSP Report: Generating DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: operator compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: operator compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: Generating DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg.
DSP Report: operator compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/tmp_product is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg.
DSP Report: operator compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/tmp_product is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg.
DSP Report: operator compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/tmp_product is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg.
DSP Report: operator compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/tmp_product is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
DSP Report: operator compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/tmp_product is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
DSP Report: operator compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/tmp_product is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:13 ; elapsed = 00:04:25 . Memory (MB): peak = 2552.535 ; gain = 484.457 ; free physical = 1005 ; free virtual = 1936
---------------------------------------------------------------------------------
DSP Report: Generating DSP y_offset_0_V_reg_16563_reg, operation Mode is (post resource management): (C or 0)+(0 or (A2*B2)').
DSP Report: register y_offset_0_V_reg_16563_reg is absorbed into DSP y_offset_0_V_reg_16563_reg.
DSP Report: register x_width_V_reg_13073_reg is absorbed into DSP y_offset_0_V_reg_16563_reg.
DSP Report: register y_offset_0_V_reg_16563_reg is absorbed into DSP y_offset_0_V_reg_16563_reg.
DSP Report: operator y_offset_0_V_fu_11359_p2 is absorbed into DSP y_offset_0_V_reg_16563_reg.
DSP Report: Generating DSP y_offset_1_V_reg_16568_reg, operation Mode is (post resource management): (0 or PCIN)+((A2*B2)' or 0).
DSP Report: register y_offset_1_V_reg_16568_reg is absorbed into DSP y_offset_1_V_reg_16568_reg.
DSP Report: register x_width_V_reg_13073_reg is absorbed into DSP y_offset_1_V_reg_16568_reg.
DSP Report: register y_offset_1_V_reg_16568_reg is absorbed into DSP y_offset_1_V_reg_16568_reg.
DSP Report: operator y_offset_1_V_fu_11377_p2 is absorbed into DSP y_offset_1_V_reg_16568_reg.
DSP Report: Generating DSP mul_ln1352_15_reg_15527_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_0_13_reg_14207_reg is absorbed into DSP mul_ln1352_15_reg_15527_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_15_reg_15527_reg.
DSP Report: register mul_ln1352_15_reg_15527_reg is absorbed into DSP mul_ln1352_15_reg_15527_reg.
DSP Report: operator mul_ln1352_15_fu_7670_p2 is absorbed into DSP mul_ln1352_15_reg_15527_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_0_12_reg_14202_reg is absorbed into DSP compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_0_12_reg_14202_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_13_reg_15522_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_0_11_reg_14197_reg is absorbed into DSP mul_ln1352_13_reg_15522_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_13_reg_15522_reg.
DSP Report: register mul_ln1352_13_reg_15522_reg is absorbed into DSP mul_ln1352_13_reg_15522_reg.
DSP Report: operator mul_ln1352_13_fu_7658_p2 is absorbed into DSP mul_ln1352_13_reg_15522_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_0_10_reg_14192_reg is absorbed into DSP compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_0_10_reg_14192_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_11_reg_15517_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_0_8_reg_14187_reg is absorbed into DSP mul_ln1352_11_reg_15517_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_11_reg_15517_reg.
DSP Report: register mul_ln1352_11_reg_15517_reg is absorbed into DSP mul_ln1352_11_reg_15517_reg.
DSP Report: operator mul_ln1352_11_fu_7646_p2 is absorbed into DSP mul_ln1352_11_reg_15517_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_0_s_reg_14182_reg is absorbed into DSP compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_0_s_reg_14182_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register trunc_ln647_2_reg_14172_reg is absorbed into DSP compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_2_reg_14172_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_9_reg_15512_reg is absorbed into DSP compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_0_6_reg_14162_reg is absorbed into DSP compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_0_6_reg_14162_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_7_reg_15507_reg is absorbed into DSP compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_0_4_reg_14152_reg is absorbed into DSP compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_0_4_reg_14152_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_5_reg_15502_reg is absorbed into DSP compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_0_2_reg_14142_reg is absorbed into DSP compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_0_2_reg_14142_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_3_reg_15497_reg is absorbed into DSP compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U9/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_1_reg_15492_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_0_1_reg_14137_reg is absorbed into DSP mul_ln1352_1_reg_15492_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_1_reg_15492_reg.
DSP Report: register mul_ln1352_1_reg_15492_reg is absorbed into DSP mul_ln1352_1_reg_15492_reg.
DSP Report: operator mul_ln1352_1_fu_7586_p2 is absorbed into DSP mul_ln1352_1_reg_15492_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register trunc_ln647_1_reg_14132_reg is absorbed into DSP compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_1_reg_14132_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U8/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_1_13_reg_14282_reg is absorbed into DSP compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_13_reg_14282_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_31_reg_15567_reg is absorbed into DSP compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_1_11_reg_14272_reg is absorbed into DSP compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_11_reg_14272_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_29_reg_15562_reg is absorbed into DSP compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_1_s_reg_14262_reg is absorbed into DSP compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_s_reg_14262_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_27_reg_15557_reg is absorbed into DSP compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_1_8_reg_14252_reg is absorbed into DSP compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_8_reg_14252_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_25_reg_15552_reg is absorbed into DSP compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_23_reg_15547_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_1_7_reg_14247_reg is absorbed into DSP mul_ln1352_23_reg_15547_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_23_reg_15547_reg.
DSP Report: register mul_ln1352_23_reg_15547_reg is absorbed into DSP mul_ln1352_23_reg_15547_reg.
DSP Report: operator mul_ln1352_23_fu_7706_p2 is absorbed into DSP mul_ln1352_23_reg_15547_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_1_6_reg_14242_reg is absorbed into DSP compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_6_reg_14242_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_21_reg_15542_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_1_5_reg_14237_reg is absorbed into DSP mul_ln1352_21_reg_15542_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_21_reg_15542_reg.
DSP Report: register mul_ln1352_21_reg_15542_reg is absorbed into DSP mul_ln1352_21_reg_15542_reg.
DSP Report: operator mul_ln1352_21_fu_7697_p2 is absorbed into DSP mul_ln1352_21_reg_15542_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_1_4_reg_14232_reg is absorbed into DSP compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_4_reg_14232_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_19_reg_15537_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_1_3_reg_14227_reg is absorbed into DSP mul_ln1352_19_reg_15537_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_19_reg_15537_reg.
DSP Report: register mul_ln1352_19_reg_15537_reg is absorbed into DSP mul_ln1352_19_reg_15537_reg.
DSP Report: operator mul_ln1352_19_fu_7688_p2 is absorbed into DSP mul_ln1352_19_reg_15537_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_1_2_reg_14222_reg is absorbed into DSP compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_2_reg_14222_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_17_reg_15532_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_1_1_reg_14217_reg is absorbed into DSP mul_ln1352_17_reg_15532_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_17_reg_15532_reg.
DSP Report: register mul_ln1352_17_reg_15532_reg is absorbed into DSP mul_ln1352_17_reg_15532_reg.
DSP Report: operator mul_ln1352_17_fu_7679_p2 is absorbed into DSP mul_ln1352_17_reg_15532_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_1_reg_14212_reg is absorbed into DSP compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_1_reg_14212_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_2_13_reg_14362_reg is absorbed into DSP compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_13_reg_14362_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_47_reg_15607_reg is absorbed into DSP compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_2_11_reg_14352_reg is absorbed into DSP compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_11_reg_14352_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_45_reg_15602_reg is absorbed into DSP compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_2_s_reg_14342_reg is absorbed into DSP compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_s_reg_14342_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_43_reg_15597_reg is absorbed into DSP compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_2_8_reg_14332_reg is absorbed into DSP compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_8_reg_14332_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_41_reg_15592_reg is absorbed into DSP compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_2_6_reg_14322_reg is absorbed into DSP compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_6_reg_14322_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_39_reg_15587_reg is absorbed into DSP compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_2_4_reg_14312_reg is absorbed into DSP compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_4_reg_14312_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_37_reg_15582_reg is absorbed into DSP compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_2_2_reg_14302_reg is absorbed into DSP compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_2_reg_14302_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_35_reg_15577_reg is absorbed into DSP compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_2_reg_14292_reg is absorbed into DSP compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_2_reg_14292_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_33_reg_15572_reg is absorbed into DSP compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_3_13_reg_14442_reg is absorbed into DSP compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_13_reg_14442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_63_reg_15647_reg is absorbed into DSP compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_3_11_reg_14432_reg is absorbed into DSP compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_11_reg_14432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_61_reg_15642_reg is absorbed into DSP compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_3_s_reg_14422_reg is absorbed into DSP compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_s_reg_14422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_59_reg_15637_reg is absorbed into DSP compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_3_8_reg_14412_reg is absorbed into DSP compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_8_reg_14412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_57_reg_15632_reg is absorbed into DSP compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_3_6_reg_14402_reg is absorbed into DSP compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_6_reg_14402_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_55_reg_15627_reg is absorbed into DSP compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_3_4_reg_14392_reg is absorbed into DSP compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_4_reg_14392_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_53_reg_15622_reg is absorbed into DSP compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_3_2_reg_14382_reg is absorbed into DSP compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_2_reg_14382_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_51_reg_15617_reg is absorbed into DSP compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_3_reg_14372_reg is absorbed into DSP compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_3_reg_14372_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_49_reg_15612_reg is absorbed into DSP compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_4_13_reg_14522_reg is absorbed into DSP compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_13_reg_14522_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_79_reg_15687_reg is absorbed into DSP compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_4_11_reg_14512_reg is absorbed into DSP compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_11_reg_14512_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_77_reg_15682_reg is absorbed into DSP compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_4_s_reg_14502_reg is absorbed into DSP compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_s_reg_14502_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_75_reg_15677_reg is absorbed into DSP compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_4_8_reg_14492_reg is absorbed into DSP compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_8_reg_14492_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_73_reg_15672_reg is absorbed into DSP compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_4_6_reg_14482_reg is absorbed into DSP compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_6_reg_14482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_71_reg_15667_reg is absorbed into DSP compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_4_4_reg_14472_reg is absorbed into DSP compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_4_reg_14472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_69_reg_15662_reg is absorbed into DSP compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_4_2_reg_14462_reg is absorbed into DSP compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_2_reg_14462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_67_reg_15657_reg is absorbed into DSP compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_4_reg_14452_reg is absorbed into DSP compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_4_reg_14452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_65_reg_15652_reg is absorbed into DSP compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_5_13_reg_14602_reg is absorbed into DSP compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_13_reg_14602_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_95_reg_15727_reg is absorbed into DSP compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_5_11_reg_14592_reg is absorbed into DSP compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_11_reg_14592_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_93_reg_15722_reg is absorbed into DSP compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_5_s_reg_14582_reg is absorbed into DSP compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_s_reg_14582_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_91_reg_15717_reg is absorbed into DSP compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_5_8_reg_14572_reg is absorbed into DSP compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_8_reg_14572_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_89_reg_15712_reg is absorbed into DSP compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_5_6_reg_14562_reg is absorbed into DSP compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_6_reg_14562_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_87_reg_15707_reg is absorbed into DSP compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_5_4_reg_14552_reg is absorbed into DSP compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_4_reg_14552_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_85_reg_15702_reg is absorbed into DSP compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_5_2_reg_14542_reg is absorbed into DSP compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_2_reg_14542_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_83_reg_15697_reg is absorbed into DSP compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_5_reg_14532_reg is absorbed into DSP compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_5_reg_14532_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_81_reg_15692_reg is absorbed into DSP compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_111_reg_15767_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_6_14_reg_14687_reg is absorbed into DSP mul_ln1352_111_reg_15767_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_111_reg_15767_reg.
DSP Report: register mul_ln1352_111_reg_15767_reg is absorbed into DSP mul_ln1352_111_reg_15767_reg.
DSP Report: operator mul_ln1352_111_fu_8102_p2 is absorbed into DSP mul_ln1352_111_reg_15767_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_6_13_reg_14682_reg is absorbed into DSP compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_13_reg_14682_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_109_reg_15762_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_6_12_reg_14677_reg is absorbed into DSP mul_ln1352_109_reg_15762_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_109_reg_15762_reg.
DSP Report: register mul_ln1352_109_reg_15762_reg is absorbed into DSP mul_ln1352_109_reg_15762_reg.
DSP Report: operator mul_ln1352_109_fu_8093_p2 is absorbed into DSP mul_ln1352_109_reg_15762_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_6_11_reg_14672_reg is absorbed into DSP compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_11_reg_14672_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_107_reg_15757_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_6_10_reg_14667_reg is absorbed into DSP mul_ln1352_107_reg_15757_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_107_reg_15757_reg.
DSP Report: register mul_ln1352_107_reg_15757_reg is absorbed into DSP mul_ln1352_107_reg_15757_reg.
DSP Report: operator mul_ln1352_107_fu_8084_p2 is absorbed into DSP mul_ln1352_107_reg_15757_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_6_s_reg_14662_reg is absorbed into DSP compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_s_reg_14662_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_105_reg_15752_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_6_9_reg_14657_reg is absorbed into DSP mul_ln1352_105_reg_15752_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_105_reg_15752_reg.
DSP Report: register mul_ln1352_105_reg_15752_reg is absorbed into DSP mul_ln1352_105_reg_15752_reg.
DSP Report: operator mul_ln1352_105_fu_8075_p2 is absorbed into DSP mul_ln1352_105_reg_15752_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_6_8_reg_14652_reg is absorbed into DSP compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_8_reg_14652_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_103_reg_15747_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_6_7_reg_14647_reg is absorbed into DSP mul_ln1352_103_reg_15747_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_103_reg_15747_reg.
DSP Report: register mul_ln1352_103_reg_15747_reg is absorbed into DSP mul_ln1352_103_reg_15747_reg.
DSP Report: operator mul_ln1352_103_fu_8066_p2 is absorbed into DSP mul_ln1352_103_reg_15747_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_6_6_reg_14642_reg is absorbed into DSP compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_6_reg_14642_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_101_reg_15742_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_6_5_reg_14637_reg is absorbed into DSP mul_ln1352_101_reg_15742_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_101_reg_15742_reg.
DSP Report: register mul_ln1352_101_reg_15742_reg is absorbed into DSP mul_ln1352_101_reg_15742_reg.
DSP Report: operator mul_ln1352_101_fu_8057_p2 is absorbed into DSP mul_ln1352_101_reg_15742_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_6_4_reg_14632_reg is absorbed into DSP compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_4_reg_14632_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_6_2_reg_14622_reg is absorbed into DSP compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_2_reg_14622_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_99_reg_15737_reg is absorbed into DSP compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_6_reg_14612_reg is absorbed into DSP compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_6_reg_14612_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_97_reg_15732_reg is absorbed into DSP compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_127_reg_15807_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_7_14_reg_14767_reg is absorbed into DSP mul_ln1352_127_reg_15807_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_127_reg_15807_reg.
DSP Report: register mul_ln1352_127_reg_15807_reg is absorbed into DSP mul_ln1352_127_reg_15807_reg.
DSP Report: operator mul_ln1352_127_fu_8174_p2 is absorbed into DSP mul_ln1352_127_reg_15807_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_7_13_reg_14762_reg is absorbed into DSP compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_13_reg_14762_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_125_reg_15802_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_7_12_reg_14757_reg is absorbed into DSP mul_ln1352_125_reg_15802_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_125_reg_15802_reg.
DSP Report: register mul_ln1352_125_reg_15802_reg is absorbed into DSP mul_ln1352_125_reg_15802_reg.
DSP Report: operator mul_ln1352_125_fu_8165_p2 is absorbed into DSP mul_ln1352_125_reg_15802_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_7_11_reg_14752_reg is absorbed into DSP compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_11_reg_14752_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_123_reg_15797_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_7_10_reg_14747_reg is absorbed into DSP mul_ln1352_123_reg_15797_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_123_reg_15797_reg.
DSP Report: register mul_ln1352_123_reg_15797_reg is absorbed into DSP mul_ln1352_123_reg_15797_reg.
DSP Report: operator mul_ln1352_123_fu_8156_p2 is absorbed into DSP mul_ln1352_123_reg_15797_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_7_s_reg_14742_reg is absorbed into DSP compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_s_reg_14742_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_121_reg_15792_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_7_9_reg_14737_reg is absorbed into DSP mul_ln1352_121_reg_15792_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_121_reg_15792_reg.
DSP Report: register mul_ln1352_121_reg_15792_reg is absorbed into DSP mul_ln1352_121_reg_15792_reg.
DSP Report: operator mul_ln1352_121_fu_8147_p2 is absorbed into DSP mul_ln1352_121_reg_15792_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_7_8_reg_14732_reg is absorbed into DSP compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_8_reg_14732_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_119_reg_15787_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_7_7_reg_14727_reg is absorbed into DSP mul_ln1352_119_reg_15787_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_119_reg_15787_reg.
DSP Report: register mul_ln1352_119_reg_15787_reg is absorbed into DSP mul_ln1352_119_reg_15787_reg.
DSP Report: operator mul_ln1352_119_fu_8138_p2 is absorbed into DSP mul_ln1352_119_reg_15787_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_7_6_reg_14722_reg is absorbed into DSP compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_6_reg_14722_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_117_reg_15782_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_7_5_reg_14717_reg is absorbed into DSP mul_ln1352_117_reg_15782_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_117_reg_15782_reg.
DSP Report: register mul_ln1352_117_reg_15782_reg is absorbed into DSP mul_ln1352_117_reg_15782_reg.
DSP Report: operator mul_ln1352_117_fu_8129_p2 is absorbed into DSP mul_ln1352_117_reg_15782_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_7_4_reg_14712_reg is absorbed into DSP compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_4_reg_14712_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_115_reg_15777_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_7_3_reg_14707_reg is absorbed into DSP mul_ln1352_115_reg_15777_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_115_reg_15777_reg.
DSP Report: register mul_ln1352_115_reg_15777_reg is absorbed into DSP mul_ln1352_115_reg_15777_reg.
DSP Report: operator mul_ln1352_115_fu_8120_p2 is absorbed into DSP mul_ln1352_115_reg_15777_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_7_2_reg_14702_reg is absorbed into DSP compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_2_reg_14702_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_113_reg_15772_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_7_1_reg_14697_reg is absorbed into DSP mul_ln1352_113_reg_15772_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_113_reg_15772_reg.
DSP Report: register mul_ln1352_113_reg_15772_reg is absorbed into DSP mul_ln1352_113_reg_15772_reg.
DSP Report: operator mul_ln1352_113_fu_8111_p2 is absorbed into DSP mul_ln1352_113_reg_15772_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_7_reg_14692_reg is absorbed into DSP compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_7_reg_14692_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_143_reg_15847_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_8_14_reg_14847_reg is absorbed into DSP mul_ln1352_143_reg_15847_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_143_reg_15847_reg.
DSP Report: register mul_ln1352_143_reg_15847_reg is absorbed into DSP mul_ln1352_143_reg_15847_reg.
DSP Report: operator mul_ln1352_143_fu_8246_p2 is absorbed into DSP mul_ln1352_143_reg_15847_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_8_13_reg_14842_reg is absorbed into DSP compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_13_reg_14842_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U79/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_141_reg_15842_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_8_12_reg_14837_reg is absorbed into DSP mul_ln1352_141_reg_15842_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_141_reg_15842_reg.
DSP Report: register mul_ln1352_141_reg_15842_reg is absorbed into DSP mul_ln1352_141_reg_15842_reg.
DSP Report: operator mul_ln1352_141_fu_8237_p2 is absorbed into DSP mul_ln1352_141_reg_15842_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_8_11_reg_14832_reg is absorbed into DSP compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_11_reg_14832_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U78/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_139_reg_15837_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_8_10_reg_14827_reg is absorbed into DSP mul_ln1352_139_reg_15837_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_139_reg_15837_reg.
DSP Report: register mul_ln1352_139_reg_15837_reg is absorbed into DSP mul_ln1352_139_reg_15837_reg.
DSP Report: operator mul_ln1352_139_fu_8228_p2 is absorbed into DSP mul_ln1352_139_reg_15837_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_8_s_reg_14822_reg is absorbed into DSP compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_s_reg_14822_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U77/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_137_reg_15832_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_8_9_reg_14817_reg is absorbed into DSP mul_ln1352_137_reg_15832_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_137_reg_15832_reg.
DSP Report: register mul_ln1352_137_reg_15832_reg is absorbed into DSP mul_ln1352_137_reg_15832_reg.
DSP Report: operator mul_ln1352_137_fu_8219_p2 is absorbed into DSP mul_ln1352_137_reg_15832_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_8_8_reg_14812_reg is absorbed into DSP compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_8_reg_14812_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U76/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_135_reg_15827_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_8_7_reg_14807_reg is absorbed into DSP mul_ln1352_135_reg_15827_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_135_reg_15827_reg.
DSP Report: register mul_ln1352_135_reg_15827_reg is absorbed into DSP mul_ln1352_135_reg_15827_reg.
DSP Report: operator mul_ln1352_135_fu_8210_p2 is absorbed into DSP mul_ln1352_135_reg_15827_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_8_6_reg_14802_reg is absorbed into DSP compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_6_reg_14802_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U75/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_133_reg_15822_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_8_5_reg_14797_reg is absorbed into DSP mul_ln1352_133_reg_15822_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_133_reg_15822_reg.
DSP Report: register mul_ln1352_133_reg_15822_reg is absorbed into DSP mul_ln1352_133_reg_15822_reg.
DSP Report: operator mul_ln1352_133_fu_8201_p2 is absorbed into DSP mul_ln1352_133_reg_15822_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_8_4_reg_14792_reg is absorbed into DSP compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_4_reg_14792_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U74/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_131_reg_15817_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_8_3_reg_14787_reg is absorbed into DSP mul_ln1352_131_reg_15817_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_131_reg_15817_reg.
DSP Report: register mul_ln1352_131_reg_15817_reg is absorbed into DSP mul_ln1352_131_reg_15817_reg.
DSP Report: operator mul_ln1352_131_fu_8192_p2 is absorbed into DSP mul_ln1352_131_reg_15817_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_8_2_reg_14782_reg is absorbed into DSP compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_2_reg_14782_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_129_reg_15812_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_8_1_reg_14777_reg is absorbed into DSP mul_ln1352_129_reg_15812_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_129_reg_15812_reg.
DSP Report: register mul_ln1352_129_reg_15812_reg is absorbed into DSP mul_ln1352_129_reg_15812_reg.
DSP Report: operator mul_ln1352_129_fu_8183_p2 is absorbed into DSP mul_ln1352_129_reg_15812_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_8_reg_14772_reg is absorbed into DSP compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_8_reg_14772_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_159_reg_15887_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_9_14_reg_14927_reg is absorbed into DSP mul_ln1352_159_reg_15887_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_159_reg_15887_reg.
DSP Report: register mul_ln1352_159_reg_15887_reg is absorbed into DSP mul_ln1352_159_reg_15887_reg.
DSP Report: operator mul_ln1352_159_fu_8318_p2 is absorbed into DSP mul_ln1352_159_reg_15887_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_9_13_reg_14922_reg is absorbed into DSP compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_13_reg_14922_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U87/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_157_reg_15882_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_9_12_reg_14917_reg is absorbed into DSP mul_ln1352_157_reg_15882_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_157_reg_15882_reg.
DSP Report: register mul_ln1352_157_reg_15882_reg is absorbed into DSP mul_ln1352_157_reg_15882_reg.
DSP Report: operator mul_ln1352_157_fu_8309_p2 is absorbed into DSP mul_ln1352_157_reg_15882_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_9_11_reg_14912_reg is absorbed into DSP compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_11_reg_14912_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U86/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_155_reg_15877_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_9_10_reg_14907_reg is absorbed into DSP mul_ln1352_155_reg_15877_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_155_reg_15877_reg.
DSP Report: register mul_ln1352_155_reg_15877_reg is absorbed into DSP mul_ln1352_155_reg_15877_reg.
DSP Report: operator mul_ln1352_155_fu_8300_p2 is absorbed into DSP mul_ln1352_155_reg_15877_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_9_s_reg_14902_reg is absorbed into DSP compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_s_reg_14902_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U85/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_153_reg_15872_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_9_9_reg_14897_reg is absorbed into DSP mul_ln1352_153_reg_15872_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_153_reg_15872_reg.
DSP Report: register mul_ln1352_153_reg_15872_reg is absorbed into DSP mul_ln1352_153_reg_15872_reg.
DSP Report: operator mul_ln1352_153_fu_8291_p2 is absorbed into DSP mul_ln1352_153_reg_15872_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_9_8_reg_14892_reg is absorbed into DSP compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_8_reg_14892_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U84/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_151_reg_15867_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_9_7_reg_14887_reg is absorbed into DSP mul_ln1352_151_reg_15867_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_151_reg_15867_reg.
DSP Report: register mul_ln1352_151_reg_15867_reg is absorbed into DSP mul_ln1352_151_reg_15867_reg.
DSP Report: operator mul_ln1352_151_fu_8282_p2 is absorbed into DSP mul_ln1352_151_reg_15867_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_9_6_reg_14882_reg is absorbed into DSP compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_6_reg_14882_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U83/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_149_reg_15862_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_9_5_reg_14877_reg is absorbed into DSP mul_ln1352_149_reg_15862_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_149_reg_15862_reg.
DSP Report: register mul_ln1352_149_reg_15862_reg is absorbed into DSP mul_ln1352_149_reg_15862_reg.
DSP Report: operator mul_ln1352_149_fu_8273_p2 is absorbed into DSP mul_ln1352_149_reg_15862_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_9_4_reg_14872_reg is absorbed into DSP compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_4_reg_14872_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U82/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_147_reg_15857_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_9_3_reg_14867_reg is absorbed into DSP mul_ln1352_147_reg_15857_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_147_reg_15857_reg.
DSP Report: register mul_ln1352_147_reg_15857_reg is absorbed into DSP mul_ln1352_147_reg_15857_reg.
DSP Report: operator mul_ln1352_147_fu_8264_p2 is absorbed into DSP mul_ln1352_147_reg_15857_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_9_2_reg_14862_reg is absorbed into DSP compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_2_reg_14862_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U81/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_145_reg_15852_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_9_1_reg_14857_reg is absorbed into DSP mul_ln1352_145_reg_15852_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_145_reg_15852_reg.
DSP Report: register mul_ln1352_145_reg_15852_reg is absorbed into DSP mul_ln1352_145_reg_15852_reg.
DSP Report: operator mul_ln1352_145_fu_8255_p2 is absorbed into DSP mul_ln1352_145_reg_15852_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_9_reg_14852_reg is absorbed into DSP compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_9_reg_14852_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U80/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_175_reg_15927_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_10_14_reg_15007_reg is absorbed into DSP mul_ln1352_175_reg_15927_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_175_reg_15927_reg.
DSP Report: register mul_ln1352_175_reg_15927_reg is absorbed into DSP mul_ln1352_175_reg_15927_reg.
DSP Report: operator mul_ln1352_175_fu_8390_p2 is absorbed into DSP mul_ln1352_175_reg_15927_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_10_13_reg_15002_reg is absorbed into DSP compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_13_reg_15002_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U95/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_173_reg_15922_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_10_12_reg_14997_reg is absorbed into DSP mul_ln1352_173_reg_15922_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_173_reg_15922_reg.
DSP Report: register mul_ln1352_173_reg_15922_reg is absorbed into DSP mul_ln1352_173_reg_15922_reg.
DSP Report: operator mul_ln1352_173_fu_8381_p2 is absorbed into DSP mul_ln1352_173_reg_15922_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_10_11_reg_14992_reg is absorbed into DSP compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_11_reg_14992_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U94/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_171_reg_15917_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_10_10_reg_14987_reg is absorbed into DSP mul_ln1352_171_reg_15917_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_171_reg_15917_reg.
DSP Report: register mul_ln1352_171_reg_15917_reg is absorbed into DSP mul_ln1352_171_reg_15917_reg.
DSP Report: operator mul_ln1352_171_fu_8372_p2 is absorbed into DSP mul_ln1352_171_reg_15917_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_10_s_reg_14982_reg is absorbed into DSP compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_s_reg_14982_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U93/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_169_reg_15912_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_10_9_reg_14977_reg is absorbed into DSP mul_ln1352_169_reg_15912_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_169_reg_15912_reg.
DSP Report: register mul_ln1352_169_reg_15912_reg is absorbed into DSP mul_ln1352_169_reg_15912_reg.
DSP Report: operator mul_ln1352_169_fu_8363_p2 is absorbed into DSP mul_ln1352_169_reg_15912_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_10_8_reg_14972_reg is absorbed into DSP compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_8_reg_14972_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U92/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_167_reg_15907_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_10_7_reg_14967_reg is absorbed into DSP mul_ln1352_167_reg_15907_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_167_reg_15907_reg.
DSP Report: register mul_ln1352_167_reg_15907_reg is absorbed into DSP mul_ln1352_167_reg_15907_reg.
DSP Report: operator mul_ln1352_167_fu_8354_p2 is absorbed into DSP mul_ln1352_167_reg_15907_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_10_6_reg_14962_reg is absorbed into DSP compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_6_reg_14962_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U91/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_165_reg_15902_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_10_5_reg_14957_reg is absorbed into DSP mul_ln1352_165_reg_15902_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_165_reg_15902_reg.
DSP Report: register mul_ln1352_165_reg_15902_reg is absorbed into DSP mul_ln1352_165_reg_15902_reg.
DSP Report: operator mul_ln1352_165_fu_8345_p2 is absorbed into DSP mul_ln1352_165_reg_15902_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_10_4_reg_14952_reg is absorbed into DSP compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_4_reg_14952_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U90/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_163_reg_15897_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_10_3_reg_14947_reg is absorbed into DSP mul_ln1352_163_reg_15897_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_163_reg_15897_reg.
DSP Report: register mul_ln1352_163_reg_15897_reg is absorbed into DSP mul_ln1352_163_reg_15897_reg.
DSP Report: operator mul_ln1352_163_fu_8336_p2 is absorbed into DSP mul_ln1352_163_reg_15897_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_10_2_reg_14942_reg is absorbed into DSP compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_2_reg_14942_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U89/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_161_reg_15892_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_10_1_reg_14937_reg is absorbed into DSP mul_ln1352_161_reg_15892_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_161_reg_15892_reg.
DSP Report: register mul_ln1352_161_reg_15892_reg is absorbed into DSP mul_ln1352_161_reg_15892_reg.
DSP Report: operator mul_ln1352_161_fu_8327_p2 is absorbed into DSP mul_ln1352_161_reg_15892_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_s_reg_14932_reg is absorbed into DSP compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_s_reg_14932_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U88/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_191_reg_15967_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_11_14_reg_15087_reg is absorbed into DSP mul_ln1352_191_reg_15967_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_191_reg_15967_reg.
DSP Report: register mul_ln1352_191_reg_15967_reg is absorbed into DSP mul_ln1352_191_reg_15967_reg.
DSP Report: operator mul_ln1352_191_fu_8462_p2 is absorbed into DSP mul_ln1352_191_reg_15967_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_11_13_reg_15082_reg is absorbed into DSP compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_13_reg_15082_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_189_reg_15962_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_11_12_reg_15077_reg is absorbed into DSP mul_ln1352_189_reg_15962_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_189_reg_15962_reg.
DSP Report: register mul_ln1352_189_reg_15962_reg is absorbed into DSP mul_ln1352_189_reg_15962_reg.
DSP Report: operator mul_ln1352_189_fu_8453_p2 is absorbed into DSP mul_ln1352_189_reg_15962_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_11_11_reg_15072_reg is absorbed into DSP compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_11_reg_15072_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_187_reg_15957_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_11_10_reg_15067_reg is absorbed into DSP mul_ln1352_187_reg_15957_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_187_reg_15957_reg.
DSP Report: register mul_ln1352_187_reg_15957_reg is absorbed into DSP mul_ln1352_187_reg_15957_reg.
DSP Report: operator mul_ln1352_187_fu_8444_p2 is absorbed into DSP mul_ln1352_187_reg_15957_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_11_s_reg_15062_reg is absorbed into DSP compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_s_reg_15062_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_185_reg_15952_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_11_9_reg_15057_reg is absorbed into DSP mul_ln1352_185_reg_15952_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_185_reg_15952_reg.
DSP Report: register mul_ln1352_185_reg_15952_reg is absorbed into DSP mul_ln1352_185_reg_15952_reg.
DSP Report: operator mul_ln1352_185_fu_8435_p2 is absorbed into DSP mul_ln1352_185_reg_15952_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_11_8_reg_15052_reg is absorbed into DSP compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_8_reg_15052_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_183_reg_15947_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_11_7_reg_15047_reg is absorbed into DSP mul_ln1352_183_reg_15947_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_183_reg_15947_reg.
DSP Report: register mul_ln1352_183_reg_15947_reg is absorbed into DSP mul_ln1352_183_reg_15947_reg.
DSP Report: operator mul_ln1352_183_fu_8426_p2 is absorbed into DSP mul_ln1352_183_reg_15947_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_11_6_reg_15042_reg is absorbed into DSP compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_6_reg_15042_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U99/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_181_reg_15942_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_11_5_reg_15037_reg is absorbed into DSP mul_ln1352_181_reg_15942_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_181_reg_15942_reg.
DSP Report: register mul_ln1352_181_reg_15942_reg is absorbed into DSP mul_ln1352_181_reg_15942_reg.
DSP Report: operator mul_ln1352_181_fu_8417_p2 is absorbed into DSP mul_ln1352_181_reg_15942_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_11_4_reg_15032_reg is absorbed into DSP compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_4_reg_15032_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U98/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_179_reg_15937_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_11_3_reg_15027_reg is absorbed into DSP mul_ln1352_179_reg_15937_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_179_reg_15937_reg.
DSP Report: register mul_ln1352_179_reg_15937_reg is absorbed into DSP mul_ln1352_179_reg_15937_reg.
DSP Report: operator mul_ln1352_179_fu_8408_p2 is absorbed into DSP mul_ln1352_179_reg_15937_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_11_2_reg_15022_reg is absorbed into DSP compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_2_reg_15022_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U97/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_177_reg_15932_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_11_1_reg_15017_reg is absorbed into DSP mul_ln1352_177_reg_15932_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_177_reg_15932_reg.
DSP Report: register mul_ln1352_177_reg_15932_reg is absorbed into DSP mul_ln1352_177_reg_15932_reg.
DSP Report: operator mul_ln1352_177_fu_8399_p2 is absorbed into DSP mul_ln1352_177_reg_15932_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_10_reg_15012_reg is absorbed into DSP compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_10_reg_15012_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U96/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_207_reg_16007_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_12_14_reg_15167_reg is absorbed into DSP mul_ln1352_207_reg_16007_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_207_reg_16007_reg.
DSP Report: register mul_ln1352_207_reg_16007_reg is absorbed into DSP mul_ln1352_207_reg_16007_reg.
DSP Report: operator mul_ln1352_207_fu_8534_p2 is absorbed into DSP mul_ln1352_207_reg_16007_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_12_13_reg_15162_reg is absorbed into DSP compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_13_reg_15162_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_205_reg_16002_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_12_12_reg_15157_reg is absorbed into DSP mul_ln1352_205_reg_16002_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_205_reg_16002_reg.
DSP Report: register mul_ln1352_205_reg_16002_reg is absorbed into DSP mul_ln1352_205_reg_16002_reg.
DSP Report: operator mul_ln1352_205_fu_8525_p2 is absorbed into DSP mul_ln1352_205_reg_16002_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_12_11_reg_15152_reg is absorbed into DSP compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_11_reg_15152_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_203_reg_15997_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_12_10_reg_15147_reg is absorbed into DSP mul_ln1352_203_reg_15997_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_203_reg_15997_reg.
DSP Report: register mul_ln1352_203_reg_15997_reg is absorbed into DSP mul_ln1352_203_reg_15997_reg.
DSP Report: operator mul_ln1352_203_fu_8516_p2 is absorbed into DSP mul_ln1352_203_reg_15997_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_12_s_reg_15142_reg is absorbed into DSP compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_s_reg_15142_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_201_reg_15992_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_12_9_reg_15137_reg is absorbed into DSP mul_ln1352_201_reg_15992_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_201_reg_15992_reg.
DSP Report: register mul_ln1352_201_reg_15992_reg is absorbed into DSP mul_ln1352_201_reg_15992_reg.
DSP Report: operator mul_ln1352_201_fu_8507_p2 is absorbed into DSP mul_ln1352_201_reg_15992_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_12_8_reg_15132_reg is absorbed into DSP compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_8_reg_15132_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_199_reg_15987_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_12_7_reg_15127_reg is absorbed into DSP mul_ln1352_199_reg_15987_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_199_reg_15987_reg.
DSP Report: register mul_ln1352_199_reg_15987_reg is absorbed into DSP mul_ln1352_199_reg_15987_reg.
DSP Report: operator mul_ln1352_199_fu_8498_p2 is absorbed into DSP mul_ln1352_199_reg_15987_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_12_6_reg_15122_reg is absorbed into DSP compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_6_reg_15122_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_197_reg_15982_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_12_5_reg_15117_reg is absorbed into DSP mul_ln1352_197_reg_15982_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_197_reg_15982_reg.
DSP Report: register mul_ln1352_197_reg_15982_reg is absorbed into DSP mul_ln1352_197_reg_15982_reg.
DSP Report: operator mul_ln1352_197_fu_8489_p2 is absorbed into DSP mul_ln1352_197_reg_15982_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_12_4_reg_15112_reg is absorbed into DSP compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_4_reg_15112_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_195_reg_15977_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_12_3_reg_15107_reg is absorbed into DSP mul_ln1352_195_reg_15977_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_195_reg_15977_reg.
DSP Report: register mul_ln1352_195_reg_15977_reg is absorbed into DSP mul_ln1352_195_reg_15977_reg.
DSP Report: operator mul_ln1352_195_fu_8480_p2 is absorbed into DSP mul_ln1352_195_reg_15977_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_12_2_reg_15102_reg is absorbed into DSP compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_2_reg_15102_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_193_reg_15972_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_12_1_reg_15097_reg is absorbed into DSP mul_ln1352_193_reg_15972_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_193_reg_15972_reg.
DSP Report: register mul_ln1352_193_reg_15972_reg is absorbed into DSP mul_ln1352_193_reg_15972_reg.
DSP Report: operator mul_ln1352_193_fu_8471_p2 is absorbed into DSP mul_ln1352_193_reg_15972_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_11_reg_15092_reg is absorbed into DSP compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_11_reg_15092_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_223_reg_16047_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_13_14_reg_15247_reg is absorbed into DSP mul_ln1352_223_reg_16047_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_223_reg_16047_reg.
DSP Report: register mul_ln1352_223_reg_16047_reg is absorbed into DSP mul_ln1352_223_reg_16047_reg.
DSP Report: operator mul_ln1352_223_fu_8606_p2 is absorbed into DSP mul_ln1352_223_reg_16047_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_13_13_reg_15242_reg is absorbed into DSP compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_13_reg_15242_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_221_reg_16042_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_13_12_reg_15237_reg is absorbed into DSP mul_ln1352_221_reg_16042_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_221_reg_16042_reg.
DSP Report: register mul_ln1352_221_reg_16042_reg is absorbed into DSP mul_ln1352_221_reg_16042_reg.
DSP Report: operator mul_ln1352_221_fu_8597_p2 is absorbed into DSP mul_ln1352_221_reg_16042_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_13_11_reg_15232_reg is absorbed into DSP compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_11_reg_15232_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_219_reg_16037_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_13_10_reg_15227_reg is absorbed into DSP mul_ln1352_219_reg_16037_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_219_reg_16037_reg.
DSP Report: register mul_ln1352_219_reg_16037_reg is absorbed into DSP mul_ln1352_219_reg_16037_reg.
DSP Report: operator mul_ln1352_219_fu_8588_p2 is absorbed into DSP mul_ln1352_219_reg_16037_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_13_s_reg_15222_reg is absorbed into DSP compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_s_reg_15222_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_217_reg_16032_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_13_9_reg_15217_reg is absorbed into DSP mul_ln1352_217_reg_16032_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_217_reg_16032_reg.
DSP Report: register mul_ln1352_217_reg_16032_reg is absorbed into DSP mul_ln1352_217_reg_16032_reg.
DSP Report: operator mul_ln1352_217_fu_8579_p2 is absorbed into DSP mul_ln1352_217_reg_16032_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_13_8_reg_15212_reg is absorbed into DSP compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_8_reg_15212_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_215_reg_16027_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_13_7_reg_15207_reg is absorbed into DSP mul_ln1352_215_reg_16027_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_215_reg_16027_reg.
DSP Report: register mul_ln1352_215_reg_16027_reg is absorbed into DSP mul_ln1352_215_reg_16027_reg.
DSP Report: operator mul_ln1352_215_fu_8570_p2 is absorbed into DSP mul_ln1352_215_reg_16027_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_13_6_reg_15202_reg is absorbed into DSP compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_6_reg_15202_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_213_reg_16022_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_13_5_reg_15197_reg is absorbed into DSP mul_ln1352_213_reg_16022_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_213_reg_16022_reg.
DSP Report: register mul_ln1352_213_reg_16022_reg is absorbed into DSP mul_ln1352_213_reg_16022_reg.
DSP Report: operator mul_ln1352_213_fu_8561_p2 is absorbed into DSP mul_ln1352_213_reg_16022_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_13_4_reg_15192_reg is absorbed into DSP compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_4_reg_15192_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_211_reg_16017_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_13_3_reg_15187_reg is absorbed into DSP mul_ln1352_211_reg_16017_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_211_reg_16017_reg.
DSP Report: register mul_ln1352_211_reg_16017_reg is absorbed into DSP mul_ln1352_211_reg_16017_reg.
DSP Report: operator mul_ln1352_211_fu_8552_p2 is absorbed into DSP mul_ln1352_211_reg_16017_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_13_2_reg_15182_reg is absorbed into DSP compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_2_reg_15182_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_209_reg_16012_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_13_1_reg_15177_reg is absorbed into DSP mul_ln1352_209_reg_16012_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_209_reg_16012_reg.
DSP Report: register mul_ln1352_209_reg_16012_reg is absorbed into DSP mul_ln1352_209_reg_16012_reg.
DSP Report: operator mul_ln1352_209_fu_8543_p2 is absorbed into DSP mul_ln1352_209_reg_16012_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_12_reg_15172_reg is absorbed into DSP compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_12_reg_15172_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_239_reg_16087_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_14_14_reg_15327_reg is absorbed into DSP mul_ln1352_239_reg_16087_reg.
DSP Report: register i_tensor_i_0_14_reg_15487_reg is absorbed into DSP mul_ln1352_239_reg_16087_reg.
DSP Report: register mul_ln1352_239_reg_16087_reg is absorbed into DSP mul_ln1352_239_reg_16087_reg.
DSP Report: operator mul_ln1352_239_fu_8678_p2 is absorbed into DSP mul_ln1352_239_reg_16087_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_14_13_reg_15322_reg is absorbed into DSP compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_13_reg_15322_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_237_reg_16082_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_14_12_reg_15317_reg is absorbed into DSP mul_ln1352_237_reg_16082_reg.
DSP Report: register i_tensor_i_0_12_reg_15477_reg is absorbed into DSP mul_ln1352_237_reg_16082_reg.
DSP Report: register mul_ln1352_237_reg_16082_reg is absorbed into DSP mul_ln1352_237_reg_16082_reg.
DSP Report: operator mul_ln1352_237_fu_8669_p2 is absorbed into DSP mul_ln1352_237_reg_16082_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_14_11_reg_15312_reg is absorbed into DSP compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_11_reg_15312_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_235_reg_16077_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_14_10_reg_15307_reg is absorbed into DSP mul_ln1352_235_reg_16077_reg.
DSP Report: register i_tensor_i_0_10_reg_15467_reg is absorbed into DSP mul_ln1352_235_reg_16077_reg.
DSP Report: register mul_ln1352_235_reg_16077_reg is absorbed into DSP mul_ln1352_235_reg_16077_reg.
DSP Report: operator mul_ln1352_235_fu_8660_p2 is absorbed into DSP mul_ln1352_235_reg_16077_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_14_s_reg_15302_reg is absorbed into DSP compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_s_reg_15302_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_233_reg_16072_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_14_9_reg_15297_reg is absorbed into DSP mul_ln1352_233_reg_16072_reg.
DSP Report: register i_tensor_i_0_9_reg_15457_reg is absorbed into DSP mul_ln1352_233_reg_16072_reg.
DSP Report: register mul_ln1352_233_reg_16072_reg is absorbed into DSP mul_ln1352_233_reg_16072_reg.
DSP Report: operator mul_ln1352_233_fu_8651_p2 is absorbed into DSP mul_ln1352_233_reg_16072_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_14_8_reg_15292_reg is absorbed into DSP compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_8_reg_15292_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_231_reg_16067_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_14_7_reg_15287_reg is absorbed into DSP mul_ln1352_231_reg_16067_reg.
DSP Report: register i_tensor_i_0_7_reg_15447_reg is absorbed into DSP mul_ln1352_231_reg_16067_reg.
DSP Report: register mul_ln1352_231_reg_16067_reg is absorbed into DSP mul_ln1352_231_reg_16067_reg.
DSP Report: operator mul_ln1352_231_fu_8642_p2 is absorbed into DSP mul_ln1352_231_reg_16067_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_14_6_reg_15282_reg is absorbed into DSP compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_6_reg_15282_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_229_reg_16062_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_14_5_reg_15277_reg is absorbed into DSP mul_ln1352_229_reg_16062_reg.
DSP Report: register i_tensor_i_0_5_reg_15437_reg is absorbed into DSP mul_ln1352_229_reg_16062_reg.
DSP Report: register mul_ln1352_229_reg_16062_reg is absorbed into DSP mul_ln1352_229_reg_16062_reg.
DSP Report: operator mul_ln1352_229_fu_8633_p2 is absorbed into DSP mul_ln1352_229_reg_16062_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_14_4_reg_15272_reg is absorbed into DSP compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_4_reg_15272_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_227_reg_16057_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_14_3_reg_15267_reg is absorbed into DSP mul_ln1352_227_reg_16057_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_227_reg_16057_reg.
DSP Report: register mul_ln1352_227_reg_16057_reg is absorbed into DSP mul_ln1352_227_reg_16057_reg.
DSP Report: operator mul_ln1352_227_fu_8624_p2 is absorbed into DSP mul_ln1352_227_reg_16057_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_14_2_reg_15262_reg is absorbed into DSP compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_2_reg_15262_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_225_reg_16052_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_14_1_reg_15257_reg is absorbed into DSP mul_ln1352_225_reg_16052_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_225_reg_16052_reg.
DSP Report: register mul_ln1352_225_reg_16052_reg is absorbed into DSP mul_ln1352_225_reg_16052_reg.
DSP Report: operator mul_ln1352_225_fu_8615_p2 is absorbed into DSP mul_ln1352_225_reg_16052_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_13_reg_15252_reg is absorbed into DSP compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_13_reg_15252_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_15_13_reg_15402_reg is absorbed into DSP compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_15_13_reg_15402_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_reg is absorbed into DSP compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_255_reg_16127_reg is absorbed into DSP compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_13_reg_15482_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_15_11_reg_15392_reg is absorbed into DSP compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_15_11_reg_15392_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_reg is absorbed into DSP compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_253_reg_16122_reg is absorbed into DSP compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_11_reg_15472_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_15_s_reg_15382_reg is absorbed into DSP compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_15_s_reg_15382_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_reg is absorbed into DSP compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_251_reg_16117_reg is absorbed into DSP compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_s_reg_15462_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_15_8_reg_15372_reg is absorbed into DSP compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_15_8_reg_15372_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_reg is absorbed into DSP compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_249_reg_16112_reg is absorbed into DSP compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_8_reg_15452_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_15_6_reg_15362_reg is absorbed into DSP compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_15_6_reg_15362_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_reg is absorbed into DSP compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_247_reg_16107_reg is absorbed into DSP compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_6_reg_15442_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B''.
DSP Report: register w_tensor_i_15_4_reg_15352_reg is absorbed into DSP compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_15_4_reg_15352_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_reg is absorbed into DSP compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register mul_ln1352_245_reg_16102_reg is absorbed into DSP compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_4_reg_15432_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_243_reg_16097_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_15_3_reg_15347_reg is absorbed into DSP mul_ln1352_243_reg_16097_reg.
DSP Report: register i_tensor_i_0_3_reg_15427_reg is absorbed into DSP mul_ln1352_243_reg_16097_reg.
DSP Report: register mul_ln1352_243_reg_16097_reg is absorbed into DSP mul_ln1352_243_reg_16097_reg.
DSP Report: operator mul_ln1352_243_fu_8696_p2 is absorbed into DSP mul_ln1352_243_reg_16097_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_15_2_reg_15342_reg is absorbed into DSP compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_15_2_reg_15342_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_reg is absorbed into DSP compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register i_tensor_i_0_2_reg_15422_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_241_reg_16092_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register w_tensor_i_15_1_reg_15337_reg is absorbed into DSP mul_ln1352_241_reg_16092_reg.
DSP Report: register i_tensor_i_0_1_reg_15417_reg is absorbed into DSP mul_ln1352_241_reg_16092_reg.
DSP Report: register mul_ln1352_241_reg_16092_reg is absorbed into DSP mul_ln1352_241_reg_16092_reg.
DSP Report: operator mul_ln1352_241_fu_8687_p2 is absorbed into DSP mul_ln1352_241_reg_16092_reg.
DSP Report: Generating DSP compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p, operation Mode is (post resource management): PCIN+A''*B''.
DSP Report: register w_tensor_i_14_reg_15332_reg is absorbed into DSP compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register w_tensor_i_14_reg_15332_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_reg is absorbed into DSP compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: register trunc_ln647_3_reg_15412_pp1_iter6_reg_reg is absorbed into DSP compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p is absorbed into DSP compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: operator compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/m is absorbed into DSP compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p.
DSP Report: Generating DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A''*B2.
DSP Report: register compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product.
DSP Report: register compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product.
DSP Report: register compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product.
DSP Report: operator compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product.
DSP Report: operator compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg.
DSP Report: register compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/a_reg0_reg is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg.
DSP Report: register compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP compute_mul_32ns_bkb_U4/compute_mul_32ns_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product, operation Mode is (post resource management): A''*B2.
DSP Report: register compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product.
DSP Report: register compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product.
DSP Report: register compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product.
DSP Report: operator compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product.
DSP Report: operator compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg.
DSP Report: register compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/b_reg0_reg is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg.
DSP Report: register compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg.
DSP Report: operator compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg.
DSP Report: operator compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/tmp_product is absorbed into DSP compute_mul_14ns_dEe_U6/compute_mul_14ns_dEe_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg.
DSP Report: operator compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg.
DSP Report: operator compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg, operation Mode is (post resource management): (PCIN>>17)+(A''*B2)'.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff0_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg.
DSP Report: operator compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg.
DSP Report: operator compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg.
DSP Report: Generating DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg, operation Mode is (post resource management): (PCIN>>17)+(A''*B'')'.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: register compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff1_reg is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: operator compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: operator compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/tmp_product is absorbed into DSP compute_mul_14ns_eOg_U7/compute_mul_14ns_eOg_MulnS_3_U/buff2_reg.
DSP Report: Generating DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg.
DSP Report: operator compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/tmp_product is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg.
DSP Report: operator compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/tmp_product is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg, operation Mode is (post resource management): (PCIN>>17)+(A''*B2)'.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff0_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg.
DSP Report: operator compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/tmp_product is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg.
DSP Report: operator compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/tmp_product is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg, operation Mode is (post resource management): (PCIN>>17)+(A''*B'')'.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
DSP Report: register compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff1_reg is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
DSP Report: operator compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/tmp_product is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
DSP Report: operator compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/tmp_product is absorbed into DSP compute_mul_46ns_cud_U5/compute_mul_46ns_cud_MulnS_1_U/buff2_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|compute_acc_mem_V_ram__GB1 | genblk1[1].ram_reg                                   | 2 K x 512(READ_FIRST)  | W | R | 2 K x 512(READ_FIRST)  | W | R | Port A and B     | 0      | 32     | 
|inst                       | compute_uop_port_m_axi_U/bus_read/buff_rdata/mem_reg | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                       | uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg          | 8 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|compute_data_port_m_axi_U  | bus_read/buff_rdata/mem_reg                          | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|compute__GCB0 | (C or 0)+(0 or (A2*B2)')    | 16     | 5      | 16     | -      | 21     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|compute__GCB0 | (0 or PCIN)+((A2*B2)' or 0) | 16     | 5      | -      | -      | 21     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute       | (A2*B2)'                    | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB2 | PCIN+A''*B''                | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|compute__GCB3 | A''*B2                      | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|compute__GCB3 | (PCIN>>17)+A2*B2            | 16     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|compute__GCB3 | A''*B2                      | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|compute__GCB3 | (PCIN>>17)+A2*B2            | 16     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|compute__GCB3 | (A''*B2)'                   | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB3 | (PCIN>>17)+(A''*B2)'        | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|compute__GCB3 | (PCIN>>17)+(A''*B'')'       | 15     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|compute__GCB3 | (A''*B2)'                   | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|compute__GCB3 | (PCIN>>17)+(A''*B2)'        | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|compute__GCB3 | (PCIN>>17)+(A''*B'')'       | 15     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+--------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:40 ; elapsed = 00:05:02 . Memory (MB): peak = 2552.535 ; gain = 484.457 ; free physical = 975 ; free virtual = 1519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
# Minor page faults: 1.04167e+06 Major page faults: 25368
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 1.12152e+06 Major page faults: 25457
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:32 ; elapsed = 00:06:57 . Memory (MB): peak = 2552.535 ; gain = 484.457 ; free physical = 2280 ; free virtual = 3861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                       | compute_uop_port_m_axi_U/bus_read/buff_rdata/mem_reg | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                       | uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg          | 8 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|compute_acc_mem_V_ram__GB1 | genblk1[1].ram_reg                                   | 2 K x 512(READ_FIRST)  | W | R | 2 K x 512(READ_FIRST)  | W | R | Port A and B     | 0      | 32     | 
|compute_data_port_m_axi_U  | bus_read/buff_rdata/mem_reg                          | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_1/compute_uop_port_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/compute_data_port_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:38 ; elapsed = 00:07:33 . Memory (MB): peak = 2552.535 ; gain = 484.457 ; free physical = 3289 ; free virtual = 4879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/compute_uop_port_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/uop_mem_V_U/compute_uop_mem_V_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_data_port_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:48 ; elapsed = 00:07:45 . Memory (MB): peak = 2552.535 ; gain = 484.457 ; free physical = 2981 ; free virtual = 4573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:48 ; elapsed = 00:07:45 . Memory (MB): peak = 2552.535 ; gain = 484.457 ; free physical = 2960 ; free virtual = 4553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:54 ; elapsed = 00:07:51 . Memory (MB): peak = 2552.535 ; gain = 484.457 ; free physical = 2645 ; free virtual = 4238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:54 ; elapsed = 00:07:51 . Memory (MB): peak = 2552.535 ; gain = 484.457 ; free physical = 2645 ; free virtual = 4238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:54 ; elapsed = 00:07:51 . Memory (MB): peak = 2552.535 ; gain = 484.457 ; free physical = 2631 ; free virtual = 4224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:54 ; elapsed = 00:07:52 . Memory (MB): peak = 2552.535 ; gain = 484.457 ; free physical = 2629 ; free virtual = 4222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|compute     | dst_idx_V_reg_14102_pp1_iter6_reg_reg[11] | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|compute     | dst_idx_V_reg_14102_pp1_iter6_reg_reg[10] | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1850|
|2     |DSP48E1  |   220|
|8     |LUT1     |   184|
|9     |LUT2     |  4840|
|10    |LUT3     |  2510|
|11    |LUT4     |  2349|
|12    |LUT5     |  2276|
|13    |LUT6     |  4469|
|14    |MUXF7    |     1|
|15    |RAMB18E1 |     1|
|16    |RAMB36E1 |    41|
|21    |SRL16E   |   119|
|22    |FDRE     |  7891|
|23    |FDSE     |   280|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:54 ; elapsed = 00:07:52 . Memory (MB): peak = 2552.535 ; gain = 484.457 ; free physical = 2625 ; free virtual = 4219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:36 ; elapsed = 00:07:40 . Memory (MB): peak = 2552.535 ; gain = 185.957 ; free physical = 4121 ; free virtual = 6368
Synthesis Optimization Complete : Time (s): cpu = 00:05:55 ; elapsed = 00:07:56 . Memory (MB): peak = 2552.535 ; gain = 484.457 ; free physical = 4124 ; free virtual = 6372
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2552.535 ; gain = 0.000 ; free physical = 4836 ; free virtual = 7084
INFO: [Netlist 29-17] Analyzing 2113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2576.547 ; gain = 0.000 ; free physical = 4739 ; free virtual = 6990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
499 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:07 ; elapsed = 00:08:38 . Memory (MB): peak = 2576.547 ; gain = 508.512 ; free physical = 4870 ; free virtual = 7142
INFO: [Common 17-1381] The checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.runs/vta_compute_0_0_synth_1/vta_compute_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2608.562 ; gain = 32.016 ; free physical = 4761 ; free virtual = 7033
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP vta_compute_0_0, cache-ID = fb4a696ea6b14aff
INFO: [Coretcl 2-1174] Renamed 300 cell refs.
INFO: [Common 17-1381] The checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/sim_1x16_i8w8a32_15_15_18_17/vta.runs/vta_compute_0_0_synth_1/vta_compute_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2608.562 ; gain = 0.000 ; free physical = 4811 ; free virtual = 7090
INFO: [runtcl-4] Executing : report_utilization -file vta_compute_0_0_utilization_synth.rpt -pb vta_compute_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 10:33:51 2024...
