# Full Adder

## Objective

This full adder takes 3-bits for the input (A, B and carry in) and outputs a 2-bit Sum and its corresponding Carry Out. The Sum will be the lowest value output and the Carry Out is the highest value output as well as where other full adders could be joined together. 

## Waveforms

Simulation results from the Verilog representation of this Full Adder

![Project%202%20Waveform%20for%20Full%20Adder](/Project%202%20â€“%20Combinational%20Logic/full_adder/Simulation%20Waveforms/project2_full_adder.png)

## Source Files
- **Full Adder Module** - full_adder.v
- **Full Adder Test Bench** - full_adder_test.v
