# Compile of Circuit_SP1_1_tb.vhd failed with 7 errors.
# Compile of Circuit_SP1_1.vhd was successful.
# 2 compiles, 1 failed with 7 errors.
# Compile of Circuit_SP1_1_tb.vhd failed with 7 errors.
# Compile of Circuit_SP1_1.vhd was successful.
# 2 compiles, 1 failed with 7 errors.
log
# Active logfile is not in simulation mode
log
# Active logfile is not in simulation mode
dataset reload -f
# Dataset not found: 
# Compile of Circuit_SP1_1_tb.vhd was successful.
# Compile of Circuit_SP1_1.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.circuit_sp1_1_vhd_tst
# vsim -gui work.circuit_sp1_1_vhd_tst 
# Start time: 12:40:22 on Mar 15,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.circuit_sp1_1_vhd_tst(circuit_sp1_1_arch)
# Loading work.circuit_sp1_1(general_eq)
add wave sim:/circuit_sp1_1_vhd_tst/*
run 20 ms
# End time: 12:56:15 on Mar 15,2022, Elapsed time: 0:15:53
# Errors: 0, Warnings: 8
