0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/kvetinac97/adder/adder.srcs/sim_1/imports/Downloads/l4_automat_test.vhd,1585237225,vhdl,,,,automat_test,,,,,,,,
C:/Users/kvetinac97/adder/adder.srcs/sources_1/bd/adder/hdl/adder_wrapper.vhd,1585238918,vhdl,,,,adder_wrapper,,,,,,,,
C:/Users/kvetinac97/adder/adder.srcs/sources_1/bd/adder/sim/adder.vhd,1585238918,vhdl,,,,adder,,,,,,,,
C:/Users/kvetinac97/adder/adder.srcs/sources_1/imports/Downloads/l4_next_state_logic.vhd,1585235253,vhdl,,,,next_state_logic,,,,,,,,
C:/Users/kvetinac97/adder/adder.srcs/sources_1/imports/Downloads/l4_output_logic.vhd,1585238865,vhdl,,,,output_logic,,,,,,,,
