#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000021216c67050 .scope module, "tb_odo_div_or" "tb_odo_div_or" 2 5216;
 .timescale -9 -12;
P_0000021216ba9480 .param/l "PERIOD" 0 2 5219, +C4<00000000000000000000000000001010>;
v0000021216babce0_0 .var "clk_in", 0 0;
v0000021216c632c0_0 .net "clk_out7", 0 0, v0000021216c330e0_0;  1 drivers
v0000021216c63360_0 .var "rst", 0 0;
S_0000021216c671e0 .scope module, "u_odo_div_or" "odo_div_or" 2 5244, 2 5176 0, S_0000021216c67050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 1 "clk_out7";
v0000021216c335a0_0 .net "clk_in", 0 0, v0000021216babce0_0;  1 drivers
v0000021216c330e0_0 .var "clk_out7", 0 0;
v0000021216c67370_0 .var "cnt_d", 2 0;
v0000021216c67410_0 .var "cnt_r", 2 0;
v0000021216babc40_0 .net "rst", 0 0, v0000021216c63360_0;  1 drivers
E_0000021216ba9a80 .event anyedge, v0000021216babc40_0, v0000021216c67370_0, v0000021216c67410_0, v0000021216c330e0_0;
E_0000021216ba9e80 .event negedge, v0000021216babc40_0, v0000021216c335a0_0;
E_0000021216ba9f00/0 .event negedge, v0000021216babc40_0;
E_0000021216ba9f00/1 .event posedge, v0000021216c335a0_0;
E_0000021216ba9f00 .event/or E_0000021216ba9f00/0, E_0000021216ba9f00/1;
    .scope S_0000021216c671e0;
T_0 ;
    %wait E_0000021216ba9f00;
    %load/vec4 v0000021216babc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021216c67410_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021216c67410_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0000021216c67410_0;
    %addi 1, 0, 3;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0000021216c67410_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021216c671e0;
T_1 ;
    %wait E_0000021216ba9e80;
    %load/vec4 v0000021216babc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021216c67370_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021216c67370_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0000021216c67370_0;
    %addi 1, 0, 3;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0000021216c67370_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021216c671e0;
T_2 ;
    %wait E_0000021216ba9a80;
    %load/vec4 v0000021216babc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021216c330e0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021216c67370_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0000021216c67410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_2.5, 9;
T_2.4 ; End of true expr.
    %load/vec4 v0000021216c330e0_0;
    %pad/u 2;
    %jmp/0 T_2.5, 9;
 ; End of false expr.
    %blend;
T_2.5;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %pad/u 1;
    %store/vec4 v0000021216c330e0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021216c67050;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021216c63360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021216babce0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000021216c67050;
T_4 ;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0000021216babce0_0;
    %inv;
    %store/vec4 v0000021216babce0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000021216c67050;
T_5 ;
    %vpi_call 2 5237 "$dumpfile", "HDL_bit_wave.vcd" {0 0 0};
    %vpi_call 2 5238 "$dumpvars" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021216c63360_0, 0;
    %end;
    .thread T_5;
    .scope S_0000021216c67050;
T_6 ;
    %delay 250000, 0;
    %vpi_call 2 5254 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "verilog_HDLbits.v";
