[13:33:02.680] <TB3>     INFO: *** Welcome to pxar ***
[13:33:02.680] <TB3>     INFO: *** Today: 2016/08/17
[13:33:02.688] <TB3>     INFO: *** Version: b2a7-dirty
[13:33:02.688] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C15.dat
[13:33:02.689] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:33:02.689] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//defaultMaskFile.dat
[13:33:02.689] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters_C15.dat
[13:33:02.767] <TB3>     INFO:         clk: 4
[13:33:02.767] <TB3>     INFO:         ctr: 4
[13:33:02.767] <TB3>     INFO:         sda: 19
[13:33:02.767] <TB3>     INFO:         tin: 9
[13:33:02.767] <TB3>     INFO:         level: 15
[13:33:02.767] <TB3>     INFO:         triggerdelay: 0
[13:33:02.767] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:33:02.767] <TB3>     INFO: Log level: DEBUG
[13:33:02.778] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:33:02.791] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:33:02.794] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:33:02.797] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:33:04.359] <TB3>     INFO: DUT info: 
[13:33:04.359] <TB3>     INFO: The DUT currently contains the following objects:
[13:33:04.359] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:33:04.359] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:33:04.359] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:33:04.359] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:33:04.359] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.359] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.359] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.359] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.359] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.359] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.359] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.359] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.359] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.359] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.359] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.359] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.359] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.359] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.359] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.359] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:33:04.360] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:33:04.361] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:33:04.362] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:33:04.376] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28504064
[13:33:04.376] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x19e3f20
[13:33:04.377] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x195a770
[13:33:04.377] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f2ccdd94010
[13:33:04.377] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f2cd3fff510
[13:33:04.377] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28569600 fPxarMemory = 0x7f2ccdd94010
[13:33:04.378] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369mA
[13:33:04.382] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 456.6mA
[13:33:04.382] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.0 C
[13:33:04.382] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:33:04.783] <TB3>     INFO: enter 'restricted' command line mode
[13:33:04.783] <TB3>     INFO: enter test to run
[13:33:04.783] <TB3>     INFO:   test: FPIXTest no parameter change
[13:33:04.783] <TB3>     INFO:   running: fpixtest
[13:33:04.783] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:33:04.787] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:33:04.788] <TB3>     INFO: ######################################################################
[13:33:04.788] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:33:04.788] <TB3>     INFO: ######################################################################
[13:33:04.791] <TB3>     INFO: ######################################################################
[13:33:04.791] <TB3>     INFO: PixTestPretest::doTest()
[13:33:04.791] <TB3>     INFO: ######################################################################
[13:33:04.794] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:04.794] <TB3>     INFO:    PixTestPretest::programROC() 
[13:33:04.794] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:22.811] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:33:22.811] <TB3>     INFO: IA differences per ROC:  16.9 17.7 19.3 17.7 17.7 16.9 18.5 18.5 18.5 18.5 16.9 18.5 19.3 18.5 20.9 18.5
[13:33:22.883] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:22.883] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:33:22.883] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:24.136] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:33:24.638] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:33:25.140] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:33:25.642] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:33:26.144] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:33:26.645] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:33:27.147] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:33:27.649] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:33:28.151] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:33:28.653] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:33:29.155] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:33:29.657] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:33:30.158] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:33:30.660] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:33:31.162] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:33:31.663] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:33:31.917] <TB3>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 1.6 1.6 2.4 2.4 2.4 2.4 1.6 2.4 2.4 1.6 1.6 2.4 2.4 
[13:33:31.917] <TB3>     INFO: Test took 9037 ms.
[13:33:31.917] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:33:31.955] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:31.955] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:33:31.955] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:32.058] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[13:33:32.159] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.2188 mA
[13:33:32.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  89 Ia 24.6187 mA
[13:33:32.360] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  86 Ia 23.8187 mA
[13:33:32.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  87 Ia 24.6187 mA
[13:33:32.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  84 Ia 23.8187 mA
[13:33:32.662] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  85 Ia 23.8187 mA
[13:33:32.763] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  86 Ia 24.6187 mA
[13:33:32.864] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  83 Ia 23.8187 mA
[13:33:32.964] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  84 Ia 23.8187 mA
[13:33:33.065] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  85 Ia 23.8187 mA
[13:33:33.166] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  86 Ia 23.8187 mA
[13:33:33.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  87 Ia 24.6187 mA
[13:33:33.368] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0188 mA
[13:33:33.468] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.6187 mA
[13:33:33.569] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  81 Ia 23.8187 mA
[13:33:33.670] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  82 Ia 23.8187 mA
[13:33:33.770] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  83 Ia 23.8187 mA
[13:33:33.871] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  84 Ia 24.6187 mA
[13:33:33.976] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  81 Ia 23.8187 mA
[13:33:34.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  82 Ia 23.8187 mA
[13:33:34.179] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  83 Ia 23.8187 mA
[13:33:34.280] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  84 Ia 24.6187 mA
[13:33:34.381] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  81 Ia 23.8187 mA
[13:33:34.482] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  82 Ia 23.8187 mA
[13:33:34.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[13:33:34.684] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  79 Ia 23.8187 mA
[13:33:34.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  80 Ia 24.6187 mA
[13:33:34.886] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[13:33:34.987] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  78 Ia 23.8187 mA
[13:33:35.087] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  79 Ia 24.6187 mA
[13:33:35.188] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  76 Ia 23.8187 mA
[13:33:35.289] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  77 Ia 23.8187 mA
[13:33:35.390] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  78 Ia 23.8187 mA
[13:33:35.491] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  79 Ia 24.6187 mA
[13:33:35.592] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  76 Ia 23.0188 mA
[13:33:35.693] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  82 Ia 25.4188 mA
[13:33:35.796] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.2188 mA
[13:33:35.896] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  89 Ia 25.4188 mA
[13:33:35.997] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  82 Ia 23.8187 mA
[13:33:36.097] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  83 Ia 23.8187 mA
[13:33:36.198] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  84 Ia 23.8187 mA
[13:33:36.299] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  85 Ia 23.8187 mA
[13:33:36.399] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  86 Ia 24.6187 mA
[13:33:36.500] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  83 Ia 23.8187 mA
[13:33:36.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  84 Ia 23.8187 mA
[13:33:36.701] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  85 Ia 24.6187 mA
[13:33:36.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  82 Ia 23.8187 mA
[13:33:36.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  83 Ia 23.8187 mA
[13:33:37.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.2188 mA
[13:33:37.108] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  89 Ia 24.6187 mA
[13:33:37.209] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  86 Ia 23.8187 mA
[13:33:37.311] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  87 Ia 24.6187 mA
[13:33:37.412] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  84 Ia 23.8187 mA
[13:33:37.512] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  85 Ia 23.8187 mA
[13:33:37.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  86 Ia 24.6187 mA
[13:33:37.718] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  83 Ia 23.8187 mA
[13:33:37.819] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  84 Ia 23.8187 mA
[13:33:37.920] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  85 Ia 23.8187 mA
[13:33:38.021] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  86 Ia 23.8187 mA
[13:33:38.122] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  87 Ia 24.6187 mA
[13:33:38.223] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 21.4188 mA
[13:33:38.324] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  94 Ia 25.4188 mA
[13:33:38.425] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  87 Ia 23.8187 mA
[13:33:38.526] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  88 Ia 23.8187 mA
[13:33:38.627] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  89 Ia 23.8187 mA
[13:33:38.727] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  90 Ia 24.6187 mA
[13:33:38.828] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  87 Ia 23.8187 mA
[13:33:38.929] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  88 Ia 23.8187 mA
[13:33:39.030] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  89 Ia 23.8187 mA
[13:33:39.130] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  90 Ia 24.6187 mA
[13:33:39.231] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  87 Ia 23.8187 mA
[13:33:39.331] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  88 Ia 23.8187 mA
[13:33:39.433] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[13:33:39.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[13:33:39.634] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 23.8187 mA
[13:33:39.735] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  81 Ia 23.8187 mA
[13:33:39.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  82 Ia 24.6187 mA
[13:33:39.936] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  79 Ia 23.8187 mA
[13:33:40.037] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  80 Ia 23.8187 mA
[13:33:40.138] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  81 Ia 23.8187 mA
[13:33:40.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  82 Ia 24.6187 mA
[13:33:40.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  79 Ia 23.8187 mA
[13:33:40.440] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  80 Ia 23.8187 mA
[13:33:40.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  81 Ia 24.6187 mA
[13:33:40.641] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[13:33:40.742] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 24.6187 mA
[13:33:40.843] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  81 Ia 23.8187 mA
[13:33:40.944] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  82 Ia 24.6187 mA
[13:33:41.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  79 Ia 23.0188 mA
[13:33:41.145] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  85 Ia 24.6187 mA
[13:33:41.246] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  82 Ia 23.8187 mA
[13:33:41.347] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  83 Ia 24.6187 mA
[13:33:41.448] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  80 Ia 23.8187 mA
[13:33:41.549] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  81 Ia 23.8187 mA
[13:33:41.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  82 Ia 24.6187 mA
[13:33:41.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  79 Ia 23.0188 mA
[13:33:41.851] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[13:33:41.952] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.6187 mA
[13:33:42.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  81 Ia 23.8187 mA
[13:33:42.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  82 Ia 24.6187 mA
[13:33:42.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  79 Ia 23.8187 mA
[13:33:42.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  80 Ia 23.8187 mA
[13:33:42.457] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  81 Ia 23.8187 mA
[13:33:42.557] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  82 Ia 23.8187 mA
[13:33:42.658] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  83 Ia 24.6187 mA
[13:33:42.759] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  80 Ia 23.8187 mA
[13:33:42.860] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  81 Ia 23.8187 mA
[13:33:42.961] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  82 Ia 23.8187 mA
[13:33:43.062] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[13:33:43.163] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[13:33:43.263] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  80 Ia 23.8187 mA
[13:33:43.364] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  81 Ia 24.6187 mA
[13:33:43.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 23.8187 mA
[13:33:43.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  79 Ia 23.8187 mA
[13:33:43.666] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  80 Ia 24.6187 mA
[13:33:43.767] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[13:33:43.867] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  78 Ia 23.8187 mA
[13:33:43.970] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  79 Ia 23.8187 mA
[13:33:44.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  80 Ia 23.8187 mA
[13:33:44.172] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  81 Ia 24.6187 mA
[13:33:44.273] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 21.4188 mA
[13:33:44.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  94 Ia 24.6187 mA
[13:33:44.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  91 Ia 23.8187 mA
[13:33:44.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  92 Ia 23.8187 mA
[13:33:44.676] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  93 Ia 24.6187 mA
[13:33:44.778] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  90 Ia 23.8187 mA
[13:33:44.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  91 Ia 23.8187 mA
[13:33:44.980] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  92 Ia 24.6187 mA
[13:33:45.082] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  89 Ia 23.8187 mA
[13:33:45.182] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  90 Ia 23.8187 mA
[13:33:45.285] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  91 Ia 24.6187 mA
[13:33:45.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  88 Ia 23.8187 mA
[13:33:45.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[13:33:45.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 24.6187 mA
[13:33:45.691] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  81 Ia 23.8187 mA
[13:33:45.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  82 Ia 23.8187 mA
[13:33:45.893] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  83 Ia 24.6187 mA
[13:33:45.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  80 Ia 23.8187 mA
[13:33:46.094] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  81 Ia 23.8187 mA
[13:33:46.195] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  82 Ia 23.8187 mA
[13:33:46.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  83 Ia 23.8187 mA
[13:33:46.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  84 Ia 24.6187 mA
[13:33:46.497] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  81 Ia 23.8187 mA
[13:33:46.598] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  82 Ia 24.6187 mA
[13:33:46.700] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[13:33:46.800] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  79 Ia 23.8187 mA
[13:33:46.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 24.6187 mA
[13:33:46.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  77 Ia 23.8187 mA
[13:33:47.102] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  78 Ia 23.8187 mA
[13:33:47.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  79 Ia 23.8187 mA
[13:33:47.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  80 Ia 24.6187 mA
[13:33:47.404] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  77 Ia 23.8187 mA
[13:33:47.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  78 Ia 23.8187 mA
[13:33:47.606] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  79 Ia 23.8187 mA
[13:33:47.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  80 Ia 24.6187 mA
[13:33:47.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  77 Ia 23.8187 mA
[13:33:47.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0188 mA
[13:33:48.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 23.8187 mA
[13:33:48.110] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  85 Ia 24.6187 mA
[13:33:48.211] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  82 Ia 23.8187 mA
[13:33:48.311] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  83 Ia 23.8187 mA
[13:33:48.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  84 Ia 24.6187 mA
[13:33:48.513] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  81 Ia 23.8187 mA
[13:33:48.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  82 Ia 23.8187 mA
[13:33:48.714] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  83 Ia 23.8187 mA
[13:33:48.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  84 Ia 23.8187 mA
[13:33:48.916] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  85 Ia 24.6187 mA
[13:33:49.016] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  82 Ia 23.8187 mA
[13:33:49.117] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 25.4188 mA
[13:33:49.217] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  71 Ia 23.8187 mA
[13:33:49.318] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  72 Ia 23.8187 mA
[13:33:49.419] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  73 Ia 23.8187 mA
[13:33:49.520] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  74 Ia 23.8187 mA
[13:33:49.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  75 Ia 24.6187 mA
[13:33:49.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  72 Ia 23.8187 mA
[13:33:49.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  73 Ia 23.8187 mA
[13:33:49.923] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  74 Ia 24.6187 mA
[13:33:50.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  71 Ia 23.8187 mA
[13:33:50.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  72 Ia 23.8187 mA
[13:33:50.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  73 Ia 23.8187 mA
[13:33:50.327] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0188 mA
[13:33:50.428] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.6187 mA
[13:33:50.529] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  81 Ia 23.8187 mA
[13:33:50.630] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  82 Ia 24.6187 mA
[13:33:50.730] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  79 Ia 23.8187 mA
[13:33:50.831] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  80 Ia 23.8187 mA
[13:33:50.933] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  81 Ia 23.8187 mA
[13:33:51.033] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  82 Ia 24.6187 mA
[13:33:51.134] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  79 Ia 23.8187 mA
[13:33:51.235] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  80 Ia 23.8187 mA
[13:33:51.335] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  81 Ia 23.8187 mA
[13:33:51.436] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  82 Ia 23.8187 mA
[13:33:51.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  87
[13:33:51.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  82
[13:33:51.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  82
[13:33:51.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  83
[13:33:51.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  87
[13:33:51.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  88
[13:33:51.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[13:33:51.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  79
[13:33:51.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  82
[13:33:51.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  81
[13:33:51.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  88
[13:33:51.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  82
[13:33:51.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  77
[13:33:51.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  82
[13:33:51.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  73
[13:33:51.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  82
[13:33:53.290] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 389.9 mA = 24.3688 mA/ROC
[13:33:53.290] <TB3>     INFO: i(loss) [mA/ROC]:     20.9  20.1  21.7  20.1  20.9  20.1  20.1  19.3  20.1  20.9  19.3  20.1  19.3  20.1  20.1  20.1
[13:33:53.322] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:53.322] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:33:53.322] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:53.462] <TB3>     INFO: Expecting 231680 events.
[13:34:01.718] <TB3>     INFO: 231680 events read in total (7539ms).
[13:34:01.874] <TB3>     INFO: Test took 8549ms.
[13:34:02.077] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 64
[13:34:02.081] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 81 and Delta(CalDel) = 59
[13:34:02.085] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 99 and Delta(CalDel) = 58
[13:34:02.088] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:34:02.091] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:34:02.098] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 89 and Delta(CalDel) = 62
[13:34:02.103] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 93 and Delta(CalDel) = 64
[13:34:02.106] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 62 and Delta(CalDel) = 61
[13:34:02.110] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 100 and Delta(CalDel) = 58
[13:34:02.113] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 107 and Delta(CalDel) = 60
[13:34:02.117] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 101 and Delta(CalDel) = 60
[13:34:02.121] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 95 and Delta(CalDel) = 59
[13:34:02.124] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 108 and Delta(CalDel) = 60
[13:34:02.128] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 117 and Delta(CalDel) = 59
[13:34:02.131] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 61
[13:34:02.136] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 104 and Delta(CalDel) = 63
[13:34:02.177] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:34:02.208] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:02.209] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:34:02.209] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:02.345] <TB3>     INFO: Expecting 231680 events.
[13:34:10.611] <TB3>     INFO: 231680 events read in total (7551ms).
[13:34:10.616] <TB3>     INFO: Test took 8403ms.
[13:34:10.640] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:34:10.954] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 29.5
[13:34:10.958] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[13:34:10.963] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29
[13:34:10.967] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[13:34:10.970] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[13:34:10.975] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:34:10.978] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[13:34:10.983] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 29.5
[13:34:10.987] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30.5
[13:34:10.991] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 30
[13:34:10.994] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 28.5
[13:34:10.998] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 28.5
[13:34:10.002] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 112 +/- 30.5
[13:34:11.006] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[13:34:11.010] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31.5
[13:34:11.049] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:34:11.049] <TB3>     INFO: CalDel:      143   130   114   120   144   139   143   139   116   126   121   120   120   112   133   146
[13:34:11.049] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    52    51    51    51    51    51    51    53    51    51
[13:34:11.053] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C0.dat
[13:34:11.053] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C1.dat
[13:34:11.053] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C2.dat
[13:34:11.054] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C3.dat
[13:34:11.054] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C4.dat
[13:34:11.054] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C5.dat
[13:34:11.054] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C6.dat
[13:34:11.054] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C7.dat
[13:34:11.054] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C8.dat
[13:34:11.054] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C9.dat
[13:34:11.055] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C10.dat
[13:34:11.055] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C11.dat
[13:34:11.055] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C12.dat
[13:34:11.055] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C13.dat
[13:34:11.055] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C14.dat
[13:34:11.055] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C15.dat
[13:34:11.055] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:34:11.055] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:34:11.056] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:34:11.056] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:34:11.141] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:34:11.141] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:34:11.141] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:34:11.141] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:34:11.145] <TB3>     INFO: ######################################################################
[13:34:11.146] <TB3>     INFO: PixTestTiming::doTest()
[13:34:11.146] <TB3>     INFO: ######################################################################
[13:34:11.146] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:11.146] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:34:11.146] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:11.146] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:34:16.990] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:34:19.265] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:34:21.538] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:34:23.811] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:34:26.086] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:34:28.359] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:34:30.632] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:34:32.911] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:34:35.936] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:34:38.209] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:34:40.483] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:34:42.757] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:34:45.031] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:34:47.305] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:34:49.578] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:34:51.851] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:34:53.559] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:34:55.079] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:34:56.598] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:34:58.119] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:35:00.389] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:35:01.911] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:35:03.431] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:35:04.950] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:35:09.105] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:35:10.626] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:35:12.150] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:35:13.674] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:35:17.263] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:35:18.783] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:35:20.491] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:35:22.013] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:35:28.609] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:35:30.129] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:35:31.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:35:33.169] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:35:39.304] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:35:40.823] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:35:42.343] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:35:43.867] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:35:50.663] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:35:52.936] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:35:55.209] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:35:57.482] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:36:04.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:36:06.734] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:36:09.008] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:36:11.283] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:36:16.469] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:36:18.742] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:36:21.016] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:36:23.289] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:36:30.564] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:36:32.839] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:36:35.114] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:36:37.386] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:36:40.226] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:36:42.504] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:36:44.778] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:36:47.051] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:36:54.509] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:36:56.782] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:36:59.056] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:37:01.329] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:37:04.354] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:37:06.627] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:37:08.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:37:11.174] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:37:13.447] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:37:15.721] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:37:17.995] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:37:20.268] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:37:23.106] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:37:25.379] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:37:27.652] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:37:29.925] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:37:32.198] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:37:34.472] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:37:36.746] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:37:39.019] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:37:45.427] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:37:46.946] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:37:48.841] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:37:50.737] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:37:52.444] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:37:54.152] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:37:55.672] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:37:57.571] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:38:02.480] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:38:07.760] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:38:13.042] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:38:18.136] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:38:24.733] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:38:30.016] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:38:35.109] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:38:39.833] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:38:42.108] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:38:43.818] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:38:45.716] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:38:47.801] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:38:50.264] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:38:51.976] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:38:54.537] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:38:56.057] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:38:57.953] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:39:00.226] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:39:02.500] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:39:04.773] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:39:12.120] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:39:14.394] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:39:16.667] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:39:18.942] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:39:20.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:39:22.736] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:39:25.014] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:39:27.287] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:39:32.198] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:39:34.474] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:39:36.747] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:39:39.021] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:39:41.858] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:39:44.130] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:39:46.407] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:39:48.684] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:39:52.274] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:39:54.547] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:39:56.820] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:39:59.478] <TB3>     INFO: TBM Phase Settings: 232
[13:39:59.479] <TB3>     INFO: 400MHz Phase: 2
[13:39:59.479] <TB3>     INFO: 160MHz Phase: 7
[13:39:59.479] <TB3>     INFO: Functional Phase Area: 3
[13:39:59.482] <TB3>     INFO: Test took 348336 ms.
[13:39:59.483] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:39:59.483] <TB3>     INFO:    ----------------------------------------------------------------------
[13:39:59.483] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:39:59.483] <TB3>     INFO:    ----------------------------------------------------------------------
[13:39:59.483] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:40:02.507] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:40:05.909] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:40:09.311] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:40:12.712] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:40:16.115] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:40:19.516] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:40:22.919] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:40:28.017] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:40:32.922] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:40:37.827] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:40:42.731] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:40:47.634] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:40:52.538] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:40:57.443] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:41:02.347] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:41:09.136] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:41:10.656] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:41:12.178] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:41:14.454] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:41:16.726] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:41:18.000] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:41:21.274] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:41:23.547] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:41:25.443] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:41:26.963] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:41:28.484] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:41:30.756] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:41:33.029] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:41:35.303] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:41:37.580] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:41:39.856] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:41:42.318] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:41:43.837] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:41:45.363] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:41:47.637] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:41:49.915] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:41:52.193] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:41:54.470] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:41:56.748] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:41:58.834] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:42:00.354] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:42:01.874] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:42:04.148] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:42:06.421] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:42:08.694] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:42:10.970] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:42:13.245] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:42:15.894] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:42:20.426] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:42:24.957] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:42:29.676] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:42:34.210] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:42:38.745] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:42:43.463] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:42:47.996] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:42:52.715] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:42:57.244] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:43:01.773] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:43:06.491] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:43:11.023] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:43:15.553] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:43:20.081] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:43:24.609] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:43:29.708] <TB3>     INFO: ROC Delay Settings: 220
[13:43:29.708] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:43:29.708] <TB3>     INFO: ROC Port 0 Delay: 4
[13:43:29.708] <TB3>     INFO: ROC Port 1 Delay: 3
[13:43:29.708] <TB3>     INFO: Functional ROC Area: 4
[13:43:29.711] <TB3>     INFO: Test took 210228 ms.
[13:43:29.711] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:43:29.711] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:29.711] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:43:29.711] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:30.850] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4068 4068 4069 4068 4068 4068 4068 4068 e062 c000 a101 8000 4068 4068 4069 4069 4068 4069 4068 4069 e062 c000 
[13:43:30.851] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a102 8040 4068 4069 4069 4069 4068 4068 4068 4068 e022 c000 
[13:43:30.851] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4068 4068 4068 4068 4068 4068 4068 4069 e022 c000 a103 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[13:43:30.851] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:43:45.051] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:45.051] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:43:59.262] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:59.262] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:44:13.561] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:13.561] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:44:27.669] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:27.669] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:44:41.952] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:41.953] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:44:56.222] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:56.222] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:45:10.412] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:10.412] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:45:24.525] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:24.525] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:45:38.558] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:38.558] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:45:52.767] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:53.148] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:53.164] <TB3>     INFO: Decoding statistics:
[13:45:53.165] <TB3>     INFO:   General information:
[13:45:53.165] <TB3>     INFO: 	 16bit words read:         240000000
[13:45:53.165] <TB3>     INFO: 	 valid events total:       20000000
[13:45:53.165] <TB3>     INFO: 	 empty events:             20000000
[13:45:53.165] <TB3>     INFO: 	 valid events with pixels: 0
[13:45:53.165] <TB3>     INFO: 	 valid pixel hits:         0
[13:45:53.165] <TB3>     INFO:   Event errors: 	           0
[13:45:53.165] <TB3>     INFO: 	 start marker:             0
[13:45:53.165] <TB3>     INFO: 	 stop marker:              0
[13:45:53.165] <TB3>     INFO: 	 overflow:                 0
[13:45:53.165] <TB3>     INFO: 	 invalid 5bit words:       0
[13:45:53.165] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:45:53.165] <TB3>     INFO:   TBM errors: 		           0
[13:45:53.165] <TB3>     INFO: 	 flawed TBM headers:       0
[13:45:53.165] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:45:53.165] <TB3>     INFO: 	 event ID mismatches:      0
[13:45:53.165] <TB3>     INFO:   ROC errors: 		           0
[13:45:53.165] <TB3>     INFO: 	 missing ROC header(s):    0
[13:45:53.165] <TB3>     INFO: 	 misplaced readback start: 0
[13:45:53.165] <TB3>     INFO:   Pixel decoding errors:	   0
[13:45:53.165] <TB3>     INFO: 	 pixel data incomplete:    0
[13:45:53.165] <TB3>     INFO: 	 pixel address:            0
[13:45:53.165] <TB3>     INFO: 	 pulse height fill bit:    0
[13:45:53.165] <TB3>     INFO: 	 buffer corruption:        0
[13:45:53.165] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:53.165] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:45:53.165] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:53.165] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:53.165] <TB3>     INFO:    Read back bit status: 1
[13:45:53.165] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:53.165] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:53.165] <TB3>     INFO:    Timings are good!
[13:45:53.165] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:53.165] <TB3>     INFO: Test took 143454 ms.
[13:45:53.165] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:45:53.165] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:45:53.165] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:45:53.166] <TB3>     INFO: PixTestTiming::doTest took 702025 ms.
[13:45:53.166] <TB3>     INFO: PixTestTiming::doTest() done
[13:45:53.166] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:45:53.166] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:45:53.166] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:45:53.166] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:45:53.166] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:45:53.167] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:45:53.167] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:45:53.515] <TB3>     INFO: ######################################################################
[13:45:53.516] <TB3>     INFO: PixTestAlive::doTest()
[13:45:53.516] <TB3>     INFO: ######################################################################
[13:45:53.519] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:53.519] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:53.519] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:53.521] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:53.866] <TB3>     INFO: Expecting 41600 events.
[13:45:57.928] <TB3>     INFO: 41600 events read in total (3347ms).
[13:45:57.928] <TB3>     INFO: Test took 4407ms.
[13:45:57.936] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:57.936] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:45:57.936] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:45:58.314] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:45:58.314] <TB3>     INFO: number of dead pixels (per ROC):     0    0    2    0    0    0    0    0    0    1    0    0    0    0    0    0
[13:45:58.314] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    2    0    0    0    0    0    0    1    0    0    0    0    0    0
[13:45:58.317] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:58.317] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:58.317] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:58.318] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:58.670] <TB3>     INFO: Expecting 41600 events.
[13:46:01.637] <TB3>     INFO: 41600 events read in total (2252ms).
[13:46:01.637] <TB3>     INFO: Test took 3319ms.
[13:46:01.637] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:01.637] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:46:01.637] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:46:01.638] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:46:02.041] <TB3>     INFO: PixTestAlive::maskTest() done
[13:46:02.041] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:46:02.044] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:02.044] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:46:02.044] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:02.046] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:46:02.392] <TB3>     INFO: Expecting 41600 events.
[13:46:06.519] <TB3>     INFO: 41600 events read in total (3412ms).
[13:46:06.519] <TB3>     INFO: Test took 4473ms.
[13:46:06.527] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:06.527] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:46:06.527] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:46:06.902] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:46:06.902] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:46:06.903] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:46:06.903] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:46:06.910] <TB3>     INFO: ######################################################################
[13:46:06.911] <TB3>     INFO: PixTestTrim::doTest()
[13:46:06.911] <TB3>     INFO: ######################################################################
[13:46:06.913] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:06.913] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:46:06.913] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:06.996] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:46:06.996] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:46:07.080] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:07.080] <TB3>     INFO:     run 1 of 1
[13:46:07.080] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:07.423] <TB3>     INFO: Expecting 5025280 events.
[13:46:52.532] <TB3>     INFO: 1416928 events read in total (44394ms).
[13:47:36.736] <TB3>     INFO: 2821216 events read in total (88598ms).
[13:48:21.100] <TB3>     INFO: 4238320 events read in total (132963ms).
[13:48:45.843] <TB3>     INFO: 5025280 events read in total (157705ms).
[13:48:45.883] <TB3>     INFO: Test took 158803ms.
[13:48:45.938] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:46.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:47.459] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:48.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:50.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:51.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:52.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:54.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:55.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:56.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:58.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:59.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:01.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:02.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:03.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:05.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:06.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:08.006] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231280640
[13:49:08.009] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.199 minThrLimit = 106.118 minThrNLimit = 127.286 -> result = 106.199 -> 106
[13:49:08.010] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8323 minThrLimit = 97.8169 minThrNLimit = 118.213 -> result = 97.8323 -> 97
[13:49:08.010] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.544 minThrLimit = 104.515 minThrNLimit = 131.022 -> result = 104.544 -> 104
[13:49:08.011] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4623 minThrLimit = 94.4291 minThrNLimit = 116.686 -> result = 94.4623 -> 94
[13:49:08.011] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0292 minThrLimit = 97.9603 minThrNLimit = 117.497 -> result = 98.0292 -> 98
[13:49:08.011] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4866 minThrLimit = 92.4639 minThrNLimit = 109.841 -> result = 92.4866 -> 92
[13:49:08.012] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0566 minThrLimit = 96.0489 minThrNLimit = 114.043 -> result = 96.0566 -> 96
[13:49:08.012] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0444 minThrLimit = 87.0024 minThrNLimit = 103.86 -> result = 87.0444 -> 87
[13:49:08.013] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.641 minThrLimit = 101.587 minThrNLimit = 124.482 -> result = 101.641 -> 101
[13:49:08.013] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.0013 minThrLimit = 98.961 minThrNLimit = 123.839 -> result = 99.0013 -> 99
[13:49:08.013] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.88 minThrLimit = 102.878 minThrNLimit = 127.526 -> result = 102.88 -> 102
[13:49:08.014] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5656 minThrLimit = 99.5602 minThrNLimit = 118.073 -> result = 99.5656 -> 99
[13:49:08.014] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.779 minThrLimit = 101.714 minThrNLimit = 128.327 -> result = 101.779 -> 101
[13:49:08.015] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.376 minThrLimit = 105.33 minThrNLimit = 127.703 -> result = 105.376 -> 105
[13:49:08.015] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.455 minThrLimit = 101.426 minThrNLimit = 120.448 -> result = 101.455 -> 101
[13:49:08.015] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.518 minThrLimit = 101.497 minThrNLimit = 121.759 -> result = 101.518 -> 101
[13:49:08.015] <TB3>     INFO: ROC 0 VthrComp = 106
[13:49:08.015] <TB3>     INFO: ROC 1 VthrComp = 97
[13:49:08.016] <TB3>     INFO: ROC 2 VthrComp = 104
[13:49:08.016] <TB3>     INFO: ROC 3 VthrComp = 94
[13:49:08.016] <TB3>     INFO: ROC 4 VthrComp = 98
[13:49:08.016] <TB3>     INFO: ROC 5 VthrComp = 92
[13:49:08.016] <TB3>     INFO: ROC 6 VthrComp = 96
[13:49:08.016] <TB3>     INFO: ROC 7 VthrComp = 87
[13:49:08.016] <TB3>     INFO: ROC 8 VthrComp = 101
[13:49:08.016] <TB3>     INFO: ROC 9 VthrComp = 99
[13:49:08.016] <TB3>     INFO: ROC 10 VthrComp = 102
[13:49:08.016] <TB3>     INFO: ROC 11 VthrComp = 99
[13:49:08.017] <TB3>     INFO: ROC 12 VthrComp = 101
[13:49:08.017] <TB3>     INFO: ROC 13 VthrComp = 105
[13:49:08.017] <TB3>     INFO: ROC 14 VthrComp = 101
[13:49:08.017] <TB3>     INFO: ROC 15 VthrComp = 101
[13:49:08.017] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:49:08.017] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:49:08.037] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:08.037] <TB3>     INFO:     run 1 of 1
[13:49:08.038] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:08.387] <TB3>     INFO: Expecting 5025280 events.
[13:49:44.734] <TB3>     INFO: 886360 events read in total (35632ms).
[13:50:20.366] <TB3>     INFO: 1771472 events read in total (71264ms).
[13:50:55.990] <TB3>     INFO: 2656024 events read in total (106888ms).
[13:51:31.300] <TB3>     INFO: 3531336 events read in total (142198ms).
[13:52:06.532] <TB3>     INFO: 4401720 events read in total (177430ms).
[13:52:32.031] <TB3>     INFO: 5025280 events read in total (202929ms).
[13:52:32.112] <TB3>     INFO: Test took 204074ms.
[13:52:32.297] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:32.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:34.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:35.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:37.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:38.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:40.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:42.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:43.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:45.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:46.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:48.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:50.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:51.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:53.347] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:54.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:56.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:58.160] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308076544
[13:52:58.163] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.7496 for pixel 14/0 mean/min/max = 46.9273/34.0147/59.8399
[13:52:58.163] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.7681 for pixel 10/60 mean/min/max = 46.0523/32.2169/59.8877
[13:52:58.164] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.4141 for pixel 13/6 mean/min/max = 46.2607/34.877/57.6443
[13:52:58.164] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.3464 for pixel 21/62 mean/min/max = 44.6093/32.779/56.4397
[13:52:58.164] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.653 for pixel 49/1 mean/min/max = 45.1667/31.6379/58.6955
[13:52:58.165] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.8617 for pixel 14/79 mean/min/max = 46.1693/34.3551/57.9835
[13:52:58.165] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 61.4447 for pixel 22/8 mean/min/max = 46.5316/31.5679/61.4953
[13:52:58.165] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.199 for pixel 12/17 mean/min/max = 45.1739/32.1024/58.2454
[13:52:58.166] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.8506 for pixel 23/10 mean/min/max = 44.8042/32.4495/57.1589
[13:52:58.166] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.75 for pixel 51/3 mean/min/max = 42.9952/31.149/54.8414
[13:52:58.166] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.8755 for pixel 4/22 mean/min/max = 45.9359/32.9003/58.9715
[13:52:58.167] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.7898 for pixel 20/79 mean/min/max = 44.2846/31.7407/56.8286
[13:52:58.167] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.7849 for pixel 35/79 mean/min/max = 44.5146/32.2347/56.7946
[13:52:58.167] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.1305 for pixel 0/8 mean/min/max = 47.8896/34.3901/61.3892
[13:52:58.168] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.646 for pixel 17/74 mean/min/max = 44.3007/31.7428/56.8587
[13:52:58.168] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.8319 for pixel 6/1 mean/min/max = 46.3958/31.7386/61.0531
[13:52:58.168] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:52:58.300] <TB3>     INFO: Expecting 411648 events.
[13:53:05.962] <TB3>     INFO: 411648 events read in total (6940ms).
[13:53:05.968] <TB3>     INFO: Expecting 411648 events.
[13:53:13.563] <TB3>     INFO: 411648 events read in total (6928ms).
[13:53:13.572] <TB3>     INFO: Expecting 411648 events.
[13:53:21.187] <TB3>     INFO: 411648 events read in total (6951ms).
[13:53:21.199] <TB3>     INFO: Expecting 411648 events.
[13:53:28.763] <TB3>     INFO: 411648 events read in total (6907ms).
[13:53:28.777] <TB3>     INFO: Expecting 411648 events.
[13:53:36.440] <TB3>     INFO: 411648 events read in total (7000ms).
[13:53:36.455] <TB3>     INFO: Expecting 411648 events.
[13:53:44.026] <TB3>     INFO: 411648 events read in total (6914ms).
[13:53:44.044] <TB3>     INFO: Expecting 411648 events.
[13:53:51.700] <TB3>     INFO: 411648 events read in total (6996ms).
[13:53:51.722] <TB3>     INFO: Expecting 411648 events.
[13:53:59.289] <TB3>     INFO: 411648 events read in total (6918ms).
[13:53:59.313] <TB3>     INFO: Expecting 411648 events.
[13:54:06.885] <TB3>     INFO: 411648 events read in total (6920ms).
[13:54:06.910] <TB3>     INFO: Expecting 411648 events.
[13:54:14.557] <TB3>     INFO: 411648 events read in total (7000ms).
[13:54:14.584] <TB3>     INFO: Expecting 411648 events.
[13:54:22.142] <TB3>     INFO: 411648 events read in total (6913ms).
[13:54:22.172] <TB3>     INFO: Expecting 411648 events.
[13:54:29.725] <TB3>     INFO: 411648 events read in total (6915ms).
[13:54:29.757] <TB3>     INFO: Expecting 411648 events.
[13:54:37.357] <TB3>     INFO: 411648 events read in total (6953ms).
[13:54:37.392] <TB3>     INFO: Expecting 411648 events.
[13:54:44.987] <TB3>     INFO: 411648 events read in total (6952ms).
[13:54:45.023] <TB3>     INFO: Expecting 411648 events.
[13:54:52.679] <TB3>     INFO: 411648 events read in total (7017ms).
[13:54:52.720] <TB3>     INFO: Expecting 411648 events.
[13:55:00.294] <TB3>     INFO: 411648 events read in total (6942ms).
[13:55:00.334] <TB3>     INFO: Test took 122166ms.
[13:55:00.820] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0947 < 35 for itrim = 112; old thr = 33.4295 ... break
[13:55:00.850] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3361 < 35 for itrim = 110; old thr = 34.5494 ... break
[13:55:00.893] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5159 < 35 for itrim = 112; old thr = 33.848 ... break
[13:55:00.922] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1856 < 35 for itrim = 82; old thr = 34.0636 ... break
[13:55:00.956] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.038 < 35 for itrim = 103; old thr = 34.7545 ... break
[13:55:00.981] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.422 < 35 for itrim = 95; old thr = 33.9554 ... break
[13:55:01.013] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0182 < 35 for itrim = 115; old thr = 33.1028 ... break
[13:55:01.044] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3323 < 35 for itrim = 101; old thr = 33.7803 ... break
[13:55:01.081] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4187 < 35 for itrim = 97; old thr = 34.3716 ... break
[13:55:01.122] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.283 < 35 for itrim+1 = 95; old thr = 34.7332 ... break
[13:55:01.161] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0599 < 35 for itrim = 111; old thr = 33.7429 ... break
[13:55:01.185] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4156 < 35 for itrim = 95; old thr = 34.4131 ... break
[13:55:01.219] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2821 < 35 for itrim = 95; old thr = 34.7044 ... break
[13:55:01.245] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9104 < 35 for itrim+1 = 104; old thr = 34.3304 ... break
[13:55:01.277] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1787 < 35 for itrim = 91; old thr = 34.4125 ... break
[13:55:01.306] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5819 < 35 for itrim+1 = 109; old thr = 34.8566 ... break
[13:55:01.383] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:55:01.394] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:55:01.394] <TB3>     INFO:     run 1 of 1
[13:55:01.394] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:01.737] <TB3>     INFO: Expecting 5025280 events.
[13:55:37.651] <TB3>     INFO: 869392 events read in total (35200ms).
[13:56:13.074] <TB3>     INFO: 1737688 events read in total (70623ms).
[13:56:48.078] <TB3>     INFO: 2606232 events read in total (105627ms).
[13:57:22.617] <TB3>     INFO: 3464976 events read in total (140166ms).
[13:57:57.495] <TB3>     INFO: 4319440 events read in total (175044ms).
[13:58:26.574] <TB3>     INFO: 5025280 events read in total (204123ms).
[13:58:26.649] <TB3>     INFO: Test took 205255ms.
[13:58:26.821] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:27.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:28.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:30.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:31.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:33.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:34.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:36.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:38.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:39.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:41.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:42.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:44.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:45.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:47.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:49.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:50.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:52.190] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 490180608
[13:58:52.192] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.086453 .. 50.795952
[13:58:52.267] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 60 (-1/-1) hits flags = 528 (plus default)
[13:58:52.279] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:52.279] <TB3>     INFO:     run 1 of 1
[13:58:52.279] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:52.623] <TB3>     INFO: Expecting 1763840 events.
[13:59:33.150] <TB3>     INFO: 1100224 events read in total (39810ms).
[13:59:58.664] <TB3>     INFO: 1763840 events read in total (65324ms).
[13:59:58.682] <TB3>     INFO: Test took 66403ms.
[13:59:58.727] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:58.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:59.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:01.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:02.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:03.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:04.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:05.672] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:06.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:07.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:08.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:09.877] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:10.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:11.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:12.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:13.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:14.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:15.942] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239706112
[14:00:16.026] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.629588 .. 45.840549
[14:00:16.100] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:00:16.110] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:16.110] <TB3>     INFO:     run 1 of 1
[14:00:16.110] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:16.456] <TB3>     INFO: Expecting 1630720 events.
[14:00:58.431] <TB3>     INFO: 1150856 events read in total (41261ms).
[14:01:15.756] <TB3>     INFO: 1630720 events read in total (58585ms).
[14:01:15.771] <TB3>     INFO: Test took 59661ms.
[14:01:15.806] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:15.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:16.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:17.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:18.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:19.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:20.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:21.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:22.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:23.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:24.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:25.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:26.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:27.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:28.619] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:30.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:32.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:33.213] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295006208
[14:01:33.310] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.764162 .. 42.252752
[14:01:33.392] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:01:33.403] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:01:33.403] <TB3>     INFO:     run 1 of 1
[14:01:33.404] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:33.765] <TB3>     INFO: Expecting 1397760 events.
[14:02:17.016] <TB3>     INFO: 1153104 events read in total (42535ms).
[14:02:26.204] <TB3>     INFO: 1397760 events read in total (51723ms).
[14:02:26.227] <TB3>     INFO: Test took 52824ms.
[14:02:26.263] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:26.329] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:27.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:28.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:29.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:30.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:31.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:32.020] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:32.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:33.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:34.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:35.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:36.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:37.769] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:38.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:39.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:40.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:41.806] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 269967360
[14:02:41.893] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.764162 .. 42.252752
[14:02:41.970] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:02:41.981] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:41.981] <TB3>     INFO:     run 1 of 1
[14:02:41.981] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:42.331] <TB3>     INFO: Expecting 1397760 events.
[14:03:23.468] <TB3>     INFO: 1156080 events read in total (40423ms).
[14:03:32.725] <TB3>     INFO: 1397760 events read in total (49680ms).
[14:03:32.748] <TB3>     INFO: Test took 50769ms.
[14:03:32.788] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:32.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:33.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:34.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:35.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:36.685] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:37.646] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:38.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:39.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:40.490] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:41.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:42.395] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:43.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:44.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:45.241] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:46.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:47.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:48.061] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272285696
[14:03:48.143] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:03:48.143] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:03:48.154] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:48.154] <TB3>     INFO:     run 1 of 1
[14:03:48.154] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:48.501] <TB3>     INFO: Expecting 1364480 events.
[14:04:29.145] <TB3>     INFO: 1074928 events read in total (39929ms).
[14:04:40.241] <TB3>     INFO: 1364480 events read in total (51026ms).
[14:04:40.256] <TB3>     INFO: Test took 52103ms.
[14:04:40.295] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:40.374] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:41.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:42.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:43.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:44.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:45.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:46.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:47.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:48.213] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:49.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:50.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:51.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:52.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:53.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:54.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:55.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:56.061] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289202176
[14:04:56.101] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C0.dat
[14:04:56.102] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C1.dat
[14:04:56.102] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C2.dat
[14:04:56.102] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C3.dat
[14:04:56.102] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C4.dat
[14:04:56.102] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C5.dat
[14:04:56.102] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C6.dat
[14:04:56.102] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C7.dat
[14:04:56.102] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C8.dat
[14:04:56.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C9.dat
[14:04:56.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C10.dat
[14:04:56.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C11.dat
[14:04:56.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C12.dat
[14:04:56.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C13.dat
[14:04:56.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C14.dat
[14:04:56.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C15.dat
[14:04:56.103] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C0.dat
[14:04:56.111] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C1.dat
[14:04:56.119] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C2.dat
[14:04:56.126] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C3.dat
[14:04:56.133] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C4.dat
[14:04:56.140] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C5.dat
[14:04:56.147] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C6.dat
[14:04:56.155] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C7.dat
[14:04:56.163] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C8.dat
[14:04:56.170] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C9.dat
[14:04:56.177] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C10.dat
[14:04:56.184] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C11.dat
[14:04:56.192] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C12.dat
[14:04:56.199] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C13.dat
[14:04:56.207] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C14.dat
[14:04:56.214] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C15.dat
[14:04:56.221] <TB3>     INFO: PixTestTrim::trimTest() done
[14:04:56.221] <TB3>     INFO: vtrim:     112 110 112  82 103  95 115 101  97  95 111  95  95 104  91 109 
[14:04:56.221] <TB3>     INFO: vthrcomp:  106  97 104  94  98  92  96  87 101  99 102  99 101 105 101 101 
[14:04:56.221] <TB3>     INFO: vcal mean:  34.94  34.92  34.95  34.95  34.92  34.98  34.91  34.93  34.93  34.93  34.95  34.96  35.00  34.96  34.94  34.93 
[14:04:56.221] <TB3>     INFO: vcal RMS:    0.89   0.88   1.09   0.82   0.87   0.83   0.91   0.88   0.87   0.97   0.87   0.88   0.82   0.86   0.83   0.91 
[14:04:56.221] <TB3>     INFO: bits mean:   9.67   9.40   8.87   9.65   9.83   9.19   9.73   9.91   9.73  10.20   9.34   9.92   9.58   8.19   9.64   9.13 
[14:04:56.221] <TB3>     INFO: bits RMS:    2.29   2.71   2.58   2.60   2.67   2.50   2.57   2.55   2.66   2.71   2.67   2.67   2.74   2.73   2.78   2.91 
[14:04:56.232] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:56.232] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:04:56.232] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:56.234] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:04:56.236] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:04:56.251] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:04:56.251] <TB3>     INFO:     run 1 of 1
[14:04:56.251] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:56.594] <TB3>     INFO: Expecting 4160000 events.
[14:05:45.034] <TB3>     INFO: 1196010 events read in total (47725ms).
[14:06:32.514] <TB3>     INFO: 2379985 events read in total (95205ms).
[14:07:19.775] <TB3>     INFO: 3550715 events read in total (142467ms).
[14:07:45.324] <TB3>     INFO: 4160000 events read in total (168015ms).
[14:07:45.400] <TB3>     INFO: Test took 169149ms.
[14:07:45.526] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:45.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:47.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:49.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:51.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:53.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:55.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:57.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:59.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:00.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:02.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:04.769] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:06.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:08.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:10.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:12.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:14.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:16.180] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295997440
[14:08:16.181] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:08:16.255] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:08:16.255] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 175 (-1/-1) hits flags = 528 (plus default)
[14:08:16.267] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:08:16.267] <TB3>     INFO:     run 1 of 1
[14:08:16.267] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:16.631] <TB3>     INFO: Expecting 3660800 events.
[14:09:05.720] <TB3>     INFO: 1227495 events read in total (48370ms).
[14:09:53.546] <TB3>     INFO: 2439340 events read in total (96196ms).
[14:10:41.815] <TB3>     INFO: 3644930 events read in total (144465ms).
[14:10:42.816] <TB3>     INFO: 3660800 events read in total (145466ms).
[14:10:42.865] <TB3>     INFO: Test took 146598ms.
[14:10:42.960] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:43.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:44.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:46.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:48.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:50.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:51.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:53.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:55.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:57.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:58.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:00.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:02.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:04.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:05.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:07.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:09.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:11.204] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263581696
[14:11:11.205] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:11:11.280] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:11:11.280] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:11:11.292] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:11:11.292] <TB3>     INFO:     run 1 of 1
[14:11:11.292] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:11.644] <TB3>     INFO: Expecting 3411200 events.
[14:12:02.278] <TB3>     INFO: 1285415 events read in total (49919ms).
[14:12:51.457] <TB3>     INFO: 2548570 events read in total (99098ms).
[14:13:25.202] <TB3>     INFO: 3411200 events read in total (132844ms).
[14:13:25.258] <TB3>     INFO: Test took 133967ms.
[14:13:25.353] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:25.523] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:27.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:28.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:30.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:32.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:33.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:35.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:37.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:38.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:40.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:42.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:43.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:45.525] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:47.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:48.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:50.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:52.130] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263573504
[14:13:52.131] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:13:52.210] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:13:52.210] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:13:52.226] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:13:52.226] <TB3>     INFO:     run 1 of 1
[14:13:52.226] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:52.570] <TB3>     INFO: Expecting 3411200 events.
[14:14:42.629] <TB3>     INFO: 1285120 events read in total (49345ms).
[14:15:31.917] <TB3>     INFO: 2547770 events read in total (98634ms).
[14:16:05.895] <TB3>     INFO: 3411200 events read in total (132613ms).
[14:16:05.954] <TB3>     INFO: Test took 133728ms.
[14:16:06.049] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:06.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:07.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:09.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:11.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:12.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:14.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:16.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:17.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:19.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:21.098] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:22.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:24.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:26.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:27.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:29.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:30.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:32.577] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263573504
[14:16:32.578] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:16:32.653] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:16:32.653] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:16:32.664] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:32.664] <TB3>     INFO:     run 1 of 1
[14:16:32.664] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:33.007] <TB3>     INFO: Expecting 3432000 events.
[14:17:22.263] <TB3>     INFO: 1279705 events read in total (48541ms).
[14:18:11.722] <TB3>     INFO: 2537425 events read in total (98000ms).
[14:18:46.854] <TB3>     INFO: 3432000 events read in total (133132ms).
[14:18:46.894] <TB3>     INFO: Test took 134231ms.
[14:18:46.977] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:47.154] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:48.814] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:50.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:52.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:54.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:55.877] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:57.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:59.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:01.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:02.814] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:04.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:06.233] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:07.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:09.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:11.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:13.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:14.726] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301600768
[14:19:14.727] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 11.7767, thr difference RMS: 1.41808
[14:19:14.728] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.3232, thr difference RMS: 1.75673
[14:19:14.728] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.0068, thr difference RMS: 1.28265
[14:19:14.728] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.59602, thr difference RMS: 1.59583
[14:19:14.728] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.1213, thr difference RMS: 1.39446
[14:19:14.729] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.69153, thr difference RMS: 1.76294
[14:19:14.729] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.90246, thr difference RMS: 1.37985
[14:19:14.729] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.53029, thr difference RMS: 1.52549
[14:19:14.729] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.1207, thr difference RMS: 1.67175
[14:19:14.729] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.00886, thr difference RMS: 1.59676
[14:19:14.730] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.95983, thr difference RMS: 1.32197
[14:19:14.730] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.69232, thr difference RMS: 1.36518
[14:19:14.730] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.25385, thr difference RMS: 1.74203
[14:19:14.730] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 11.0319, thr difference RMS: 1.33098
[14:19:14.731] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.918, thr difference RMS: 1.23861
[14:19:14.731] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.0688, thr difference RMS: 1.32125
[14:19:14.731] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11.8974, thr difference RMS: 1.41525
[14:19:14.731] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.23983, thr difference RMS: 1.72946
[14:19:14.731] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.88241, thr difference RMS: 1.27846
[14:19:14.732] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.68409, thr difference RMS: 1.59754
[14:19:14.732] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.0209, thr difference RMS: 1.38304
[14:19:14.732] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.69098, thr difference RMS: 1.73918
[14:19:14.732] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.82428, thr difference RMS: 1.38013
[14:19:14.733] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.45574, thr difference RMS: 1.52462
[14:19:14.733] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.2067, thr difference RMS: 1.68358
[14:19:14.733] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.88632, thr difference RMS: 1.59697
[14:19:14.733] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.90859, thr difference RMS: 1.34484
[14:19:14.734] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.71421, thr difference RMS: 1.38604
[14:19:14.734] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.24641, thr difference RMS: 1.74353
[14:19:14.734] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.9351, thr difference RMS: 1.28439
[14:19:14.734] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.8665, thr difference RMS: 1.23071
[14:19:14.734] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.99756, thr difference RMS: 1.34681
[14:19:14.735] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 12.12, thr difference RMS: 1.40593
[14:19:14.735] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.28306, thr difference RMS: 1.73707
[14:19:14.735] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.80357, thr difference RMS: 1.24625
[14:19:14.735] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.85385, thr difference RMS: 1.55999
[14:19:14.735] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.0187, thr difference RMS: 1.37657
[14:19:14.736] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.74862, thr difference RMS: 1.72141
[14:19:14.736] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.90991, thr difference RMS: 1.37985
[14:19:14.736] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.41098, thr difference RMS: 1.51761
[14:19:14.736] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.3416, thr difference RMS: 1.67923
[14:19:14.737] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.85742, thr difference RMS: 1.5932
[14:19:14.737] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.0202, thr difference RMS: 1.32176
[14:19:14.737] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.84287, thr difference RMS: 1.36143
[14:19:14.737] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.33259, thr difference RMS: 1.75124
[14:19:14.737] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 11.058, thr difference RMS: 1.304
[14:19:14.738] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 11.0285, thr difference RMS: 1.24394
[14:19:14.738] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.0445, thr difference RMS: 1.33267
[14:19:14.738] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 12.3331, thr difference RMS: 1.38792
[14:19:14.738] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.25204, thr difference RMS: 1.72935
[14:19:14.738] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.76575, thr difference RMS: 1.25766
[14:19:14.739] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.99933, thr difference RMS: 1.56076
[14:19:14.739] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.0354, thr difference RMS: 1.38127
[14:19:14.739] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.81705, thr difference RMS: 1.71672
[14:19:14.739] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.96518, thr difference RMS: 1.36593
[14:19:14.739] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.43137, thr difference RMS: 1.52572
[14:19:14.740] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.4555, thr difference RMS: 1.68776
[14:19:14.740] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.87327, thr difference RMS: 1.58677
[14:19:14.740] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.112, thr difference RMS: 1.31658
[14:19:14.740] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.97455, thr difference RMS: 1.37472
[14:19:14.741] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.3074, thr difference RMS: 1.73009
[14:19:14.741] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 11.1198, thr difference RMS: 1.30215
[14:19:14.741] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 11.1584, thr difference RMS: 1.21854
[14:19:14.741] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.1171, thr difference RMS: 1.31055
[14:19:14.854] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:19:14.856] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1987 seconds
[14:19:14.856] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:19:15.571] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:19:15.571] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:19:15.575] <TB3>     INFO: ######################################################################
[14:19:15.575] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:19:15.575] <TB3>     INFO: ######################################################################
[14:19:15.575] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:15.575] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:19:15.575] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:15.576] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:19:15.586] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:19:15.586] <TB3>     INFO:     run 1 of 1
[14:19:15.586] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:15.934] <TB3>     INFO: Expecting 59072000 events.
[14:19:45.366] <TB3>     INFO: 1072800 events read in total (28717ms).
[14:20:14.328] <TB3>     INFO: 2142000 events read in total (57679ms).
[14:20:43.013] <TB3>     INFO: 3212200 events read in total (86364ms).
[14:21:12.207] <TB3>     INFO: 4283200 events read in total (115558ms).
[14:21:41.387] <TB3>     INFO: 5351000 events read in total (144738ms).
[14:22:09.621] <TB3>     INFO: 6420200 events read in total (172972ms).
[14:22:37.923] <TB3>     INFO: 7491800 events read in total (201274ms).
[14:23:06.156] <TB3>     INFO: 8560800 events read in total (229507ms).
[14:23:34.838] <TB3>     INFO: 9632000 events read in total (258189ms).
[14:24:03.253] <TB3>     INFO: 10701800 events read in total (286604ms).
[14:24:31.626] <TB3>     INFO: 11770000 events read in total (314977ms).
[14:25:00.013] <TB3>     INFO: 12841200 events read in total (343364ms).
[14:25:28.615] <TB3>     INFO: 13911800 events read in total (371966ms).
[14:25:56.004] <TB3>     INFO: 14979800 events read in total (399355ms).
[14:26:25.368] <TB3>     INFO: 16050000 events read in total (428719ms).
[14:26:52.471] <TB3>     INFO: 17120400 events read in total (455822ms).
[14:27:21.350] <TB3>     INFO: 18189000 events read in total (484701ms).
[14:27:50.098] <TB3>     INFO: 19261800 events read in total (513449ms).
[14:28:18.664] <TB3>     INFO: 20331200 events read in total (542015ms).
[14:28:47.408] <TB3>     INFO: 21400400 events read in total (570759ms).
[14:29:17.288] <TB3>     INFO: 22472600 events read in total (600639ms).
[14:29:45.905] <TB3>     INFO: 23541200 events read in total (629256ms).
[14:30:14.551] <TB3>     INFO: 24611400 events read in total (657902ms).
[14:30:42.657] <TB3>     INFO: 25682800 events read in total (686008ms).
[14:31:11.500] <TB3>     INFO: 26751800 events read in total (714851ms).
[14:31:40.092] <TB3>     INFO: 27823400 events read in total (743443ms).
[14:32:08.538] <TB3>     INFO: 28893200 events read in total (771889ms).
[14:32:37.214] <TB3>     INFO: 29961800 events read in total (800565ms).
[14:33:05.737] <TB3>     INFO: 31034400 events read in total (829088ms).
[14:33:34.091] <TB3>     INFO: 32103000 events read in total (857442ms).
[14:34:02.801] <TB3>     INFO: 33171200 events read in total (886152ms).
[14:34:31.546] <TB3>     INFO: 34243800 events read in total (914897ms).
[14:35:00.046] <TB3>     INFO: 35312600 events read in total (943397ms).
[14:35:28.818] <TB3>     INFO: 36382600 events read in total (972169ms).
[14:35:57.509] <TB3>     INFO: 37453600 events read in total (1000860ms).
[14:36:25.970] <TB3>     INFO: 38521400 events read in total (1029321ms).
[14:36:54.660] <TB3>     INFO: 39590600 events read in total (1058011ms).
[14:37:25.326] <TB3>     INFO: 40662400 events read in total (1088677ms).
[14:37:53.797] <TB3>     INFO: 41730800 events read in total (1117148ms).
[14:38:22.146] <TB3>     INFO: 42798800 events read in total (1145497ms).
[14:38:50.572] <TB3>     INFO: 43870800 events read in total (1173923ms).
[14:39:18.923] <TB3>     INFO: 44939000 events read in total (1202274ms).
[14:39:47.548] <TB3>     INFO: 46007200 events read in total (1230899ms).
[14:40:15.972] <TB3>     INFO: 47078200 events read in total (1259323ms).
[14:40:44.503] <TB3>     INFO: 48147400 events read in total (1287854ms).
[14:41:12.860] <TB3>     INFO: 49215200 events read in total (1316211ms).
[14:41:42.114] <TB3>     INFO: 50285600 events read in total (1345465ms).
[14:42:19.705] <TB3>     INFO: 51355800 events read in total (1383059ms).
[14:43:25.711] <TB3>     INFO: 52423800 events read in total (1449062ms).
[14:43:55.293] <TB3>     INFO: 53493600 events read in total (1478644ms).
[14:44:24.059] <TB3>     INFO: 54564200 events read in total (1507410ms).
[14:44:53.051] <TB3>     INFO: 55632600 events read in total (1536402ms).
[14:45:21.923] <TB3>     INFO: 56700200 events read in total (1565274ms).
[14:45:50.833] <TB3>     INFO: 57772000 events read in total (1594184ms).
[14:46:19.791] <TB3>     INFO: 58841200 events read in total (1623142ms).
[14:46:26.341] <TB3>     INFO: 59072000 events read in total (1629692ms).
[14:46:30.098] <TB3>     INFO: Test took 1634512ms.
[14:46:30.235] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:35.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:35.288] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:37.293] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:37.293] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:38.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:38.486] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:39.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:39.652] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:40.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:40.855] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:42.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:42.082] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:43.305] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:43.306] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:44.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:44.537] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:46.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:46.116] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:47.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:47.323] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:48.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:48.527] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:49.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:49.734] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:50.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:50.946] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:52.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:52.150] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:53.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:53.365] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:54.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:54.595] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:56.025] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229740544
[14:46:56.067] <TB3>     INFO: PixTestScurves::scurves() done 
[14:46:56.067] <TB3>     INFO: Vcal mean:  35.14  35.07  35.08  35.09  35.07  35.12  35.06  35.09  35.09  35.05  35.17  35.07  35.19  35.08  35.08  35.11 
[14:46:56.067] <TB3>     INFO: Vcal RMS:    0.78   0.75   1.00   0.68   0.74   0.71   0.81   0.76   0.74   0.88   0.73   0.75   0.68   0.75   0.73   0.77 
[14:46:56.088] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:46:56.315] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:46:56.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:46:56.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:46:56.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:46:56.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:46:56.377] <TB3>     INFO: ######################################################################
[14:46:56.377] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:46:56.377] <TB3>     INFO: ######################################################################
[14:46:56.543] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:46:56.892] <TB3>     INFO: Expecting 41600 events.
[14:47:01.024] <TB3>     INFO: 41600 events read in total (3372ms).
[14:47:01.025] <TB3>     INFO: Test took 4482ms.
[14:47:01.033] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:01.033] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[14:47:01.033] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:47:01.061] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 30, 15] has eff 0/10
[14:47:01.061] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 30, 15]
[14:47:01.061] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 46, 21] has eff 0/10
[14:47:01.061] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 46, 21]
[14:47:01.062] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 7, 59] has eff 0/10
[14:47:01.062] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 7, 59]
[14:47:01.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 13, 79] has eff 0/10
[14:47:01.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 13, 79]
[14:47:01.067] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[14:47:01.067] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:47:01.067] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:47:01.067] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:47:01.380] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:47:01.730] <TB3>     INFO: Expecting 41600 events.
[14:47:05.871] <TB3>     INFO: 41600 events read in total (3426ms).
[14:47:05.872] <TB3>     INFO: Test took 4492ms.
[14:47:05.880] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:05.880] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[14:47:05.880] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:47:05.933] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.545
[14:47:05.933] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 174
[14:47:05.933] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.118
[14:47:05.933] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[14:47:05.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.347
[14:47:05.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 186
[14:47:05.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.496
[14:47:05.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 168
[14:47:05.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.192
[14:47:05.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 187
[14:47:05.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.5
[14:47:05.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[14:47:05.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.248
[14:47:05.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 161
[14:47:05.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.303
[14:47:05.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,17] phvalue 188
[14:47:05.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.974
[14:47:05.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 178
[14:47:05.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.829
[14:47:05.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 186
[14:47:05.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.051
[14:47:05.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 174
[14:47:05.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.691
[14:47:05.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[14:47:05.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.892
[14:47:05.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[14:47:05.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.369
[14:47:05.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[14:47:05.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.28
[14:47:05.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 173
[14:47:05.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.864
[14:47:05.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[14:47:05.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:47:05.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:47:05.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:47:05.971] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:47:06.314] <TB3>     INFO: Expecting 41600 events.
[14:47:10.483] <TB3>     INFO: 41600 events read in total (3454ms).
[14:47:10.484] <TB3>     INFO: Test took 4513ms.
[14:47:10.492] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:10.492] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[14:47:10.492] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:47:10.495] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:47:10.496] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 6
[14:47:10.496] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.9358
[14:47:10.496] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 61
[14:47:10.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7032
[14:47:10.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 72
[14:47:10.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.2121
[14:47:10.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 83
[14:47:10.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.6282
[14:47:10.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 64
[14:47:10.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.0259
[14:47:10.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 84
[14:47:10.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.284
[14:47:10.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 62
[14:47:10.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.9222
[14:47:10.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 58
[14:47:10.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7522
[14:47:10.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 82
[14:47:10.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.0903
[14:47:10.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 78
[14:47:10.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.4722
[14:47:10.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 85
[14:47:10.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.1911
[14:47:10.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,11] phvalue 62
[14:47:10.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.4207
[14:47:10.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 79
[14:47:10.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.8859
[14:47:10.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 62
[14:47:10.499] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1506
[14:47:10.499] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 82
[14:47:10.499] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.5056
[14:47:10.499] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[14:47:10.499] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.8176
[14:47:10.499] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 83
[14:47:10.500] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 0 0
[14:47:10.859] <TB3>     INFO: Expecting 2560 events.
[14:47:11.827] <TB3>     INFO: 2560 events read in total (253ms).
[14:47:11.827] <TB3>     INFO: Test took 1326ms.
[14:47:11.828] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:11.828] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 1 1
[14:47:12.335] <TB3>     INFO: Expecting 2560 events.
[14:47:13.292] <TB3>     INFO: 2560 events read in total (242ms).
[14:47:13.293] <TB3>     INFO: Test took 1465ms.
[14:47:13.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:13.293] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 2 2
[14:47:13.800] <TB3>     INFO: Expecting 2560 events.
[14:47:14.762] <TB3>     INFO: 2560 events read in total (247ms).
[14:47:14.762] <TB3>     INFO: Test took 1469ms.
[14:47:14.763] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:14.763] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 3 3
[14:47:15.270] <TB3>     INFO: Expecting 2560 events.
[14:47:16.228] <TB3>     INFO: 2560 events read in total (243ms).
[14:47:16.228] <TB3>     INFO: Test took 1465ms.
[14:47:16.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:16.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[14:47:16.736] <TB3>     INFO: Expecting 2560 events.
[14:47:17.696] <TB3>     INFO: 2560 events read in total (245ms).
[14:47:17.696] <TB3>     INFO: Test took 1468ms.
[14:47:17.696] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:17.697] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 5 5
[14:47:18.204] <TB3>     INFO: Expecting 2560 events.
[14:47:19.162] <TB3>     INFO: 2560 events read in total (243ms).
[14:47:19.163] <TB3>     INFO: Test took 1466ms.
[14:47:19.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:19.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[14:47:19.670] <TB3>     INFO: Expecting 2560 events.
[14:47:20.627] <TB3>     INFO: 2560 events read in total (242ms).
[14:47:20.627] <TB3>     INFO: Test took 1464ms.
[14:47:20.627] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:20.628] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 7 7
[14:47:21.136] <TB3>     INFO: Expecting 2560 events.
[14:47:22.094] <TB3>     INFO: 2560 events read in total (243ms).
[14:47:22.094] <TB3>     INFO: Test took 1466ms.
[14:47:22.094] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:22.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 8 8
[14:47:22.602] <TB3>     INFO: Expecting 2560 events.
[14:47:23.561] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:23.561] <TB3>     INFO: Test took 1466ms.
[14:47:23.561] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:23.561] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 9 9
[14:47:24.069] <TB3>     INFO: Expecting 2560 events.
[14:47:25.028] <TB3>     INFO: 2560 events read in total (245ms).
[14:47:25.028] <TB3>     INFO: Test took 1467ms.
[14:47:25.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:25.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 11, 10 10
[14:47:25.538] <TB3>     INFO: Expecting 2560 events.
[14:47:26.496] <TB3>     INFO: 2560 events read in total (243ms).
[14:47:26.496] <TB3>     INFO: Test took 1467ms.
[14:47:26.496] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:26.496] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 11 11
[14:47:27.006] <TB3>     INFO: Expecting 2560 events.
[14:47:27.964] <TB3>     INFO: 2560 events read in total (243ms).
[14:47:27.964] <TB3>     INFO: Test took 1468ms.
[14:47:27.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:27.967] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[14:47:28.473] <TB3>     INFO: Expecting 2560 events.
[14:47:29.436] <TB3>     INFO: 2560 events read in total (248ms).
[14:47:29.437] <TB3>     INFO: Test took 1470ms.
[14:47:29.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:29.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 13 13
[14:47:29.944] <TB3>     INFO: Expecting 2560 events.
[14:47:30.902] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:30.902] <TB3>     INFO: Test took 1465ms.
[14:47:30.903] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:30.903] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[14:47:31.410] <TB3>     INFO: Expecting 2560 events.
[14:47:32.366] <TB3>     INFO: 2560 events read in total (241ms).
[14:47:32.366] <TB3>     INFO: Test took 1463ms.
[14:47:32.367] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:32.367] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 15 15
[14:47:32.874] <TB3>     INFO: Expecting 2560 events.
[14:47:33.832] <TB3>     INFO: 2560 events read in total (243ms).
[14:47:33.833] <TB3>     INFO: Test took 1466ms.
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC3
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[14:47:33.835] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[14:47:33.838] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:34.342] <TB3>     INFO: Expecting 655360 events.
[14:47:46.464] <TB3>     INFO: 655360 events read in total (11407ms).
[14:47:46.475] <TB3>     INFO: Expecting 655360 events.
[14:47:58.164] <TB3>     INFO: 655360 events read in total (11163ms).
[14:47:58.180] <TB3>     INFO: Expecting 655360 events.
[14:48:09.842] <TB3>     INFO: 655360 events read in total (11105ms).
[14:48:09.864] <TB3>     INFO: Expecting 655360 events.
[14:48:21.510] <TB3>     INFO: 655360 events read in total (11099ms).
[14:48:21.534] <TB3>     INFO: Expecting 655360 events.
[14:48:33.246] <TB3>     INFO: 655360 events read in total (11164ms).
[14:48:33.274] <TB3>     INFO: Expecting 655360 events.
[14:48:44.883] <TB3>     INFO: 655360 events read in total (11082ms).
[14:48:44.915] <TB3>     INFO: Expecting 655360 events.
[14:48:56.593] <TB3>     INFO: 655360 events read in total (11135ms).
[14:48:56.630] <TB3>     INFO: Expecting 655360 events.
[14:49:08.284] <TB3>     INFO: 655360 events read in total (11118ms).
[14:49:08.326] <TB3>     INFO: Expecting 655360 events.
[14:49:20.016] <TB3>     INFO: 655360 events read in total (11163ms).
[14:49:20.061] <TB3>     INFO: Expecting 655360 events.
[14:49:31.761] <TB3>     INFO: 655360 events read in total (11173ms).
[14:49:31.810] <TB3>     INFO: Expecting 655360 events.
[14:49:43.214] <TB3>     INFO: 655360 events read in total (10877ms).
[14:49:43.268] <TB3>     INFO: Expecting 655360 events.
[14:49:54.989] <TB3>     INFO: 655360 events read in total (11195ms).
[14:49:55.050] <TB3>     INFO: Expecting 655360 events.
[14:50:06.662] <TB3>     INFO: 655360 events read in total (11085ms).
[14:50:06.729] <TB3>     INFO: Expecting 655360 events.
[14:50:18.600] <TB3>     INFO: 655360 events read in total (11344ms).
[14:50:18.666] <TB3>     INFO: Expecting 655360 events.
[14:50:30.389] <TB3>     INFO: 655360 events read in total (11196ms).
[14:50:30.460] <TB3>     INFO: Expecting 655360 events.
[14:50:42.182] <TB3>     INFO: 655360 events read in total (11195ms).
[14:50:42.260] <TB3>     INFO: Test took 188422ms.
[14:50:42.358] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:42.661] <TB3>     INFO: Expecting 655360 events.
[14:50:54.529] <TB3>     INFO: 655360 events read in total (11153ms).
[14:50:54.539] <TB3>     INFO: Expecting 655360 events.
[14:51:06.193] <TB3>     INFO: 655360 events read in total (11091ms).
[14:51:06.209] <TB3>     INFO: Expecting 655360 events.
[14:51:17.915] <TB3>     INFO: 655360 events read in total (11150ms).
[14:51:17.937] <TB3>     INFO: Expecting 655360 events.
[14:51:29.579] <TB3>     INFO: 655360 events read in total (11090ms).
[14:51:29.604] <TB3>     INFO: Expecting 655360 events.
[14:51:41.348] <TB3>     INFO: 655360 events read in total (11195ms).
[14:51:41.378] <TB3>     INFO: Expecting 655360 events.
[14:51:53.021] <TB3>     INFO: 655360 events read in total (11102ms).
[14:51:53.053] <TB3>     INFO: Expecting 655360 events.
[14:52:04.690] <TB3>     INFO: 655360 events read in total (11100ms).
[14:52:04.727] <TB3>     INFO: Expecting 655360 events.
[14:52:16.487] <TB3>     INFO: 655360 events read in total (11224ms).
[14:52:16.531] <TB3>     INFO: Expecting 655360 events.
[14:52:28.157] <TB3>     INFO: 655360 events read in total (11097ms).
[14:52:28.202] <TB3>     INFO: Expecting 655360 events.
[14:52:39.976] <TB3>     INFO: 655360 events read in total (11243ms).
[14:52:40.025] <TB3>     INFO: Expecting 655360 events.
[14:52:51.698] <TB3>     INFO: 655360 events read in total (11146ms).
[14:52:51.756] <TB3>     INFO: Expecting 655360 events.
[14:53:03.355] <TB3>     INFO: 655360 events read in total (11073ms).
[14:53:03.420] <TB3>     INFO: Expecting 655360 events.
[14:53:15.237] <TB3>     INFO: 655360 events read in total (11289ms).
[14:53:15.300] <TB3>     INFO: Expecting 655360 events.
[14:53:27.054] <TB3>     INFO: 655360 events read in total (11227ms).
[14:53:27.119] <TB3>     INFO: Expecting 655360 events.
[14:53:38.930] <TB3>     INFO: 655360 events read in total (11284ms).
[14:53:38.002] <TB3>     INFO: Expecting 655360 events.
[14:53:50.663] <TB3>     INFO: 655360 events read in total (11134ms).
[14:53:50.739] <TB3>     INFO: Test took 188381ms.
[14:53:50.928] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.929] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:53:50.929] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.929] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:53:50.929] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.930] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:53:50.930] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.930] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:53:50.930] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.931] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:53:50.931] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.931] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:53:50.931] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.932] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:53:50.932] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.932] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:53:50.932] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.933] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:53:50.933] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:53:50.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:53:50.934] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:53:50.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:53:50.935] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:53:50.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:53:50.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:50.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:53:50.937] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:50.944] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:50.951] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:53:50.958] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:53:50.965] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:53:50.972] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:53:50.979] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:53:50.986] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:50.993] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:50.000] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:51.007] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:51.013] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:51.021] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:51.027] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:51.034] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:51.041] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:51.048] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:51.056] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:51.063] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:51.070] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:51.077] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:51.084] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:53:51.091] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:53:51.139] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C0.dat
[14:53:51.139] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C1.dat
[14:53:51.139] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C2.dat
[14:53:51.139] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C3.dat
[14:53:51.140] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C4.dat
[14:53:51.140] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C5.dat
[14:53:51.140] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C6.dat
[14:53:51.140] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C7.dat
[14:53:51.140] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C8.dat
[14:53:51.140] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C9.dat
[14:53:51.140] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C10.dat
[14:53:51.140] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C11.dat
[14:53:51.140] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C12.dat
[14:53:51.141] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C13.dat
[14:53:51.141] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C14.dat
[14:53:51.141] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C15.dat
[14:53:51.495] <TB3>     INFO: Expecting 41600 events.
[14:53:55.337] <TB3>     INFO: 41600 events read in total (3123ms).
[14:53:55.337] <TB3>     INFO: Test took 4193ms.
[14:53:55.983] <TB3>     INFO: Expecting 41600 events.
[14:53:59.819] <TB3>     INFO: 41600 events read in total (3121ms).
[14:53:59.820] <TB3>     INFO: Test took 4182ms.
[14:54:00.468] <TB3>     INFO: Expecting 41600 events.
[14:54:04.315] <TB3>     INFO: 41600 events read in total (3132ms).
[14:54:04.315] <TB3>     INFO: Test took 4193ms.
[14:54:04.613] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:04.744] <TB3>     INFO: Expecting 2560 events.
[14:54:05.702] <TB3>     INFO: 2560 events read in total (243ms).
[14:54:05.703] <TB3>     INFO: Test took 1090ms.
[14:54:05.705] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:06.215] <TB3>     INFO: Expecting 2560 events.
[14:54:07.173] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:07.173] <TB3>     INFO: Test took 1468ms.
[14:54:07.175] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:07.687] <TB3>     INFO: Expecting 2560 events.
[14:54:08.645] <TB3>     INFO: 2560 events read in total (243ms).
[14:54:08.645] <TB3>     INFO: Test took 1470ms.
[14:54:08.647] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:09.153] <TB3>     INFO: Expecting 2560 events.
[14:54:10.110] <TB3>     INFO: 2560 events read in total (242ms).
[14:54:10.110] <TB3>     INFO: Test took 1463ms.
[14:54:10.112] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:10.619] <TB3>     INFO: Expecting 2560 events.
[14:54:11.577] <TB3>     INFO: 2560 events read in total (243ms).
[14:54:11.577] <TB3>     INFO: Test took 1465ms.
[14:54:11.579] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:12.086] <TB3>     INFO: Expecting 2560 events.
[14:54:13.045] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:13.045] <TB3>     INFO: Test took 1466ms.
[14:54:13.049] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:13.554] <TB3>     INFO: Expecting 2560 events.
[14:54:14.513] <TB3>     INFO: 2560 events read in total (245ms).
[14:54:14.514] <TB3>     INFO: Test took 1465ms.
[14:54:14.516] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:15.022] <TB3>     INFO: Expecting 2560 events.
[14:54:15.981] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:15.981] <TB3>     INFO: Test took 1465ms.
[14:54:15.983] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:16.490] <TB3>     INFO: Expecting 2560 events.
[14:54:17.449] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:17.449] <TB3>     INFO: Test took 1466ms.
[14:54:17.452] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:17.957] <TB3>     INFO: Expecting 2560 events.
[14:54:18.917] <TB3>     INFO: 2560 events read in total (243ms).
[14:54:18.917] <TB3>     INFO: Test took 1465ms.
[14:54:18.919] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:19.429] <TB3>     INFO: Expecting 2560 events.
[14:54:20.392] <TB3>     INFO: 2560 events read in total (248ms).
[14:54:20.392] <TB3>     INFO: Test took 1473ms.
[14:54:20.394] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:20.905] <TB3>     INFO: Expecting 2560 events.
[14:54:21.864] <TB3>     INFO: 2560 events read in total (243ms).
[14:54:21.864] <TB3>     INFO: Test took 1470ms.
[14:54:21.866] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:22.373] <TB3>     INFO: Expecting 2560 events.
[14:54:23.332] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:23.332] <TB3>     INFO: Test took 1466ms.
[14:54:23.335] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:23.841] <TB3>     INFO: Expecting 2560 events.
[14:54:24.799] <TB3>     INFO: 2560 events read in total (243ms).
[14:54:24.800] <TB3>     INFO: Test took 1466ms.
[14:54:24.802] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:25.312] <TB3>     INFO: Expecting 2560 events.
[14:54:26.272] <TB3>     INFO: 2560 events read in total (245ms).
[14:54:26.272] <TB3>     INFO: Test took 1470ms.
[14:54:26.275] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:26.784] <TB3>     INFO: Expecting 2560 events.
[14:54:27.743] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:27.743] <TB3>     INFO: Test took 1468ms.
[14:54:27.745] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:28.257] <TB3>     INFO: Expecting 2560 events.
[14:54:29.216] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:29.216] <TB3>     INFO: Test took 1471ms.
[14:54:29.219] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:29.724] <TB3>     INFO: Expecting 2560 events.
[14:54:30.684] <TB3>     INFO: 2560 events read in total (245ms).
[14:54:30.684] <TB3>     INFO: Test took 1465ms.
[14:54:30.687] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:31.193] <TB3>     INFO: Expecting 2560 events.
[14:54:32.150] <TB3>     INFO: 2560 events read in total (243ms).
[14:54:32.151] <TB3>     INFO: Test took 1465ms.
[14:54:32.153] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:32.659] <TB3>     INFO: Expecting 2560 events.
[14:54:33.617] <TB3>     INFO: 2560 events read in total (243ms).
[14:54:33.617] <TB3>     INFO: Test took 1464ms.
[14:54:33.623] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:34.125] <TB3>     INFO: Expecting 2560 events.
[14:54:35.084] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:35.084] <TB3>     INFO: Test took 1461ms.
[14:54:35.086] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:35.593] <TB3>     INFO: Expecting 2560 events.
[14:54:36.551] <TB3>     INFO: 2560 events read in total (243ms).
[14:54:36.551] <TB3>     INFO: Test took 1465ms.
[14:54:36.553] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:37.060] <TB3>     INFO: Expecting 2560 events.
[14:54:38.018] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:38.019] <TB3>     INFO: Test took 1466ms.
[14:54:38.021] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:38.527] <TB3>     INFO: Expecting 2560 events.
[14:54:39.485] <TB3>     INFO: 2560 events read in total (243ms).
[14:54:39.485] <TB3>     INFO: Test took 1464ms.
[14:54:39.487] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:39.994] <TB3>     INFO: Expecting 2560 events.
[14:54:40.953] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:40.954] <TB3>     INFO: Test took 1467ms.
[14:54:40.958] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:41.462] <TB3>     INFO: Expecting 2560 events.
[14:54:42.420] <TB3>     INFO: 2560 events read in total (243ms).
[14:54:42.421] <TB3>     INFO: Test took 1463ms.
[14:54:42.423] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:42.929] <TB3>     INFO: Expecting 2560 events.
[14:54:43.893] <TB3>     INFO: 2560 events read in total (249ms).
[14:54:43.893] <TB3>     INFO: Test took 1471ms.
[14:54:43.895] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:44.401] <TB3>     INFO: Expecting 2560 events.
[14:54:45.360] <TB3>     INFO: 2560 events read in total (244ms).
[14:54:45.360] <TB3>     INFO: Test took 1465ms.
[14:54:45.363] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:45.869] <TB3>     INFO: Expecting 2560 events.
[14:54:46.826] <TB3>     INFO: 2560 events read in total (242ms).
[14:54:46.826] <TB3>     INFO: Test took 1464ms.
[14:54:46.828] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:47.338] <TB3>     INFO: Expecting 2560 events.
[14:54:48.296] <TB3>     INFO: 2560 events read in total (243ms).
[14:54:48.296] <TB3>     INFO: Test took 1468ms.
[14:54:48.298] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:48.805] <TB3>     INFO: Expecting 2560 events.
[14:54:49.763] <TB3>     INFO: 2560 events read in total (243ms).
[14:54:49.763] <TB3>     INFO: Test took 1465ms.
[14:54:49.765] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:50.272] <TB3>     INFO: Expecting 2560 events.
[14:54:51.229] <TB3>     INFO: 2560 events read in total (243ms).
[14:54:51.229] <TB3>     INFO: Test took 1464ms.
[14:54:52.257] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[14:54:52.257] <TB3>     INFO: PH scale (per ROC):    71  81  80  71  69  73  60  75  66  79  77  70  69  69  70  64
[14:54:52.257] <TB3>     INFO: PH offset (per ROC):  189 176 168 186 171 187 198 171 176 166 186 175 188 174 182 175
[14:54:52.428] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:54:52.431] <TB3>     INFO: ######################################################################
[14:54:52.431] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:54:52.431] <TB3>     INFO: ######################################################################
[14:54:52.431] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:54:52.443] <TB3>     INFO: scanning low vcal = 10
[14:54:52.796] <TB3>     INFO: Expecting 41600 events.
[14:54:56.509] <TB3>     INFO: 41600 events read in total (2998ms).
[14:54:56.510] <TB3>     INFO: Test took 4067ms.
[14:54:56.511] <TB3>     INFO: scanning low vcal = 20
[14:54:57.017] <TB3>     INFO: Expecting 41600 events.
[14:55:00.718] <TB3>     INFO: 41600 events read in total (2986ms).
[14:55:00.718] <TB3>     INFO: Test took 4207ms.
[14:55:00.720] <TB3>     INFO: scanning low vcal = 30
[14:55:01.227] <TB3>     INFO: Expecting 41600 events.
[14:55:04.944] <TB3>     INFO: 41600 events read in total (3002ms).
[14:55:04.945] <TB3>     INFO: Test took 4225ms.
[14:55:04.947] <TB3>     INFO: scanning low vcal = 40
[14:55:05.448] <TB3>     INFO: Expecting 41600 events.
[14:55:09.676] <TB3>     INFO: 41600 events read in total (3513ms).
[14:55:09.677] <TB3>     INFO: Test took 4730ms.
[14:55:09.680] <TB3>     INFO: scanning low vcal = 50
[14:55:10.096] <TB3>     INFO: Expecting 41600 events.
[14:55:14.369] <TB3>     INFO: 41600 events read in total (3558ms).
[14:55:14.370] <TB3>     INFO: Test took 4690ms.
[14:55:14.373] <TB3>     INFO: scanning low vcal = 60
[14:55:14.789] <TB3>     INFO: Expecting 41600 events.
[14:55:19.067] <TB3>     INFO: 41600 events read in total (3563ms).
[14:55:19.067] <TB3>     INFO: Test took 4694ms.
[14:55:19.070] <TB3>     INFO: scanning low vcal = 70
[14:55:19.488] <TB3>     INFO: Expecting 41600 events.
[14:55:23.779] <TB3>     INFO: 41600 events read in total (3576ms).
[14:55:23.779] <TB3>     INFO: Test took 4708ms.
[14:55:23.783] <TB3>     INFO: scanning low vcal = 80
[14:55:24.207] <TB3>     INFO: Expecting 41600 events.
[14:55:28.483] <TB3>     INFO: 41600 events read in total (3561ms).
[14:55:28.484] <TB3>     INFO: Test took 4701ms.
[14:55:28.486] <TB3>     INFO: scanning low vcal = 90
[14:55:28.910] <TB3>     INFO: Expecting 41600 events.
[14:55:33.184] <TB3>     INFO: 41600 events read in total (3560ms).
[14:55:33.185] <TB3>     INFO: Test took 4699ms.
[14:55:33.188] <TB3>     INFO: scanning low vcal = 100
[14:55:33.606] <TB3>     INFO: Expecting 41600 events.
[14:55:38.029] <TB3>     INFO: 41600 events read in total (3708ms).
[14:55:38.030] <TB3>     INFO: Test took 4842ms.
[14:55:38.033] <TB3>     INFO: scanning low vcal = 110
[14:55:38.454] <TB3>     INFO: Expecting 41600 events.
[14:55:42.731] <TB3>     INFO: 41600 events read in total (3562ms).
[14:55:42.732] <TB3>     INFO: Test took 4699ms.
[14:55:42.746] <TB3>     INFO: scanning low vcal = 120
[14:55:43.149] <TB3>     INFO: Expecting 41600 events.
[14:55:47.407] <TB3>     INFO: 41600 events read in total (3543ms).
[14:55:47.408] <TB3>     INFO: Test took 4662ms.
[14:55:47.410] <TB3>     INFO: scanning low vcal = 130
[14:55:47.834] <TB3>     INFO: Expecting 41600 events.
[14:55:52.095] <TB3>     INFO: 41600 events read in total (3546ms).
[14:55:52.095] <TB3>     INFO: Test took 4684ms.
[14:55:52.098] <TB3>     INFO: scanning low vcal = 140
[14:55:52.514] <TB3>     INFO: Expecting 41600 events.
[14:55:56.792] <TB3>     INFO: 41600 events read in total (3563ms).
[14:55:56.793] <TB3>     INFO: Test took 4695ms.
[14:55:56.796] <TB3>     INFO: scanning low vcal = 150
[14:55:57.216] <TB3>     INFO: Expecting 41600 events.
[14:56:01.491] <TB3>     INFO: 41600 events read in total (3560ms).
[14:56:01.492] <TB3>     INFO: Test took 4696ms.
[14:56:01.495] <TB3>     INFO: scanning low vcal = 160
[14:56:01.915] <TB3>     INFO: Expecting 41600 events.
[14:56:06.190] <TB3>     INFO: 41600 events read in total (3560ms).
[14:56:06.191] <TB3>     INFO: Test took 4696ms.
[14:56:06.193] <TB3>     INFO: scanning low vcal = 170
[14:56:06.616] <TB3>     INFO: Expecting 41600 events.
[14:56:10.880] <TB3>     INFO: 41600 events read in total (3549ms).
[14:56:10.881] <TB3>     INFO: Test took 4688ms.
[14:56:10.886] <TB3>     INFO: scanning low vcal = 180
[14:56:11.306] <TB3>     INFO: Expecting 41600 events.
[14:56:15.602] <TB3>     INFO: 41600 events read in total (3581ms).
[14:56:15.603] <TB3>     INFO: Test took 4717ms.
[14:56:15.606] <TB3>     INFO: scanning low vcal = 190
[14:56:16.026] <TB3>     INFO: Expecting 41600 events.
[14:56:20.317] <TB3>     INFO: 41600 events read in total (3576ms).
[14:56:20.317] <TB3>     INFO: Test took 4711ms.
[14:56:20.320] <TB3>     INFO: scanning low vcal = 200
[14:56:20.739] <TB3>     INFO: Expecting 41600 events.
[14:56:25.028] <TB3>     INFO: 41600 events read in total (3575ms).
[14:56:25.030] <TB3>     INFO: Test took 4710ms.
[14:56:25.033] <TB3>     INFO: scanning low vcal = 210
[14:56:25.446] <TB3>     INFO: Expecting 41600 events.
[14:56:29.710] <TB3>     INFO: 41600 events read in total (3549ms).
[14:56:29.711] <TB3>     INFO: Test took 4678ms.
[14:56:29.714] <TB3>     INFO: scanning low vcal = 220
[14:56:30.131] <TB3>     INFO: Expecting 41600 events.
[14:56:34.386] <TB3>     INFO: 41600 events read in total (3540ms).
[14:56:34.387] <TB3>     INFO: Test took 4673ms.
[14:56:34.390] <TB3>     INFO: scanning low vcal = 230
[14:56:34.807] <TB3>     INFO: Expecting 41600 events.
[14:56:39.086] <TB3>     INFO: 41600 events read in total (3564ms).
[14:56:39.087] <TB3>     INFO: Test took 4697ms.
[14:56:39.090] <TB3>     INFO: scanning low vcal = 240
[14:56:39.510] <TB3>     INFO: Expecting 41600 events.
[14:56:43.803] <TB3>     INFO: 41600 events read in total (3578ms).
[14:56:43.804] <TB3>     INFO: Test took 4714ms.
[14:56:43.808] <TB3>     INFO: scanning low vcal = 250
[14:56:44.226] <TB3>     INFO: Expecting 41600 events.
[14:56:48.528] <TB3>     INFO: 41600 events read in total (3587ms).
[14:56:48.529] <TB3>     INFO: Test took 4721ms.
[14:56:48.533] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:56:48.949] <TB3>     INFO: Expecting 41600 events.
[14:56:53.223] <TB3>     INFO: 41600 events read in total (3559ms).
[14:56:53.223] <TB3>     INFO: Test took 4690ms.
[14:56:53.227] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:56:53.645] <TB3>     INFO: Expecting 41600 events.
[14:56:57.918] <TB3>     INFO: 41600 events read in total (3558ms).
[14:56:57.918] <TB3>     INFO: Test took 4691ms.
[14:56:57.922] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:56:58.337] <TB3>     INFO: Expecting 41600 events.
[14:57:02.627] <TB3>     INFO: 41600 events read in total (3575ms).
[14:57:02.628] <TB3>     INFO: Test took 4706ms.
[14:57:02.631] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:57:03.050] <TB3>     INFO: Expecting 41600 events.
[14:57:07.330] <TB3>     INFO: 41600 events read in total (3565ms).
[14:57:07.331] <TB3>     INFO: Test took 4700ms.
[14:57:07.335] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:57:07.752] <TB3>     INFO: Expecting 41600 events.
[14:57:12.019] <TB3>     INFO: 41600 events read in total (3552ms).
[14:57:12.019] <TB3>     INFO: Test took 4684ms.
[14:57:12.567] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:57:12.570] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:57:12.570] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:57:12.570] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:57:12.571] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:57:12.571] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:57:12.571] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:57:12.571] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:57:12.571] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:57:12.572] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:57:12.572] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:57:12.572] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:57:12.572] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:57:12.572] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:57:12.572] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:57:12.573] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:57:12.573] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:57:49.984] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:57:49.984] <TB3>     INFO: non-linearity mean:  0.950 0.966 0.958 0.950 0.951 0.952 0.953 0.958 0.946 0.957 0.952 0.955 0.947 0.958 0.957 0.958
[14:57:49.984] <TB3>     INFO: non-linearity RMS:   0.008 0.005 0.006 0.006 0.008 0.008 0.007 0.006 0.009 0.006 0.006 0.006 0.007 0.006 0.006 0.006
[14:57:49.984] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:57:50.006] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:57:50.028] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:57:50.050] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:57:50.072] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:57:50.094] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:57:50.116] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:57:50.139] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:57:50.161] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:57:50.183] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:57:50.205] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:57:50.227] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:57:50.249] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:57:50.271] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:57:50.294] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:57:50.316] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-46_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:57:50.338] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:57:50.338] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:57:50.345] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:57:50.345] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:57:50.372] <TB3>     INFO: ######################################################################
[14:57:50.372] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:57:50.372] <TB3>     INFO: ######################################################################
[14:57:50.374] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:57:50.385] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:57:50.385] <TB3>     INFO:     run 1 of 1
[14:57:50.385] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:57:50.736] <TB3>     INFO: Expecting 3120000 events.
[14:58:39.343] <TB3>     INFO: 1273765 events read in total (47892ms).
[14:59:28.872] <TB3>     INFO: 2549365 events read in total (97421ms).
[14:59:51.243] <TB3>     INFO: 3120000 events read in total (119793ms).
[14:59:51.284] <TB3>     INFO: Test took 120900ms.
[14:59:51.355] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:51.490] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:59:52.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:59:54.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:59:55.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:59:57.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:59:58.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:00:00.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:00:01.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:00:02.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:00:04.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:00:05.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:00:07.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:00:08.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:00:10.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:00:11.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:00:13.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:00:14.690] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289660928
[15:00:14.948] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:00:14.948] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.0756, RMS = 1.48423
[15:00:14.948] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:00:14.969] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:00:14.969] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.8888, RMS = 1.87231
[15:00:14.969] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:00:14.970] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:00:14.970] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9559, RMS = 1.50641
[15:00:14.970] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:00:14.970] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:00:14.970] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4225, RMS = 1.30729
[15:00:14.970] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:00:14.972] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 2 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:00:14.972] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.6759, RMS = 2.85623
[15:00:14.972] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 108
[15:00:14.972] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 2 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:00:14.972] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.9086, RMS = 2.91768
[15:00:14.972] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 108
[15:00:14.973] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:00:14.973] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4766, RMS = 1.32096
[15:00:14.973] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:00:14.973] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:00:14.973] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6294, RMS = 1.34549
[15:00:14.973] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:00:14.974] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:00:14.974] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.1386, RMS = 1.55761
[15:00:14.974] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:00:14.974] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:00:14.974] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3954, RMS = 1.76856
[15:00:14.974] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:00:14.975] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:00:14.976] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.361, RMS = 1.02458
[15:00:14.976] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:00:14.976] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:00:14.976] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5054, RMS = 1.1829
[15:00:14.976] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:00:14.977] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:00:14.977] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1565, RMS = 1.31056
[15:00:14.977] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:00:14.977] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:00:14.977] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2617, RMS = 1.15709
[15:00:14.977] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:00:14.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:00:14.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.627, RMS = 0.961842
[15:00:14.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:00:14.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:00:14.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3504, RMS = 1.51436
[15:00:14.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:00:14.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:00:14.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9714, RMS = 1.66324
[15:00:14.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:00:14.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:00:14.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3631, RMS = 1.53142
[15:00:14.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:00:14.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:00:14.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.1552, RMS = 1.5279
[15:00:14.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:00:14.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:00:14.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6982, RMS = 1.72471
[15:00:14.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:00:14.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:00:14.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9827, RMS = 1.8722
[15:00:14.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:00:14.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:00:14.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.5249, RMS = 1.8618
[15:00:14.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:00:14.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:00:14.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2205, RMS = 1.25854
[15:00:14.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:00:14.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:00:14.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7951, RMS = 1.21626
[15:00:14.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:00:14.984] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:00:14.984] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9043, RMS = 1.79463
[15:00:14.984] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:00:14.984] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:00:14.984] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2355, RMS = 1.6377
[15:00:14.984] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:00:14.985] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:00:14.985] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.5075, RMS = 1.94506
[15:00:14.985] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:00:14.985] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:00:14.985] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.4493, RMS = 2.26884
[15:00:14.985] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:00:14.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:00:14.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9792, RMS = 2.02804
[15:00:14.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:00:14.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:00:14.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.1306, RMS = 2.15179
[15:00:14.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:00:14.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:00:14.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9771, RMS = 1.91541
[15:00:14.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:00:14.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:00:14.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6563, RMS = 1.79127
[15:00:14.988] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:00:14.994] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[15:00:14.994] <TB3>     INFO: number of dead bumps (per ROC):     0    0 1600    0    0    1    0    0   25    0    0    0    0    0    0    0
[15:00:14.994] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:00:15.823] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:00:15.823] <TB3>     INFO: enter test to run
[15:00:15.823] <TB3>     INFO:   test:  no parameter change
[15:00:15.823] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 392.3mA
[15:00:15.824] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[15:00:15.824] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[15:00:15.824] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:00:17.627] <TB3>    QUIET: Connection to board 24 closed.
[15:00:17.657] <TB3>     INFO: pXar: this is the end, my friend
[15:00:17.657] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
