{
  "Top": "convolve_2d",
  "RtlTop": "convolve_2d",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_pipeline convolve_2d\/convolve_2d_label1 ",
      "set_directive_pipeline convolve_2d\/convolve_2d_label2 "
    ],
    "DirectiveInfo": [
      "pipeline convolve_2d\/convolve_2d_label1 {} {}",
      "pipeline convolve_2d\/convolve_2d_label2 {} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "269",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "convolve_2d",
    "Version": "1.0",
    "DisplayName": "Convolve_2d",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/convolve_2d.cpp"],
    "Vhdl": [
      "impl\/vhdl\/convolve_2d_line_bkb.vhd",
      "impl\/vhdl\/convolve_2d.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/convolve_2d_line_bkb.v",
      "impl\/verilog\/convolve_2d.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/Hoc_tap\/Nam3_2024_2025\/Ki1\/PhanCungChoDL\/Conv2D\/conv2Dbuf\/conv2Dbuffer\/solution2\/.autopilot\/db\/convolve_2d.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_stream_V": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "kernel_address0": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }}
    },
    "kernel_address1": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }}
    },
    "kernel_ce1": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "kernel_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "kernel_q1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "32"
        }}
    },
    "out_stream_V": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_V_din": {
      "dir": "out",
      "width": "32"
    },
    "out_stream_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_V_write": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_V_dout": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_V_read": {
      "dir": "out",
      "width": "1"
    },
    "kernel_address0": {
      "dir": "out",
      "width": "4"
    },
    "kernel_ce0": {
      "dir": "out",
      "width": "1"
    },
    "kernel_q0": {
      "dir": "in",
      "width": "32"
    },
    "kernel_address1": {
      "dir": "out",
      "width": "4"
    },
    "kernel_ce1": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "kernel_q1": {
      "dir": "in",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "out_stream_V": {
      "interfaceRef": "out_stream_V",
      "dir": "out",
      "firstOutLatency": "10"
    },
    "in_stream_V": {
      "interfaceRef": "in_stream_V",
      "dir": "in"
    },
    "kernel_q0": {
      "interfaceRef": "kernel_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "9",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "convolve_2d"},
    "Metrics": {"convolve_2d": {
        "Latency": {
          "LatencyBest": "269",
          "LatencyAvg": "269",
          "LatencyWorst": "269",
          "PipelineII": "270",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.742"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "2",
            "Latency": "18",
            "PipelineII": "",
            "PipelineDepth": "9",
            "Loops": [{
                "Name": "convolve_2d_label0",
                "TripCount": "7",
                "Latency": "7",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "L_convolve_2d_label1",
            "TripCount": "49",
            "Latency": "248",
            "PipelineII": "5",
            "PipelineDepth": "9"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "27",
          "FF": "924",
          "LUT": "896"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "convolve_2d",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2024-12-18 16:55:03 +0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
