

================================================================
== Vivado HLS Report for 'dataflow_in_loop_out'
================================================================
* Date:           Sat Feb  8 14:51:54 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution2_dataflow
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.123|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  801|  801|  802|  802| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+-----+-----+-----+-----+---------+
        |               |            |  Latency  |  Interval | Pipeline|
        |    Instance   |   Module   | min | max | min | max |   Type  |
        +---------------+------------+-----+-----+-----+-----+---------+
        |inner_proc_U0  |inner_proc  |  801|  801|  801|  801|   none  |
        +---------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      -|      -|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|     14|    112|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|      -|    -|
|Register         |        -|      -|      -|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|     14|    112|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+-------+----+-----+-----+
    |    Instance   |   Module   | BRAM_18K| DSP48E| FF | LUT | URAM|
    +---------------+------------+---------+-------+----+-----+-----+
    |inner_proc_U0  |inner_proc  |        0|      0|  14|  112|    0|
    +---------------+------------+---------+-------+----+-----+-----+
    |Total          |            |        0|      0|  14|  112|    0|
    +---------------+------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------+-----+-----+------------+-----------------------+--------------+
|i_op_assign_1         |  in |   10|   ap_none  |     i_op_assign_1     |    scalar    |
|i_op_assign_1_ap_vld  |  in |    1|   ap_none  |     i_op_assign_1     |    scalar    |
|m_axis_video_TDATA    | out |   24|    axis    | m_axis_video_V_data_V |    pointer   |
|m_axis_video_TKEEP    | out |    3|    axis    | m_axis_video_V_keep_V |    pointer   |
|m_axis_video_TSTRB    | out |    3|    axis    | m_axis_video_V_strb_V |    pointer   |
|m_axis_video_TUSER    | out |    1|    axis    | m_axis_video_V_user_V |    pointer   |
|m_axis_video_TLAST    | out |    1|    axis    | m_axis_video_V_last_V |    pointer   |
|m_axis_video_TID      | out |    1|    axis    |  m_axis_video_V_id_V  |    pointer   |
|m_axis_video_TDEST    | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TVALID   | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TREADY   |  in |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs |  dataflow_in_loop_out | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  dataflow_in_loop_out | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  dataflow_in_loop_out | return value |
|ap_done               | out |    1| ap_ctrl_hs |  dataflow_in_loop_out | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  dataflow_in_loop_out | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  dataflow_in_loop_out | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |  dataflow_in_loop_out | return value |
+----------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%i_op_assign_1_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %i_op_assign_1)"   --->   Operation 3 'read' 'i_op_assign_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (1.70ns)   --->   "call fastcc void @inner_proc(i10 %i_op_assign_1_read, i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V)"   --->   Operation 4 'call' <Predicate = true> <Delay = 1.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.70>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %m_axis_video_V_dest_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_user_V, i3* %m_axis_video_V_strb_V, i3* %m_axis_video_V_keep_V, i24* %m_axis_video_V_data_V, [5 x i8]* @p_str3, i32 0, i32 0, [5 x i8]* @p_str4, i32 0, i32 0, [10 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 6 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (1.70ns)   --->   "call fastcc void @inner_proc(i10 %i_op_assign_1_read, i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V)"   --->   Operation 7 'call' <Predicate = true> <Delay = 1.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 8 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_op_assign_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_op_assign_1_read        (read                ) [ 001]
specinterface_ln0         (specinterface       ) [ 000]
specdataflowpipeline_ln28 (specdataflowpipeline) [ 000]
call_ln0                  (call                ) [ 000]
ret_ln0                   (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_op_assign_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_proc"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_op_assign_1_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="10" slack="0"/>
<pin id="38" dir="0" index="1" bw="10" slack="0"/>
<pin id="39" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_op_assign_1_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_inner_proc_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="10" slack="0"/>
<pin id="45" dir="0" index="2" bw="24" slack="0"/>
<pin id="46" dir="0" index="3" bw="3" slack="0"/>
<pin id="47" dir="0" index="4" bw="3" slack="0"/>
<pin id="48" dir="0" index="5" bw="1" slack="0"/>
<pin id="49" dir="0" index="6" bw="1" slack="0"/>
<pin id="50" dir="0" index="7" bw="1" slack="0"/>
<pin id="51" dir="0" index="8" bw="1" slack="0"/>
<pin id="52" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="62" class="1005" name="i_op_assign_1_read_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="1"/>
<pin id="64" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="53"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="54"><net_src comp="36" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="42" pin=3"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="42" pin=4"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="42" pin=5"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="42" pin=6"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="42" pin=7"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="42" pin=8"/></net>

<net id="65"><net_src comp="36" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="62" pin="1"/><net_sink comp="42" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {1 2 }
	Port: m_axis_video_V_keep_V | {1 2 }
	Port: m_axis_video_V_strb_V | {1 2 }
	Port: m_axis_video_V_user_V | {1 2 }
	Port: m_axis_video_V_last_V | {1 2 }
	Port: m_axis_video_V_id_V | {1 2 }
	Port: m_axis_video_V_dest_V | {1 2 }
 - Input state : 
	Port: dataflow_in_loop_out : i_op_assign_1 | {1 }
	Port: dataflow_in_loop_out : m_axis_video_V_data_V | {}
	Port: dataflow_in_loop_out : m_axis_video_V_keep_V | {}
	Port: dataflow_in_loop_out : m_axis_video_V_strb_V | {}
	Port: dataflow_in_loop_out : m_axis_video_V_user_V | {}
	Port: dataflow_in_loop_out : m_axis_video_V_last_V | {}
	Port: dataflow_in_loop_out : m_axis_video_V_id_V | {}
	Port: dataflow_in_loop_out : m_axis_video_V_dest_V | {}
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   call   |      grp_inner_proc_fu_42     |    31   |    66   |
|----------|-------------------------------|---------|---------|
|   read   | i_op_assign_1_read_read_fu_36 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    31   |    66   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|i_op_assign_1_read_reg_62|   10   |
+-------------------------+--------+
|          Total          |   10   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_inner_proc_fu_42 |  p1  |   2  |  10  |   20   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   20   ||  1.664  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   31   |   66   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   10   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   41   |   75   |
+-----------+--------+--------+--------+
