/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [12:0] _03_;
  wire [4:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [18:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [3:0] _05_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 4'h0;
    else _05_ <= { celloutsig_0_3z, celloutsig_0_36z, celloutsig_0_10z, celloutsig_0_10z };
  assign { _01_, _04_[2:0] } = _05_;
  assign celloutsig_0_0z = !(in_data[52] ? in_data[58] : in_data[76]);
  assign celloutsig_1_6z = !(celloutsig_1_4z ? celloutsig_1_5z : celloutsig_1_4z);
  assign celloutsig_1_12z = !(celloutsig_1_5z ? celloutsig_1_8z : celloutsig_1_4z);
  assign celloutsig_0_9z = !(celloutsig_0_0z ? celloutsig_0_36z : celloutsig_0_6z[13]);
  assign celloutsig_1_19z = ~((celloutsig_1_9z | in_data[161]) & celloutsig_1_17z[4]);
  assign celloutsig_0_8z = ~((celloutsig_0_2z | celloutsig_0_1z[1]) & celloutsig_0_1z[14]);
  assign celloutsig_0_10z = ~((celloutsig_0_9z | celloutsig_0_6z[7]) & celloutsig_0_7z[8]);
  assign celloutsig_0_20z = ~((celloutsig_0_15z | celloutsig_0_16z) & celloutsig_0_10z);
  assign celloutsig_0_53z = _01_ ^ celloutsig_0_20z;
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[133];
  assign celloutsig_1_4z = _02_ ^ in_data[125];
  assign celloutsig_1_5z = celloutsig_1_1z ^ celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_6z ^ celloutsig_1_7z;
  assign celloutsig_1_10z = celloutsig_1_5z ^ celloutsig_1_8z;
  assign celloutsig_0_16z = celloutsig_0_36z ^ celloutsig_0_7z[8];
  assign celloutsig_0_2z = celloutsig_0_1z[0] ^ celloutsig_0_0z;
  reg [12:0] _22_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 13'h0000;
    else _22_ <= { in_data[164:155], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _03_[12:7], _02_, _03_[5:4], _00_, _03_[2:0] } = _22_;
  assign celloutsig_0_52z = ! celloutsig_0_11z[10:2];
  assign celloutsig_1_0z = ! in_data[136:123];
  assign celloutsig_0_36z = ! { celloutsig_0_1z[10], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_3z = { _03_[8:7], _02_, _03_[5:4], _00_, _03_[2], celloutsig_1_1z } % { 1'h1, in_data[168], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, 1'h0 } % { 1'h1, celloutsig_0_1z[11:0], 1'h0, celloutsig_0_36z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_11z = celloutsig_1_3z[4:0] % { 1'h1, _03_[4], _00_, _03_[2:1] };
  assign celloutsig_0_7z = { in_data[70:68], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, 1'h0 } % { 1'h1, celloutsig_0_1z[13:5] };
  assign celloutsig_1_17z = { _03_[10:9], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_9z } % { 1'h1, celloutsig_1_3z[5:0], celloutsig_1_16z, celloutsig_1_16z };
  assign celloutsig_1_18z = { in_data[172:161], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z } % { 1'h1, celloutsig_1_11z[2:0], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_11z = { in_data[32:24], celloutsig_0_36z, celloutsig_0_9z, celloutsig_0_10z } % { 1'h1, celloutsig_0_7z[5:1], celloutsig_0_36z, 1'h0, celloutsig_0_36z, celloutsig_0_10z, celloutsig_0_36z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[85:70] % { 1'h1, in_data[92:78] };
  assign celloutsig_0_3z = ~((celloutsig_0_1z[0] & in_data[93]) | celloutsig_0_2z);
  assign celloutsig_1_7z = ~((_03_[5] & celloutsig_1_3z[6]) | celloutsig_1_0z);
  assign celloutsig_1_9z = ~((_03_[8] & in_data[107]) | _00_);
  assign celloutsig_1_16z = ~((celloutsig_1_5z & celloutsig_1_4z) | celloutsig_1_9z);
  assign celloutsig_0_15z = ~((in_data[61] & celloutsig_0_8z) | _01_);
  assign { _03_[6], _03_[3] } = { _02_, _00_ };
  assign _04_[4:3] = { _01_, 1'h0 };
  assign { out_data[142:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
