
LED_toggle_bitfield.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001b8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000340  08000348  00001348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000340  08000340  00001348  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000340  08000340  00001348  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000340  08000348  00001348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000340  08000340  00001340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000344  08000344  00001344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001348  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001348  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000561  00000000  00000000  00001372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000018b  00000000  00000000  000018d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000068  00000000  00000000  00001a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000040  00000000  00000000  00001ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000ff9  00000000  00000000  00001b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000008fa  00000000  00000000  00002b01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00003ea2  00000000  00000000  000033fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000729d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000094  00000000  00000000  000072e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000b4  00000000  00000000  00007374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000328 	.word	0x08000328

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000328 	.word	0x08000328

080001c8 <delay_ms>:

#include "main.h"

//Function to implement the delay using the SysTick Timer in Cortex-M core
void delay_ms(const uint32_t * const ptr_countflag, uint32_t ms)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
	for (uint32_t i = 0; i < ms; i++)
 80001d2:	2300      	movs	r3, #0
 80001d4:	60fb      	str	r3, [r7, #12]
 80001d6:	e009      	b.n	80001ec <delay_ms+0x24>
	{
		while(((*ptr_countflag) & (1 << 16)) == 0);//wait until the COUNTFLAG is set to 0
 80001d8:	bf00      	nop
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	681b      	ldr	r3, [r3, #0]
 80001de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d0f9      	beq.n	80001da <delay_ms+0x12>
	for (uint32_t i = 0; i < ms; i++)
 80001e6:	68fb      	ldr	r3, [r7, #12]
 80001e8:	3301      	adds	r3, #1
 80001ea:	60fb      	str	r3, [r7, #12]
 80001ec:	68fa      	ldr	r2, [r7, #12]
 80001ee:	683b      	ldr	r3, [r7, #0]
 80001f0:	429a      	cmp	r2, r3
 80001f2:	d3f1      	bcc.n	80001d8 <delay_ms+0x10>
	}
}
 80001f4:	bf00      	nop
 80001f6:	bf00      	nop
 80001f8:	3714      	adds	r7, #20
 80001fa:	46bd      	mov	sp, r7
 80001fc:	bc80      	pop	{r7}
 80001fe:	4770      	bx	lr

08000200 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b086      	sub	sp, #24
 8000204:	af00      	add	r7, sp, #0
	//1. Pointer declarations on the SysTick Registers

	uint32_t *STK_CTRL = (uint32_t *)0xE000E010;// SYST_CSR (SysTick Control  and  Status Register)
 8000206:	4b1b      	ldr	r3, [pc, #108]	@ (8000274 <main+0x74>)
 8000208:	617b      	str	r3, [r7, #20]
	uint32_t *STK_LOAD = (uint32_t *)0xE000E014;// SYST_RVR (Reload Value Register)
 800020a:	4b1b      	ldr	r3, [pc, #108]	@ (8000278 <main+0x78>)
 800020c:	613b      	str	r3, [r7, #16]
	uint32_t *STK_VAL  = (uint32_t *)0xE000E018;// SYST_CVR (Control Value Register)
 800020e:	4b1b      	ldr	r3, [pc, #108]	@ (800027c <main+0x7c>)
 8000210:	60fb      	str	r3, [r7, #12]

	//2. Initialization of the SysTick Registers

	//Set Reload Value
	*STK_LOAD = 16000 - 1;// CPU = 16MHz => 16000 tacks for 1 ms (count 0 -> 15999)
 8000212:	693b      	ldr	r3, [r7, #16]
 8000214:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000218:	601a      	str	r2, [r3, #0]
	//Reset the counter value
	*STK_VAL = 0;
 800021a:	68fb      	ldr	r3, [r7, #12]
 800021c:	2200      	movs	r2, #0
 800021e:	601a      	str	r2, [r3, #0]
	//Enable the SysTick features
	*STK_CTRL = (1 << 0) | (1 << 2);
 8000220:	697b      	ldr	r3, [r7, #20]
 8000222:	2205      	movs	r2, #5
 8000224:	601a      	str	r2, [r3, #0]

	//3. Pointer declarations on the GPIO and AHB1ENR peripheral Registers

	//Address of the clock control register (AHB1ENR)
	RCC_AHB1ENR_t volatile *const pClk = (RCC_AHB1ENR_t*)0x40023830;
 8000226:	4b16      	ldr	r3, [pc, #88]	@ (8000280 <main+0x80>)
 8000228:	60bb      	str	r3, [r7, #8]
	//Address of the GPIOD mode register (used to control the mode)
	GPIOx_MODER_t volatile *const pClkModeReg = (GPIOx_MODER_t*)0x40020C00;
 800022a:	4b16      	ldr	r3, [pc, #88]	@ (8000284 <main+0x84>)
 800022c:	607b      	str	r3, [r7, #4]
	//Address of the GPIOD output data register (use to write)
	GPIOx_ODR_t volatile *const pClkOutDataReg =(GPIOx_ODR_t*)0x40020C14;
 800022e:	4b16      	ldr	r3, [pc, #88]	@ (8000288 <main+0x88>)
 8000230:	603b      	str	r3, [r7, #0]

	//4. Enable the clock for  GPIO peripheral for AHB1ENR
	pClk->gpiod_en = 1; //set the 3'th bit
 8000232:	68ba      	ldr	r2, [r7, #8]
 8000234:	6813      	ldr	r3, [r2, #0]
 8000236:	f043 0308 	orr.w	r3, r3, #8
 800023a:	6013      	str	r3, [r2, #0]

	//5. Configure the mode of the IO pin as output
	pClkModeReg->pin_12 = 1; //  set the 24'th bit
 800023c:	687a      	ldr	r2, [r7, #4]
 800023e:	6813      	ldr	r3, [r2, #0]
 8000240:	2101      	movs	r1, #1
 8000242:	f361 6319 	bfi	r3, r1, #24, #2
 8000246:	6013      	str	r3, [r2, #0]

	while(1)
	{
	//6. Set the 12'th bit of the output data register to make I/O pin12 as HIGH
		pClkOutDataReg->pin_12 = 1;
 8000248:	683a      	ldr	r2, [r7, #0]
 800024a:	6813      	ldr	r3, [r2, #0]
 800024c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000250:	6013      	str	r3, [r2, #0]

	//7. function implementing the delay using the SiysTick Timer in Cortex-M core
		delay_ms(STK_CTRL, 500);
 8000252:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000256:	6978      	ldr	r0, [r7, #20]
 8000258:	f7ff ffb6 	bl	80001c8 <delay_ms>

	//8. Turn off the LED (clear the 12'th bit of the output data register)
		pClkOutDataReg->pin_12 = 0;
 800025c:	683a      	ldr	r2, [r7, #0]
 800025e:	6813      	ldr	r3, [r2, #0]
 8000260:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000264:	6013      	str	r3, [r2, #0]
		//function implementing the delay using the SiysTick Timer in Cortex-M core
		delay_ms(STK_CTRL, 500);
 8000266:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800026a:	6978      	ldr	r0, [r7, #20]
 800026c:	f7ff ffac 	bl	80001c8 <delay_ms>
		pClkOutDataReg->pin_12 = 1;
 8000270:	bf00      	nop
 8000272:	e7e9      	b.n	8000248 <main+0x48>
 8000274:	e000e010 	.word	0xe000e010
 8000278:	e000e014 	.word	0xe000e014
 800027c:	e000e018 	.word	0xe000e018
 8000280:	40023830 	.word	0x40023830
 8000284:	40020c00 	.word	0x40020c00
 8000288:	40020c14 	.word	0x40020c14

0800028c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800028c:	480d      	ldr	r0, [pc, #52]	@ (80002c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800028e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000290:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000294:	480c      	ldr	r0, [pc, #48]	@ (80002c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000296:	490d      	ldr	r1, [pc, #52]	@ (80002cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000298:	4a0d      	ldr	r2, [pc, #52]	@ (80002d0 <LoopForever+0xe>)
  movs r3, #0
 800029a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800029c:	e002      	b.n	80002a4 <LoopCopyDataInit>

0800029e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800029e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002a2:	3304      	adds	r3, #4

080002a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002a8:	d3f9      	bcc.n	800029e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002aa:	4a0a      	ldr	r2, [pc, #40]	@ (80002d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002ac:	4c0a      	ldr	r4, [pc, #40]	@ (80002d8 <LoopForever+0x16>)
  movs r3, #0
 80002ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002b0:	e001      	b.n	80002b6 <LoopFillZerobss>

080002b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002b4:	3204      	adds	r2, #4

080002b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002b8:	d3fb      	bcc.n	80002b2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80002ba:	f000 f811 	bl	80002e0 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80002be:	f7ff ff9f 	bl	8000200 <main>

080002c2 <LoopForever>:

LoopForever:
  b LoopForever
 80002c2:	e7fe      	b.n	80002c2 <LoopForever>
  ldr   r0, =_estack
 80002c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002cc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002d0:	08000348 	.word	0x08000348
  ldr r2, =_sbss
 80002d4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002d8:	2000001c 	.word	0x2000001c

080002dc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002dc:	e7fe      	b.n	80002dc <ADC_IRQHandler>
	...

080002e0 <__libc_init_array>:
 80002e0:	b570      	push	{r4, r5, r6, lr}
 80002e2:	4d0d      	ldr	r5, [pc, #52]	@ (8000318 <__libc_init_array+0x38>)
 80002e4:	4c0d      	ldr	r4, [pc, #52]	@ (800031c <__libc_init_array+0x3c>)
 80002e6:	1b64      	subs	r4, r4, r5
 80002e8:	10a4      	asrs	r4, r4, #2
 80002ea:	2600      	movs	r6, #0
 80002ec:	42a6      	cmp	r6, r4
 80002ee:	d109      	bne.n	8000304 <__libc_init_array+0x24>
 80002f0:	4d0b      	ldr	r5, [pc, #44]	@ (8000320 <__libc_init_array+0x40>)
 80002f2:	4c0c      	ldr	r4, [pc, #48]	@ (8000324 <__libc_init_array+0x44>)
 80002f4:	f000 f818 	bl	8000328 <_init>
 80002f8:	1b64      	subs	r4, r4, r5
 80002fa:	10a4      	asrs	r4, r4, #2
 80002fc:	2600      	movs	r6, #0
 80002fe:	42a6      	cmp	r6, r4
 8000300:	d105      	bne.n	800030e <__libc_init_array+0x2e>
 8000302:	bd70      	pop	{r4, r5, r6, pc}
 8000304:	f855 3b04 	ldr.w	r3, [r5], #4
 8000308:	4798      	blx	r3
 800030a:	3601      	adds	r6, #1
 800030c:	e7ee      	b.n	80002ec <__libc_init_array+0xc>
 800030e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000312:	4798      	blx	r3
 8000314:	3601      	adds	r6, #1
 8000316:	e7f2      	b.n	80002fe <__libc_init_array+0x1e>
 8000318:	08000340 	.word	0x08000340
 800031c:	08000340 	.word	0x08000340
 8000320:	08000340 	.word	0x08000340
 8000324:	08000344 	.word	0x08000344

08000328 <_init>:
 8000328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800032a:	bf00      	nop
 800032c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800032e:	bc08      	pop	{r3}
 8000330:	469e      	mov	lr, r3
 8000332:	4770      	bx	lr

08000334 <_fini>:
 8000334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000336:	bf00      	nop
 8000338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800033a:	bc08      	pop	{r3}
 800033c:	469e      	mov	lr, r3
 800033e:	4770      	bx	lr
