; generated by Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]
; commandline ArmCC [--c99 --list --split_sections --debug -c --asm --interleave -o.\06_project\stm32f4xx_hal_tim_ex.o --asm_dir=.\06_Project\temp\ --list_dir=.\06_Project\temp\ --depend=.\06_project\stm32f4xx_hal_tim_ex.d --cpu=Cortex-M4.fp.sp --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../APP/Key/Inc -I../APP/Led/Inc -I../Middlewares/Third_Party/FreeRTOS/Source/include -I../Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2 -I../Middlewares/Third_Party/FreeRTOS/Source/portable/RVDS/ARM_CM4F -I.\RTE\_06_Project -IF:\software\ARM_ENV\Keil\Packs\ARM\CMSIS\5.9.0\CMSIS\Core\Include -IF:\software\ARM_ENV\Keil\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include -D__MICROLIB -D__UVISION_VERSION=538 -D_RTE_ -DSTM32F411xE -D_RTE_ -DUSE_HAL_DRIVER -DSTM32F411xE --omf_browse=.\06_project\stm32f4xx_hal_tim_ex.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c]
                          THUMB

                          AREA ||i.HAL_TIMEx_BreakCallback||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_BreakCallback PROC
;;;2175     */
;;;2176   __weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;2177   {
;;;2178     /* Prevent unused argument(s) compilation warning */
;;;2179     UNUSED(htim);
;;;2180   
;;;2181     /* NOTE : This function should not be modified, when the callback is needed,
;;;2182               the HAL_TIMEx_BreakCallback could be implemented in the user file
;;;2183      */
;;;2184   }
;;;2185   /**
                          ENDP


                          AREA ||i.HAL_TIMEx_CommutCallback||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_CommutCallback PROC
;;;2146     */
;;;2147   __weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;2148   {
;;;2149     /* Prevent unused argument(s) compilation warning */
;;;2150     UNUSED(htim);
;;;2151   
;;;2152     /* NOTE : This function should not be modified, when the callback is needed,
;;;2153               the HAL_TIMEx_CommutCallback could be implemented in the user file
;;;2154      */
;;;2155   }
;;;2156   /**
                          ENDP


                          AREA ||i.HAL_TIMEx_CommutHalfCpltCallback||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_CommutHalfCpltCallback PROC
;;;2160     */
;;;2161   __weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;2162   {
;;;2163     /* Prevent unused argument(s) compilation warning */
;;;2164     UNUSED(htim);
;;;2165   
;;;2166     /* NOTE : This function should not be modified, when the callback is needed,
;;;2167               the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
;;;2168      */
;;;2169   }
;;;2170   
                          ENDP


                          AREA ||i.HAL_TIMEx_ConfigBreakDeadTime||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_ConfigBreakDeadTime PROC
;;;2014     */
;;;2015   HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
000000  b510              PUSH     {r4,lr}
;;;2016                                                   const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
;;;2017   {
000002  4603              MOV      r3,r0
;;;2018     /* Keep this variable initialized to 0 as it is used to configure BDTR register */
;;;2019     uint32_t tmpbdtr = 0U;
000004  2200              MOVS     r2,#0
;;;2020   
;;;2021     /* Check the parameters */
;;;2022     assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
;;;2023     assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
;;;2024     assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
;;;2025     assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
;;;2026     assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
;;;2027     assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
;;;2028     assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
;;;2029     assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
;;;2030   
;;;2031     /* Check input state */
;;;2032     __HAL_LOCK(htim);
000006  bf00              NOP      
000008  f893003c          LDRB     r0,[r3,#0x3c]
00000c  2801              CMP      r0,#1
00000e  d101              BNE      |L4.20|
000010  2002              MOVS     r0,#2
                  |L4.18|
;;;2033   
;;;2034     /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
;;;2035        the OSSI State, the dead time value and the Automatic Output Enable Bit */
;;;2036   
;;;2037     /* Set the BDTR bits */
;;;2038     MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
;;;2039     MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
;;;2040     MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
;;;2041     MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
;;;2042     MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
;;;2043     MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
;;;2044     MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
;;;2045   
;;;2046   
;;;2047     /* Set TIMx_BDTR */
;;;2048     htim->Instance->BDTR = tmpbdtr;
;;;2049   
;;;2050     __HAL_UNLOCK(htim);
;;;2051   
;;;2052     return HAL_OK;
;;;2053   }
000012  bd10              POP      {r4,pc}
                  |L4.20|
000014  2001              MOVS     r0,#1                 ;2032
000016  f883003c          STRB     r0,[r3,#0x3c]         ;2032
00001a  bf00              NOP                            ;2032
00001c  f02200ff          BIC      r0,r2,#0xff           ;2038
000020  68cc              LDR      r4,[r1,#0xc]          ;2038
000022  ea400204          ORR      r2,r0,r4              ;2038
000026  f4227040          BIC      r0,r2,#0x300          ;2039
00002a  688c              LDR      r4,[r1,#8]            ;2039
00002c  ea400204          ORR      r2,r0,r4              ;2039
000030  f4226080          BIC      r0,r2,#0x400          ;2040
000034  684c              LDR      r4,[r1,#4]            ;2040
000036  ea400204          ORR      r2,r0,r4              ;2040
00003a  f4226000          BIC      r0,r2,#0x800          ;2041
00003e  680c              LDR      r4,[r1,#0]            ;2041
000040  ea400204          ORR      r2,r0,r4              ;2041
000044  f4225080          BIC      r0,r2,#0x1000         ;2042
000048  690c              LDR      r4,[r1,#0x10]         ;2042
00004a  ea400204          ORR      r2,r0,r4              ;2042
00004e  f4225000          BIC      r0,r2,#0x2000         ;2043
000052  694c              LDR      r4,[r1,#0x14]         ;2043
000054  ea400204          ORR      r2,r0,r4              ;2043
000058  f4224080          BIC      r0,r2,#0x4000         ;2044
00005c  69cc              LDR      r4,[r1,#0x1c]         ;2044
00005e  ea400204          ORR      r2,r0,r4              ;2044
000062  6818              LDR      r0,[r3,#0]            ;2048
000064  6442              STR      r2,[r0,#0x44]         ;2048
000066  bf00              NOP                            ;2050
000068  2000              MOVS     r0,#0                 ;2050
00006a  f883003c          STRB     r0,[r3,#0x3c]         ;2050
00006e  bf00              NOP                            ;2050
000070  bf00              NOP                            ;2052
000072  e7ce              B        |L4.18|
;;;2054   
                          ENDP


                          AREA ||i.HAL_TIMEx_ConfigCommutEvent||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_ConfigCommutEvent PROC
;;;1791     */
;;;1792   HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
000000  b510              PUSH     {r4,lr}
;;;1793                                                 uint32_t  CommutationSource)
;;;1794   {
000002  4603              MOV      r3,r0
;;;1795     /* Check the parameters */
;;;1796     assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
;;;1797     assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));
;;;1798   
;;;1799     __HAL_LOCK(htim);
000004  bf00              NOP      
000006  f893003c          LDRB     r0,[r3,#0x3c]
00000a  2801              CMP      r0,#1
00000c  d101              BNE      |L5.18|
00000e  2002              MOVS     r0,#2
                  |L5.16|
;;;1800   
;;;1801     if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
;;;1802         (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
;;;1803     {
;;;1804       /* Select the Input trigger */
;;;1805       htim->Instance->SMCR &= ~TIM_SMCR_TS;
;;;1806       htim->Instance->SMCR |= InputTrigger;
;;;1807     }
;;;1808   
;;;1809     /* Select the Capture Compare preload feature */
;;;1810     htim->Instance->CR2 |= TIM_CR2_CCPC;
;;;1811     /* Select the Commutation event source */
;;;1812     htim->Instance->CR2 &= ~TIM_CR2_CCUS;
;;;1813     htim->Instance->CR2 |= CommutationSource;
;;;1814   
;;;1815     /* Disable Commutation Interrupt */
;;;1816     __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
;;;1817   
;;;1818     /* Disable Commutation DMA request */
;;;1819     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
;;;1820   
;;;1821     __HAL_UNLOCK(htim);
;;;1822   
;;;1823     return HAL_OK;
;;;1824   }
000010  bd10              POP      {r4,pc}
                  |L5.18|
000012  2001              MOVS     r0,#1                 ;1799
000014  f883003c          STRB     r0,[r3,#0x3c]         ;1799
000018  bf00              NOP                            ;1799
00001a  b129              CBZ      r1,|L5.40|
00001c  2910              CMP      r1,#0x10              ;1801
00001e  d003              BEQ      |L5.40|
000020  2920              CMP      r1,#0x20              ;1802
000022  d001              BEQ      |L5.40|
000024  2930              CMP      r1,#0x30              ;1802
000026  d10a              BNE      |L5.62|
                  |L5.40|
000028  6818              LDR      r0,[r3,#0]            ;1805
00002a  6880              LDR      r0,[r0,#8]            ;1805
00002c  f0200070          BIC      r0,r0,#0x70           ;1805
000030  681c              LDR      r4,[r3,#0]            ;1805
000032  60a0              STR      r0,[r4,#8]            ;1805
000034  6818              LDR      r0,[r3,#0]            ;1806
000036  6880              LDR      r0,[r0,#8]            ;1806
000038  4308              ORRS     r0,r0,r1              ;1806
00003a  681c              LDR      r4,[r3,#0]            ;1806
00003c  60a0              STR      r0,[r4,#8]            ;1806
                  |L5.62|
00003e  6818              LDR      r0,[r3,#0]            ;1810
000040  6840              LDR      r0,[r0,#4]            ;1810
000042  f0400001          ORR      r0,r0,#1              ;1810
000046  681c              LDR      r4,[r3,#0]            ;1810
000048  6060              STR      r0,[r4,#4]            ;1810
00004a  6818              LDR      r0,[r3,#0]            ;1812
00004c  6840              LDR      r0,[r0,#4]            ;1812
00004e  f0200004          BIC      r0,r0,#4              ;1812
000052  681c              LDR      r4,[r3,#0]            ;1812
000054  6060              STR      r0,[r4,#4]            ;1812
000056  6818              LDR      r0,[r3,#0]            ;1813
000058  6840              LDR      r0,[r0,#4]            ;1813
00005a  4310              ORRS     r0,r0,r2              ;1813
00005c  681c              LDR      r4,[r3,#0]            ;1813
00005e  6060              STR      r0,[r4,#4]            ;1813
000060  6818              LDR      r0,[r3,#0]            ;1816
000062  68c0              LDR      r0,[r0,#0xc]          ;1816
000064  f0200020          BIC      r0,r0,#0x20           ;1816
000068  681c              LDR      r4,[r3,#0]            ;1816
00006a  60e0              STR      r0,[r4,#0xc]          ;1816
00006c  6818              LDR      r0,[r3,#0]            ;1819
00006e  68c0              LDR      r0,[r0,#0xc]          ;1819
000070  f4205000          BIC      r0,r0,#0x2000         ;1819
000074  681c              LDR      r4,[r3,#0]            ;1819
000076  60e0              STR      r0,[r4,#0xc]          ;1819
000078  bf00              NOP                            ;1821
00007a  2000              MOVS     r0,#0                 ;1821
00007c  f883003c          STRB     r0,[r3,#0x3c]         ;1821
000080  bf00              NOP                            ;1821
000082  bf00              NOP                            ;1823
000084  e7c4              B        |L5.16|
;;;1825   
                          ENDP


                          AREA ||i.HAL_TIMEx_ConfigCommutEvent_DMA||, CODE, READONLY, ALIGN=2

                  HAL_TIMEx_ConfigCommutEvent_DMA PROC
;;;1904     */
;;;1905   HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
000000  b510              PUSH     {r4,lr}
;;;1906                                                     uint32_t  CommutationSource)
;;;1907   {
000002  4603              MOV      r3,r0
;;;1908     /* Check the parameters */
;;;1909     assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
;;;1910     assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));
;;;1911   
;;;1912     __HAL_LOCK(htim);
000004  bf00              NOP      
000006  f893003c          LDRB     r0,[r3,#0x3c]
00000a  2801              CMP      r0,#1
00000c  d101              BNE      |L6.18|
00000e  2002              MOVS     r0,#2
                  |L6.16|
;;;1913   
;;;1914     if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
;;;1915         (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
;;;1916     {
;;;1917       /* Select the Input trigger */
;;;1918       htim->Instance->SMCR &= ~TIM_SMCR_TS;
;;;1919       htim->Instance->SMCR |= InputTrigger;
;;;1920     }
;;;1921   
;;;1922     /* Select the Capture Compare preload feature */
;;;1923     htim->Instance->CR2 |= TIM_CR2_CCPC;
;;;1924     /* Select the Commutation event source */
;;;1925     htim->Instance->CR2 &= ~TIM_CR2_CCUS;
;;;1926     htim->Instance->CR2 |= CommutationSource;
;;;1927   
;;;1928     /* Enable the Commutation DMA Request */
;;;1929     /* Set the DMA Commutation Callback */
;;;1930     htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
;;;1931     htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt;
;;;1932     /* Set the DMA error callback */
;;;1933     htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError;
;;;1934   
;;;1935     /* Disable Commutation Interrupt */
;;;1936     __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
;;;1937   
;;;1938     /* Enable the Commutation DMA Request */
;;;1939     __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM);
;;;1940   
;;;1941     __HAL_UNLOCK(htim);
;;;1942   
;;;1943     return HAL_OK;
;;;1944   }
000010  bd10              POP      {r4,pc}
                  |L6.18|
000012  2001              MOVS     r0,#1                 ;1912
000014  f883003c          STRB     r0,[r3,#0x3c]         ;1912
000018  bf00              NOP                            ;1912
00001a  b129              CBZ      r1,|L6.40|
00001c  2910              CMP      r1,#0x10              ;1914
00001e  d003              BEQ      |L6.40|
000020  2920              CMP      r1,#0x20              ;1915
000022  d001              BEQ      |L6.40|
000024  2930              CMP      r1,#0x30              ;1915
000026  d10a              BNE      |L6.62|
                  |L6.40|
000028  6818              LDR      r0,[r3,#0]            ;1918
00002a  6880              LDR      r0,[r0,#8]            ;1918
00002c  f0200070          BIC      r0,r0,#0x70           ;1918
000030  681c              LDR      r4,[r3,#0]            ;1918
000032  60a0              STR      r0,[r4,#8]            ;1918
000034  6818              LDR      r0,[r3,#0]            ;1919
000036  6880              LDR      r0,[r0,#8]            ;1919
000038  4308              ORRS     r0,r0,r1              ;1919
00003a  681c              LDR      r4,[r3,#0]            ;1919
00003c  60a0              STR      r0,[r4,#8]            ;1919
                  |L6.62|
00003e  6818              LDR      r0,[r3,#0]            ;1923
000040  6840              LDR      r0,[r0,#4]            ;1923
000042  f0400001          ORR      r0,r0,#1              ;1923
000046  681c              LDR      r4,[r3,#0]            ;1923
000048  6060              STR      r0,[r4,#4]            ;1923
00004a  6818              LDR      r0,[r3,#0]            ;1925
00004c  6840              LDR      r0,[r0,#4]            ;1925
00004e  f0200004          BIC      r0,r0,#4              ;1925
000052  681c              LDR      r4,[r3,#0]            ;1925
000054  6060              STR      r0,[r4,#4]            ;1925
000056  6818              LDR      r0,[r3,#0]            ;1926
000058  6840              LDR      r0,[r0,#4]            ;1926
00005a  4310              ORRS     r0,r0,r2              ;1926
00005c  681c              LDR      r4,[r3,#0]            ;1926
00005e  6060              STR      r0,[r4,#4]            ;1926
000060  4c0d              LDR      r4,|L6.152|
000062  6b58              LDR      r0,[r3,#0x34]         ;1930
000064  63c4              STR      r4,[r0,#0x3c]         ;1930
000066  4c0d              LDR      r4,|L6.156|
000068  6b58              LDR      r0,[r3,#0x34]         ;1931
00006a  6404              STR      r4,[r0,#0x40]         ;1931
00006c  4c0c              LDR      r4,|L6.160|
00006e  6b58              LDR      r0,[r3,#0x34]         ;1933
000070  64c4              STR      r4,[r0,#0x4c]         ;1933
000072  6818              LDR      r0,[r3,#0]            ;1936
000074  68c0              LDR      r0,[r0,#0xc]          ;1936
000076  f0200020          BIC      r0,r0,#0x20           ;1936
00007a  681c              LDR      r4,[r3,#0]            ;1936
00007c  60e0              STR      r0,[r4,#0xc]          ;1936
00007e  6818              LDR      r0,[r3,#0]            ;1939
000080  68c0              LDR      r0,[r0,#0xc]          ;1939
000082  f4405000          ORR      r0,r0,#0x2000         ;1939
000086  681c              LDR      r4,[r3,#0]            ;1939
000088  60e0              STR      r0,[r4,#0xc]          ;1939
00008a  bf00              NOP                            ;1941
00008c  2000              MOVS     r0,#0                 ;1941
00008e  f883003c          STRB     r0,[r3,#0x3c]         ;1941
000092  bf00              NOP                            ;1941
000094  bf00              NOP                            ;1943
000096  e7bb              B        |L6.16|
;;;1945   
                          ENDP

                  |L6.152|
                          DCD      TIMEx_DMACommutationCplt
                  |L6.156|
                          DCD      TIMEx_DMACommutationHalfCplt
                  |L6.160|
                          DCD      TIM_DMAError

                          AREA ||i.HAL_TIMEx_ConfigCommutEvent_IT||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_ConfigCommutEvent_IT PROC
;;;1847     */
;;;1848   HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
000000  b510              PUSH     {r4,lr}
;;;1849                                                    uint32_t  CommutationSource)
;;;1850   {
000002  4603              MOV      r3,r0
;;;1851     /* Check the parameters */
;;;1852     assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
;;;1853     assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));
;;;1854   
;;;1855     __HAL_LOCK(htim);
000004  bf00              NOP      
000006  f893003c          LDRB     r0,[r3,#0x3c]
00000a  2801              CMP      r0,#1
00000c  d101              BNE      |L7.18|
00000e  2002              MOVS     r0,#2
                  |L7.16|
;;;1856   
;;;1857     if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
;;;1858         (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
;;;1859     {
;;;1860       /* Select the Input trigger */
;;;1861       htim->Instance->SMCR &= ~TIM_SMCR_TS;
;;;1862       htim->Instance->SMCR |= InputTrigger;
;;;1863     }
;;;1864   
;;;1865     /* Select the Capture Compare preload feature */
;;;1866     htim->Instance->CR2 |= TIM_CR2_CCPC;
;;;1867     /* Select the Commutation event source */
;;;1868     htim->Instance->CR2 &= ~TIM_CR2_CCUS;
;;;1869     htim->Instance->CR2 |= CommutationSource;
;;;1870   
;;;1871     /* Disable Commutation DMA request */
;;;1872     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
;;;1873   
;;;1874     /* Enable the Commutation Interrupt */
;;;1875     __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);
;;;1876   
;;;1877     __HAL_UNLOCK(htim);
;;;1878   
;;;1879     return HAL_OK;
;;;1880   }
000010  bd10              POP      {r4,pc}
                  |L7.18|
000012  2001              MOVS     r0,#1                 ;1855
000014  f883003c          STRB     r0,[r3,#0x3c]         ;1855
000018  bf00              NOP                            ;1855
00001a  b129              CBZ      r1,|L7.40|
00001c  2910              CMP      r1,#0x10              ;1857
00001e  d003              BEQ      |L7.40|
000020  2920              CMP      r1,#0x20              ;1858
000022  d001              BEQ      |L7.40|
000024  2930              CMP      r1,#0x30              ;1858
000026  d10a              BNE      |L7.62|
                  |L7.40|
000028  6818              LDR      r0,[r3,#0]            ;1861
00002a  6880              LDR      r0,[r0,#8]            ;1861
00002c  f0200070          BIC      r0,r0,#0x70           ;1861
000030  681c              LDR      r4,[r3,#0]            ;1861
000032  60a0              STR      r0,[r4,#8]            ;1861
000034  6818              LDR      r0,[r3,#0]            ;1862
000036  6880              LDR      r0,[r0,#8]            ;1862
000038  4308              ORRS     r0,r0,r1              ;1862
00003a  681c              LDR      r4,[r3,#0]            ;1862
00003c  60a0              STR      r0,[r4,#8]            ;1862
                  |L7.62|
00003e  6818              LDR      r0,[r3,#0]            ;1866
000040  6840              LDR      r0,[r0,#4]            ;1866
000042  f0400001          ORR      r0,r0,#1              ;1866
000046  681c              LDR      r4,[r3,#0]            ;1866
000048  6060              STR      r0,[r4,#4]            ;1866
00004a  6818              LDR      r0,[r3,#0]            ;1868
00004c  6840              LDR      r0,[r0,#4]            ;1868
00004e  f0200004          BIC      r0,r0,#4              ;1868
000052  681c              LDR      r4,[r3,#0]            ;1868
000054  6060              STR      r0,[r4,#4]            ;1868
000056  6818              LDR      r0,[r3,#0]            ;1869
000058  6840              LDR      r0,[r0,#4]            ;1869
00005a  4310              ORRS     r0,r0,r2              ;1869
00005c  681c              LDR      r4,[r3,#0]            ;1869
00005e  6060              STR      r0,[r4,#4]            ;1869
000060  6818              LDR      r0,[r3,#0]            ;1872
000062  68c0              LDR      r0,[r0,#0xc]          ;1872
000064  f4205000          BIC      r0,r0,#0x2000         ;1872
000068  681c              LDR      r4,[r3,#0]            ;1872
00006a  60e0              STR      r0,[r4,#0xc]          ;1872
00006c  6818              LDR      r0,[r3,#0]            ;1875
00006e  68c0              LDR      r0,[r0,#0xc]          ;1875
000070  f0400020          ORR      r0,r0,#0x20           ;1875
000074  681c              LDR      r4,[r3,#0]            ;1875
000076  60e0              STR      r0,[r4,#0xc]          ;1875
000078  bf00              NOP                            ;1877
00007a  2000              MOVS     r0,#0                 ;1877
00007c  f883003c          STRB     r0,[r3,#0x3c]         ;1877
000080  bf00              NOP                            ;1877
000082  bf00              NOP                            ;1879
000084  e7c4              B        |L7.16|
;;;1881   
                          ENDP


                          AREA ||i.HAL_TIMEx_GetChannelNState||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_GetChannelNState PROC
;;;2223     */
;;;2224   HAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(const TIM_HandleTypeDef *htim,  uint32_t ChannelN)
000000  4602              MOV      r2,r0
;;;2225   {
;;;2226     HAL_TIM_ChannelStateTypeDef channel_state;
;;;2227   
;;;2228     /* Check the parameters */
;;;2229     assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, ChannelN));
;;;2230   
;;;2231     channel_state = TIM_CHANNEL_N_STATE_GET(htim, ChannelN);
000002  b911              CBNZ     r1,|L8.10|
000004  f8923042          LDRB     r3,[r2,#0x42]
000008  e00b              B        |L8.34|
                  |L8.10|
00000a  2904              CMP      r1,#4
00000c  d102              BNE      |L8.20|
00000e  2343              MOVS     r3,#0x43
000010  5c9b              LDRB     r3,[r3,r2]
000012  e006              B        |L8.34|
                  |L8.20|
000014  2908              CMP      r1,#8
000016  d102              BNE      |L8.30|
000018  2344              MOVS     r3,#0x44
00001a  5c9b              LDRB     r3,[r3,r2]
00001c  e001              B        |L8.34|
                  |L8.30|
00001e  2345              MOVS     r3,#0x45
000020  5c9b              LDRB     r3,[r3,r2]
                  |L8.34|
000022  4618              MOV      r0,r3
;;;2232   
;;;2233     return channel_state;
;;;2234   }
000024  4770              BX       lr
;;;2235   /**
                          ENDP


                          AREA ||i.HAL_TIMEx_HallSensor_DeInit||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_HallSensor_DeInit PROC
;;;239      */
;;;240    HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim)
000000  b510              PUSH     {r4,lr}
;;;241    {
000002  4604              MOV      r4,r0
;;;242      /* Check the parameters */
;;;243      assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;244    
;;;245      htim->State = HAL_TIM_STATE_BUSY;
000004  2002              MOVS     r0,#2
000006  f884003d          STRB     r0,[r4,#0x3d]
;;;246    
;;;247      /* Disable the TIM Peripheral Clock */
;;;248      __HAL_TIM_DISABLE(htim);
00000a  bf00              NOP      
00000c  6820              LDR      r0,[r4,#0]
00000e  6a00              LDR      r0,[r0,#0x20]
000010  f2411111          MOV      r1,#0x1111
000014  4008              ANDS     r0,r0,r1
000016  b950              CBNZ     r0,|L9.46|
000018  6820              LDR      r0,[r4,#0]
00001a  6a00              LDR      r0,[r0,#0x20]
00001c  1089              ASRS     r1,r1,#2
00001e  4008              ANDS     r0,r0,r1
000020  b928              CBNZ     r0,|L9.46|
000022  6820              LDR      r0,[r4,#0]
000024  6800              LDR      r0,[r0,#0]
000026  f0200001          BIC      r0,r0,#1
00002a  6821              LDR      r1,[r4,#0]
00002c  6008              STR      r0,[r1,#0]
                  |L9.46|
00002e  bf00              NOP      
;;;249    
;;;250    #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;251      if (htim->HallSensor_MspDeInitCallback == NULL)
;;;252      {
;;;253        htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit;
;;;254      }
;;;255      /* DeInit the low level hardware */
;;;256      htim->HallSensor_MspDeInitCallback(htim);
;;;257    #else
;;;258      /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
;;;259      HAL_TIMEx_HallSensor_MspDeInit(htim);
000030  4620              MOV      r0,r4
000032  f7fffffe          BL       HAL_TIMEx_HallSensor_MspDeInit
;;;260    #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;261    
;;;262      /* Change the DMA burst operation state */
;;;263      htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
000036  2000              MOVS     r0,#0
000038  f8840046          STRB     r0,[r4,#0x46]
;;;264    
;;;265      /* Change the TIM channels state */
;;;266      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
00003c  f884003e          STRB     r0,[r4,#0x3e]
;;;267      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
000040  2100              MOVS     r1,#0
000042  203f              MOVS     r0,#0x3f
000044  5501              STRB     r1,[r0,r4]
;;;268      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
000046  2000              MOVS     r0,#0
000048  f8840042          STRB     r0,[r4,#0x42]
;;;269      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
00004c  2043              MOVS     r0,#0x43
00004e  5501              STRB     r1,[r0,r4]
;;;270    
;;;271      /* Change TIM state */
;;;272      htim->State = HAL_TIM_STATE_RESET;
000050  2000              MOVS     r0,#0
000052  f884003d          STRB     r0,[r4,#0x3d]
;;;273    
;;;274      /* Release Lock */
;;;275      __HAL_UNLOCK(htim);
000056  bf00              NOP      
000058  f884003c          STRB     r0,[r4,#0x3c]
00005c  bf00              NOP      
;;;276    
;;;277      return HAL_OK;
;;;278    }
00005e  bd10              POP      {r4,pc}
;;;279    
                          ENDP


                          AREA ||i.HAL_TIMEx_HallSensor_GetState||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_HallSensor_GetState PROC
;;;2208     */
;;;2209   HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(const TIM_HandleTypeDef *htim)
000000  4601              MOV      r1,r0
;;;2210   {
;;;2211     return htim->State;
000002  f891003d          LDRB     r0,[r1,#0x3d]
;;;2212   }
000006  4770              BX       lr
;;;2213   
                          ENDP


                          AREA ||i.HAL_TIMEx_HallSensor_Init||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_HallSensor_Init PROC
;;;137      */
;;;138    HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
000000  b530              PUSH     {r4,r5,lr}
;;;139    {
000002  b087              SUB      sp,sp,#0x1c
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
;;;140      TIM_OC_InitTypeDef OC_Config;
;;;141    
;;;142      /* Check the TIM handle allocation */
;;;143      if (htim == NULL)
000008  b914              CBNZ     r4,|L11.16|
;;;144      {
;;;145        return HAL_ERROR;
00000a  2001              MOVS     r0,#1
                  |L11.12|
;;;146      }
;;;147    
;;;148      /* Check the parameters */
;;;149      assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
;;;150      assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
;;;151      assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
;;;152      assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
;;;153      assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
;;;154      assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
;;;155      assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
;;;156      assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
;;;157    
;;;158      if (htim->State == HAL_TIM_STATE_RESET)
;;;159      {
;;;160        /* Allocate lock resource and initialize it */
;;;161        htim->Lock = HAL_UNLOCKED;
;;;162    
;;;163    #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;164        /* Reset interrupt callbacks to legacy week callbacks */
;;;165        TIM_ResetCallback(htim);
;;;166    
;;;167        if (htim->HallSensor_MspInitCallback == NULL)
;;;168        {
;;;169          htim->HallSensor_MspInitCallback = HAL_TIMEx_HallSensor_MspInit;
;;;170        }
;;;171        /* Init the low level hardware : GPIO, CLOCK, NVIC */
;;;172        htim->HallSensor_MspInitCallback(htim);
;;;173    #else
;;;174        /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
;;;175        HAL_TIMEx_HallSensor_MspInit(htim);
;;;176    #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;177      }
;;;178    
;;;179      /* Set the TIM state */
;;;180      htim->State = HAL_TIM_STATE_BUSY;
;;;181    
;;;182      /* Configure the Time base in the Encoder Mode */
;;;183      TIM_Base_SetConfig(htim->Instance, &htim->Init);
;;;184    
;;;185      /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
;;;186      TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
;;;187    
;;;188      /* Reset the IC1PSC Bits */
;;;189      htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
;;;190      /* Set the IC1PSC value */
;;;191      htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
;;;192    
;;;193      /* Enable the Hall sensor interface (XOR function of the three inputs) */
;;;194      htim->Instance->CR2 |= TIM_CR2_TI1S;
;;;195    
;;;196      /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
;;;197      htim->Instance->SMCR &= ~TIM_SMCR_TS;
;;;198      htim->Instance->SMCR |= TIM_TS_TI1F_ED;
;;;199    
;;;200      /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
;;;201      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
;;;202      htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
;;;203    
;;;204      /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
;;;205      OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
;;;206      OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
;;;207      OC_Config.OCMode = TIM_OCMODE_PWM2;
;;;208      OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
;;;209      OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
;;;210      OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
;;;211      OC_Config.Pulse = sConfig->Commutation_Delay;
;;;212    
;;;213      TIM_OC2_SetConfig(htim->Instance, &OC_Config);
;;;214    
;;;215      /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
;;;216        register to 101 */
;;;217      htim->Instance->CR2 &= ~TIM_CR2_MMS;
;;;218      htim->Instance->CR2 |= TIM_TRGO_OC2REF;
;;;219    
;;;220      /* Initialize the DMA burst operation state */
;;;221      htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
;;;222    
;;;223      /* Initialize the TIM channels state */
;;;224      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
;;;225      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
;;;226      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
;;;227      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
;;;228    
;;;229      /* Initialize the TIM state*/
;;;230      htim->State = HAL_TIM_STATE_READY;
;;;231    
;;;232      return HAL_OK;
;;;233    }
00000c  b007              ADD      sp,sp,#0x1c
00000e  bd30              POP      {r4,r5,pc}
                  |L11.16|
000010  f894003d          LDRB     r0,[r4,#0x3d]         ;158
000014  b928              CBNZ     r0,|L11.34|
000016  2000              MOVS     r0,#0                 ;161
000018  f884003c          STRB     r0,[r4,#0x3c]         ;161
00001c  4620              MOV      r0,r4                 ;175
00001e  f7fffffe          BL       HAL_TIMEx_HallSensor_MspInit
                  |L11.34|
000022  2002              MOVS     r0,#2                 ;180
000024  f884003d          STRB     r0,[r4,#0x3d]         ;180
000028  1d21              ADDS     r1,r4,#4              ;183
00002a  6820              LDR      r0,[r4,#0]            ;183
00002c  f7fffffe          BL       TIM_Base_SetConfig
000030  68ab              LDR      r3,[r5,#8]            ;186
000032  6829              LDR      r1,[r5,#0]            ;186
000034  2203              MOVS     r2,#3                 ;186
000036  6820              LDR      r0,[r4,#0]            ;186
000038  f7fffffe          BL       TIM_TI1_SetConfig
00003c  6820              LDR      r0,[r4,#0]            ;189
00003e  6980              LDR      r0,[r0,#0x18]         ;189
000040  f020000c          BIC      r0,r0,#0xc            ;189
000044  6821              LDR      r1,[r4,#0]            ;189
000046  6188              STR      r0,[r1,#0x18]         ;189
000048  6820              LDR      r0,[r4,#0]            ;191
00004a  6980              LDR      r0,[r0,#0x18]         ;191
00004c  6869              LDR      r1,[r5,#4]            ;191
00004e  4308              ORRS     r0,r0,r1              ;191
000050  6821              LDR      r1,[r4,#0]            ;191
000052  6188              STR      r0,[r1,#0x18]         ;191
000054  6820              LDR      r0,[r4,#0]            ;194
000056  6840              LDR      r0,[r0,#4]            ;194
000058  f0400080          ORR      r0,r0,#0x80           ;194
00005c  6821              LDR      r1,[r4,#0]            ;194
00005e  6048              STR      r0,[r1,#4]            ;194
000060  6820              LDR      r0,[r4,#0]            ;197
000062  6880              LDR      r0,[r0,#8]            ;197
000064  f0200070          BIC      r0,r0,#0x70           ;197
000068  6821              LDR      r1,[r4,#0]            ;197
00006a  6088              STR      r0,[r1,#8]            ;197
00006c  6820              LDR      r0,[r4,#0]            ;198
00006e  6880              LDR      r0,[r0,#8]            ;198
000070  f0400040          ORR      r0,r0,#0x40           ;198
000074  6821              LDR      r1,[r4,#0]            ;198
000076  6088              STR      r0,[r1,#8]            ;198
000078  6820              LDR      r0,[r4,#0]            ;201
00007a  6880              LDR      r0,[r0,#8]            ;201
00007c  f0200007          BIC      r0,r0,#7              ;201
000080  6821              LDR      r1,[r4,#0]            ;201
000082  6088              STR      r0,[r1,#8]            ;201
000084  6820              LDR      r0,[r4,#0]            ;202
000086  6880              LDR      r0,[r0,#8]            ;202
000088  f0400004          ORR      r0,r0,#4              ;202
00008c  6821              LDR      r1,[r4,#0]            ;202
00008e  6088              STR      r0,[r1,#8]            ;202
000090  2000              MOVS     r0,#0                 ;205
000092  9004              STR      r0,[sp,#0x10]         ;205
000094  9005              STR      r0,[sp,#0x14]         ;206
000096  2070              MOVS     r0,#0x70              ;207
000098  9000              STR      r0,[sp,#0]            ;207
00009a  2000              MOVS     r0,#0                 ;208
00009c  9006              STR      r0,[sp,#0x18]         ;208
00009e  9003              STR      r0,[sp,#0xc]          ;209
0000a0  9002              STR      r0,[sp,#8]            ;210
0000a2  68e8              LDR      r0,[r5,#0xc]          ;211
0000a4  9001              STR      r0,[sp,#4]            ;211
0000a6  4669              MOV      r1,sp                 ;213
0000a8  6820              LDR      r0,[r4,#0]            ;213
0000aa  f7fffffe          BL       TIM_OC2_SetConfig
0000ae  6820              LDR      r0,[r4,#0]            ;217
0000b0  6840              LDR      r0,[r0,#4]            ;217
0000b2  f0200070          BIC      r0,r0,#0x70           ;217
0000b6  6821              LDR      r1,[r4,#0]            ;217
0000b8  6048              STR      r0,[r1,#4]            ;217
0000ba  6820              LDR      r0,[r4,#0]            ;218
0000bc  6840              LDR      r0,[r0,#4]            ;218
0000be  f0400050          ORR      r0,r0,#0x50           ;218
0000c2  6821              LDR      r1,[r4,#0]            ;218
0000c4  6048              STR      r0,[r1,#4]            ;218
0000c6  2001              MOVS     r0,#1                 ;221
0000c8  f8840046          STRB     r0,[r4,#0x46]         ;221
0000cc  f884003e          STRB     r0,[r4,#0x3e]         ;224
0000d0  2101              MOVS     r1,#1                 ;225
0000d2  203f              MOVS     r0,#0x3f              ;225
0000d4  5501              STRB     r1,[r0,r4]            ;225
0000d6  2001              MOVS     r0,#1                 ;226
0000d8  f8840042          STRB     r0,[r4,#0x42]         ;226
0000dc  2043              MOVS     r0,#0x43              ;227
0000de  5501              STRB     r1,[r0,r4]            ;227
0000e0  2001              MOVS     r0,#1                 ;230
0000e2  f884003d          STRB     r0,[r4,#0x3d]         ;230
0000e6  2000              MOVS     r0,#0                 ;232
0000e8  e790              B        |L11.12|
;;;234    
                          ENDP


                          AREA ||i.HAL_TIMEx_HallSensor_MspDeInit||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_HallSensor_MspDeInit PROC
;;;299      */
;;;300    __weak void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;301    {
;;;302      /* Prevent unused argument(s) compilation warning */
;;;303      UNUSED(htim);
;;;304    
;;;305      /* NOTE : This function should not be modified, when the callback is needed,
;;;306                the HAL_TIMEx_HallSensor_MspDeInit could be implemented in the user file
;;;307       */
;;;308    }
;;;309    
                          ENDP


                          AREA ||i.HAL_TIMEx_HallSensor_MspInit||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_HallSensor_MspInit PROC
;;;284      */
;;;285    __weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;286    {
;;;287      /* Prevent unused argument(s) compilation warning */
;;;288      UNUSED(htim);
;;;289    
;;;290      /* NOTE : This function should not be modified, when the callback is needed,
;;;291                the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
;;;292       */
;;;293    }
;;;294    
                          ENDP


                          AREA ||i.HAL_TIMEx_HallSensor_Start||, CODE, READONLY, ALIGN=2

                  HAL_TIMEx_HallSensor_Start PROC
;;;314      */
;;;315    HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim)
000000  e92d47f0          PUSH     {r4-r10,lr}
;;;316    {
000004  4604              MOV      r4,r0
;;;317      uint32_t tmpsmcr;
;;;318      HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
000006  f894603e          LDRB     r6,[r4,#0x3e]
;;;319      HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
00000a  203f              MOVS     r0,#0x3f
00000c  5d07              LDRB     r7,[r0,r4]
;;;320      HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
00000e  f8948042          LDRB     r8,[r4,#0x42]
;;;321      HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
000012  2043              MOVS     r0,#0x43
000014  f8109004          LDRB     r9,[r0,r4]
;;;322    
;;;323      /* Check the parameters */
;;;324      assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
;;;325    
;;;326      /* Check the TIM channels state */
;;;327      if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
000018  2e01              CMP      r6,#1
00001a  d107              BNE      |L14.44|
;;;328          || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
00001c  2f01              CMP      r7,#1
00001e  d105              BNE      |L14.44|
;;;329          || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
000020  f1b80f01          CMP      r8,#1
000024  d102              BNE      |L14.44|
;;;330          || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
000026  f1b90f01          CMP      r9,#1
00002a  d002              BEQ      |L14.50|
                  |L14.44|
;;;331      {
;;;332        return HAL_ERROR;
00002c  2001              MOVS     r0,#1
                  |L14.46|
;;;333      }
;;;334    
;;;335      /* Set the TIM channels state */
;;;336      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;337      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;338      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;339      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;340    
;;;341      /* Enable the Input Capture channel 1
;;;342      (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
;;;343      TIM_CHANNEL_2 and TIM_CHANNEL_3) */
;;;344      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
;;;345    
;;;346      /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;347      if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;348      {
;;;349        tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;350        if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;351        {
;;;352          __HAL_TIM_ENABLE(htim);
;;;353        }
;;;354      }
;;;355      else
;;;356      {
;;;357        __HAL_TIM_ENABLE(htim);
;;;358      }
;;;359    
;;;360      /* Return function status */
;;;361      return HAL_OK;
;;;362    }
00002e  e8bd87f0          POP      {r4-r10,pc}
                  |L14.50|
000032  2002              MOVS     r0,#2                 ;336
000034  f884003e          STRB     r0,[r4,#0x3e]         ;336
000038  2102              MOVS     r1,#2                 ;337
00003a  203f              MOVS     r0,#0x3f              ;337
00003c  5501              STRB     r1,[r0,r4]            ;337
00003e  2002              MOVS     r0,#2                 ;338
000040  f8840042          STRB     r0,[r4,#0x42]         ;338
000044  2043              MOVS     r0,#0x43              ;339
000046  5501              STRB     r1,[r0,r4]            ;339
000048  2201              MOVS     r2,#1                 ;344
00004a  2100              MOVS     r1,#0                 ;344
00004c  6820              LDR      r0,[r4,#0]            ;344
00004e  f7fffffe          BL       TIM_CCxChannelCmd
000052  4916              LDR      r1,|L14.172|
000054  6820              LDR      r0,[r4,#0]            ;347
000056  4288              CMP      r0,r1                 ;347
000058  d013              BEQ      |L14.130|
00005a  6820              LDR      r0,[r4,#0]            ;347
00005c  f1b04f80          CMP      r0,#0x40000000        ;347
000060  d00f              BEQ      |L14.130|
000062  4913              LDR      r1,|L14.176|
000064  6820              LDR      r0,[r4,#0]            ;347
000066  4288              CMP      r0,r1                 ;347
000068  d00b              BEQ      |L14.130|
00006a  4912              LDR      r1,|L14.180|
00006c  6820              LDR      r0,[r4,#0]            ;347
00006e  4288              CMP      r0,r1                 ;347
000070  d007              BEQ      |L14.130|
000072  4911              LDR      r1,|L14.184|
000074  6820              LDR      r0,[r4,#0]            ;347
000076  4288              CMP      r0,r1                 ;347
000078  d003              BEQ      |L14.130|
00007a  4910              LDR      r1,|L14.188|
00007c  6820              LDR      r0,[r4,#0]            ;347
00007e  4288              CMP      r0,r1                 ;347
000080  d10c              BNE      |L14.156|
                  |L14.130|
000082  6820              LDR      r0,[r4,#0]            ;349
000084  6880              LDR      r0,[r0,#8]            ;349
000086  f0000507          AND      r5,r0,#7              ;349
00008a  2d06              CMP      r5,#6                 ;350
00008c  d00c              BEQ      |L14.168|
00008e  6820              LDR      r0,[r4,#0]            ;352
000090  6800              LDR      r0,[r0,#0]            ;352
000092  f0400001          ORR      r0,r0,#1              ;352
000096  6821              LDR      r1,[r4,#0]            ;352
000098  6008              STR      r0,[r1,#0]            ;352
00009a  e005              B        |L14.168|
                  |L14.156|
00009c  6820              LDR      r0,[r4,#0]            ;357
00009e  6800              LDR      r0,[r0,#0]            ;357
0000a0  f0400001          ORR      r0,r0,#1              ;357
0000a4  6821              LDR      r1,[r4,#0]            ;357
0000a6  6008              STR      r0,[r1,#0]            ;357
                  |L14.168|
0000a8  2000              MOVS     r0,#0                 ;361
0000aa  e7c0              B        |L14.46|
;;;363    
                          ENDP

                  |L14.172|
                          DCD      0x40010000
                  |L14.176|
                          DCD      0x40000400
                  |L14.180|
                          DCD      0x40000800
                  |L14.184|
                          DCD      0x40000c00
                  |L14.188|
                          DCD      0x40014000

                          AREA ||i.HAL_TIMEx_HallSensor_Start_DMA||, CODE, READONLY, ALIGN=2

                  HAL_TIMEx_HallSensor_Start_DMA PROC
;;;486      */
;;;487    HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)
000000  e92d47f0          PUSH     {r4-r10,lr}
;;;488    {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
000008  4616              MOV      r6,r2
;;;489      uint32_t tmpsmcr;
;;;490      HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
00000a  f894803e          LDRB     r8,[r4,#0x3e]
;;;491      HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
00000e  f8949042          LDRB     r9,[r4,#0x42]
;;;492    
;;;493      /* Check the parameters */
;;;494      assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
;;;495    
;;;496      /* Set the TIM channel state */
;;;497      if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
000012  f1b80f02          CMP      r8,#2
000016  d002              BEQ      |L15.30|
;;;498          || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
000018  f1b90f02          CMP      r9,#2
00001c  d102              BNE      |L15.36|
                  |L15.30|
;;;499      {
;;;500        return HAL_BUSY;
00001e  2002              MOVS     r0,#2
                  |L15.32|
;;;501      }
;;;502      else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
;;;503               && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
;;;504      {
;;;505        if ((pData == NULL) || (Length == 0U))
;;;506        {
;;;507          return HAL_ERROR;
;;;508        }
;;;509        else
;;;510        {
;;;511          TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;512          TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;513        }
;;;514      }
;;;515      else
;;;516      {
;;;517        return HAL_ERROR;
;;;518      }
;;;519    
;;;520      /* Enable the Input Capture channel 1
;;;521      (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
;;;522      TIM_CHANNEL_2 and TIM_CHANNEL_3) */
;;;523      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
;;;524    
;;;525      /* Set the DMA Input Capture 1 Callbacks */
;;;526      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
;;;527      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
;;;528      /* Set the DMA error callback */
;;;529      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
;;;530    
;;;531      /* Enable the DMA stream for Capture 1*/
;;;532      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
;;;533      {
;;;534        /* Return error status */
;;;535        return HAL_ERROR;
;;;536      }
;;;537      /* Enable the capture compare 1 Interrupt */
;;;538      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
;;;539    
;;;540      /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;541      if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;542      {
;;;543        tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;544        if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;545        {
;;;546          __HAL_TIM_ENABLE(htim);
;;;547        }
;;;548      }
;;;549      else
;;;550      {
;;;551        __HAL_TIM_ENABLE(htim);
;;;552      }
;;;553    
;;;554      /* Return function status */
;;;555      return HAL_OK;
;;;556    }
000020  e8bd87f0          POP      {r4-r10,pc}
                  |L15.36|
000024  f1b80f01          CMP      r8,#1                 ;502
000028  d10c              BNE      |L15.68|
00002a  f1b90f01          CMP      r9,#1                 ;503
00002e  d109              BNE      |L15.68|
000030  b105              CBZ      r5,|L15.52|
000032  b90e              CBNZ     r6,|L15.56|
                  |L15.52|
000034  2001              MOVS     r0,#1                 ;507
000036  e7f3              B        |L15.32|
                  |L15.56|
000038  2002              MOVS     r0,#2                 ;511
00003a  f884003e          STRB     r0,[r4,#0x3e]         ;511
00003e  f8840042          STRB     r0,[r4,#0x42]         ;512
000042  e001              B        |L15.72|
                  |L15.68|
000044  2001              MOVS     r0,#1                 ;517
000046  e7eb              B        |L15.32|
                  |L15.72|
000048  2201              MOVS     r2,#1                 ;523
00004a  2100              MOVS     r1,#0                 ;523
00004c  6820              LDR      r0,[r4,#0]            ;523
00004e  f7fffffe          BL       TIM_CCxChannelCmd
000052  4923              LDR      r1,|L15.224|
000054  6a60              LDR      r0,[r4,#0x24]         ;526
000056  63c1              STR      r1,[r0,#0x3c]         ;526
000058  4922              LDR      r1,|L15.228|
00005a  6a60              LDR      r0,[r4,#0x24]         ;527
00005c  6401              STR      r1,[r0,#0x40]         ;527
00005e  4922              LDR      r1,|L15.232|
000060  6a60              LDR      r0,[r4,#0x24]         ;529
000062  64c1              STR      r1,[r0,#0x4c]         ;529
000064  6822              LDR      r2,[r4,#0]            ;532
000066  f1020134          ADD      r1,r2,#0x34           ;532
00006a  4633              MOV      r3,r6                 ;532
00006c  462a              MOV      r2,r5                 ;532
00006e  6a60              LDR      r0,[r4,#0x24]         ;532
000070  f7fffffe          BL       HAL_DMA_Start_IT
000074  b108              CBZ      r0,|L15.122|
000076  2001              MOVS     r0,#1                 ;535
000078  e7d2              B        |L15.32|
                  |L15.122|
00007a  6820              LDR      r0,[r4,#0]            ;538
00007c  68c0              LDR      r0,[r0,#0xc]          ;538
00007e  f4407000          ORR      r0,r0,#0x200          ;538
000082  6821              LDR      r1,[r4,#0]            ;538
000084  60c8              STR      r0,[r1,#0xc]          ;538
000086  4919              LDR      r1,|L15.236|
000088  6820              LDR      r0,[r4,#0]            ;541
00008a  4288              CMP      r0,r1                 ;541
00008c  d013              BEQ      |L15.182|
00008e  6820              LDR      r0,[r4,#0]            ;541
000090  f1b04f80          CMP      r0,#0x40000000        ;541
000094  d00f              BEQ      |L15.182|
000096  4916              LDR      r1,|L15.240|
000098  6820              LDR      r0,[r4,#0]            ;541
00009a  4288              CMP      r0,r1                 ;541
00009c  d00b              BEQ      |L15.182|
00009e  4915              LDR      r1,|L15.244|
0000a0  6820              LDR      r0,[r4,#0]            ;541
0000a2  4288              CMP      r0,r1                 ;541
0000a4  d007              BEQ      |L15.182|
0000a6  4914              LDR      r1,|L15.248|
0000a8  6820              LDR      r0,[r4,#0]            ;541
0000aa  4288              CMP      r0,r1                 ;541
0000ac  d003              BEQ      |L15.182|
0000ae  4913              LDR      r1,|L15.252|
0000b0  6820              LDR      r0,[r4,#0]            ;541
0000b2  4288              CMP      r0,r1                 ;541
0000b4  d10c              BNE      |L15.208|
                  |L15.182|
0000b6  6820              LDR      r0,[r4,#0]            ;543
0000b8  6880              LDR      r0,[r0,#8]            ;543
0000ba  f0000707          AND      r7,r0,#7              ;543
0000be  2f06              CMP      r7,#6                 ;544
0000c0  d00c              BEQ      |L15.220|
0000c2  6820              LDR      r0,[r4,#0]            ;546
0000c4  6800              LDR      r0,[r0,#0]            ;546
0000c6  f0400001          ORR      r0,r0,#1              ;546
0000ca  6821              LDR      r1,[r4,#0]            ;546
0000cc  6008              STR      r0,[r1,#0]            ;546
0000ce  e005              B        |L15.220|
                  |L15.208|
0000d0  6820              LDR      r0,[r4,#0]            ;551
0000d2  6800              LDR      r0,[r0,#0]            ;551
0000d4  f0400001          ORR      r0,r0,#1              ;551
0000d8  6821              LDR      r1,[r4,#0]            ;551
0000da  6008              STR      r0,[r1,#0]            ;551
                  |L15.220|
0000dc  2000              MOVS     r0,#0                 ;555
0000de  e79f              B        |L15.32|
;;;557    
                          ENDP

                  |L15.224|
                          DCD      TIM_DMACaptureCplt
                  |L15.228|
                          DCD      TIM_DMACaptureHalfCplt
                  |L15.232|
                          DCD      TIM_DMAError
                  |L15.236|
                          DCD      0x40010000
                  |L15.240|
                          DCD      0x40000400
                  |L15.244|
                          DCD      0x40000800
                  |L15.248|
                          DCD      0x40000c00
                  |L15.252|
                          DCD      0x40014000

                          AREA ||i.HAL_TIMEx_HallSensor_Start_IT||, CODE, READONLY, ALIGN=2

                  HAL_TIMEx_HallSensor_Start_IT PROC
;;;396      */
;;;397    HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)
000000  e92d47f0          PUSH     {r4-r10,lr}
;;;398    {
000004  4604              MOV      r4,r0
;;;399      uint32_t tmpsmcr;
;;;400      HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
000006  f894603e          LDRB     r6,[r4,#0x3e]
;;;401      HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
00000a  203f              MOVS     r0,#0x3f
00000c  5d07              LDRB     r7,[r0,r4]
;;;402      HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
00000e  f8948042          LDRB     r8,[r4,#0x42]
;;;403      HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
000012  2043              MOVS     r0,#0x43
000014  f8109004          LDRB     r9,[r0,r4]
;;;404    
;;;405      /* Check the parameters */
;;;406      assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
;;;407    
;;;408      /* Check the TIM channels state */
;;;409      if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
000018  2e01              CMP      r6,#1
00001a  d107              BNE      |L16.44|
;;;410          || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
00001c  2f01              CMP      r7,#1
00001e  d105              BNE      |L16.44|
;;;411          || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
000020  f1b80f01          CMP      r8,#1
000024  d102              BNE      |L16.44|
;;;412          || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
000026  f1b90f01          CMP      r9,#1
00002a  d002              BEQ      |L16.50|
                  |L16.44|
;;;413      {
;;;414        return HAL_ERROR;
00002c  2001              MOVS     r0,#1
                  |L16.46|
;;;415      }
;;;416    
;;;417      /* Set the TIM channels state */
;;;418      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;419      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;420      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;421      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;422    
;;;423      /* Enable the capture compare Interrupts 1 event */
;;;424      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
;;;425    
;;;426      /* Enable the Input Capture channel 1
;;;427      (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
;;;428      TIM_CHANNEL_2 and TIM_CHANNEL_3) */
;;;429      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
;;;430    
;;;431      /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;432      if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;433      {
;;;434        tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;435        if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;436        {
;;;437          __HAL_TIM_ENABLE(htim);
;;;438        }
;;;439      }
;;;440      else
;;;441      {
;;;442        __HAL_TIM_ENABLE(htim);
;;;443      }
;;;444    
;;;445      /* Return function status */
;;;446      return HAL_OK;
;;;447    }
00002e  e8bd87f0          POP      {r4-r10,pc}
                  |L16.50|
000032  2002              MOVS     r0,#2                 ;418
000034  f884003e          STRB     r0,[r4,#0x3e]         ;418
000038  2102              MOVS     r1,#2                 ;419
00003a  203f              MOVS     r0,#0x3f              ;419
00003c  5501              STRB     r1,[r0,r4]            ;419
00003e  2002              MOVS     r0,#2                 ;420
000040  f8840042          STRB     r0,[r4,#0x42]         ;420
000044  2043              MOVS     r0,#0x43              ;421
000046  5501              STRB     r1,[r0,r4]            ;421
000048  6820              LDR      r0,[r4,#0]            ;424
00004a  68c0              LDR      r0,[r0,#0xc]          ;424
00004c  f0400002          ORR      r0,r0,#2              ;424
000050  6821              LDR      r1,[r4,#0]            ;424
000052  60c8              STR      r0,[r1,#0xc]          ;424
000054  2201              MOVS     r2,#1                 ;429
000056  2100              MOVS     r1,#0                 ;429
000058  6820              LDR      r0,[r4,#0]            ;429
00005a  f7fffffe          BL       TIM_CCxChannelCmd
00005e  4916              LDR      r1,|L16.184|
000060  6820              LDR      r0,[r4,#0]            ;432
000062  4288              CMP      r0,r1                 ;432
000064  d013              BEQ      |L16.142|
000066  6820              LDR      r0,[r4,#0]            ;432
000068  f1b04f80          CMP      r0,#0x40000000        ;432
00006c  d00f              BEQ      |L16.142|
00006e  4913              LDR      r1,|L16.188|
000070  6820              LDR      r0,[r4,#0]            ;432
000072  4288              CMP      r0,r1                 ;432
000074  d00b              BEQ      |L16.142|
000076  4912              LDR      r1,|L16.192|
000078  6820              LDR      r0,[r4,#0]            ;432
00007a  4288              CMP      r0,r1                 ;432
00007c  d007              BEQ      |L16.142|
00007e  4911              LDR      r1,|L16.196|
000080  6820              LDR      r0,[r4,#0]            ;432
000082  4288              CMP      r0,r1                 ;432
000084  d003              BEQ      |L16.142|
000086  4910              LDR      r1,|L16.200|
000088  6820              LDR      r0,[r4,#0]            ;432
00008a  4288              CMP      r0,r1                 ;432
00008c  d10c              BNE      |L16.168|
                  |L16.142|
00008e  6820              LDR      r0,[r4,#0]            ;434
000090  6880              LDR      r0,[r0,#8]            ;434
000092  f0000507          AND      r5,r0,#7              ;434
000096  2d06              CMP      r5,#6                 ;435
000098  d00c              BEQ      |L16.180|
00009a  6820              LDR      r0,[r4,#0]            ;437
00009c  6800              LDR      r0,[r0,#0]            ;437
00009e  f0400001          ORR      r0,r0,#1              ;437
0000a2  6821              LDR      r1,[r4,#0]            ;437
0000a4  6008              STR      r0,[r1,#0]            ;437
0000a6  e005              B        |L16.180|
                  |L16.168|
0000a8  6820              LDR      r0,[r4,#0]            ;442
0000aa  6800              LDR      r0,[r0,#0]            ;442
0000ac  f0400001          ORR      r0,r0,#1              ;442
0000b0  6821              LDR      r1,[r4,#0]            ;442
0000b2  6008              STR      r0,[r1,#0]            ;442
                  |L16.180|
0000b4  2000              MOVS     r0,#0                 ;446
0000b6  e7ba              B        |L16.46|
;;;448    
                          ENDP

                  |L16.184|
                          DCD      0x40010000
                  |L16.188|
                          DCD      0x40000400
                  |L16.192|
                          DCD      0x40000800
                  |L16.196|
                          DCD      0x40000c00
                  |L16.200|
                          DCD      0x40014000

                          AREA ||i.HAL_TIMEx_HallSensor_Stop||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_HallSensor_Stop PROC
;;;368      */
;;;369    HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim)
000000  b510              PUSH     {r4,lr}
;;;370    {
000002  4604              MOV      r4,r0
;;;371      /* Check the parameters */
;;;372      assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
;;;373    
;;;374      /* Disable the Input Capture channels 1, 2 and 3
;;;375      (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
;;;376      TIM_CHANNEL_2 and TIM_CHANNEL_3) */
;;;377      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
000004  2200              MOVS     r2,#0
000006  4611              MOV      r1,r2
000008  6820              LDR      r0,[r4,#0]
00000a  f7fffffe          BL       TIM_CCxChannelCmd
;;;378    
;;;379      /* Disable the Peripheral */
;;;380      __HAL_TIM_DISABLE(htim);
00000e  bf00              NOP      
000010  6820              LDR      r0,[r4,#0]
000012  6a00              LDR      r0,[r0,#0x20]
000014  f2411111          MOV      r1,#0x1111
000018  4008              ANDS     r0,r0,r1
00001a  b950              CBNZ     r0,|L17.50|
00001c  6820              LDR      r0,[r4,#0]
00001e  6a00              LDR      r0,[r0,#0x20]
000020  1089              ASRS     r1,r1,#2
000022  4008              ANDS     r0,r0,r1
000024  b928              CBNZ     r0,|L17.50|
000026  6820              LDR      r0,[r4,#0]
000028  6800              LDR      r0,[r0,#0]
00002a  f0200001          BIC      r0,r0,#1
00002e  6821              LDR      r1,[r4,#0]
000030  6008              STR      r0,[r1,#0]
                  |L17.50|
000032  bf00              NOP      
;;;381    
;;;382      /* Set the TIM channels state */
;;;383      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
000034  2001              MOVS     r0,#1
000036  f884003e          STRB     r0,[r4,#0x3e]
;;;384      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
00003a  2101              MOVS     r1,#1
00003c  203f              MOVS     r0,#0x3f
00003e  5501              STRB     r1,[r0,r4]
;;;385      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
000040  2001              MOVS     r0,#1
000042  f8840042          STRB     r0,[r4,#0x42]
;;;386      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
000046  2043              MOVS     r0,#0x43
000048  5501              STRB     r1,[r0,r4]
;;;387    
;;;388      /* Return function status */
;;;389      return HAL_OK;
00004a  2000              MOVS     r0,#0
;;;390    }
00004c  bd10              POP      {r4,pc}
;;;391    
                          ENDP


                          AREA ||i.HAL_TIMEx_HallSensor_Stop_DMA||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_HallSensor_Stop_DMA PROC
;;;562      */
;;;563    HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim)
000000  b510              PUSH     {r4,lr}
;;;564    {
000002  4604              MOV      r4,r0
;;;565      /* Check the parameters */
;;;566      assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
;;;567    
;;;568      /* Disable the Input Capture channel 1
;;;569      (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
;;;570      TIM_CHANNEL_2 and TIM_CHANNEL_3) */
;;;571      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
000004  2200              MOVS     r2,#0
000006  4611              MOV      r1,r2
000008  6820              LDR      r0,[r4,#0]
00000a  f7fffffe          BL       TIM_CCxChannelCmd
;;;572    
;;;573    
;;;574      /* Disable the capture compare Interrupts 1 event */
;;;575      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
00000e  6820              LDR      r0,[r4,#0]
000010  68c0              LDR      r0,[r0,#0xc]
000012  f4207000          BIC      r0,r0,#0x200
000016  6821              LDR      r1,[r4,#0]
000018  60c8              STR      r0,[r1,#0xc]
;;;576    
;;;577      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
00001a  6a60              LDR      r0,[r4,#0x24]
00001c  f7fffffe          BL       HAL_DMA_Abort_IT
;;;578    
;;;579      /* Disable the Peripheral */
;;;580      __HAL_TIM_DISABLE(htim);
000020  bf00              NOP      
000022  6820              LDR      r0,[r4,#0]
000024  6a00              LDR      r0,[r0,#0x20]
000026  f2411111          MOV      r1,#0x1111
00002a  4008              ANDS     r0,r0,r1
00002c  b950              CBNZ     r0,|L18.68|
00002e  6820              LDR      r0,[r4,#0]
000030  6a00              LDR      r0,[r0,#0x20]
000032  1089              ASRS     r1,r1,#2
000034  4008              ANDS     r0,r0,r1
000036  b928              CBNZ     r0,|L18.68|
000038  6820              LDR      r0,[r4,#0]
00003a  6800              LDR      r0,[r0,#0]
00003c  f0200001          BIC      r0,r0,#1
000040  6821              LDR      r1,[r4,#0]
000042  6008              STR      r0,[r1,#0]
                  |L18.68|
000044  bf00              NOP      
;;;581    
;;;582      /* Set the TIM channel state */
;;;583      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
000046  2001              MOVS     r0,#1
000048  f884003e          STRB     r0,[r4,#0x3e]
;;;584      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
00004c  f8840042          STRB     r0,[r4,#0x42]
;;;585    
;;;586      /* Return function status */
;;;587      return HAL_OK;
000050  2000              MOVS     r0,#0
;;;588    }
000052  bd10              POP      {r4,pc}
;;;589    
                          ENDP


                          AREA ||i.HAL_TIMEx_HallSensor_Stop_IT||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_HallSensor_Stop_IT PROC
;;;453      */
;;;454    HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim)
000000  b510              PUSH     {r4,lr}
;;;455    {
000002  4604              MOV      r4,r0
;;;456      /* Check the parameters */
;;;457      assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
;;;458    
;;;459      /* Disable the Input Capture channel 1
;;;460      (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
;;;461      TIM_CHANNEL_2 and TIM_CHANNEL_3) */
;;;462      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
000004  2200              MOVS     r2,#0
000006  4611              MOV      r1,r2
000008  6820              LDR      r0,[r4,#0]
00000a  f7fffffe          BL       TIM_CCxChannelCmd
;;;463    
;;;464      /* Disable the capture compare Interrupts event */
;;;465      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
00000e  6820              LDR      r0,[r4,#0]
000010  68c0              LDR      r0,[r0,#0xc]
000012  f0200002          BIC      r0,r0,#2
000016  6821              LDR      r1,[r4,#0]
000018  60c8              STR      r0,[r1,#0xc]
;;;466    
;;;467      /* Disable the Peripheral */
;;;468      __HAL_TIM_DISABLE(htim);
00001a  bf00              NOP      
00001c  6820              LDR      r0,[r4,#0]
00001e  6a00              LDR      r0,[r0,#0x20]
000020  f2411111          MOV      r1,#0x1111
000024  4008              ANDS     r0,r0,r1
000026  b950              CBNZ     r0,|L19.62|
000028  6820              LDR      r0,[r4,#0]
00002a  6a00              LDR      r0,[r0,#0x20]
00002c  1089              ASRS     r1,r1,#2
00002e  4008              ANDS     r0,r0,r1
000030  b928              CBNZ     r0,|L19.62|
000032  6820              LDR      r0,[r4,#0]
000034  6800              LDR      r0,[r0,#0]
000036  f0200001          BIC      r0,r0,#1
00003a  6821              LDR      r1,[r4,#0]
00003c  6008              STR      r0,[r1,#0]
                  |L19.62|
00003e  bf00              NOP      
;;;469    
;;;470      /* Set the TIM channels state */
;;;471      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
000040  2001              MOVS     r0,#1
000042  f884003e          STRB     r0,[r4,#0x3e]
;;;472      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
000046  2101              MOVS     r1,#1
000048  203f              MOVS     r0,#0x3f
00004a  5501              STRB     r1,[r0,r4]
;;;473      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
00004c  2001              MOVS     r0,#1
00004e  f8840042          STRB     r0,[r4,#0x42]
;;;474      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
000052  2043              MOVS     r0,#0x43
000054  5501              STRB     r1,[r0,r4]
;;;475    
;;;476      /* Return function status */
;;;477      return HAL_OK;
000056  2000              MOVS     r0,#0
;;;478    }
000058  bd10              POP      {r4,pc}
;;;479    
                          ENDP


                          AREA ||i.HAL_TIMEx_MasterConfigSynchronization||, CODE, READONLY, ALIGN=2

                  HAL_TIMEx_MasterConfigSynchronization PROC
;;;1953     */
;;;1954   HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
000000  b530              PUSH     {r4,r5,lr}
;;;1955                                                           const TIM_MasterConfigTypeDef *sMasterConfig)
;;;1956   {
000002  4602              MOV      r2,r0
000004  460b              MOV      r3,r1
;;;1957     uint32_t tmpcr2;
;;;1958     uint32_t tmpsmcr;
;;;1959   
;;;1960     /* Check the parameters */
;;;1961     assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
;;;1962     assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
;;;1963     assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
;;;1964   
;;;1965     /* Check input state */
;;;1966     __HAL_LOCK(htim);
000006  bf00              NOP      
000008  f892003c          LDRB     r0,[r2,#0x3c]
00000c  2801              CMP      r0,#1
00000e  d101              BNE      |L20.20|
000010  2002              MOVS     r0,#2
                  |L20.18|
;;;1967   
;;;1968     /* Change the handler state */
;;;1969     htim->State = HAL_TIM_STATE_BUSY;
;;;1970   
;;;1971     /* Get the TIMx CR2 register value */
;;;1972     tmpcr2 = htim->Instance->CR2;
;;;1973   
;;;1974     /* Get the TIMx SMCR register value */
;;;1975     tmpsmcr = htim->Instance->SMCR;
;;;1976   
;;;1977     /* Reset the MMS Bits */
;;;1978     tmpcr2 &= ~TIM_CR2_MMS;
;;;1979     /* Select the TRGO source */
;;;1980     tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
;;;1981   
;;;1982     /* Update TIMx CR2 */
;;;1983     htim->Instance->CR2 = tmpcr2;
;;;1984   
;;;1985     if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;1986     {
;;;1987       /* Reset the MSM Bit */
;;;1988       tmpsmcr &= ~TIM_SMCR_MSM;
;;;1989       /* Set master mode */
;;;1990       tmpsmcr |= sMasterConfig->MasterSlaveMode;
;;;1991   
;;;1992       /* Update TIMx SMCR */
;;;1993       htim->Instance->SMCR = tmpsmcr;
;;;1994     }
;;;1995   
;;;1996     /* Change the htim state */
;;;1997     htim->State = HAL_TIM_STATE_READY;
;;;1998   
;;;1999     __HAL_UNLOCK(htim);
;;;2000   
;;;2001     return HAL_OK;
;;;2002   }
000012  bd30              POP      {r4,r5,pc}
                  |L20.20|
000014  2001              MOVS     r0,#1                 ;1966
000016  f882003c          STRB     r0,[r2,#0x3c]         ;1966
00001a  bf00              NOP                            ;1966
00001c  2002              MOVS     r0,#2                 ;1969
00001e  f882003d          STRB     r0,[r2,#0x3d]         ;1969
000022  6810              LDR      r0,[r2,#0]            ;1972
000024  6844              LDR      r4,[r0,#4]            ;1972
000026  6810              LDR      r0,[r2,#0]            ;1975
000028  6881              LDR      r1,[r0,#8]            ;1975
00002a  f0240470          BIC      r4,r4,#0x70           ;1978
00002e  6818              LDR      r0,[r3,#0]            ;1980
000030  4304              ORRS     r4,r4,r0              ;1980
000032  6810              LDR      r0,[r2,#0]            ;1983
000034  6044              STR      r4,[r0,#4]            ;1983
000036  4d14              LDR      r5,|L20.136|
000038  6810              LDR      r0,[r2,#0]            ;1985
00003a  42a8              CMP      r0,r5                 ;1985
00003c  d013              BEQ      |L20.102|
00003e  6810              LDR      r0,[r2,#0]            ;1985
000040  f1b04f80          CMP      r0,#0x40000000        ;1985
000044  d00f              BEQ      |L20.102|
000046  4d11              LDR      r5,|L20.140|
000048  6810              LDR      r0,[r2,#0]            ;1985
00004a  42a8              CMP      r0,r5                 ;1985
00004c  d00b              BEQ      |L20.102|
00004e  4d10              LDR      r5,|L20.144|
000050  6810              LDR      r0,[r2,#0]            ;1985
000052  42a8              CMP      r0,r5                 ;1985
000054  d007              BEQ      |L20.102|
000056  4d0f              LDR      r5,|L20.148|
000058  6810              LDR      r0,[r2,#0]            ;1985
00005a  42a8              CMP      r0,r5                 ;1985
00005c  d003              BEQ      |L20.102|
00005e  4d0e              LDR      r5,|L20.152|
000060  6810              LDR      r0,[r2,#0]            ;1985
000062  42a8              CMP      r0,r5                 ;1985
000064  d105              BNE      |L20.114|
                  |L20.102|
000066  f0210180          BIC      r1,r1,#0x80           ;1988
00006a  6858              LDR      r0,[r3,#4]            ;1990
00006c  4301              ORRS     r1,r1,r0              ;1990
00006e  6810              LDR      r0,[r2,#0]            ;1993
000070  6081              STR      r1,[r0,#8]            ;1993
                  |L20.114|
000072  2001              MOVS     r0,#1                 ;1997
000074  f882003d          STRB     r0,[r2,#0x3d]         ;1997
000078  bf00              NOP                            ;1999
00007a  2000              MOVS     r0,#0                 ;1999
00007c  f882003c          STRB     r0,[r2,#0x3c]         ;1999
000080  bf00              NOP                            ;1999
000082  bf00              NOP                            ;2001
000084  e7c5              B        |L20.18|
;;;2003   
                          ENDP

000086  0000              DCW      0x0000
                  |L20.136|
                          DCD      0x40010000
                  |L20.140|
                          DCD      0x40000400
                  |L20.144|
                          DCD      0x40000800
                  |L20.148|
                          DCD      0x40000c00
                  |L20.152|
                          DCD      0x40014000

                          AREA ||i.HAL_TIMEx_OCN_Start||, CODE, READONLY, ALIGN=2

                  HAL_TIMEx_OCN_Start PROC
;;;624      */
;;;625    HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b570              PUSH     {r4-r6,lr}
;;;626    {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;627      uint32_t tmpsmcr;
;;;628    
;;;629      /* Check the parameters */
;;;630      assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
;;;631    
;;;632      /* Check the TIM complementary channel state */
;;;633      if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
000006  b915              CBNZ     r5,|L21.14|
000008  f8940042          LDRB     r0,[r4,#0x42]
00000c  e00b              B        |L21.38|
                  |L21.14|
00000e  2d04              CMP      r5,#4
000010  d102              BNE      |L21.24|
000012  2043              MOVS     r0,#0x43
000014  5d00              LDRB     r0,[r0,r4]
000016  e006              B        |L21.38|
                  |L21.24|
000018  2d08              CMP      r5,#8
00001a  d102              BNE      |L21.34|
00001c  2044              MOVS     r0,#0x44
00001e  5d00              LDRB     r0,[r0,r4]
000020  e001              B        |L21.38|
                  |L21.34|
000022  2045              MOVS     r0,#0x45
000024  5d00              LDRB     r0,[r0,r4]
                  |L21.38|
000026  2801              CMP      r0,#1
000028  d001              BEQ      |L21.46|
;;;634      {
;;;635        return HAL_ERROR;
00002a  2001              MOVS     r0,#1
                  |L21.44|
;;;636      }
;;;637    
;;;638      /* Set the TIM complementary channel state */
;;;639      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;640    
;;;641      /* Enable the Capture compare channel N */
;;;642      TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
;;;643    
;;;644      /* Enable the Main Output */
;;;645      __HAL_TIM_MOE_ENABLE(htim);
;;;646    
;;;647      /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;648      if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;649      {
;;;650        tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;651        if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;652        {
;;;653          __HAL_TIM_ENABLE(htim);
;;;654        }
;;;655      }
;;;656      else
;;;657      {
;;;658        __HAL_TIM_ENABLE(htim);
;;;659      }
;;;660    
;;;661      /* Return function status */
;;;662      return HAL_OK;
;;;663    }
00002c  bd70              POP      {r4-r6,pc}
                  |L21.46|
00002e  b91d              CBNZ     r5,|L21.56|
000030  2002              MOVS     r0,#2                 ;639
000032  f8840042          STRB     r0,[r4,#0x42]         ;639
000036  e00e              B        |L21.86|
                  |L21.56|
000038  2d04              CMP      r5,#4                 ;639
00003a  d103              BNE      |L21.68|
00003c  2102              MOVS     r1,#2                 ;639
00003e  2043              MOVS     r0,#0x43              ;639
000040  5501              STRB     r1,[r0,r4]            ;639
000042  e008              B        |L21.86|
                  |L21.68|
000044  2d08              CMP      r5,#8                 ;639
000046  d103              BNE      |L21.80|
000048  2102              MOVS     r1,#2                 ;639
00004a  2044              MOVS     r0,#0x44              ;639
00004c  5501              STRB     r1,[r0,r4]            ;639
00004e  e002              B        |L21.86|
                  |L21.80|
000050  2102              MOVS     r1,#2                 ;639
000052  2045              MOVS     r0,#0x45              ;639
000054  5501              STRB     r1,[r0,r4]            ;639
                  |L21.86|
000056  2204              MOVS     r2,#4                 ;642
000058  4629              MOV      r1,r5                 ;642
00005a  6820              LDR      r0,[r4,#0]            ;642
00005c  f7fffffe          BL       TIM_CCxNChannelCmd
000060  6820              LDR      r0,[r4,#0]            ;645
000062  6c40              LDR      r0,[r0,#0x44]         ;645
000064  f4404000          ORR      r0,r0,#0x8000         ;645
000068  6821              LDR      r1,[r4,#0]            ;645
00006a  6448              STR      r0,[r1,#0x44]         ;645
00006c  4916              LDR      r1,|L21.200|
00006e  6820              LDR      r0,[r4,#0]            ;648
000070  4288              CMP      r0,r1                 ;648
000072  d013              BEQ      |L21.156|
000074  6820              LDR      r0,[r4,#0]            ;648
000076  f1b04f80          CMP      r0,#0x40000000        ;648
00007a  d00f              BEQ      |L21.156|
00007c  4913              LDR      r1,|L21.204|
00007e  6820              LDR      r0,[r4,#0]            ;648
000080  4288              CMP      r0,r1                 ;648
000082  d00b              BEQ      |L21.156|
000084  4912              LDR      r1,|L21.208|
000086  6820              LDR      r0,[r4,#0]            ;648
000088  4288              CMP      r0,r1                 ;648
00008a  d007              BEQ      |L21.156|
00008c  4911              LDR      r1,|L21.212|
00008e  6820              LDR      r0,[r4,#0]            ;648
000090  4288              CMP      r0,r1                 ;648
000092  d003              BEQ      |L21.156|
000094  4910              LDR      r1,|L21.216|
000096  6820              LDR      r0,[r4,#0]            ;648
000098  4288              CMP      r0,r1                 ;648
00009a  d10c              BNE      |L21.182|
                  |L21.156|
00009c  6820              LDR      r0,[r4,#0]            ;650
00009e  6880              LDR      r0,[r0,#8]            ;650
0000a0  f0000607          AND      r6,r0,#7              ;650
0000a4  2e06              CMP      r6,#6                 ;651
0000a6  d00c              BEQ      |L21.194|
0000a8  6820              LDR      r0,[r4,#0]            ;653
0000aa  6800              LDR      r0,[r0,#0]            ;653
0000ac  f0400001          ORR      r0,r0,#1              ;653
0000b0  6821              LDR      r1,[r4,#0]            ;653
0000b2  6008              STR      r0,[r1,#0]            ;653
0000b4  e005              B        |L21.194|
                  |L21.182|
0000b6  6820              LDR      r0,[r4,#0]            ;658
0000b8  6800              LDR      r0,[r0,#0]            ;658
0000ba  f0400001          ORR      r0,r0,#1              ;658
0000be  6821              LDR      r1,[r4,#0]            ;658
0000c0  6008              STR      r0,[r1,#0]            ;658
                  |L21.194|
0000c2  2000              MOVS     r0,#0                 ;662
0000c4  e7b2              B        |L21.44|
;;;664    
                          ENDP

0000c6  0000              DCW      0x0000
                  |L21.200|
                          DCD      0x40010000
                  |L21.204|
                          DCD      0x40000400
                  |L21.208|
                          DCD      0x40000800
                  |L21.212|
                          DCD      0x40000c00
                  |L21.216|
                          DCD      0x40014000

                          AREA ||i.HAL_TIMEx_OCN_Start_DMA||, CODE, READONLY, ALIGN=2

                  HAL_TIMEx_OCN_Start_DMA PROC
;;;869      */
;;;870    HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
000000  e92d47f0          PUSH     {r4-r10,lr}
;;;871                                              uint16_t Length)
;;;872    {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
000008  4616              MOV      r6,r2
00000a  461f              MOV      r7,r3
;;;873      HAL_StatusTypeDef status = HAL_OK;
00000c  f04f0800          MOV      r8,#0
;;;874      uint32_t tmpsmcr;
;;;875    
;;;876      /* Check the parameters */
;;;877      assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
;;;878    
;;;879      /* Set the TIM complementary channel state */
;;;880      if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
000010  b915              CBNZ     r5,|L22.24|
000012  f8940042          LDRB     r0,[r4,#0x42]
000016  e00b              B        |L22.48|
                  |L22.24|
000018  2d04              CMP      r5,#4
00001a  d102              BNE      |L22.34|
00001c  2043              MOVS     r0,#0x43
00001e  5d00              LDRB     r0,[r0,r4]
000020  e006              B        |L22.48|
                  |L22.34|
000022  2d08              CMP      r5,#8
000024  d102              BNE      |L22.44|
000026  2044              MOVS     r0,#0x44
000028  5d00              LDRB     r0,[r0,r4]
00002a  e001              B        |L22.48|
                  |L22.44|
00002c  2045              MOVS     r0,#0x45
00002e  5d00              LDRB     r0,[r0,r4]
                  |L22.48|
000030  2802              CMP      r0,#2
000032  d101              BNE      |L22.56|
                  |L22.52|
;;;881      {
;;;882        return HAL_BUSY;
;;;883      }
;;;884      else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
;;;885      {
;;;886        if ((pData == NULL) || (Length == 0U))
;;;887        {
;;;888          return HAL_ERROR;
;;;889        }
;;;890        else
;;;891        {
;;;892          TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;893        }
;;;894      }
;;;895      else
;;;896      {
;;;897        return HAL_ERROR;
;;;898      }
;;;899    
;;;900      switch (Channel)
;;;901      {
;;;902        case TIM_CHANNEL_1:
;;;903        {
;;;904          /* Set the DMA compare callbacks */
;;;905          htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
;;;906          htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;907    
;;;908          /* Set the DMA error callback */
;;;909          htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
;;;910    
;;;911          /* Enable the DMA stream */
;;;912          if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
;;;913                               Length) != HAL_OK)
;;;914          {
;;;915            /* Return error status */
;;;916            return HAL_ERROR;
;;;917          }
;;;918          /* Enable the TIM Output Compare DMA request */
;;;919          __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
;;;920          break;
;;;921        }
;;;922    
;;;923        case TIM_CHANNEL_2:
;;;924        {
;;;925          /* Set the DMA compare callbacks */
;;;926          htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
;;;927          htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;928    
;;;929          /* Set the DMA error callback */
;;;930          htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
;;;931    
;;;932          /* Enable the DMA stream */
;;;933          if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
;;;934                               Length) != HAL_OK)
;;;935          {
;;;936            /* Return error status */
;;;937            return HAL_ERROR;
;;;938          }
;;;939          /* Enable the TIM Output Compare DMA request */
;;;940          __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
;;;941          break;
;;;942        }
;;;943    
;;;944        case TIM_CHANNEL_3:
;;;945        {
;;;946          /* Set the DMA compare callbacks */
;;;947          htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
;;;948          htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;949    
;;;950          /* Set the DMA error callback */
;;;951          htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
;;;952    
;;;953          /* Enable the DMA stream */
;;;954          if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
;;;955                               Length) != HAL_OK)
;;;956          {
;;;957            /* Return error status */
;;;958            return HAL_ERROR;
;;;959          }
;;;960          /* Enable the TIM Output Compare DMA request */
;;;961          __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
;;;962          break;
;;;963        }
;;;964    
;;;965        default:
;;;966          status = HAL_ERROR;
;;;967          break;
;;;968      }
;;;969    
;;;970      if (status == HAL_OK)
;;;971      {
;;;972        /* Enable the Capture compare channel N */
;;;973        TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
;;;974    
;;;975        /* Enable the Main Output */
;;;976        __HAL_TIM_MOE_ENABLE(htim);
;;;977    
;;;978        /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;979        if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;980        {
;;;981          tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;982          if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;983          {
;;;984            __HAL_TIM_ENABLE(htim);
;;;985          }
;;;986        }
;;;987        else
;;;988        {
;;;989          __HAL_TIM_ENABLE(htim);
;;;990        }
;;;991      }
;;;992    
;;;993      /* Return function status */
;;;994      return status;
;;;995    }
000034  e8bd87f0          POP      {r4-r10,pc}
                  |L22.56|
000038  b915              CBNZ     r5,|L22.64|
00003a  f8940042          LDRB     r0,[r4,#0x42]         ;884
00003e  e00b              B        |L22.88|
                  |L22.64|
000040  2d04              CMP      r5,#4                 ;884
000042  d102              BNE      |L22.74|
000044  2043              MOVS     r0,#0x43              ;884
000046  5d00              LDRB     r0,[r0,r4]            ;884
000048  e006              B        |L22.88|
                  |L22.74|
00004a  2d08              CMP      r5,#8                 ;884
00004c  d102              BNE      |L22.84|
00004e  2044              MOVS     r0,#0x44              ;884
000050  5d00              LDRB     r0,[r0,r4]            ;884
000052  e001              B        |L22.88|
                  |L22.84|
000054  2045              MOVS     r0,#0x45              ;884
000056  5d00              LDRB     r0,[r0,r4]            ;884
                  |L22.88|
000058  2801              CMP      r0,#1                 ;884
00005a  d118              BNE      |L22.142|
00005c  b106              CBZ      r6,|L22.96|
00005e  b90f              CBNZ     r7,|L22.100|
                  |L22.96|
000060  2001              MOVS     r0,#1                 ;888
000062  e7e7              B        |L22.52|
                  |L22.100|
000064  b91d              CBNZ     r5,|L22.110|
000066  2002              MOVS     r0,#2                 ;892
000068  f8840042          STRB     r0,[r4,#0x42]         ;892
00006c  e011              B        |L22.146|
                  |L22.110|
00006e  2d04              CMP      r5,#4                 ;892
000070  d103              BNE      |L22.122|
000072  2102              MOVS     r1,#2                 ;892
000074  2043              MOVS     r0,#0x43              ;892
000076  5501              STRB     r1,[r0,r4]            ;892
000078  e00b              B        |L22.146|
                  |L22.122|
00007a  2d08              CMP      r5,#8                 ;892
00007c  d103              BNE      |L22.134|
00007e  2102              MOVS     r1,#2                 ;892
000080  2044              MOVS     r0,#0x44              ;892
000082  5501              STRB     r1,[r0,r4]            ;892
000084  e005              B        |L22.146|
                  |L22.134|
000086  2102              MOVS     r1,#2                 ;892
000088  2045              MOVS     r0,#0x45              ;892
00008a  5501              STRB     r1,[r0,r4]            ;892
00008c  e001              B        |L22.146|
                  |L22.142|
00008e  2001              MOVS     r0,#1                 ;897
000090  e7d0              B        |L22.52|
                  |L22.146|
000092  b125              CBZ      r5,|L22.158|
000094  2d04              CMP      r5,#4                 ;900
000096  d01d              BEQ      |L22.212|
000098  2d08              CMP      r5,#8                 ;900
00009a  d151              BNE      |L22.320|
00009c  e035              B        |L22.266|
                  |L22.158|
00009e  4948              LDR      r1,|L22.448|
0000a0  6a60              LDR      r0,[r4,#0x24]         ;905
0000a2  63c1              STR      r1,[r0,#0x3c]         ;905
0000a4  4947              LDR      r1,|L22.452|
0000a6  6a60              LDR      r0,[r4,#0x24]         ;906
0000a8  6401              STR      r1,[r0,#0x40]         ;906
0000aa  4947              LDR      r1,|L22.456|
0000ac  6a60              LDR      r0,[r4,#0x24]         ;909
0000ae  64c1              STR      r1,[r0,#0x4c]         ;909
0000b0  6821              LDR      r1,[r4,#0]            ;912
0000b2  f1010234          ADD      r2,r1,#0x34           ;912
0000b6  463b              MOV      r3,r7                 ;912
0000b8  4631              MOV      r1,r6                 ;912
0000ba  6a60              LDR      r0,[r4,#0x24]         ;912
0000bc  f7fffffe          BL       HAL_DMA_Start_IT
0000c0  b108              CBZ      r0,|L22.198|
0000c2  2001              MOVS     r0,#1                 ;916
0000c4  e7b6              B        |L22.52|
                  |L22.198|
0000c6  6820              LDR      r0,[r4,#0]            ;919
0000c8  68c0              LDR      r0,[r0,#0xc]          ;919
0000ca  f4407000          ORR      r0,r0,#0x200          ;919
0000ce  6821              LDR      r1,[r4,#0]            ;919
0000d0  60c8              STR      r0,[r1,#0xc]          ;919
0000d2  e038              B        |L22.326|
                  |L22.212|
0000d4  493a              LDR      r1,|L22.448|
0000d6  6aa0              LDR      r0,[r4,#0x28]         ;926
0000d8  63c1              STR      r1,[r0,#0x3c]         ;926
0000da  493a              LDR      r1,|L22.452|
0000dc  6aa0              LDR      r0,[r4,#0x28]         ;927
0000de  6401              STR      r1,[r0,#0x40]         ;927
0000e0  4939              LDR      r1,|L22.456|
0000e2  6aa0              LDR      r0,[r4,#0x28]         ;930
0000e4  64c1              STR      r1,[r0,#0x4c]         ;930
0000e6  6821              LDR      r1,[r4,#0]            ;933
0000e8  f1010238          ADD      r2,r1,#0x38           ;933
0000ec  463b              MOV      r3,r7                 ;933
0000ee  4631              MOV      r1,r6                 ;933
0000f0  6aa0              LDR      r0,[r4,#0x28]         ;933
0000f2  f7fffffe          BL       HAL_DMA_Start_IT
0000f6  b108              CBZ      r0,|L22.252|
0000f8  2001              MOVS     r0,#1                 ;937
0000fa  e79b              B        |L22.52|
                  |L22.252|
0000fc  6820              LDR      r0,[r4,#0]            ;940
0000fe  68c0              LDR      r0,[r0,#0xc]          ;940
000100  f4406080          ORR      r0,r0,#0x400          ;940
000104  6821              LDR      r1,[r4,#0]            ;940
000106  60c8              STR      r0,[r1,#0xc]          ;940
000108  e01d              B        |L22.326|
                  |L22.266|
00010a  492d              LDR      r1,|L22.448|
00010c  6ae0              LDR      r0,[r4,#0x2c]         ;947
00010e  63c1              STR      r1,[r0,#0x3c]         ;947
000110  492c              LDR      r1,|L22.452|
000112  6ae0              LDR      r0,[r4,#0x2c]         ;948
000114  6401              STR      r1,[r0,#0x40]         ;948
000116  492c              LDR      r1,|L22.456|
000118  6ae0              LDR      r0,[r4,#0x2c]         ;951
00011a  64c1              STR      r1,[r0,#0x4c]         ;951
00011c  6821              LDR      r1,[r4,#0]            ;954
00011e  f101023c          ADD      r2,r1,#0x3c           ;954
000122  463b              MOV      r3,r7                 ;954
000124  4631              MOV      r1,r6                 ;954
000126  6ae0              LDR      r0,[r4,#0x2c]         ;954
000128  f7fffffe          BL       HAL_DMA_Start_IT
00012c  b108              CBZ      r0,|L22.306|
00012e  2001              MOVS     r0,#1                 ;958
000130  e780              B        |L22.52|
                  |L22.306|
000132  6820              LDR      r0,[r4,#0]            ;961
000134  68c0              LDR      r0,[r0,#0xc]          ;961
000136  f4406000          ORR      r0,r0,#0x800          ;961
00013a  6821              LDR      r1,[r4,#0]            ;961
00013c  60c8              STR      r0,[r1,#0xc]          ;961
00013e  e002              B        |L22.326|
                  |L22.320|
000140  f04f0801          MOV      r8,#1                 ;966
000144  bf00              NOP                            ;967
                  |L22.326|
000146  bf00              NOP                            ;920
000148  f1b80f00          CMP      r8,#0                 ;970
00014c  d136              BNE      |L22.444|
00014e  2204              MOVS     r2,#4                 ;973
000150  4629              MOV      r1,r5                 ;973
000152  6820              LDR      r0,[r4,#0]            ;973
000154  f7fffffe          BL       TIM_CCxNChannelCmd
000158  6820              LDR      r0,[r4,#0]            ;976
00015a  6c40              LDR      r0,[r0,#0x44]         ;976
00015c  f4404000          ORR      r0,r0,#0x8000         ;976
000160  6821              LDR      r1,[r4,#0]            ;976
000162  6448              STR      r0,[r1,#0x44]         ;976
000164  4919              LDR      r1,|L22.460|
000166  6820              LDR      r0,[r4,#0]            ;979
000168  4288              CMP      r0,r1                 ;979
00016a  d013              BEQ      |L22.404|
00016c  6820              LDR      r0,[r4,#0]            ;979
00016e  f1b04f80          CMP      r0,#0x40000000        ;979
000172  d00f              BEQ      |L22.404|
000174  4916              LDR      r1,|L22.464|
000176  6820              LDR      r0,[r4,#0]            ;979
000178  4288              CMP      r0,r1                 ;979
00017a  d00b              BEQ      |L22.404|
00017c  4915              LDR      r1,|L22.468|
00017e  6820              LDR      r0,[r4,#0]            ;979
000180  4288              CMP      r0,r1                 ;979
000182  d007              BEQ      |L22.404|
000184  4914              LDR      r1,|L22.472|
000186  6820              LDR      r0,[r4,#0]            ;979
000188  4288              CMP      r0,r1                 ;979
00018a  d003              BEQ      |L22.404|
00018c  4913              LDR      r1,|L22.476|
00018e  6820              LDR      r0,[r4,#0]            ;979
000190  4288              CMP      r0,r1                 ;979
000192  d10d              BNE      |L22.432|
                  |L22.404|
000194  6820              LDR      r0,[r4,#0]            ;981
000196  6880              LDR      r0,[r0,#8]            ;981
000198  f0000907          AND      r9,r0,#7              ;981
00019c  f1b90f06          CMP      r9,#6                 ;982
0001a0  d00c              BEQ      |L22.444|
0001a2  6820              LDR      r0,[r4,#0]            ;984
0001a4  6800              LDR      r0,[r0,#0]            ;984
0001a6  f0400001          ORR      r0,r0,#1              ;984
0001aa  6821              LDR      r1,[r4,#0]            ;984
0001ac  6008              STR      r0,[r1,#0]            ;984
0001ae  e005              B        |L22.444|
                  |L22.432|
0001b0  6820              LDR      r0,[r4,#0]            ;989
0001b2  6800              LDR      r0,[r0,#0]            ;989
0001b4  f0400001          ORR      r0,r0,#1              ;989
0001b8  6821              LDR      r1,[r4,#0]            ;989
0001ba  6008              STR      r0,[r1,#0]            ;989
                  |L22.444|
0001bc  4640              MOV      r0,r8                 ;994
0001be  e739              B        |L22.52|
;;;996    
                          ENDP

                  |L22.448|
                          DCD      TIM_DMADelayPulseNCplt
                  |L22.452|
                          DCD      TIM_DMADelayPulseHalfCplt
                  |L22.456|
                          DCD      TIM_DMAErrorCCxN
                  |L22.460|
                          DCD      0x40010000
                  |L22.464|
                          DCD      0x40000400
                  |L22.468|
                          DCD      0x40000800
                  |L22.472|
                          DCD      0x40000c00
                  |L22.476|
                          DCD      0x40014000

                          AREA ||i.HAL_TIMEx_OCN_Start_IT||, CODE, READONLY, ALIGN=2

                  HAL_TIMEx_OCN_Start_IT PROC
;;;707      */
;;;708    HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;709    {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
;;;710      HAL_StatusTypeDef status = HAL_OK;
000008  2600              MOVS     r6,#0
;;;711      uint32_t tmpsmcr;
;;;712    
;;;713      /* Check the parameters */
;;;714      assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
;;;715    
;;;716      /* Check the TIM complementary channel state */
;;;717      if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
00000a  b915              CBNZ     r5,|L23.18|
00000c  f8940042          LDRB     r0,[r4,#0x42]
000010  e00b              B        |L23.42|
                  |L23.18|
000012  2d04              CMP      r5,#4
000014  d102              BNE      |L23.28|
000016  2043              MOVS     r0,#0x43
000018  5d00              LDRB     r0,[r0,r4]
00001a  e006              B        |L23.42|
                  |L23.28|
00001c  2d08              CMP      r5,#8
00001e  d102              BNE      |L23.38|
000020  2044              MOVS     r0,#0x44
000022  5d00              LDRB     r0,[r0,r4]
000024  e001              B        |L23.42|
                  |L23.38|
000026  2045              MOVS     r0,#0x45
000028  5d00              LDRB     r0,[r0,r4]
                  |L23.42|
00002a  2801              CMP      r0,#1
00002c  d002              BEQ      |L23.52|
;;;718      {
;;;719        return HAL_ERROR;
00002e  2001              MOVS     r0,#1
                  |L23.48|
;;;720      }
;;;721    
;;;722      /* Set the TIM complementary channel state */
;;;723      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;724    
;;;725      switch (Channel)
;;;726      {
;;;727        case TIM_CHANNEL_1:
;;;728        {
;;;729          /* Enable the TIM Output Compare interrupt */
;;;730          __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
;;;731          break;
;;;732        }
;;;733    
;;;734        case TIM_CHANNEL_2:
;;;735        {
;;;736          /* Enable the TIM Output Compare interrupt */
;;;737          __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
;;;738          break;
;;;739        }
;;;740    
;;;741        case TIM_CHANNEL_3:
;;;742        {
;;;743          /* Enable the TIM Output Compare interrupt */
;;;744          __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
;;;745          break;
;;;746        }
;;;747    
;;;748    
;;;749        default:
;;;750          status = HAL_ERROR;
;;;751          break;
;;;752      }
;;;753    
;;;754      if (status == HAL_OK)
;;;755      {
;;;756        /* Enable the TIM Break interrupt */
;;;757        __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
;;;758    
;;;759        /* Enable the Capture compare channel N */
;;;760        TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
;;;761    
;;;762        /* Enable the Main Output */
;;;763        __HAL_TIM_MOE_ENABLE(htim);
;;;764    
;;;765        /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;766        if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;767        {
;;;768          tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;769          if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;770          {
;;;771            __HAL_TIM_ENABLE(htim);
;;;772          }
;;;773        }
;;;774        else
;;;775        {
;;;776          __HAL_TIM_ENABLE(htim);
;;;777        }
;;;778      }
;;;779    
;;;780      /* Return function status */
;;;781      return status;
;;;782    }
000030  e8bd81f0          POP      {r4-r8,pc}
                  |L23.52|
000034  b91d              CBNZ     r5,|L23.62|
000036  2002              MOVS     r0,#2                 ;723
000038  f8840042          STRB     r0,[r4,#0x42]         ;723
00003c  e00e              B        |L23.92|
                  |L23.62|
00003e  2d04              CMP      r5,#4                 ;723
000040  d103              BNE      |L23.74|
000042  2102              MOVS     r1,#2                 ;723
000044  2043              MOVS     r0,#0x43              ;723
000046  5501              STRB     r1,[r0,r4]            ;723
000048  e008              B        |L23.92|
                  |L23.74|
00004a  2d08              CMP      r5,#8                 ;723
00004c  d103              BNE      |L23.86|
00004e  2102              MOVS     r1,#2                 ;723
000050  2044              MOVS     r0,#0x44              ;723
000052  5501              STRB     r1,[r0,r4]            ;723
000054  e002              B        |L23.92|
                  |L23.86|
000056  2102              MOVS     r1,#2                 ;723
000058  2045              MOVS     r0,#0x45              ;723
00005a  5501              STRB     r1,[r0,r4]            ;723
                  |L23.92|
00005c  b125              CBZ      r5,|L23.104|
00005e  2d04              CMP      r5,#4                 ;725
000060  d009              BEQ      |L23.118|
000062  2d08              CMP      r5,#8                 ;725
000064  d115              BNE      |L23.146|
000066  e00d              B        |L23.132|
                  |L23.104|
000068  6820              LDR      r0,[r4,#0]            ;730
00006a  68c0              LDR      r0,[r0,#0xc]          ;730
00006c  f0400002          ORR      r0,r0,#2              ;730
000070  6821              LDR      r1,[r4,#0]            ;730
000072  60c8              STR      r0,[r1,#0xc]          ;730
000074  e00f              B        |L23.150|
                  |L23.118|
000076  6820              LDR      r0,[r4,#0]            ;737
000078  68c0              LDR      r0,[r0,#0xc]          ;737
00007a  f0400004          ORR      r0,r0,#4              ;737
00007e  6821              LDR      r1,[r4,#0]            ;737
000080  60c8              STR      r0,[r1,#0xc]          ;737
000082  e008              B        |L23.150|
                  |L23.132|
000084  6820              LDR      r0,[r4,#0]            ;744
000086  68c0              LDR      r0,[r0,#0xc]          ;744
000088  f0400008          ORR      r0,r0,#8              ;744
00008c  6821              LDR      r1,[r4,#0]            ;744
00008e  60c8              STR      r0,[r1,#0xc]          ;744
000090  e001              B        |L23.150|
                  |L23.146|
000092  2601              MOVS     r6,#1                 ;750
000094  bf00              NOP                            ;751
                  |L23.150|
000096  bf00              NOP                            ;731
000098  bba6              CBNZ     r6,|L23.260|
00009a  6820              LDR      r0,[r4,#0]            ;757
00009c  68c0              LDR      r0,[r0,#0xc]          ;757
00009e  f0400080          ORR      r0,r0,#0x80           ;757
0000a2  6821              LDR      r1,[r4,#0]            ;757
0000a4  60c8              STR      r0,[r1,#0xc]          ;757
0000a6  2204              MOVS     r2,#4                 ;760
0000a8  4629              MOV      r1,r5                 ;760
0000aa  6820              LDR      r0,[r4,#0]            ;760
0000ac  f7fffffe          BL       TIM_CCxNChannelCmd
0000b0  6820              LDR      r0,[r4,#0]            ;763
0000b2  6c40              LDR      r0,[r0,#0x44]         ;763
0000b4  f4404000          ORR      r0,r0,#0x8000         ;763
0000b8  6821              LDR      r1,[r4,#0]            ;763
0000ba  6448              STR      r0,[r1,#0x44]         ;763
0000bc  4916              LDR      r1,|L23.280|
0000be  6820              LDR      r0,[r4,#0]            ;766
0000c0  4288              CMP      r0,r1                 ;766
0000c2  d013              BEQ      |L23.236|
0000c4  6820              LDR      r0,[r4,#0]            ;766
0000c6  f1b04f80          CMP      r0,#0x40000000        ;766
0000ca  d00f              BEQ      |L23.236|
0000cc  4913              LDR      r1,|L23.284|
0000ce  6820              LDR      r0,[r4,#0]            ;766
0000d0  4288              CMP      r0,r1                 ;766
0000d2  d00b              BEQ      |L23.236|
0000d4  4912              LDR      r1,|L23.288|
0000d6  6820              LDR      r0,[r4,#0]            ;766
0000d8  4288              CMP      r0,r1                 ;766
0000da  d007              BEQ      |L23.236|
0000dc  4911              LDR      r1,|L23.292|
0000de  6820              LDR      r0,[r4,#0]            ;766
0000e0  4288              CMP      r0,r1                 ;766
0000e2  d003              BEQ      |L23.236|
0000e4  4910              LDR      r1,|L23.296|
0000e6  6820              LDR      r0,[r4,#0]            ;766
0000e8  4288              CMP      r0,r1                 ;766
0000ea  d10c              BNE      |L23.262|
                  |L23.236|
0000ec  6820              LDR      r0,[r4,#0]            ;768
0000ee  6880              LDR      r0,[r0,#8]            ;768
0000f0  f0000707          AND      r7,r0,#7              ;768
0000f4  2f06              CMP      r7,#6                 ;769
0000f6  d00c              BEQ      |L23.274|
0000f8  6820              LDR      r0,[r4,#0]            ;771
0000fa  6800              LDR      r0,[r0,#0]            ;771
0000fc  f0400001          ORR      r0,r0,#1              ;771
000100  6821              LDR      r1,[r4,#0]            ;771
000102  6008              STR      r0,[r1,#0]            ;771
                  |L23.260|
000104  e005              B        |L23.274|
                  |L23.262|
000106  6820              LDR      r0,[r4,#0]            ;776
000108  6800              LDR      r0,[r0,#0]            ;776
00010a  f0400001          ORR      r0,r0,#1              ;776
00010e  6821              LDR      r1,[r4,#0]            ;776
000110  6008              STR      r0,[r1,#0]            ;776
                  |L23.274|
000112  4630              MOV      r0,r6                 ;781
000114  e78c              B        |L23.48|
;;;783    
                          ENDP

000116  0000              DCW      0x0000
                  |L23.280|
                          DCD      0x40010000
                  |L23.284|
                          DCD      0x40000400
                  |L23.288|
                          DCD      0x40000800
                  |L23.292|
                          DCD      0x40000c00
                  |L23.296|
                          DCD      0x40014000

                          AREA ||i.HAL_TIMEx_OCN_Stop||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_OCN_Stop PROC
;;;675      */
;;;676    HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b570              PUSH     {r4-r6,lr}
;;;677    {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;678      /* Check the parameters */
;;;679      assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
;;;680    
;;;681      /* Disable the Capture compare channel N */
;;;682      TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
000006  2200              MOVS     r2,#0
000008  4629              MOV      r1,r5
00000a  6820              LDR      r0,[r4,#0]
00000c  f7fffffe          BL       TIM_CCxNChannelCmd
;;;683    
;;;684      /* Disable the Main Output */
;;;685      __HAL_TIM_MOE_DISABLE(htim);
000010  bf00              NOP      
000012  6820              LDR      r0,[r4,#0]
000014  6a00              LDR      r0,[r0,#0x20]
000016  f2411111          MOV      r1,#0x1111
00001a  4008              ANDS     r0,r0,r1
00001c  b950              CBNZ     r0,|L24.52|
00001e  6820              LDR      r0,[r4,#0]
000020  6a00              LDR      r0,[r0,#0x20]
000022  1089              ASRS     r1,r1,#2
000024  4008              ANDS     r0,r0,r1
000026  b928              CBNZ     r0,|L24.52|
000028  6820              LDR      r0,[r4,#0]
00002a  6c40              LDR      r0,[r0,#0x44]
00002c  f4204000          BIC      r0,r0,#0x8000
000030  6821              LDR      r1,[r4,#0]
000032  6448              STR      r0,[r1,#0x44]
                  |L24.52|
000034  bf00              NOP      
;;;686    
;;;687      /* Disable the Peripheral */
;;;688      __HAL_TIM_DISABLE(htim);
000036  bf00              NOP      
000038  6820              LDR      r0,[r4,#0]
00003a  6a00              LDR      r0,[r0,#0x20]
00003c  f2411111          MOV      r1,#0x1111
000040  4008              ANDS     r0,r0,r1
000042  b950              CBNZ     r0,|L24.90|
000044  6820              LDR      r0,[r4,#0]
000046  6a00              LDR      r0,[r0,#0x20]
000048  1089              ASRS     r1,r1,#2
00004a  4008              ANDS     r0,r0,r1
00004c  b928              CBNZ     r0,|L24.90|
00004e  6820              LDR      r0,[r4,#0]
000050  6800              LDR      r0,[r0,#0]
000052  f0200001          BIC      r0,r0,#1
000056  6821              LDR      r1,[r4,#0]
000058  6008              STR      r0,[r1,#0]
                  |L24.90|
00005a  bf00              NOP      
;;;689    
;;;690      /* Set the TIM complementary channel state */
;;;691      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
00005c  b91d              CBNZ     r5,|L24.102|
00005e  2001              MOVS     r0,#1
000060  f8840042          STRB     r0,[r4,#0x42]
000064  e00e              B        |L24.132|
                  |L24.102|
000066  2d04              CMP      r5,#4
000068  d103              BNE      |L24.114|
00006a  2101              MOVS     r1,#1
00006c  2043              MOVS     r0,#0x43
00006e  5501              STRB     r1,[r0,r4]
000070  e008              B        |L24.132|
                  |L24.114|
000072  2d08              CMP      r5,#8
000074  d103              BNE      |L24.126|
000076  2101              MOVS     r1,#1
000078  2044              MOVS     r0,#0x44
00007a  5501              STRB     r1,[r0,r4]
00007c  e002              B        |L24.132|
                  |L24.126|
00007e  2101              MOVS     r1,#1
000080  2045              MOVS     r0,#0x45
000082  5501              STRB     r1,[r0,r4]
                  |L24.132|
;;;692    
;;;693      /* Return function status */
;;;694      return HAL_OK;
000084  2000              MOVS     r0,#0
;;;695    }
000086  bd70              POP      {r4-r6,pc}
;;;696    
                          ENDP


                          AREA ||i.HAL_TIMEx_OCN_Stop_DMA||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_OCN_Stop_DMA PROC
;;;1007     */
;;;1008   HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b570              PUSH     {r4-r6,lr}
;;;1009   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;1010     HAL_StatusTypeDef status = HAL_OK;
000006  2600              MOVS     r6,#0
;;;1011   
;;;1012     /* Check the parameters */
;;;1013     assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
;;;1014   
;;;1015     switch (Channel)
000008  b125              CBZ      r5,|L25.20|
00000a  2d04              CMP      r5,#4
00000c  d00c              BEQ      |L25.40|
00000e  2d08              CMP      r5,#8
000010  d11e              BNE      |L25.80|
000012  e013              B        |L25.60|
                  |L25.20|
;;;1016     {
;;;1017       case TIM_CHANNEL_1:
;;;1018       {
;;;1019         /* Disable the TIM Output Compare DMA request */
;;;1020         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
000014  6820              LDR      r0,[r4,#0]
000016  68c0              LDR      r0,[r0,#0xc]
000018  f4207000          BIC      r0,r0,#0x200
00001c  6821              LDR      r1,[r4,#0]
00001e  60c8              STR      r0,[r1,#0xc]
;;;1021         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
000020  6a60              LDR      r0,[r4,#0x24]
000022  f7fffffe          BL       HAL_DMA_Abort_IT
;;;1022         break;
000026  e015              B        |L25.84|
                  |L25.40|
;;;1023       }
;;;1024   
;;;1025       case TIM_CHANNEL_2:
;;;1026       {
;;;1027         /* Disable the TIM Output Compare DMA request */
;;;1028         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
000028  6820              LDR      r0,[r4,#0]
00002a  68c0              LDR      r0,[r0,#0xc]
00002c  f4206080          BIC      r0,r0,#0x400
000030  6821              LDR      r1,[r4,#0]
000032  60c8              STR      r0,[r1,#0xc]
;;;1029         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
000034  6aa0              LDR      r0,[r4,#0x28]
000036  f7fffffe          BL       HAL_DMA_Abort_IT
;;;1030         break;
00003a  e00b              B        |L25.84|
                  |L25.60|
;;;1031       }
;;;1032   
;;;1033       case TIM_CHANNEL_3:
;;;1034       {
;;;1035         /* Disable the TIM Output Compare DMA request */
;;;1036         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
00003c  6820              LDR      r0,[r4,#0]
00003e  68c0              LDR      r0,[r0,#0xc]
000040  f4206000          BIC      r0,r0,#0x800
000044  6821              LDR      r1,[r4,#0]
000046  60c8              STR      r0,[r1,#0xc]
;;;1037         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
000048  6ae0              LDR      r0,[r4,#0x2c]
00004a  f7fffffe          BL       HAL_DMA_Abort_IT
;;;1038         break;
00004e  e001              B        |L25.84|
                  |L25.80|
;;;1039       }
;;;1040   
;;;1041       default:
;;;1042         status = HAL_ERROR;
000050  2601              MOVS     r6,#1
;;;1043         break;
000052  bf00              NOP      
                  |L25.84|
000054  bf00              NOP                            ;1022
;;;1044     }
;;;1045   
;;;1046     if (status == HAL_OK)
000056  2e00              CMP      r6,#0
000058  d13e              BNE      |L25.216|
;;;1047     {
;;;1048       /* Disable the Capture compare channel N */
;;;1049       TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
00005a  2200              MOVS     r2,#0
00005c  4629              MOV      r1,r5
00005e  6820              LDR      r0,[r4,#0]
000060  f7fffffe          BL       TIM_CCxNChannelCmd
;;;1050   
;;;1051       /* Disable the Main Output */
;;;1052       __HAL_TIM_MOE_DISABLE(htim);
000064  bf00              NOP      
000066  6820              LDR      r0,[r4,#0]
000068  6a00              LDR      r0,[r0,#0x20]
00006a  f2411111          MOV      r1,#0x1111
00006e  4008              ANDS     r0,r0,r1
000070  b950              CBNZ     r0,|L25.136|
000072  6820              LDR      r0,[r4,#0]
000074  6a00              LDR      r0,[r0,#0x20]
000076  1089              ASRS     r1,r1,#2
000078  4008              ANDS     r0,r0,r1
00007a  b928              CBNZ     r0,|L25.136|
00007c  6820              LDR      r0,[r4,#0]
00007e  6c40              LDR      r0,[r0,#0x44]
000080  f4204000          BIC      r0,r0,#0x8000
000084  6821              LDR      r1,[r4,#0]
000086  6448              STR      r0,[r1,#0x44]
                  |L25.136|
000088  bf00              NOP      
;;;1053   
;;;1054       /* Disable the Peripheral */
;;;1055       __HAL_TIM_DISABLE(htim);
00008a  bf00              NOP      
00008c  6820              LDR      r0,[r4,#0]
00008e  6a00              LDR      r0,[r0,#0x20]
000090  f2411111          MOV      r1,#0x1111
000094  4008              ANDS     r0,r0,r1
000096  b950              CBNZ     r0,|L25.174|
000098  6820              LDR      r0,[r4,#0]
00009a  6a00              LDR      r0,[r0,#0x20]
00009c  1089              ASRS     r1,r1,#2
00009e  4008              ANDS     r0,r0,r1
0000a0  b928              CBNZ     r0,|L25.174|
0000a2  6820              LDR      r0,[r4,#0]
0000a4  6800              LDR      r0,[r0,#0]
0000a6  f0200001          BIC      r0,r0,#1
0000aa  6821              LDR      r1,[r4,#0]
0000ac  6008              STR      r0,[r1,#0]
                  |L25.174|
0000ae  bf00              NOP      
;;;1056   
;;;1057       /* Set the TIM complementary channel state */
;;;1058       TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
0000b0  b91d              CBNZ     r5,|L25.186|
0000b2  2001              MOVS     r0,#1
0000b4  f8840042          STRB     r0,[r4,#0x42]
0000b8  e00e              B        |L25.216|
                  |L25.186|
0000ba  2d04              CMP      r5,#4
0000bc  d103              BNE      |L25.198|
0000be  2101              MOVS     r1,#1
0000c0  2043              MOVS     r0,#0x43
0000c2  5501              STRB     r1,[r0,r4]
0000c4  e008              B        |L25.216|
                  |L25.198|
0000c6  2d08              CMP      r5,#8
0000c8  d103              BNE      |L25.210|
0000ca  2101              MOVS     r1,#1
0000cc  2044              MOVS     r0,#0x44
0000ce  5501              STRB     r1,[r0,r4]
0000d0  e002              B        |L25.216|
                  |L25.210|
0000d2  2101              MOVS     r1,#1
0000d4  2045              MOVS     r0,#0x45
0000d6  5501              STRB     r1,[r0,r4]
                  |L25.216|
;;;1059     }
;;;1060   
;;;1061     /* Return function status */
;;;1062     return status;
0000d8  4630              MOV      r0,r6
;;;1063   }
0000da  bd70              POP      {r4-r6,pc}
;;;1064   
                          ENDP


                          AREA ||i.HAL_TIMEx_OCN_Stop_IT||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_OCN_Stop_IT PROC
;;;794      */
;;;795    HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;796    {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
;;;797      HAL_StatusTypeDef status = HAL_OK;
000008  2600              MOVS     r6,#0
;;;798      uint32_t tmpccer;
;;;799    
;;;800      /* Check the parameters */
;;;801      assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
;;;802    
;;;803      switch (Channel)
00000a  b125              CBZ      r5,|L26.22|
00000c  2d04              CMP      r5,#4
00000e  d009              BEQ      |L26.36|
000010  2d08              CMP      r5,#8
000012  d115              BNE      |L26.64|
000014  e00d              B        |L26.50|
                  |L26.22|
;;;804      {
;;;805        case TIM_CHANNEL_1:
;;;806        {
;;;807          /* Disable the TIM Output Compare interrupt */
;;;808          __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
000016  6820              LDR      r0,[r4,#0]
000018  68c0              LDR      r0,[r0,#0xc]
00001a  f0200002          BIC      r0,r0,#2
00001e  6821              LDR      r1,[r4,#0]
000020  60c8              STR      r0,[r1,#0xc]
;;;809          break;
000022  e00f              B        |L26.68|
                  |L26.36|
;;;810        }
;;;811    
;;;812        case TIM_CHANNEL_2:
;;;813        {
;;;814          /* Disable the TIM Output Compare interrupt */
;;;815          __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
000024  6820              LDR      r0,[r4,#0]
000026  68c0              LDR      r0,[r0,#0xc]
000028  f0200004          BIC      r0,r0,#4
00002c  6821              LDR      r1,[r4,#0]
00002e  60c8              STR      r0,[r1,#0xc]
;;;816          break;
000030  e008              B        |L26.68|
                  |L26.50|
;;;817        }
;;;818    
;;;819        case TIM_CHANNEL_3:
;;;820        {
;;;821          /* Disable the TIM Output Compare interrupt */
;;;822          __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
000032  6820              LDR      r0,[r4,#0]
000034  68c0              LDR      r0,[r0,#0xc]
000036  f0200008          BIC      r0,r0,#8
00003a  6821              LDR      r1,[r4,#0]
00003c  60c8              STR      r0,[r1,#0xc]
;;;823          break;
00003e  e001              B        |L26.68|
                  |L26.64|
;;;824        }
;;;825    
;;;826        default:
;;;827          status = HAL_ERROR;
000040  2601              MOVS     r6,#1
;;;828          break;
000042  bf00              NOP      
                  |L26.68|
000044  bf00              NOP                            ;809
;;;829      }
;;;830    
;;;831      if (status == HAL_OK)
000046  2e00              CMP      r6,#0
000048  d14a              BNE      |L26.224|
;;;832      {
;;;833        /* Disable the Capture compare channel N */
;;;834        TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
00004a  2200              MOVS     r2,#0
00004c  4629              MOV      r1,r5
00004e  6820              LDR      r0,[r4,#0]
000050  f7fffffe          BL       TIM_CCxNChannelCmd
;;;835    
;;;836        /* Disable the TIM Break interrupt (only if no more channel is active) */
;;;837        tmpccer = htim->Instance->CCER;
000054  6820              LDR      r0,[r4,#0]
000056  6a07              LDR      r7,[r0,#0x20]
;;;838        if ((tmpccer & TIM_CCER_CCxNE_MASK) == (uint32_t)RESET)
000058  f2404044          MOV      r0,#0x444
00005c  4038              ANDS     r0,r0,r7
00005e  b928              CBNZ     r0,|L26.108|
;;;839        {
;;;840          __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
000060  6820              LDR      r0,[r4,#0]
000062  68c0              LDR      r0,[r0,#0xc]
000064  f0200080          BIC      r0,r0,#0x80
000068  6821              LDR      r1,[r4,#0]
00006a  60c8              STR      r0,[r1,#0xc]
                  |L26.108|
;;;841        }
;;;842    
;;;843        /* Disable the Main Output */
;;;844        __HAL_TIM_MOE_DISABLE(htim);
00006c  bf00              NOP      
00006e  6820              LDR      r0,[r4,#0]
000070  6a00              LDR      r0,[r0,#0x20]
000072  f2411111          MOV      r1,#0x1111
000076  4008              ANDS     r0,r0,r1
000078  b950              CBNZ     r0,|L26.144|
00007a  6820              LDR      r0,[r4,#0]
00007c  6a00              LDR      r0,[r0,#0x20]
00007e  1089              ASRS     r1,r1,#2
000080  4008              ANDS     r0,r0,r1
000082  b928              CBNZ     r0,|L26.144|
000084  6820              LDR      r0,[r4,#0]
000086  6c40              LDR      r0,[r0,#0x44]
000088  f4204000          BIC      r0,r0,#0x8000
00008c  6821              LDR      r1,[r4,#0]
00008e  6448              STR      r0,[r1,#0x44]
                  |L26.144|
000090  bf00              NOP      
;;;845    
;;;846        /* Disable the Peripheral */
;;;847        __HAL_TIM_DISABLE(htim);
000092  bf00              NOP      
000094  6820              LDR      r0,[r4,#0]
000096  6a00              LDR      r0,[r0,#0x20]
000098  f2411111          MOV      r1,#0x1111
00009c  4008              ANDS     r0,r0,r1
00009e  b950              CBNZ     r0,|L26.182|
0000a0  6820              LDR      r0,[r4,#0]
0000a2  6a00              LDR      r0,[r0,#0x20]
0000a4  1089              ASRS     r1,r1,#2
0000a6  4008              ANDS     r0,r0,r1
0000a8  b928              CBNZ     r0,|L26.182|
0000aa  6820              LDR      r0,[r4,#0]
0000ac  6800              LDR      r0,[r0,#0]
0000ae  f0200001          BIC      r0,r0,#1
0000b2  6821              LDR      r1,[r4,#0]
0000b4  6008              STR      r0,[r1,#0]
                  |L26.182|
0000b6  bf00              NOP      
;;;848    
;;;849        /* Set the TIM complementary channel state */
;;;850        TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
0000b8  b91d              CBNZ     r5,|L26.194|
0000ba  2001              MOVS     r0,#1
0000bc  f8840042          STRB     r0,[r4,#0x42]
0000c0  e00e              B        |L26.224|
                  |L26.194|
0000c2  2d04              CMP      r5,#4
0000c4  d103              BNE      |L26.206|
0000c6  2101              MOVS     r1,#1
0000c8  2043              MOVS     r0,#0x43
0000ca  5501              STRB     r1,[r0,r4]
0000cc  e008              B        |L26.224|
                  |L26.206|
0000ce  2d08              CMP      r5,#8
0000d0  d103              BNE      |L26.218|
0000d2  2101              MOVS     r1,#1
0000d4  2044              MOVS     r0,#0x44
0000d6  5501              STRB     r1,[r0,r4]
0000d8  e002              B        |L26.224|
                  |L26.218|
0000da  2101              MOVS     r1,#1
0000dc  2045              MOVS     r0,#0x45
0000de  5501              STRB     r1,[r0,r4]
                  |L26.224|
;;;851      }
;;;852    
;;;853      /* Return function status */
;;;854      return status;
0000e0  4630              MOV      r0,r6
;;;855    }
0000e2  e8bd81f0          POP      {r4-r8,pc}
;;;856    
                          ENDP


                          AREA ||i.HAL_TIMEx_OnePulseN_Start||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_OnePulseN_Start PROC
;;;1569     */
;;;1570   HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
000000  e92d47f0          PUSH     {r4-r10,lr}
;;;1571   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
;;;1572     uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
000008  b90d              CBNZ     r5,|L27.14|
00000a  2004              MOVS     r0,#4
00000c  e000              B        |L27.16|
                  |L27.14|
00000e  2000              MOVS     r0,#0
                  |L27.16|
000010  4682              MOV      r10,r0
;;;1573     HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
000012  f894603e          LDRB     r6,[r4,#0x3e]
;;;1574     HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
000016  203f              MOVS     r0,#0x3f
000018  5d07              LDRB     r7,[r0,r4]
;;;1575     HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
00001a  f8948042          LDRB     r8,[r4,#0x42]
;;;1576     HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
00001e  f8949043          LDRB     r9,[r4,#0x43]
;;;1577   
;;;1578     /* Check the parameters */
;;;1579     assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));
;;;1580   
;;;1581     /* Check the TIM channels state */
;;;1582     if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
000022  2e01              CMP      r6,#1
000024  d107              BNE      |L27.54|
;;;1583         || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
000026  2f01              CMP      r7,#1
000028  d105              BNE      |L27.54|
;;;1584         || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
00002a  f1b80f01          CMP      r8,#1
00002e  d102              BNE      |L27.54|
;;;1585         || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
000030  f1b90f01          CMP      r9,#1
000034  d002              BEQ      |L27.60|
                  |L27.54|
;;;1586     {
;;;1587       return HAL_ERROR;
000036  2001              MOVS     r0,#1
                  |L27.56|
;;;1588     }
;;;1589   
;;;1590     /* Set the TIM channels state */
;;;1591     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;1592     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;1593     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;1594     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;1595   
;;;1596     /* Enable the complementary One Pulse output channel and the Input Capture channel */
;;;1597     TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
;;;1598     TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
;;;1599   
;;;1600     /* Enable the Main Output */
;;;1601     __HAL_TIM_MOE_ENABLE(htim);
;;;1602   
;;;1603     /* Return function status */
;;;1604     return HAL_OK;
;;;1605   }
000038  e8bd87f0          POP      {r4-r10,pc}
                  |L27.60|
00003c  2002              MOVS     r0,#2                 ;1591
00003e  f884003e          STRB     r0,[r4,#0x3e]         ;1591
000042  2102              MOVS     r1,#2                 ;1592
000044  203f              MOVS     r0,#0x3f              ;1592
000046  5501              STRB     r1,[r0,r4]            ;1592
000048  2002              MOVS     r0,#2                 ;1593
00004a  f8840042          STRB     r0,[r4,#0x42]         ;1593
00004e  2043              MOVS     r0,#0x43              ;1594
000050  5501              STRB     r1,[r0,r4]            ;1594
000052  2204              MOVS     r2,#4                 ;1597
000054  4629              MOV      r1,r5                 ;1597
000056  6820              LDR      r0,[r4,#0]            ;1597
000058  f7fffffe          BL       TIM_CCxNChannelCmd
00005c  2201              MOVS     r2,#1                 ;1598
00005e  4651              MOV      r1,r10                ;1598
000060  6820              LDR      r0,[r4,#0]            ;1598
000062  f7fffffe          BL       TIM_CCxChannelCmd
000066  6820              LDR      r0,[r4,#0]            ;1601
000068  6c40              LDR      r0,[r0,#0x44]         ;1601
00006a  f4404000          ORR      r0,r0,#0x8000         ;1601
00006e  6821              LDR      r1,[r4,#0]            ;1601
000070  6448              STR      r0,[r1,#0x44]         ;1601
000072  2000              MOVS     r0,#0                 ;1604
000074  e7e0              B        |L27.56|
;;;1606   
                          ENDP


                          AREA ||i.HAL_TIMEx_OnePulseN_Start_IT||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_OnePulseN_Start_IT PROC
;;;1657     */
;;;1658   HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
000000  e92d47f0          PUSH     {r4-r10,lr}
;;;1659   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
;;;1660     uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
000008  b90d              CBNZ     r5,|L28.14|
00000a  2004              MOVS     r0,#4
00000c  e000              B        |L28.16|
                  |L28.14|
00000e  2000              MOVS     r0,#0
                  |L28.16|
000010  4682              MOV      r10,r0
;;;1661     HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
000012  f894603e          LDRB     r6,[r4,#0x3e]
;;;1662     HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
000016  203f              MOVS     r0,#0x3f
000018  5d07              LDRB     r7,[r0,r4]
;;;1663     HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
00001a  f8948042          LDRB     r8,[r4,#0x42]
;;;1664     HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
00001e  f8949043          LDRB     r9,[r4,#0x43]
;;;1665   
;;;1666     /* Check the parameters */
;;;1667     assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));
;;;1668   
;;;1669     /* Check the TIM channels state */
;;;1670     if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
000022  2e01              CMP      r6,#1
000024  d107              BNE      |L28.54|
;;;1671         || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
000026  2f01              CMP      r7,#1
000028  d105              BNE      |L28.54|
;;;1672         || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
00002a  f1b80f01          CMP      r8,#1
00002e  d102              BNE      |L28.54|
;;;1673         || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
000030  f1b90f01          CMP      r9,#1
000034  d002              BEQ      |L28.60|
                  |L28.54|
;;;1674     {
;;;1675       return HAL_ERROR;
000036  2001              MOVS     r0,#1
                  |L28.56|
;;;1676     }
;;;1677   
;;;1678     /* Set the TIM channels state */
;;;1679     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;1680     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;1681     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;1682     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;1683   
;;;1684     /* Enable the TIM Capture/Compare 1 interrupt */
;;;1685     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
;;;1686   
;;;1687     /* Enable the TIM Capture/Compare 2 interrupt */
;;;1688     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
;;;1689   
;;;1690     /* Enable the complementary One Pulse output channel and the Input Capture channel */
;;;1691     TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
;;;1692     TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
;;;1693   
;;;1694     /* Enable the Main Output */
;;;1695     __HAL_TIM_MOE_ENABLE(htim);
;;;1696   
;;;1697     /* Return function status */
;;;1698     return HAL_OK;
;;;1699   }
000038  e8bd87f0          POP      {r4-r10,pc}
                  |L28.60|
00003c  2002              MOVS     r0,#2                 ;1679
00003e  f884003e          STRB     r0,[r4,#0x3e]         ;1679
000042  2102              MOVS     r1,#2                 ;1680
000044  203f              MOVS     r0,#0x3f              ;1680
000046  5501              STRB     r1,[r0,r4]            ;1680
000048  2002              MOVS     r0,#2                 ;1681
00004a  f8840042          STRB     r0,[r4,#0x42]         ;1681
00004e  2043              MOVS     r0,#0x43              ;1682
000050  5501              STRB     r1,[r0,r4]            ;1682
000052  6820              LDR      r0,[r4,#0]            ;1685
000054  68c0              LDR      r0,[r0,#0xc]          ;1685
000056  f0400002          ORR      r0,r0,#2              ;1685
00005a  6821              LDR      r1,[r4,#0]            ;1685
00005c  60c8              STR      r0,[r1,#0xc]          ;1685
00005e  6820              LDR      r0,[r4,#0]            ;1688
000060  68c0              LDR      r0,[r0,#0xc]          ;1688
000062  f0400004          ORR      r0,r0,#4              ;1688
000066  6821              LDR      r1,[r4,#0]            ;1688
000068  60c8              STR      r0,[r1,#0xc]          ;1688
00006a  2204              MOVS     r2,#4                 ;1691
00006c  4629              MOV      r1,r5                 ;1691
00006e  6820              LDR      r0,[r4,#0]            ;1691
000070  f7fffffe          BL       TIM_CCxNChannelCmd
000074  2201              MOVS     r2,#1                 ;1692
000076  4651              MOV      r1,r10                ;1692
000078  6820              LDR      r0,[r4,#0]            ;1692
00007a  f7fffffe          BL       TIM_CCxChannelCmd
00007e  6820              LDR      r0,[r4,#0]            ;1695
000080  6c40              LDR      r0,[r0,#0x44]         ;1695
000082  f4404000          ORR      r0,r0,#0x8000         ;1695
000086  6821              LDR      r1,[r4,#0]            ;1695
000088  6448              STR      r0,[r1,#0x44]         ;1695
00008a  2000              MOVS     r0,#0                 ;1698
00008c  e7d4              B        |L28.56|
;;;1700   
                          ENDP


                          AREA ||i.HAL_TIMEx_OnePulseN_Stop||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_OnePulseN_Stop PROC
;;;1618     */
;;;1619   HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
000000  b570              PUSH     {r4-r6,lr}
;;;1620   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;1621     uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
000006  b90d              CBNZ     r5,|L29.12|
000008  2004              MOVS     r0,#4
00000a  e000              B        |L29.14|
                  |L29.12|
00000c  2000              MOVS     r0,#0
                  |L29.14|
00000e  4606              MOV      r6,r0
;;;1622   
;;;1623     /* Check the parameters */
;;;1624     assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));
;;;1625   
;;;1626     /* Disable the complementary One Pulse output channel and the Input Capture channel */
;;;1627     TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
000010  2200              MOVS     r2,#0
000012  4629              MOV      r1,r5
000014  6820              LDR      r0,[r4,#0]
000016  f7fffffe          BL       TIM_CCxNChannelCmd
;;;1628     TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
00001a  2200              MOVS     r2,#0
00001c  4631              MOV      r1,r6
00001e  6820              LDR      r0,[r4,#0]
000020  f7fffffe          BL       TIM_CCxChannelCmd
;;;1629   
;;;1630     /* Disable the Main Output */
;;;1631     __HAL_TIM_MOE_DISABLE(htim);
000024  bf00              NOP      
000026  6820              LDR      r0,[r4,#0]
000028  6a00              LDR      r0,[r0,#0x20]
00002a  f2411111          MOV      r1,#0x1111
00002e  4008              ANDS     r0,r0,r1
000030  b950              CBNZ     r0,|L29.72|
000032  6820              LDR      r0,[r4,#0]
000034  6a00              LDR      r0,[r0,#0x20]
000036  1089              ASRS     r1,r1,#2
000038  4008              ANDS     r0,r0,r1
00003a  b928              CBNZ     r0,|L29.72|
00003c  6820              LDR      r0,[r4,#0]
00003e  6c40              LDR      r0,[r0,#0x44]
000040  f4204000          BIC      r0,r0,#0x8000
000044  6821              LDR      r1,[r4,#0]
000046  6448              STR      r0,[r1,#0x44]
                  |L29.72|
000048  bf00              NOP      
;;;1632   
;;;1633     /* Disable the Peripheral */
;;;1634     __HAL_TIM_DISABLE(htim);
00004a  bf00              NOP      
00004c  6820              LDR      r0,[r4,#0]
00004e  6a00              LDR      r0,[r0,#0x20]
000050  f2411111          MOV      r1,#0x1111
000054  4008              ANDS     r0,r0,r1
000056  b950              CBNZ     r0,|L29.110|
000058  6820              LDR      r0,[r4,#0]
00005a  6a00              LDR      r0,[r0,#0x20]
00005c  1089              ASRS     r1,r1,#2
00005e  4008              ANDS     r0,r0,r1
000060  b928              CBNZ     r0,|L29.110|
000062  6820              LDR      r0,[r4,#0]
000064  6800              LDR      r0,[r0,#0]
000066  f0200001          BIC      r0,r0,#1
00006a  6821              LDR      r1,[r4,#0]
00006c  6008              STR      r0,[r1,#0]
                  |L29.110|
00006e  bf00              NOP      
;;;1635   
;;;1636     /* Set the TIM  channels state */
;;;1637     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
000070  2001              MOVS     r0,#1
000072  f884003e          STRB     r0,[r4,#0x3e]
;;;1638     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
000076  2101              MOVS     r1,#1
000078  203f              MOVS     r0,#0x3f
00007a  5501              STRB     r1,[r0,r4]
;;;1639     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
00007c  2001              MOVS     r0,#1
00007e  f8840042          STRB     r0,[r4,#0x42]
;;;1640     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
000082  2043              MOVS     r0,#0x43
000084  5501              STRB     r1,[r0,r4]
;;;1641   
;;;1642     /* Return function status */
;;;1643     return HAL_OK;
000086  2000              MOVS     r0,#0
;;;1644   }
000088  bd70              POP      {r4-r6,pc}
;;;1645   
                          ENDP


                          AREA ||i.HAL_TIMEx_OnePulseN_Stop_IT||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_OnePulseN_Stop_IT PROC
;;;1712     */
;;;1713   HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
000000  b570              PUSH     {r4-r6,lr}
;;;1714   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;1715     uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
000006  b90d              CBNZ     r5,|L30.12|
000008  2004              MOVS     r0,#4
00000a  e000              B        |L30.14|
                  |L30.12|
00000c  2000              MOVS     r0,#0
                  |L30.14|
00000e  4606              MOV      r6,r0
;;;1716   
;;;1717     /* Check the parameters */
;;;1718     assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));
;;;1719   
;;;1720     /* Disable the TIM Capture/Compare 1 interrupt */
;;;1721     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
000010  6820              LDR      r0,[r4,#0]
000012  68c0              LDR      r0,[r0,#0xc]
000014  f0200002          BIC      r0,r0,#2
000018  6821              LDR      r1,[r4,#0]
00001a  60c8              STR      r0,[r1,#0xc]
;;;1722   
;;;1723     /* Disable the TIM Capture/Compare 2 interrupt */
;;;1724     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
00001c  6820              LDR      r0,[r4,#0]
00001e  68c0              LDR      r0,[r0,#0xc]
000020  f0200004          BIC      r0,r0,#4
000024  6821              LDR      r1,[r4,#0]
000026  60c8              STR      r0,[r1,#0xc]
;;;1725   
;;;1726     /* Disable the complementary One Pulse output channel and the Input Capture channel */
;;;1727     TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
000028  2200              MOVS     r2,#0
00002a  4629              MOV      r1,r5
00002c  6820              LDR      r0,[r4,#0]
00002e  f7fffffe          BL       TIM_CCxNChannelCmd
;;;1728     TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
000032  2200              MOVS     r2,#0
000034  4631              MOV      r1,r6
000036  6820              LDR      r0,[r4,#0]
000038  f7fffffe          BL       TIM_CCxChannelCmd
;;;1729   
;;;1730     /* Disable the Main Output */
;;;1731     __HAL_TIM_MOE_DISABLE(htim);
00003c  bf00              NOP      
00003e  6820              LDR      r0,[r4,#0]
000040  6a00              LDR      r0,[r0,#0x20]
000042  f2411111          MOV      r1,#0x1111
000046  4008              ANDS     r0,r0,r1
000048  b950              CBNZ     r0,|L30.96|
00004a  6820              LDR      r0,[r4,#0]
00004c  6a00              LDR      r0,[r0,#0x20]
00004e  1089              ASRS     r1,r1,#2
000050  4008              ANDS     r0,r0,r1
000052  b928              CBNZ     r0,|L30.96|
000054  6820              LDR      r0,[r4,#0]
000056  6c40              LDR      r0,[r0,#0x44]
000058  f4204000          BIC      r0,r0,#0x8000
00005c  6821              LDR      r1,[r4,#0]
00005e  6448              STR      r0,[r1,#0x44]
                  |L30.96|
000060  bf00              NOP      
;;;1732   
;;;1733     /* Disable the Peripheral */
;;;1734     __HAL_TIM_DISABLE(htim);
000062  bf00              NOP      
000064  6820              LDR      r0,[r4,#0]
000066  6a00              LDR      r0,[r0,#0x20]
000068  f2411111          MOV      r1,#0x1111
00006c  4008              ANDS     r0,r0,r1
00006e  b950              CBNZ     r0,|L30.134|
000070  6820              LDR      r0,[r4,#0]
000072  6a00              LDR      r0,[r0,#0x20]
000074  1089              ASRS     r1,r1,#2
000076  4008              ANDS     r0,r0,r1
000078  b928              CBNZ     r0,|L30.134|
00007a  6820              LDR      r0,[r4,#0]
00007c  6800              LDR      r0,[r0,#0]
00007e  f0200001          BIC      r0,r0,#1
000082  6821              LDR      r1,[r4,#0]
000084  6008              STR      r0,[r1,#0]
                  |L30.134|
000086  bf00              NOP      
;;;1735   
;;;1736     /* Set the TIM  channels state */
;;;1737     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
000088  2001              MOVS     r0,#1
00008a  f884003e          STRB     r0,[r4,#0x3e]
;;;1738     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
00008e  2101              MOVS     r1,#1
000090  203f              MOVS     r0,#0x3f
000092  5501              STRB     r1,[r0,r4]
;;;1739     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
000094  2001              MOVS     r0,#1
000096  f8840042          STRB     r0,[r4,#0x42]
;;;1740     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
00009a  2043              MOVS     r0,#0x43
00009c  5501              STRB     r1,[r0,r4]
;;;1741   
;;;1742     /* Return function status */
;;;1743     return HAL_OK;
00009e  2000              MOVS     r0,#0
;;;1744   }
0000a0  bd70              POP      {r4-r6,pc}
;;;1745   
                          ENDP


                          AREA ||i.HAL_TIMEx_PWMN_Start||, CODE, READONLY, ALIGN=2

                  HAL_TIMEx_PWMN_Start PROC
;;;1097     */
;;;1098   HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b570              PUSH     {r4-r6,lr}
;;;1099   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;1100     uint32_t tmpsmcr;
;;;1101   
;;;1102     /* Check the parameters */
;;;1103     assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
;;;1104   
;;;1105     /* Check the TIM complementary channel state */
;;;1106     if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
000006  b915              CBNZ     r5,|L31.14|
000008  f8940042          LDRB     r0,[r4,#0x42]
00000c  e00b              B        |L31.38|
                  |L31.14|
00000e  2d04              CMP      r5,#4
000010  d102              BNE      |L31.24|
000012  2043              MOVS     r0,#0x43
000014  5d00              LDRB     r0,[r0,r4]
000016  e006              B        |L31.38|
                  |L31.24|
000018  2d08              CMP      r5,#8
00001a  d102              BNE      |L31.34|
00001c  2044              MOVS     r0,#0x44
00001e  5d00              LDRB     r0,[r0,r4]
000020  e001              B        |L31.38|
                  |L31.34|
000022  2045              MOVS     r0,#0x45
000024  5d00              LDRB     r0,[r0,r4]
                  |L31.38|
000026  2801              CMP      r0,#1
000028  d001              BEQ      |L31.46|
;;;1107     {
;;;1108       return HAL_ERROR;
00002a  2001              MOVS     r0,#1
                  |L31.44|
;;;1109     }
;;;1110   
;;;1111     /* Set the TIM complementary channel state */
;;;1112     TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;1113   
;;;1114     /* Enable the complementary PWM output  */
;;;1115     TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
;;;1116   
;;;1117     /* Enable the Main Output */
;;;1118     __HAL_TIM_MOE_ENABLE(htim);
;;;1119   
;;;1120     /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;1121     if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;1122     {
;;;1123       tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;1124       if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;1125       {
;;;1126         __HAL_TIM_ENABLE(htim);
;;;1127       }
;;;1128     }
;;;1129     else
;;;1130     {
;;;1131       __HAL_TIM_ENABLE(htim);
;;;1132     }
;;;1133   
;;;1134     /* Return function status */
;;;1135     return HAL_OK;
;;;1136   }
00002c  bd70              POP      {r4-r6,pc}
                  |L31.46|
00002e  b91d              CBNZ     r5,|L31.56|
000030  2002              MOVS     r0,#2                 ;1112
000032  f8840042          STRB     r0,[r4,#0x42]         ;1112
000036  e00e              B        |L31.86|
                  |L31.56|
000038  2d04              CMP      r5,#4                 ;1112
00003a  d103              BNE      |L31.68|
00003c  2102              MOVS     r1,#2                 ;1112
00003e  2043              MOVS     r0,#0x43              ;1112
000040  5501              STRB     r1,[r0,r4]            ;1112
000042  e008              B        |L31.86|
                  |L31.68|
000044  2d08              CMP      r5,#8                 ;1112
000046  d103              BNE      |L31.80|
000048  2102              MOVS     r1,#2                 ;1112
00004a  2044              MOVS     r0,#0x44              ;1112
00004c  5501              STRB     r1,[r0,r4]            ;1112
00004e  e002              B        |L31.86|
                  |L31.80|
000050  2102              MOVS     r1,#2                 ;1112
000052  2045              MOVS     r0,#0x45              ;1112
000054  5501              STRB     r1,[r0,r4]            ;1112
                  |L31.86|
000056  2204              MOVS     r2,#4                 ;1115
000058  4629              MOV      r1,r5                 ;1115
00005a  6820              LDR      r0,[r4,#0]            ;1115
00005c  f7fffffe          BL       TIM_CCxNChannelCmd
000060  6820              LDR      r0,[r4,#0]            ;1118
000062  6c40              LDR      r0,[r0,#0x44]         ;1118
000064  f4404000          ORR      r0,r0,#0x8000         ;1118
000068  6821              LDR      r1,[r4,#0]            ;1118
00006a  6448              STR      r0,[r1,#0x44]         ;1118
00006c  4916              LDR      r1,|L31.200|
00006e  6820              LDR      r0,[r4,#0]            ;1121
000070  4288              CMP      r0,r1                 ;1121
000072  d013              BEQ      |L31.156|
000074  6820              LDR      r0,[r4,#0]            ;1121
000076  f1b04f80          CMP      r0,#0x40000000        ;1121
00007a  d00f              BEQ      |L31.156|
00007c  4913              LDR      r1,|L31.204|
00007e  6820              LDR      r0,[r4,#0]            ;1121
000080  4288              CMP      r0,r1                 ;1121
000082  d00b              BEQ      |L31.156|
000084  4912              LDR      r1,|L31.208|
000086  6820              LDR      r0,[r4,#0]            ;1121
000088  4288              CMP      r0,r1                 ;1121
00008a  d007              BEQ      |L31.156|
00008c  4911              LDR      r1,|L31.212|
00008e  6820              LDR      r0,[r4,#0]            ;1121
000090  4288              CMP      r0,r1                 ;1121
000092  d003              BEQ      |L31.156|
000094  4910              LDR      r1,|L31.216|
000096  6820              LDR      r0,[r4,#0]            ;1121
000098  4288              CMP      r0,r1                 ;1121
00009a  d10c              BNE      |L31.182|
                  |L31.156|
00009c  6820              LDR      r0,[r4,#0]            ;1123
00009e  6880              LDR      r0,[r0,#8]            ;1123
0000a0  f0000607          AND      r6,r0,#7              ;1123
0000a4  2e06              CMP      r6,#6                 ;1124
0000a6  d00c              BEQ      |L31.194|
0000a8  6820              LDR      r0,[r4,#0]            ;1126
0000aa  6800              LDR      r0,[r0,#0]            ;1126
0000ac  f0400001          ORR      r0,r0,#1              ;1126
0000b0  6821              LDR      r1,[r4,#0]            ;1126
0000b2  6008              STR      r0,[r1,#0]            ;1126
0000b4  e005              B        |L31.194|
                  |L31.182|
0000b6  6820              LDR      r0,[r4,#0]            ;1131
0000b8  6800              LDR      r0,[r0,#0]            ;1131
0000ba  f0400001          ORR      r0,r0,#1              ;1131
0000be  6821              LDR      r1,[r4,#0]            ;1131
0000c0  6008              STR      r0,[r1,#0]            ;1131
                  |L31.194|
0000c2  2000              MOVS     r0,#0                 ;1135
0000c4  e7b2              B        |L31.44|
;;;1137   
                          ENDP

0000c6  0000              DCW      0x0000
                  |L31.200|
                          DCD      0x40010000
                  |L31.204|
                          DCD      0x40000400
                  |L31.208|
                          DCD      0x40000800
                  |L31.212|
                          DCD      0x40000c00
                  |L31.216|
                          DCD      0x40014000

                          AREA ||i.HAL_TIMEx_PWMN_Start_DMA||, CODE, READONLY, ALIGN=2

                  HAL_TIMEx_PWMN_Start_DMA PROC
;;;1340     */
;;;1341   HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
000000  e92d47f0          PUSH     {r4-r10,lr}
;;;1342                                              uint16_t Length)
;;;1343   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
000008  4616              MOV      r6,r2
00000a  461f              MOV      r7,r3
;;;1344     HAL_StatusTypeDef status = HAL_OK;
00000c  f04f0800          MOV      r8,#0
;;;1345     uint32_t tmpsmcr;
;;;1346   
;;;1347     /* Check the parameters */
;;;1348     assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
;;;1349   
;;;1350     /* Set the TIM complementary channel state */
;;;1351     if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
000010  b915              CBNZ     r5,|L32.24|
000012  f8940042          LDRB     r0,[r4,#0x42]
000016  e00b              B        |L32.48|
                  |L32.24|
000018  2d04              CMP      r5,#4
00001a  d102              BNE      |L32.34|
00001c  2043              MOVS     r0,#0x43
00001e  5d00              LDRB     r0,[r0,r4]
000020  e006              B        |L32.48|
                  |L32.34|
000022  2d08              CMP      r5,#8
000024  d102              BNE      |L32.44|
000026  2044              MOVS     r0,#0x44
000028  5d00              LDRB     r0,[r0,r4]
00002a  e001              B        |L32.48|
                  |L32.44|
00002c  2045              MOVS     r0,#0x45
00002e  5d00              LDRB     r0,[r0,r4]
                  |L32.48|
000030  2802              CMP      r0,#2
000032  d101              BNE      |L32.56|
                  |L32.52|
;;;1352     {
;;;1353       return HAL_BUSY;
;;;1354     }
;;;1355     else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
;;;1356     {
;;;1357       if ((pData == NULL) || (Length == 0U))
;;;1358       {
;;;1359         return HAL_ERROR;
;;;1360       }
;;;1361       else
;;;1362       {
;;;1363         TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;1364       }
;;;1365     }
;;;1366     else
;;;1367     {
;;;1368       return HAL_ERROR;
;;;1369     }
;;;1370   
;;;1371     switch (Channel)
;;;1372     {
;;;1373       case TIM_CHANNEL_1:
;;;1374       {
;;;1375         /* Set the DMA compare callbacks */
;;;1376         htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
;;;1377         htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;1378   
;;;1379         /* Set the DMA error callback */
;;;1380         htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
;;;1381   
;;;1382         /* Enable the DMA stream */
;;;1383         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
;;;1384                              Length) != HAL_OK)
;;;1385         {
;;;1386           /* Return error status */
;;;1387           return HAL_ERROR;
;;;1388         }
;;;1389         /* Enable the TIM Capture/Compare 1 DMA request */
;;;1390         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
;;;1391         break;
;;;1392       }
;;;1393   
;;;1394       case TIM_CHANNEL_2:
;;;1395       {
;;;1396         /* Set the DMA compare callbacks */
;;;1397         htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
;;;1398         htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;1399   
;;;1400         /* Set the DMA error callback */
;;;1401         htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
;;;1402   
;;;1403         /* Enable the DMA stream */
;;;1404         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
;;;1405                              Length) != HAL_OK)
;;;1406         {
;;;1407           /* Return error status */
;;;1408           return HAL_ERROR;
;;;1409         }
;;;1410         /* Enable the TIM Capture/Compare 2 DMA request */
;;;1411         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
;;;1412         break;
;;;1413       }
;;;1414   
;;;1415       case TIM_CHANNEL_3:
;;;1416       {
;;;1417         /* Set the DMA compare callbacks */
;;;1418         htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
;;;1419         htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;1420   
;;;1421         /* Set the DMA error callback */
;;;1422         htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
;;;1423   
;;;1424         /* Enable the DMA stream */
;;;1425         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
;;;1426                              Length) != HAL_OK)
;;;1427         {
;;;1428           /* Return error status */
;;;1429           return HAL_ERROR;
;;;1430         }
;;;1431         /* Enable the TIM Capture/Compare 3 DMA request */
;;;1432         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
;;;1433         break;
;;;1434       }
;;;1435   
;;;1436       default:
;;;1437         status = HAL_ERROR;
;;;1438         break;
;;;1439     }
;;;1440   
;;;1441     if (status == HAL_OK)
;;;1442     {
;;;1443       /* Enable the complementary PWM output  */
;;;1444       TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
;;;1445   
;;;1446       /* Enable the Main Output */
;;;1447       __HAL_TIM_MOE_ENABLE(htim);
;;;1448   
;;;1449       /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;1450       if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;1451       {
;;;1452         tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;1453         if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;1454         {
;;;1455           __HAL_TIM_ENABLE(htim);
;;;1456         }
;;;1457       }
;;;1458       else
;;;1459       {
;;;1460         __HAL_TIM_ENABLE(htim);
;;;1461       }
;;;1462     }
;;;1463   
;;;1464     /* Return function status */
;;;1465     return status;
;;;1466   }
000034  e8bd87f0          POP      {r4-r10,pc}
                  |L32.56|
000038  b915              CBNZ     r5,|L32.64|
00003a  f8940042          LDRB     r0,[r4,#0x42]         ;1355
00003e  e00b              B        |L32.88|
                  |L32.64|
000040  2d04              CMP      r5,#4                 ;1355
000042  d102              BNE      |L32.74|
000044  2043              MOVS     r0,#0x43              ;1355
000046  5d00              LDRB     r0,[r0,r4]            ;1355
000048  e006              B        |L32.88|
                  |L32.74|
00004a  2d08              CMP      r5,#8                 ;1355
00004c  d102              BNE      |L32.84|
00004e  2044              MOVS     r0,#0x44              ;1355
000050  5d00              LDRB     r0,[r0,r4]            ;1355
000052  e001              B        |L32.88|
                  |L32.84|
000054  2045              MOVS     r0,#0x45              ;1355
000056  5d00              LDRB     r0,[r0,r4]            ;1355
                  |L32.88|
000058  2801              CMP      r0,#1                 ;1355
00005a  d118              BNE      |L32.142|
00005c  b106              CBZ      r6,|L32.96|
00005e  b90f              CBNZ     r7,|L32.100|
                  |L32.96|
000060  2001              MOVS     r0,#1                 ;1359
000062  e7e7              B        |L32.52|
                  |L32.100|
000064  b91d              CBNZ     r5,|L32.110|
000066  2002              MOVS     r0,#2                 ;1363
000068  f8840042          STRB     r0,[r4,#0x42]         ;1363
00006c  e011              B        |L32.146|
                  |L32.110|
00006e  2d04              CMP      r5,#4                 ;1363
000070  d103              BNE      |L32.122|
000072  2102              MOVS     r1,#2                 ;1363
000074  2043              MOVS     r0,#0x43              ;1363
000076  5501              STRB     r1,[r0,r4]            ;1363
000078  e00b              B        |L32.146|
                  |L32.122|
00007a  2d08              CMP      r5,#8                 ;1363
00007c  d103              BNE      |L32.134|
00007e  2102              MOVS     r1,#2                 ;1363
000080  2044              MOVS     r0,#0x44              ;1363
000082  5501              STRB     r1,[r0,r4]            ;1363
000084  e005              B        |L32.146|
                  |L32.134|
000086  2102              MOVS     r1,#2                 ;1363
000088  2045              MOVS     r0,#0x45              ;1363
00008a  5501              STRB     r1,[r0,r4]            ;1363
00008c  e001              B        |L32.146|
                  |L32.142|
00008e  2001              MOVS     r0,#1                 ;1368
000090  e7d0              B        |L32.52|
                  |L32.146|
000092  b125              CBZ      r5,|L32.158|
000094  2d04              CMP      r5,#4                 ;1371
000096  d01d              BEQ      |L32.212|
000098  2d08              CMP      r5,#8                 ;1371
00009a  d151              BNE      |L32.320|
00009c  e035              B        |L32.266|
                  |L32.158|
00009e  4948              LDR      r1,|L32.448|
0000a0  6a60              LDR      r0,[r4,#0x24]         ;1376
0000a2  63c1              STR      r1,[r0,#0x3c]         ;1376
0000a4  4947              LDR      r1,|L32.452|
0000a6  6a60              LDR      r0,[r4,#0x24]         ;1377
0000a8  6401              STR      r1,[r0,#0x40]         ;1377
0000aa  4947              LDR      r1,|L32.456|
0000ac  6a60              LDR      r0,[r4,#0x24]         ;1380
0000ae  64c1              STR      r1,[r0,#0x4c]         ;1380
0000b0  6821              LDR      r1,[r4,#0]            ;1383
0000b2  f1010234          ADD      r2,r1,#0x34           ;1383
0000b6  463b              MOV      r3,r7                 ;1383
0000b8  4631              MOV      r1,r6                 ;1383
0000ba  6a60              LDR      r0,[r4,#0x24]         ;1383
0000bc  f7fffffe          BL       HAL_DMA_Start_IT
0000c0  b108              CBZ      r0,|L32.198|
0000c2  2001              MOVS     r0,#1                 ;1387
0000c4  e7b6              B        |L32.52|
                  |L32.198|
0000c6  6820              LDR      r0,[r4,#0]            ;1390
0000c8  68c0              LDR      r0,[r0,#0xc]          ;1390
0000ca  f4407000          ORR      r0,r0,#0x200          ;1390
0000ce  6821              LDR      r1,[r4,#0]            ;1390
0000d0  60c8              STR      r0,[r1,#0xc]          ;1390
0000d2  e038              B        |L32.326|
                  |L32.212|
0000d4  493a              LDR      r1,|L32.448|
0000d6  6aa0              LDR      r0,[r4,#0x28]         ;1397
0000d8  63c1              STR      r1,[r0,#0x3c]         ;1397
0000da  493a              LDR      r1,|L32.452|
0000dc  6aa0              LDR      r0,[r4,#0x28]         ;1398
0000de  6401              STR      r1,[r0,#0x40]         ;1398
0000e0  4939              LDR      r1,|L32.456|
0000e2  6aa0              LDR      r0,[r4,#0x28]         ;1401
0000e4  64c1              STR      r1,[r0,#0x4c]         ;1401
0000e6  6821              LDR      r1,[r4,#0]            ;1404
0000e8  f1010238          ADD      r2,r1,#0x38           ;1404
0000ec  463b              MOV      r3,r7                 ;1404
0000ee  4631              MOV      r1,r6                 ;1404
0000f0  6aa0              LDR      r0,[r4,#0x28]         ;1404
0000f2  f7fffffe          BL       HAL_DMA_Start_IT
0000f6  b108              CBZ      r0,|L32.252|
0000f8  2001              MOVS     r0,#1                 ;1408
0000fa  e79b              B        |L32.52|
                  |L32.252|
0000fc  6820              LDR      r0,[r4,#0]            ;1411
0000fe  68c0              LDR      r0,[r0,#0xc]          ;1411
000100  f4406080          ORR      r0,r0,#0x400          ;1411
000104  6821              LDR      r1,[r4,#0]            ;1411
000106  60c8              STR      r0,[r1,#0xc]          ;1411
000108  e01d              B        |L32.326|
                  |L32.266|
00010a  492d              LDR      r1,|L32.448|
00010c  6ae0              LDR      r0,[r4,#0x2c]         ;1418
00010e  63c1              STR      r1,[r0,#0x3c]         ;1418
000110  492c              LDR      r1,|L32.452|
000112  6ae0              LDR      r0,[r4,#0x2c]         ;1419
000114  6401              STR      r1,[r0,#0x40]         ;1419
000116  492c              LDR      r1,|L32.456|
000118  6ae0              LDR      r0,[r4,#0x2c]         ;1422
00011a  64c1              STR      r1,[r0,#0x4c]         ;1422
00011c  6821              LDR      r1,[r4,#0]            ;1425
00011e  f101023c          ADD      r2,r1,#0x3c           ;1425
000122  463b              MOV      r3,r7                 ;1425
000124  4631              MOV      r1,r6                 ;1425
000126  6ae0              LDR      r0,[r4,#0x2c]         ;1425
000128  f7fffffe          BL       HAL_DMA_Start_IT
00012c  b108              CBZ      r0,|L32.306|
00012e  2001              MOVS     r0,#1                 ;1429
000130  e780              B        |L32.52|
                  |L32.306|
000132  6820              LDR      r0,[r4,#0]            ;1432
000134  68c0              LDR      r0,[r0,#0xc]          ;1432
000136  f4406000          ORR      r0,r0,#0x800          ;1432
00013a  6821              LDR      r1,[r4,#0]            ;1432
00013c  60c8              STR      r0,[r1,#0xc]          ;1432
00013e  e002              B        |L32.326|
                  |L32.320|
000140  f04f0801          MOV      r8,#1                 ;1437
000144  bf00              NOP                            ;1438
                  |L32.326|
000146  bf00              NOP                            ;1391
000148  f1b80f00          CMP      r8,#0                 ;1441
00014c  d136              BNE      |L32.444|
00014e  2204              MOVS     r2,#4                 ;1444
000150  4629              MOV      r1,r5                 ;1444
000152  6820              LDR      r0,[r4,#0]            ;1444
000154  f7fffffe          BL       TIM_CCxNChannelCmd
000158  6820              LDR      r0,[r4,#0]            ;1447
00015a  6c40              LDR      r0,[r0,#0x44]         ;1447
00015c  f4404000          ORR      r0,r0,#0x8000         ;1447
000160  6821              LDR      r1,[r4,#0]            ;1447
000162  6448              STR      r0,[r1,#0x44]         ;1447
000164  4919              LDR      r1,|L32.460|
000166  6820              LDR      r0,[r4,#0]            ;1450
000168  4288              CMP      r0,r1                 ;1450
00016a  d013              BEQ      |L32.404|
00016c  6820              LDR      r0,[r4,#0]            ;1450
00016e  f1b04f80          CMP      r0,#0x40000000        ;1450
000172  d00f              BEQ      |L32.404|
000174  4916              LDR      r1,|L32.464|
000176  6820              LDR      r0,[r4,#0]            ;1450
000178  4288              CMP      r0,r1                 ;1450
00017a  d00b              BEQ      |L32.404|
00017c  4915              LDR      r1,|L32.468|
00017e  6820              LDR      r0,[r4,#0]            ;1450
000180  4288              CMP      r0,r1                 ;1450
000182  d007              BEQ      |L32.404|
000184  4914              LDR      r1,|L32.472|
000186  6820              LDR      r0,[r4,#0]            ;1450
000188  4288              CMP      r0,r1                 ;1450
00018a  d003              BEQ      |L32.404|
00018c  4913              LDR      r1,|L32.476|
00018e  6820              LDR      r0,[r4,#0]            ;1450
000190  4288              CMP      r0,r1                 ;1450
000192  d10d              BNE      |L32.432|
                  |L32.404|
000194  6820              LDR      r0,[r4,#0]            ;1452
000196  6880              LDR      r0,[r0,#8]            ;1452
000198  f0000907          AND      r9,r0,#7              ;1452
00019c  f1b90f06          CMP      r9,#6                 ;1453
0001a0  d00c              BEQ      |L32.444|
0001a2  6820              LDR      r0,[r4,#0]            ;1455
0001a4  6800              LDR      r0,[r0,#0]            ;1455
0001a6  f0400001          ORR      r0,r0,#1              ;1455
0001aa  6821              LDR      r1,[r4,#0]            ;1455
0001ac  6008              STR      r0,[r1,#0]            ;1455
0001ae  e005              B        |L32.444|
                  |L32.432|
0001b0  6820              LDR      r0,[r4,#0]            ;1460
0001b2  6800              LDR      r0,[r0,#0]            ;1460
0001b4  f0400001          ORR      r0,r0,#1              ;1460
0001b8  6821              LDR      r1,[r4,#0]            ;1460
0001ba  6008              STR      r0,[r1,#0]            ;1460
                  |L32.444|
0001bc  4640              MOV      r0,r8                 ;1465
0001be  e739              B        |L32.52|
;;;1467   
                          ENDP

                  |L32.448|
                          DCD      TIM_DMADelayPulseNCplt
                  |L32.452|
                          DCD      TIM_DMADelayPulseHalfCplt
                  |L32.456|
                          DCD      TIM_DMAErrorCCxN
                  |L32.460|
                          DCD      0x40010000
                  |L32.464|
                          DCD      0x40000400
                  |L32.468|
                          DCD      0x40000800
                  |L32.472|
                          DCD      0x40000c00
                  |L32.476|
                          DCD      0x40014000

                          AREA ||i.HAL_TIMEx_PWMN_Start_IT||, CODE, READONLY, ALIGN=2

                  HAL_TIMEx_PWMN_Start_IT PROC
;;;1179     */
;;;1180   HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;1181   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
;;;1182     HAL_StatusTypeDef status = HAL_OK;
000008  2600              MOVS     r6,#0
;;;1183     uint32_t tmpsmcr;
;;;1184   
;;;1185     /* Check the parameters */
;;;1186     assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
;;;1187   
;;;1188     /* Check the TIM complementary channel state */
;;;1189     if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
00000a  b915              CBNZ     r5,|L33.18|
00000c  f8940042          LDRB     r0,[r4,#0x42]
000010  e00b              B        |L33.42|
                  |L33.18|
000012  2d04              CMP      r5,#4
000014  d102              BNE      |L33.28|
000016  2043              MOVS     r0,#0x43
000018  5d00              LDRB     r0,[r0,r4]
00001a  e006              B        |L33.42|
                  |L33.28|
00001c  2d08              CMP      r5,#8
00001e  d102              BNE      |L33.38|
000020  2044              MOVS     r0,#0x44
000022  5d00              LDRB     r0,[r0,r4]
000024  e001              B        |L33.42|
                  |L33.38|
000026  2045              MOVS     r0,#0x45
000028  5d00              LDRB     r0,[r0,r4]
                  |L33.42|
00002a  2801              CMP      r0,#1
00002c  d002              BEQ      |L33.52|
;;;1190     {
;;;1191       return HAL_ERROR;
00002e  2001              MOVS     r0,#1
                  |L33.48|
;;;1192     }
;;;1193   
;;;1194     /* Set the TIM complementary channel state */
;;;1195     TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;1196   
;;;1197     switch (Channel)
;;;1198     {
;;;1199       case TIM_CHANNEL_1:
;;;1200       {
;;;1201         /* Enable the TIM Capture/Compare 1 interrupt */
;;;1202         __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
;;;1203         break;
;;;1204       }
;;;1205   
;;;1206       case TIM_CHANNEL_2:
;;;1207       {
;;;1208         /* Enable the TIM Capture/Compare 2 interrupt */
;;;1209         __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
;;;1210         break;
;;;1211       }
;;;1212   
;;;1213       case TIM_CHANNEL_3:
;;;1214       {
;;;1215         /* Enable the TIM Capture/Compare 3 interrupt */
;;;1216         __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
;;;1217         break;
;;;1218       }
;;;1219   
;;;1220       default:
;;;1221         status = HAL_ERROR;
;;;1222         break;
;;;1223     }
;;;1224   
;;;1225     if (status == HAL_OK)
;;;1226     {
;;;1227       /* Enable the TIM Break interrupt */
;;;1228       __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
;;;1229   
;;;1230       /* Enable the complementary PWM output  */
;;;1231       TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
;;;1232   
;;;1233       /* Enable the Main Output */
;;;1234       __HAL_TIM_MOE_ENABLE(htim);
;;;1235   
;;;1236       /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;1237       if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;1238       {
;;;1239         tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;1240         if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;1241         {
;;;1242           __HAL_TIM_ENABLE(htim);
;;;1243         }
;;;1244       }
;;;1245       else
;;;1246       {
;;;1247         __HAL_TIM_ENABLE(htim);
;;;1248       }
;;;1249     }
;;;1250   
;;;1251     /* Return function status */
;;;1252     return status;
;;;1253   }
000030  e8bd81f0          POP      {r4-r8,pc}
                  |L33.52|
000034  b91d              CBNZ     r5,|L33.62|
000036  2002              MOVS     r0,#2                 ;1195
000038  f8840042          STRB     r0,[r4,#0x42]         ;1195
00003c  e00e              B        |L33.92|
                  |L33.62|
00003e  2d04              CMP      r5,#4                 ;1195
000040  d103              BNE      |L33.74|
000042  2102              MOVS     r1,#2                 ;1195
000044  2043              MOVS     r0,#0x43              ;1195
000046  5501              STRB     r1,[r0,r4]            ;1195
000048  e008              B        |L33.92|
                  |L33.74|
00004a  2d08              CMP      r5,#8                 ;1195
00004c  d103              BNE      |L33.86|
00004e  2102              MOVS     r1,#2                 ;1195
000050  2044              MOVS     r0,#0x44              ;1195
000052  5501              STRB     r1,[r0,r4]            ;1195
000054  e002              B        |L33.92|
                  |L33.86|
000056  2102              MOVS     r1,#2                 ;1195
000058  2045              MOVS     r0,#0x45              ;1195
00005a  5501              STRB     r1,[r0,r4]            ;1195
                  |L33.92|
00005c  b125              CBZ      r5,|L33.104|
00005e  2d04              CMP      r5,#4                 ;1197
000060  d009              BEQ      |L33.118|
000062  2d08              CMP      r5,#8                 ;1197
000064  d115              BNE      |L33.146|
000066  e00d              B        |L33.132|
                  |L33.104|
000068  6820              LDR      r0,[r4,#0]            ;1202
00006a  68c0              LDR      r0,[r0,#0xc]          ;1202
00006c  f0400002          ORR      r0,r0,#2              ;1202
000070  6821              LDR      r1,[r4,#0]            ;1202
000072  60c8              STR      r0,[r1,#0xc]          ;1202
000074  e00f              B        |L33.150|
                  |L33.118|
000076  6820              LDR      r0,[r4,#0]            ;1209
000078  68c0              LDR      r0,[r0,#0xc]          ;1209
00007a  f0400004          ORR      r0,r0,#4              ;1209
00007e  6821              LDR      r1,[r4,#0]            ;1209
000080  60c8              STR      r0,[r1,#0xc]          ;1209
000082  e008              B        |L33.150|
                  |L33.132|
000084  6820              LDR      r0,[r4,#0]            ;1216
000086  68c0              LDR      r0,[r0,#0xc]          ;1216
000088  f0400008          ORR      r0,r0,#8              ;1216
00008c  6821              LDR      r1,[r4,#0]            ;1216
00008e  60c8              STR      r0,[r1,#0xc]          ;1216
000090  e001              B        |L33.150|
                  |L33.146|
000092  2601              MOVS     r6,#1                 ;1221
000094  bf00              NOP                            ;1222
                  |L33.150|
000096  bf00              NOP                            ;1203
000098  bba6              CBNZ     r6,|L33.260|
00009a  6820              LDR      r0,[r4,#0]            ;1228
00009c  68c0              LDR      r0,[r0,#0xc]          ;1228
00009e  f0400080          ORR      r0,r0,#0x80           ;1228
0000a2  6821              LDR      r1,[r4,#0]            ;1228
0000a4  60c8              STR      r0,[r1,#0xc]          ;1228
0000a6  2204              MOVS     r2,#4                 ;1231
0000a8  4629              MOV      r1,r5                 ;1231
0000aa  6820              LDR      r0,[r4,#0]            ;1231
0000ac  f7fffffe          BL       TIM_CCxNChannelCmd
0000b0  6820              LDR      r0,[r4,#0]            ;1234
0000b2  6c40              LDR      r0,[r0,#0x44]         ;1234
0000b4  f4404000          ORR      r0,r0,#0x8000         ;1234
0000b8  6821              LDR      r1,[r4,#0]            ;1234
0000ba  6448              STR      r0,[r1,#0x44]         ;1234
0000bc  4916              LDR      r1,|L33.280|
0000be  6820              LDR      r0,[r4,#0]            ;1237
0000c0  4288              CMP      r0,r1                 ;1237
0000c2  d013              BEQ      |L33.236|
0000c4  6820              LDR      r0,[r4,#0]            ;1237
0000c6  f1b04f80          CMP      r0,#0x40000000        ;1237
0000ca  d00f              BEQ      |L33.236|
0000cc  4913              LDR      r1,|L33.284|
0000ce  6820              LDR      r0,[r4,#0]            ;1237
0000d0  4288              CMP      r0,r1                 ;1237
0000d2  d00b              BEQ      |L33.236|
0000d4  4912              LDR      r1,|L33.288|
0000d6  6820              LDR      r0,[r4,#0]            ;1237
0000d8  4288              CMP      r0,r1                 ;1237
0000da  d007              BEQ      |L33.236|
0000dc  4911              LDR      r1,|L33.292|
0000de  6820              LDR      r0,[r4,#0]            ;1237
0000e0  4288              CMP      r0,r1                 ;1237
0000e2  d003              BEQ      |L33.236|
0000e4  4910              LDR      r1,|L33.296|
0000e6  6820              LDR      r0,[r4,#0]            ;1237
0000e8  4288              CMP      r0,r1                 ;1237
0000ea  d10c              BNE      |L33.262|
                  |L33.236|
0000ec  6820              LDR      r0,[r4,#0]            ;1239
0000ee  6880              LDR      r0,[r0,#8]            ;1239
0000f0  f0000707          AND      r7,r0,#7              ;1239
0000f4  2f06              CMP      r7,#6                 ;1240
0000f6  d00c              BEQ      |L33.274|
0000f8  6820              LDR      r0,[r4,#0]            ;1242
0000fa  6800              LDR      r0,[r0,#0]            ;1242
0000fc  f0400001          ORR      r0,r0,#1              ;1242
000100  6821              LDR      r1,[r4,#0]            ;1242
000102  6008              STR      r0,[r1,#0]            ;1242
                  |L33.260|
000104  e005              B        |L33.274|
                  |L33.262|
000106  6820              LDR      r0,[r4,#0]            ;1247
000108  6800              LDR      r0,[r0,#0]            ;1247
00010a  f0400001          ORR      r0,r0,#1              ;1247
00010e  6821              LDR      r1,[r4,#0]            ;1247
000110  6008              STR      r0,[r1,#0]            ;1247
                  |L33.274|
000112  4630              MOV      r0,r6                 ;1252
000114  e78c              B        |L33.48|
;;;1254   
                          ENDP

000116  0000              DCW      0x0000
                  |L33.280|
                          DCD      0x40010000
                  |L33.284|
                          DCD      0x40000400
                  |L33.288|
                          DCD      0x40000800
                  |L33.292|
                          DCD      0x40000c00
                  |L33.296|
                          DCD      0x40014000

                          AREA ||i.HAL_TIMEx_PWMN_Stop||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_PWMN_Stop PROC
;;;1147     */
;;;1148   HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b570              PUSH     {r4-r6,lr}
;;;1149   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;1150     /* Check the parameters */
;;;1151     assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
;;;1152   
;;;1153     /* Disable the complementary PWM output  */
;;;1154     TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
000006  2200              MOVS     r2,#0
000008  4629              MOV      r1,r5
00000a  6820              LDR      r0,[r4,#0]
00000c  f7fffffe          BL       TIM_CCxNChannelCmd
;;;1155   
;;;1156     /* Disable the Main Output */
;;;1157     __HAL_TIM_MOE_DISABLE(htim);
000010  bf00              NOP      
000012  6820              LDR      r0,[r4,#0]
000014  6a00              LDR      r0,[r0,#0x20]
000016  f2411111          MOV      r1,#0x1111
00001a  4008              ANDS     r0,r0,r1
00001c  b950              CBNZ     r0,|L34.52|
00001e  6820              LDR      r0,[r4,#0]
000020  6a00              LDR      r0,[r0,#0x20]
000022  1089              ASRS     r1,r1,#2
000024  4008              ANDS     r0,r0,r1
000026  b928              CBNZ     r0,|L34.52|
000028  6820              LDR      r0,[r4,#0]
00002a  6c40              LDR      r0,[r0,#0x44]
00002c  f4204000          BIC      r0,r0,#0x8000
000030  6821              LDR      r1,[r4,#0]
000032  6448              STR      r0,[r1,#0x44]
                  |L34.52|
000034  bf00              NOP      
;;;1158   
;;;1159     /* Disable the Peripheral */
;;;1160     __HAL_TIM_DISABLE(htim);
000036  bf00              NOP      
000038  6820              LDR      r0,[r4,#0]
00003a  6a00              LDR      r0,[r0,#0x20]
00003c  f2411111          MOV      r1,#0x1111
000040  4008              ANDS     r0,r0,r1
000042  b950              CBNZ     r0,|L34.90|
000044  6820              LDR      r0,[r4,#0]
000046  6a00              LDR      r0,[r0,#0x20]
000048  1089              ASRS     r1,r1,#2
00004a  4008              ANDS     r0,r0,r1
00004c  b928              CBNZ     r0,|L34.90|
00004e  6820              LDR      r0,[r4,#0]
000050  6800              LDR      r0,[r0,#0]
000052  f0200001          BIC      r0,r0,#1
000056  6821              LDR      r1,[r4,#0]
000058  6008              STR      r0,[r1,#0]
                  |L34.90|
00005a  bf00              NOP      
;;;1161   
;;;1162     /* Set the TIM complementary channel state */
;;;1163     TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
00005c  b91d              CBNZ     r5,|L34.102|
00005e  2001              MOVS     r0,#1
000060  f8840042          STRB     r0,[r4,#0x42]
000064  e00e              B        |L34.132|
                  |L34.102|
000066  2d04              CMP      r5,#4
000068  d103              BNE      |L34.114|
00006a  2101              MOVS     r1,#1
00006c  2043              MOVS     r0,#0x43
00006e  5501              STRB     r1,[r0,r4]
000070  e008              B        |L34.132|
                  |L34.114|
000072  2d08              CMP      r5,#8
000074  d103              BNE      |L34.126|
000076  2101              MOVS     r1,#1
000078  2044              MOVS     r0,#0x44
00007a  5501              STRB     r1,[r0,r4]
00007c  e002              B        |L34.132|
                  |L34.126|
00007e  2101              MOVS     r1,#1
000080  2045              MOVS     r0,#0x45
000082  5501              STRB     r1,[r0,r4]
                  |L34.132|
;;;1164   
;;;1165     /* Return function status */
;;;1166     return HAL_OK;
000084  2000              MOVS     r0,#0
;;;1167   }
000086  bd70              POP      {r4-r6,pc}
;;;1168   
                          ENDP


                          AREA ||i.HAL_TIMEx_PWMN_Stop_DMA||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_PWMN_Stop_DMA PROC
;;;1478     */
;;;1479   HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b570              PUSH     {r4-r6,lr}
;;;1480   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;1481     HAL_StatusTypeDef status = HAL_OK;
000006  2600              MOVS     r6,#0
;;;1482   
;;;1483     /* Check the parameters */
;;;1484     assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
;;;1485   
;;;1486     switch (Channel)
000008  b125              CBZ      r5,|L35.20|
00000a  2d04              CMP      r5,#4
00000c  d00c              BEQ      |L35.40|
00000e  2d08              CMP      r5,#8
000010  d11e              BNE      |L35.80|
000012  e013              B        |L35.60|
                  |L35.20|
;;;1487     {
;;;1488       case TIM_CHANNEL_1:
;;;1489       {
;;;1490         /* Disable the TIM Capture/Compare 1 DMA request */
;;;1491         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
000014  6820              LDR      r0,[r4,#0]
000016  68c0              LDR      r0,[r0,#0xc]
000018  f4207000          BIC      r0,r0,#0x200
00001c  6821              LDR      r1,[r4,#0]
00001e  60c8              STR      r0,[r1,#0xc]
;;;1492         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
000020  6a60              LDR      r0,[r4,#0x24]
000022  f7fffffe          BL       HAL_DMA_Abort_IT
;;;1493         break;
000026  e015              B        |L35.84|
                  |L35.40|
;;;1494       }
;;;1495   
;;;1496       case TIM_CHANNEL_2:
;;;1497       {
;;;1498         /* Disable the TIM Capture/Compare 2 DMA request */
;;;1499         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
000028  6820              LDR      r0,[r4,#0]
00002a  68c0              LDR      r0,[r0,#0xc]
00002c  f4206080          BIC      r0,r0,#0x400
000030  6821              LDR      r1,[r4,#0]
000032  60c8              STR      r0,[r1,#0xc]
;;;1500         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
000034  6aa0              LDR      r0,[r4,#0x28]
000036  f7fffffe          BL       HAL_DMA_Abort_IT
;;;1501         break;
00003a  e00b              B        |L35.84|
                  |L35.60|
;;;1502       }
;;;1503   
;;;1504       case TIM_CHANNEL_3:
;;;1505       {
;;;1506         /* Disable the TIM Capture/Compare 3 DMA request */
;;;1507         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
00003c  6820              LDR      r0,[r4,#0]
00003e  68c0              LDR      r0,[r0,#0xc]
000040  f4206000          BIC      r0,r0,#0x800
000044  6821              LDR      r1,[r4,#0]
000046  60c8              STR      r0,[r1,#0xc]
;;;1508         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
000048  6ae0              LDR      r0,[r4,#0x2c]
00004a  f7fffffe          BL       HAL_DMA_Abort_IT
;;;1509         break;
00004e  e001              B        |L35.84|
                  |L35.80|
;;;1510       }
;;;1511   
;;;1512       default:
;;;1513         status = HAL_ERROR;
000050  2601              MOVS     r6,#1
;;;1514         break;
000052  bf00              NOP      
                  |L35.84|
000054  bf00              NOP                            ;1493
;;;1515     }
;;;1516   
;;;1517     if (status == HAL_OK)
000056  2e00              CMP      r6,#0
000058  d13e              BNE      |L35.216|
;;;1518     {
;;;1519       /* Disable the complementary PWM output */
;;;1520       TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
00005a  2200              MOVS     r2,#0
00005c  4629              MOV      r1,r5
00005e  6820              LDR      r0,[r4,#0]
000060  f7fffffe          BL       TIM_CCxNChannelCmd
;;;1521   
;;;1522       /* Disable the Main Output */
;;;1523       __HAL_TIM_MOE_DISABLE(htim);
000064  bf00              NOP      
000066  6820              LDR      r0,[r4,#0]
000068  6a00              LDR      r0,[r0,#0x20]
00006a  f2411111          MOV      r1,#0x1111
00006e  4008              ANDS     r0,r0,r1
000070  b950              CBNZ     r0,|L35.136|
000072  6820              LDR      r0,[r4,#0]
000074  6a00              LDR      r0,[r0,#0x20]
000076  1089              ASRS     r1,r1,#2
000078  4008              ANDS     r0,r0,r1
00007a  b928              CBNZ     r0,|L35.136|
00007c  6820              LDR      r0,[r4,#0]
00007e  6c40              LDR      r0,[r0,#0x44]
000080  f4204000          BIC      r0,r0,#0x8000
000084  6821              LDR      r1,[r4,#0]
000086  6448              STR      r0,[r1,#0x44]
                  |L35.136|
000088  bf00              NOP      
;;;1524   
;;;1525       /* Disable the Peripheral */
;;;1526       __HAL_TIM_DISABLE(htim);
00008a  bf00              NOP      
00008c  6820              LDR      r0,[r4,#0]
00008e  6a00              LDR      r0,[r0,#0x20]
000090  f2411111          MOV      r1,#0x1111
000094  4008              ANDS     r0,r0,r1
000096  b950              CBNZ     r0,|L35.174|
000098  6820              LDR      r0,[r4,#0]
00009a  6a00              LDR      r0,[r0,#0x20]
00009c  1089              ASRS     r1,r1,#2
00009e  4008              ANDS     r0,r0,r1
0000a0  b928              CBNZ     r0,|L35.174|
0000a2  6820              LDR      r0,[r4,#0]
0000a4  6800              LDR      r0,[r0,#0]
0000a6  f0200001          BIC      r0,r0,#1
0000aa  6821              LDR      r1,[r4,#0]
0000ac  6008              STR      r0,[r1,#0]
                  |L35.174|
0000ae  bf00              NOP      
;;;1527   
;;;1528       /* Set the TIM complementary channel state */
;;;1529       TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
0000b0  b91d              CBNZ     r5,|L35.186|
0000b2  2001              MOVS     r0,#1
0000b4  f8840042          STRB     r0,[r4,#0x42]
0000b8  e00e              B        |L35.216|
                  |L35.186|
0000ba  2d04              CMP      r5,#4
0000bc  d103              BNE      |L35.198|
0000be  2101              MOVS     r1,#1
0000c0  2043              MOVS     r0,#0x43
0000c2  5501              STRB     r1,[r0,r4]
0000c4  e008              B        |L35.216|
                  |L35.198|
0000c6  2d08              CMP      r5,#8
0000c8  d103              BNE      |L35.210|
0000ca  2101              MOVS     r1,#1
0000cc  2044              MOVS     r0,#0x44
0000ce  5501              STRB     r1,[r0,r4]
0000d0  e002              B        |L35.216|
                  |L35.210|
0000d2  2101              MOVS     r1,#1
0000d4  2045              MOVS     r0,#0x45
0000d6  5501              STRB     r1,[r0,r4]
                  |L35.216|
;;;1530     }
;;;1531   
;;;1532     /* Return function status */
;;;1533     return status;
0000d8  4630              MOV      r0,r6
;;;1534   }
0000da  bd70              POP      {r4-r6,pc}
;;;1535   
                          ENDP


                          AREA ||i.HAL_TIMEx_PWMN_Stop_IT||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_PWMN_Stop_IT PROC
;;;1265     */
;;;1266   HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;1267   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
;;;1268     HAL_StatusTypeDef status = HAL_OK;
000008  2600              MOVS     r6,#0
;;;1269     uint32_t tmpccer;
;;;1270   
;;;1271     /* Check the parameters */
;;;1272     assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
;;;1273   
;;;1274     switch (Channel)
00000a  b125              CBZ      r5,|L36.22|
00000c  2d04              CMP      r5,#4
00000e  d009              BEQ      |L36.36|
000010  2d08              CMP      r5,#8
000012  d115              BNE      |L36.64|
000014  e00d              B        |L36.50|
                  |L36.22|
;;;1275     {
;;;1276       case TIM_CHANNEL_1:
;;;1277       {
;;;1278         /* Disable the TIM Capture/Compare 1 interrupt */
;;;1279         __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
000016  6820              LDR      r0,[r4,#0]
000018  68c0              LDR      r0,[r0,#0xc]
00001a  f0200002          BIC      r0,r0,#2
00001e  6821              LDR      r1,[r4,#0]
000020  60c8              STR      r0,[r1,#0xc]
;;;1280         break;
000022  e00f              B        |L36.68|
                  |L36.36|
;;;1281       }
;;;1282   
;;;1283       case TIM_CHANNEL_2:
;;;1284       {
;;;1285         /* Disable the TIM Capture/Compare 2 interrupt */
;;;1286         __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
000024  6820              LDR      r0,[r4,#0]
000026  68c0              LDR      r0,[r0,#0xc]
000028  f0200004          BIC      r0,r0,#4
00002c  6821              LDR      r1,[r4,#0]
00002e  60c8              STR      r0,[r1,#0xc]
;;;1287         break;
000030  e008              B        |L36.68|
                  |L36.50|
;;;1288       }
;;;1289   
;;;1290       case TIM_CHANNEL_3:
;;;1291       {
;;;1292         /* Disable the TIM Capture/Compare 3 interrupt */
;;;1293         __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
000032  6820              LDR      r0,[r4,#0]
000034  68c0              LDR      r0,[r0,#0xc]
000036  f0200008          BIC      r0,r0,#8
00003a  6821              LDR      r1,[r4,#0]
00003c  60c8              STR      r0,[r1,#0xc]
;;;1294         break;
00003e  e001              B        |L36.68|
                  |L36.64|
;;;1295       }
;;;1296   
;;;1297       default:
;;;1298         status = HAL_ERROR;
000040  2601              MOVS     r6,#1
;;;1299         break;
000042  bf00              NOP      
                  |L36.68|
000044  bf00              NOP                            ;1280
;;;1300     }
;;;1301   
;;;1302     if (status == HAL_OK)
000046  2e00              CMP      r6,#0
000048  d14a              BNE      |L36.224|
;;;1303     {
;;;1304       /* Disable the complementary PWM output  */
;;;1305       TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
00004a  2200              MOVS     r2,#0
00004c  4629              MOV      r1,r5
00004e  6820              LDR      r0,[r4,#0]
000050  f7fffffe          BL       TIM_CCxNChannelCmd
;;;1306   
;;;1307       /* Disable the TIM Break interrupt (only if no more channel is active) */
;;;1308       tmpccer = htim->Instance->CCER;
000054  6820              LDR      r0,[r4,#0]
000056  6a07              LDR      r7,[r0,#0x20]
;;;1309       if ((tmpccer & TIM_CCER_CCxNE_MASK) == (uint32_t)RESET)
000058  f2404044          MOV      r0,#0x444
00005c  4038              ANDS     r0,r0,r7
00005e  b928              CBNZ     r0,|L36.108|
;;;1310       {
;;;1311         __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
000060  6820              LDR      r0,[r4,#0]
000062  68c0              LDR      r0,[r0,#0xc]
000064  f0200080          BIC      r0,r0,#0x80
000068  6821              LDR      r1,[r4,#0]
00006a  60c8              STR      r0,[r1,#0xc]
                  |L36.108|
;;;1312       }
;;;1313   
;;;1314       /* Disable the Main Output */
;;;1315       __HAL_TIM_MOE_DISABLE(htim);
00006c  bf00              NOP      
00006e  6820              LDR      r0,[r4,#0]
000070  6a00              LDR      r0,[r0,#0x20]
000072  f2411111          MOV      r1,#0x1111
000076  4008              ANDS     r0,r0,r1
000078  b950              CBNZ     r0,|L36.144|
00007a  6820              LDR      r0,[r4,#0]
00007c  6a00              LDR      r0,[r0,#0x20]
00007e  1089              ASRS     r1,r1,#2
000080  4008              ANDS     r0,r0,r1
000082  b928              CBNZ     r0,|L36.144|
000084  6820              LDR      r0,[r4,#0]
000086  6c40              LDR      r0,[r0,#0x44]
000088  f4204000          BIC      r0,r0,#0x8000
00008c  6821              LDR      r1,[r4,#0]
00008e  6448              STR      r0,[r1,#0x44]
                  |L36.144|
000090  bf00              NOP      
;;;1316   
;;;1317       /* Disable the Peripheral */
;;;1318       __HAL_TIM_DISABLE(htim);
000092  bf00              NOP      
000094  6820              LDR      r0,[r4,#0]
000096  6a00              LDR      r0,[r0,#0x20]
000098  f2411111          MOV      r1,#0x1111
00009c  4008              ANDS     r0,r0,r1
00009e  b950              CBNZ     r0,|L36.182|
0000a0  6820              LDR      r0,[r4,#0]
0000a2  6a00              LDR      r0,[r0,#0x20]
0000a4  1089              ASRS     r1,r1,#2
0000a6  4008              ANDS     r0,r0,r1
0000a8  b928              CBNZ     r0,|L36.182|
0000aa  6820              LDR      r0,[r4,#0]
0000ac  6800              LDR      r0,[r0,#0]
0000ae  f0200001          BIC      r0,r0,#1
0000b2  6821              LDR      r1,[r4,#0]
0000b4  6008              STR      r0,[r1,#0]
                  |L36.182|
0000b6  bf00              NOP      
;;;1319   
;;;1320       /* Set the TIM complementary channel state */
;;;1321       TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
0000b8  b91d              CBNZ     r5,|L36.194|
0000ba  2001              MOVS     r0,#1
0000bc  f8840042          STRB     r0,[r4,#0x42]
0000c0  e00e              B        |L36.224|
                  |L36.194|
0000c2  2d04              CMP      r5,#4
0000c4  d103              BNE      |L36.206|
0000c6  2101              MOVS     r1,#1
0000c8  2043              MOVS     r0,#0x43
0000ca  5501              STRB     r1,[r0,r4]
0000cc  e008              B        |L36.224|
                  |L36.206|
0000ce  2d08              CMP      r5,#8
0000d0  d103              BNE      |L36.218|
0000d2  2101              MOVS     r1,#1
0000d4  2044              MOVS     r0,#0x44
0000d6  5501              STRB     r1,[r0,r4]
0000d8  e002              B        |L36.224|
                  |L36.218|
0000da  2101              MOVS     r1,#1
0000dc  2045              MOVS     r0,#0x45
0000de  5501              STRB     r1,[r0,r4]
                  |L36.224|
;;;1322     }
;;;1323   
;;;1324     /* Return function status */
;;;1325     return status;
0000e0  4630              MOV      r0,r6
;;;1326   }
0000e2  e8bd81f0          POP      {r4-r8,pc}
;;;1327   
                          ENDP


                          AREA ||i.HAL_TIMEx_RemapConfig||, CODE, READONLY, ALIGN=1

                  HAL_TIMEx_RemapConfig PROC
;;;2090     */
;;;2091   HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
000000  4602              MOV      r2,r0
;;;2092   {
;;;2093     /* Check parameters */
;;;2094     assert_param(IS_TIM_REMAP(htim->Instance, Remap));
;;;2095   
;;;2096     __HAL_LOCK(htim);
000002  bf00              NOP      
000004  f892003c          LDRB     r0,[r2,#0x3c]
000008  2801              CMP      r0,#1
00000a  d101              BNE      |L37.16|
00000c  2002              MOVS     r0,#2
                  |L37.14|
;;;2097   
;;;2098   #if defined(LPTIM_OR_TIM1_ITR2_RMP) && defined(LPTIM_OR_TIM5_ITR1_RMP) && defined(LPTIM_OR_TIM9_ITR1_RMP)
;;;2099     if ((Remap & LPTIM_REMAP_MASK) == LPTIM_REMAP_MASK)
;;;2100     {
;;;2101       /* Connect TIMx internal trigger to LPTIM1 output */
;;;2102       __HAL_RCC_LPTIM1_CLK_ENABLE();
;;;2103       MODIFY_REG(LPTIM1->OR,
;;;2104                  (LPTIM_OR_TIM1_ITR2_RMP | LPTIM_OR_TIM5_ITR1_RMP | LPTIM_OR_TIM9_ITR1_RMP),
;;;2105                  Remap & ~(LPTIM_REMAP_MASK));
;;;2106     }
;;;2107     else
;;;2108     {
;;;2109       /* Set the Timer remapping configuration */
;;;2110       WRITE_REG(htim->Instance->OR, Remap);
;;;2111     }
;;;2112   #else
;;;2113     /* Set the Timer remapping configuration */
;;;2114     WRITE_REG(htim->Instance->OR, Remap);
;;;2115   #endif /* LPTIM_OR_TIM1_ITR2_RMP &&  LPTIM_OR_TIM5_ITR1_RMP && LPTIM_OR_TIM9_ITR1_RMP */
;;;2116   
;;;2117     __HAL_UNLOCK(htim);
;;;2118   
;;;2119     return HAL_OK;
;;;2120   }
00000e  4770              BX       lr
                  |L37.16|
000010  2001              MOVS     r0,#1                 ;2096
000012  f882003c          STRB     r0,[r2,#0x3c]         ;2096
000016  bf00              NOP                            ;2096
000018  6810              LDR      r0,[r2,#0]            ;2114
00001a  6501              STR      r1,[r0,#0x50]         ;2114
00001c  bf00              NOP                            ;2117
00001e  2000              MOVS     r0,#0                 ;2117
000020  f882003c          STRB     r0,[r2,#0x3c]         ;2117
000024  bf00              NOP                            ;2117
000026  bf00              NOP                            ;2119
000028  e7f1              B        |L37.14|
;;;2121   
                          ENDP


                          AREA ||i.TIMEx_DMACommutationCplt||, CODE, READONLY, ALIGN=1

                  TIMEx_DMACommutationCplt PROC
;;;2252     */
;;;2253   void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma)
000000  b570              PUSH     {r4-r6,lr}
;;;2254   {
000002  4604              MOV      r4,r0
;;;2255     TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
000004  6ba5              LDR      r5,[r4,#0x38]
;;;2256   
;;;2257     /* Change the htim state */
;;;2258     htim->State = HAL_TIM_STATE_READY;
000006  2001              MOVS     r0,#1
000008  f885003d          STRB     r0,[r5,#0x3d]
;;;2259   
;;;2260   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;2261     htim->CommutationCallback(htim);
;;;2262   #else
;;;2263     HAL_TIMEx_CommutCallback(htim);
00000c  4628              MOV      r0,r5
00000e  f7fffffe          BL       HAL_TIMEx_CommutCallback
;;;2264   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;2265   }
000012  bd70              POP      {r4-r6,pc}
;;;2266   
                          ENDP


                          AREA ||i.TIMEx_DMACommutationHalfCplt||, CODE, READONLY, ALIGN=1

                  TIMEx_DMACommutationHalfCplt PROC
;;;2271     */
;;;2272   void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma)
000000  b570              PUSH     {r4-r6,lr}
;;;2273   {
000002  4604              MOV      r4,r0
;;;2274     TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
000004  6ba5              LDR      r5,[r4,#0x38]
;;;2275   
;;;2276     /* Change the htim state */
;;;2277     htim->State = HAL_TIM_STATE_READY;
000006  2001              MOVS     r0,#1
000008  f885003d          STRB     r0,[r5,#0x3d]
;;;2278   
;;;2279   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;2280     htim->CommutationHalfCpltCallback(htim);
;;;2281   #else
;;;2282     HAL_TIMEx_CommutHalfCpltCallback(htim);
00000c  4628              MOV      r0,r5
00000e  f7fffffe          BL       HAL_TIMEx_CommutHalfCpltCallback
;;;2283   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;2284   }
000012  bd70              POP      {r4-r6,pc}
;;;2285   
                          ENDP


                          AREA ||i.TIM_CCxNChannelCmd||, CODE, READONLY, ALIGN=1

                  TIM_CCxNChannelCmd PROC
;;;2386     */
;;;2387   static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
000000  b530              PUSH     {r4,r5,lr}
;;;2388   {
;;;2389     uint32_t tmp;
;;;2390   
;;;2391     tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
000002  f001050f          AND      r5,r1,#0xf
000006  2404              MOVS     r4,#4
000008  fa04f305          LSL      r3,r4,r5
;;;2392   
;;;2393     /* Reset the CCxNE Bit */
;;;2394     TIMx->CCER &=  ~tmp;
00000c  6a04              LDR      r4,[r0,#0x20]
00000e  439c              BICS     r4,r4,r3
000010  6204              STR      r4,[r0,#0x20]
;;;2395   
;;;2396     /* Set or reset the CCxNE Bit */
;;;2397     TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
000012  6a04              LDR      r4,[r0,#0x20]
000014  f001050f          AND      r5,r1,#0xf
000018  fa02f505          LSL      r5,r2,r5
00001c  432c              ORRS     r4,r4,r5
00001e  6204              STR      r4,[r0,#0x20]
;;;2398   }
000020  bd30              POP      {r4,r5,pc}
;;;2399   /**
                          ENDP


                          AREA ||i.TIM_DMADelayPulseNCplt||, CODE, READONLY, ALIGN=1

                  TIM_DMADelayPulseNCplt PROC
;;;2291     */
;;;2292   static void TIM_DMADelayPulseNCplt(DMA_HandleTypeDef *hdma)
000000  b570              PUSH     {r4-r6,lr}
;;;2293   {
000002  4605              MOV      r5,r0
;;;2294     TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
000004  6bac              LDR      r4,[r5,#0x38]
;;;2295   
;;;2296     if (hdma == htim->hdma[TIM_DMA_ID_CC1])
000006  6a60              LDR      r0,[r4,#0x24]
000008  42a8              CMP      r0,r5
00000a  d107              BNE      |L41.28|
;;;2297     {
;;;2298       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
00000c  2001              MOVS     r0,#1
00000e  7720              STRB     r0,[r4,#0x1c]
;;;2299   
;;;2300       if (hdma->Init.Mode == DMA_NORMAL)
000010  69e8              LDR      r0,[r5,#0x1c]
000012  b9c0              CBNZ     r0,|L41.70|
;;;2301       {
;;;2302         TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
000014  2001              MOVS     r0,#1
000016  f8840042          STRB     r0,[r4,#0x42]
00001a  e014              B        |L41.70|
                  |L41.28|
;;;2303       }
;;;2304     }
;;;2305     else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
00001c  6aa0              LDR      r0,[r4,#0x28]
00001e  42a8              CMP      r0,r5
000020  d107              BNE      |L41.50|
;;;2306     {
;;;2307       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
000022  2002              MOVS     r0,#2
000024  7720              STRB     r0,[r4,#0x1c]
;;;2308   
;;;2309       if (hdma->Init.Mode == DMA_NORMAL)
000026  69e8              LDR      r0,[r5,#0x1c]
000028  b968              CBNZ     r0,|L41.70|
;;;2310       {
;;;2311         TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
00002a  2101              MOVS     r1,#1
00002c  2043              MOVS     r0,#0x43
00002e  5501              STRB     r1,[r0,r4]
000030  e009              B        |L41.70|
                  |L41.50|
;;;2312       }
;;;2313     }
;;;2314     else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
000032  6ae0              LDR      r0,[r4,#0x2c]
000034  42a8              CMP      r0,r5
000036  d106              BNE      |L41.70|
;;;2315     {
;;;2316       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
000038  2004              MOVS     r0,#4
00003a  7720              STRB     r0,[r4,#0x1c]
;;;2317   
;;;2318       if (hdma->Init.Mode == DMA_NORMAL)
00003c  69e8              LDR      r0,[r5,#0x1c]
00003e  b910              CBNZ     r0,|L41.70|
;;;2319       {
;;;2320         TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
000040  2101              MOVS     r1,#1
000042  2044              MOVS     r0,#0x44
000044  5501              STRB     r1,[r0,r4]
                  |L41.70|
;;;2321       }
;;;2322     }
;;;2323     else
;;;2324     {
;;;2325       /* nothing to do */
;;;2326     }
;;;2327   
;;;2328   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;2329     htim->PWM_PulseFinishedCallback(htim);
;;;2330   #else
;;;2331     HAL_TIM_PWM_PulseFinishedCallback(htim);
000046  4620              MOV      r0,r4
000048  f7fffffe          BL       HAL_TIM_PWM_PulseFinishedCallback
;;;2332   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;2333   
;;;2334     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
00004c  2000              MOVS     r0,#0
00004e  7720              STRB     r0,[r4,#0x1c]
;;;2335   }
000050  bd70              POP      {r4-r6,pc}
;;;2336   
                          ENDP


                          AREA ||i.TIM_DMAErrorCCxN||, CODE, READONLY, ALIGN=1

                  TIM_DMAErrorCCxN PROC
;;;2341     */
;;;2342   static void TIM_DMAErrorCCxN(DMA_HandleTypeDef *hdma)
000000  b570              PUSH     {r4-r6,lr}
;;;2343   {
000002  4605              MOV      r5,r0
;;;2344     TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
000004  6bac              LDR      r4,[r5,#0x38]
;;;2345   
;;;2346     if (hdma == htim->hdma[TIM_DMA_ID_CC1])
000006  6a60              LDR      r0,[r4,#0x24]
000008  42a8              CMP      r0,r5
00000a  d104              BNE      |L42.22|
;;;2347     {
;;;2348       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
00000c  2001              MOVS     r0,#1
00000e  7720              STRB     r0,[r4,#0x1c]
;;;2349       TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
000010  f8840042          STRB     r0,[r4,#0x42]
000014  e010              B        |L42.56|
                  |L42.22|
;;;2350     }
;;;2351     else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
000016  6aa0              LDR      r0,[r4,#0x28]
000018  42a8              CMP      r0,r5
00001a  d105              BNE      |L42.40|
;;;2352     {
;;;2353       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
00001c  2002              MOVS     r0,#2
00001e  7720              STRB     r0,[r4,#0x1c]
;;;2354       TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
000020  2101              MOVS     r1,#1
000022  2043              MOVS     r0,#0x43
000024  5501              STRB     r1,[r0,r4]
000026  e007              B        |L42.56|
                  |L42.40|
;;;2355     }
;;;2356     else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
000028  6ae0              LDR      r0,[r4,#0x2c]
00002a  42a8              CMP      r0,r5
00002c  d104              BNE      |L42.56|
;;;2357     {
;;;2358       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
00002e  2004              MOVS     r0,#4
000030  7720              STRB     r0,[r4,#0x1c]
;;;2359       TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
000032  2101              MOVS     r1,#1
000034  2044              MOVS     r0,#0x44
000036  5501              STRB     r1,[r0,r4]
                  |L42.56|
;;;2360     }
;;;2361     else
;;;2362     {
;;;2363       /* nothing to do */
;;;2364     }
;;;2365   
;;;2366   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;2367     htim->ErrorCallback(htim);
;;;2368   #else
;;;2369     HAL_TIM_ErrorCallback(htim);
000038  4620              MOV      r0,r4
00003a  f7fffffe          BL       HAL_TIM_ErrorCallback
;;;2370   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;2371   
;;;2372     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
00003e  2000              MOVS     r0,#0
000040  7720              STRB     r0,[r4,#0x1c]
;;;2373   }
000042  bd70              POP      {r4-r6,pc}
;;;2374   
                          ENDP


;*** Start embedded assembler ***

#line 1 "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___22_stm32f4xx_hal_tim_ex_c_e8ef3920____REV16|
#line 208 "../Drivers/CMSIS/Include/cmsis_armcc.h"
|__asm___22_stm32f4xx_hal_tim_ex_c_e8ef3920____REV16| PROC
#line 209

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___22_stm32f4xx_hal_tim_ex_c_e8ef3920____REVSH|
#line 223
|__asm___22_stm32f4xx_hal_tim_ex_c_e8ef3920____REVSH| PROC
#line 224

 revsh r0, r0
 bx lr
	ENDP
	AREA ||.rrx_text||, CODE
	THUMB
	EXPORT |__asm___22_stm32f4xx_hal_tim_ex_c_e8ef3920____RRX|
#line 410
|__asm___22_stm32f4xx_hal_tim_ex_c_e8ef3920____RRX| PROC
#line 411

 rrx r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
