
<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

    <title>Silicon Errata and Software Workarounds &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css" />
    <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
    <script src="../../_static/jquery.js"></script>
    <script src="../../_static/underscore.js"></script>
    <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
    <script src="../../_static/doctools.js"></script>
    <script src="../../_static/sphinx_highlight.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Scalable Matrix Extension support for AArch64 Linux" href="sme.html" />
    <link rel="prev" title="Kernel page table dump" href="ptdump.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.6.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/development-process.html">A guide to the Kernel Development Process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/submitting-patches.html">Submitting patches: the essential guide to getting your code into the kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">Kernel Maintainer Handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">All development-process docs</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">Core API Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../driver-api/index.html">Driver implementer's API guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../subsystem-apis.html">Kernel subsystem documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../locking/index.html">Locking in the kernel</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/license-rules.html">Linux kernel licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">How to write kernel documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">Development tools for the kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/testing-overview.html">Kernel Testing Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Kernel Hacking Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../trace/index.html">Linux Tracing Technologies</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fault-injection/index.html">fault-injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../livepatch/index.html">Kernel Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/index.html">The Linux kernel user's and administrator's guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kbuild/index.html">The kernel build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/index.html">User-space tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">The Linux kernel user-space API guide</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../firmware-guide/index.html">The Linux kernel firmware guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../devicetree/index.html">Open Firmware and Devicetree</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">CPU Architectures</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../arc/index.html">ARC architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arm/index.html">ARM Architecture</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">ARM64 Architecture</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="acpi_object_usage.html">ACPI Tables</a></li>
<li class="toctree-l3"><a class="reference internal" href="amu.html">Activity Monitors Unit (AMU) extension in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="arm-acpi.html">ACPI on Arm systems</a></li>
<li class="toctree-l3"><a class="reference internal" href="asymmetric-32bit.html">Asymmetric 32-bit SoCs</a></li>
<li class="toctree-l3"><a class="reference internal" href="booting.html">Booting AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="cpu-feature-registers.html">ARM64 CPU Feature Registers</a></li>
<li class="toctree-l3"><a class="reference internal" href="elf_hwcaps.html">ARM64 ELF hwcaps</a></li>
<li class="toctree-l3"><a class="reference internal" href="hugetlbpage.html">HugeTLBpage on ARM64</a></li>
<li class="toctree-l3"><a class="reference internal" href="kdump.html">crashkernel memory reservation on arm64</a></li>
<li class="toctree-l3"><a class="reference internal" href="legacy_instructions.html">Legacy instructions</a></li>
<li class="toctree-l3"><a class="reference internal" href="memory.html">Memory Layout on AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="memory-tagging-extension.html">Memory Tagging Extension (MTE) in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="perf.html">Perf</a></li>
<li class="toctree-l3"><a class="reference internal" href="pointer-authentication.html">Pointer authentication in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="ptdump.html">Kernel page table dump</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Silicon Errata and Software Workarounds</a></li>
<li class="toctree-l3"><a class="reference internal" href="sme.html">Scalable Matrix Extension support for AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="sve.html">Scalable Vector Extension support for AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="tagged-address-abi.html">AArch64 TAGGED ADDRESS ABI</a></li>
<li class="toctree-l3"><a class="reference internal" href="tagged-pointers.html">Tagged virtual addresses in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="features.html">Feature status on arm64 architecture</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../ia64/index.html">IA-64 Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../loongarch/index.html">LoongArch Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../m68k/index.html">m68k Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mips/index.html">MIPS-specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../nios2/index.html">Nios II Specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../openrisc/index.html">OpenRISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../parisc/index.html">PA-RISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../powerpc/index.html">powerpc</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../riscv/index.html">RISC-V architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../s390/index.html">s390 Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sh/index.html">SuperH Interfaces Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sparc/index.html">Sparc Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../x86/index.html">x86-specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xtensa/index.html">Xtensa Architecture</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html">Unsorted Documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  sbar.scrollTop = currents[currents.length - 1].offsetTop;
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/arch/arm64/silicon-errata.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="silicon-errata-and-software-workarounds">
<h1>Silicon Errata and Software Workarounds<a class="headerlink" href="#silicon-errata-and-software-workarounds" title="Permalink to this heading">¶</a></h1>
<p>Author: Will Deacon &lt;<a class="reference external" href="mailto:will&#46;deacon&#37;&#52;&#48;arm&#46;com">will<span>&#46;</span>deacon<span>&#64;</span>arm<span>&#46;</span>com</a>&gt;</p>
<p>Date  : 27 November 2015</p>
<p>It is an unfortunate fact of life that hardware is often produced with
so-called &quot;errata&quot;, which can cause it to deviate from the architecture
under specific circumstances.  For hardware produced by ARM, these
errata are broadly classified into the following categories:</p>
<blockquote>
<div><table class="docutils align-default">
<tbody>
<tr class="row-odd"><td><p>Category A</p></td>
<td><p>A critical error without a viable workaround.</p></td>
</tr>
<tr class="row-even"><td><p>Category B</p></td>
<td><p>A significant or critical error with an acceptable
workaround.</p></td>
</tr>
<tr class="row-odd"><td><p>Category C</p></td>
<td><p>A minor error that is not expected to occur under normal
operation.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>For more information, consult one of the &quot;Software Developers Errata
Notice&quot; documents available on infocenter.arm.com (registration
required).</p>
<p>As far as Linux is concerned, Category B errata may require some special
treatment in the operating system. For example, avoiding a particular
sequence of code, or configuring the processor in a particular way. A
less common situation may require similar actions in order to declassify
a Category A erratum into a Category C erratum. These are collectively
known as &quot;software workarounds&quot; and are only required in the minority of
cases (e.g. those cases that both require a non-secure workaround <em>and</em>
can be triggered by Linux).</p>
<p>For software workarounds that may adversely impact systems unaffected by
the erratum in question, a Kconfig entry is added under &quot;Kernel
Features&quot; -&gt; &quot;ARM errata workarounds via the alternatives framework&quot;.
These are enabled by default and patched in at runtime when an affected
CPU is detected. For less-intrusive workarounds, a Kconfig option is not
available and the code is structured (preferably with a comment) in such
a way that the erratum will not be hit.</p>
<p>This approach can make it slightly onerous to determine exactly which
errata are worked around in an arbitrary kernel source tree, so this
file acts as a registry of software workarounds in the Linux Kernel and
will be updated when new workarounds are committed and backported to
stable kernels.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Implementor</p></th>
<th class="head"><p>Component</p></th>
<th class="head"><p>Erratum ID</p></th>
<th class="head"><p>Kconfig</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Allwinner</p></td>
<td><p>A64/R18</p></td>
<td><p>UNKNOWN1</p></td>
<td><p>SUN50I_ERRATUM_UNKNOWN1</p></td>
</tr>
<tr class="row-odd"><td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>Ampere</p></td>
<td><p>AmpereOne</p></td>
<td><p>AC03_CPU_38</p></td>
<td><p>AMPERE_ERRATUM_AC03_CPU_38</p></td>
</tr>
<tr class="row-odd"><td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A510</p></td>
<td><p>#2457168</p></td>
<td><p>ARM64_ERRATUM_2457168</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A510</p></td>
<td><p>#2064142</p></td>
<td><p>ARM64_ERRATUM_2064142</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A510</p></td>
<td><p>#2038923</p></td>
<td><p>ARM64_ERRATUM_2038923</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A510</p></td>
<td><p>#1902691</p></td>
<td><p>ARM64_ERRATUM_1902691</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A510</p></td>
<td><p>#2051678</p></td>
<td><p>ARM64_ERRATUM_2051678</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A510</p></td>
<td><p>#2077057</p></td>
<td><p>ARM64_ERRATUM_2077057</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A510</p></td>
<td><p>#2441009</p></td>
<td><p>ARM64_ERRATUM_2441009</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A510</p></td>
<td><p>#2658417</p></td>
<td><p>ARM64_ERRATUM_2658417</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A520</p></td>
<td><p>#2966298</p></td>
<td><p>ARM64_ERRATUM_2966298</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A53</p></td>
<td><p>#826319</p></td>
<td><p>ARM64_ERRATUM_826319</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A53</p></td>
<td><p>#827319</p></td>
<td><p>ARM64_ERRATUM_827319</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A53</p></td>
<td><p>#824069</p></td>
<td><p>ARM64_ERRATUM_824069</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A53</p></td>
<td><p>#819472</p></td>
<td><p>ARM64_ERRATUM_819472</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A53</p></td>
<td><p>#845719</p></td>
<td><p>ARM64_ERRATUM_845719</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A53</p></td>
<td><p>#843419</p></td>
<td><p>ARM64_ERRATUM_843419</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A55</p></td>
<td><p>#1024718</p></td>
<td><p>ARM64_ERRATUM_1024718</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A55</p></td>
<td><p>#1530923</p></td>
<td><p>ARM64_ERRATUM_1530923</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A55</p></td>
<td><p>#2441007</p></td>
<td><p>ARM64_ERRATUM_2441007</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A57</p></td>
<td><p>#832075</p></td>
<td><p>ARM64_ERRATUM_832075</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A57</p></td>
<td><p>#852523</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A57</p></td>
<td><p>#834220</p></td>
<td><p>ARM64_ERRATUM_834220</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A57</p></td>
<td><p>#1319537</p></td>
<td><p>ARM64_ERRATUM_1319367</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A57</p></td>
<td><p>#1742098</p></td>
<td><p>ARM64_ERRATUM_1742098</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A72</p></td>
<td><p>#853709</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A72</p></td>
<td><p>#1319367</p></td>
<td><p>ARM64_ERRATUM_1319367</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A72</p></td>
<td><p>#1655431</p></td>
<td><p>ARM64_ERRATUM_1742098</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A73</p></td>
<td><p>#858921</p></td>
<td><p>ARM64_ERRATUM_858921</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A76</p></td>
<td><p>#1188873,1418040</p></td>
<td><p>ARM64_ERRATUM_1418040</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A76</p></td>
<td><p>#1165522</p></td>
<td><p>ARM64_ERRATUM_1165522</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A76</p></td>
<td><p>#1286807</p></td>
<td><p>ARM64_ERRATUM_1286807</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A76</p></td>
<td><p>#1463225</p></td>
<td><p>ARM64_ERRATUM_1463225</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A77</p></td>
<td><p>#1508412</p></td>
<td><p>ARM64_ERRATUM_1508412</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A710</p></td>
<td><p>#2119858</p></td>
<td><p>ARM64_ERRATUM_2119858</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A710</p></td>
<td><p>#2054223</p></td>
<td><p>ARM64_ERRATUM_2054223</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-A710</p></td>
<td><p>#2224489</p></td>
<td><p>ARM64_ERRATUM_2224489</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-A715</p></td>
<td><p>#2645198</p></td>
<td><p>ARM64_ERRATUM_2645198</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Cortex-X2</p></td>
<td><p>#2119858</p></td>
<td><p>ARM64_ERRATUM_2119858</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Cortex-X2</p></td>
<td><p>#2224489</p></td>
<td><p>ARM64_ERRATUM_2224489</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Neoverse-N1</p></td>
<td><p>#1188873,1418040</p></td>
<td><p>ARM64_ERRATUM_1418040</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Neoverse-N1</p></td>
<td><p>#1349291</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Neoverse-N1</p></td>
<td><p>#1542419</p></td>
<td><p>ARM64_ERRATUM_1542419</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Neoverse-N2</p></td>
<td><p>#2139208</p></td>
<td><p>ARM64_ERRATUM_2139208</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>Neoverse-N2</p></td>
<td><p>#2067961</p></td>
<td><p>ARM64_ERRATUM_2067961</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>Neoverse-N2</p></td>
<td><p>#2253138</p></td>
<td><p>ARM64_ERRATUM_2253138</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>MMU-500</p></td>
<td><p>#841119,826419</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-odd"><td><p>ARM</p></td>
<td><p>MMU-600</p></td>
<td><p>#1076982,1209401</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>MMU-700</p></td>
<td><p>#2268618,2812531</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-odd"><td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>ARM</p></td>
<td><p>GIC-700</p></td>
<td><p>#2941627</p></td>
<td><p>ARM64_ERRATUM_2941627</p></td>
</tr>
<tr class="row-odd"><td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>Broadcom</p></td>
<td><p>Brahma-B53</p></td>
<td><p>N/A</p></td>
<td><p>ARM64_ERRATUM_845719</p></td>
</tr>
<tr class="row-odd"><td><p>Broadcom</p></td>
<td><p>Brahma-B53</p></td>
<td><p>N/A</p></td>
<td><p>ARM64_ERRATUM_843419</p></td>
</tr>
<tr class="row-even"><td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>Cavium</p></td>
<td><p>ThunderX ITS</p></td>
<td><p>#22375,24313</p></td>
<td><p>CAVIUM_ERRATUM_22375</p></td>
</tr>
<tr class="row-even"><td><p>Cavium</p></td>
<td><p>ThunderX ITS</p></td>
<td><p>#23144</p></td>
<td><p>CAVIUM_ERRATUM_23144</p></td>
</tr>
<tr class="row-odd"><td><p>Cavium</p></td>
<td><p>ThunderX GICv3</p></td>
<td><p>#23154,38545</p></td>
<td><p>CAVIUM_ERRATUM_23154</p></td>
</tr>
<tr class="row-even"><td><p>Cavium</p></td>
<td><p>ThunderX GICv3</p></td>
<td><p>#38539</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-odd"><td><p>Cavium</p></td>
<td><p>ThunderX Core</p></td>
<td><p>#27456</p></td>
<td><p>CAVIUM_ERRATUM_27456</p></td>
</tr>
<tr class="row-even"><td><p>Cavium</p></td>
<td><p>ThunderX Core</p></td>
<td><p>#30115</p></td>
<td><p>CAVIUM_ERRATUM_30115</p></td>
</tr>
<tr class="row-odd"><td><p>Cavium</p></td>
<td><p>ThunderX SMMUv2</p></td>
<td><p>#27704</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-even"><td><p>Cavium</p></td>
<td><p>ThunderX2 SMMUv3</p></td>
<td><p>#74</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-odd"><td><p>Cavium</p></td>
<td><p>ThunderX2 SMMUv3</p></td>
<td><p>#126</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-even"><td><p>Cavium</p></td>
<td><p>ThunderX2 Core</p></td>
<td><p>#219</p></td>
<td><p>CAVIUM_TX2_ERRATUM_219</p></td>
</tr>
<tr class="row-odd"><td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>Marvell</p></td>
<td><p>ARM-MMU-500</p></td>
<td><p>#582743</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-odd"><td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>NVIDIA</p></td>
<td><p>Carmel Core</p></td>
<td><p>N/A</p></td>
<td><p>NVIDIA_CARMEL_CNP_ERRATUM</p></td>
</tr>
<tr class="row-odd"><td><p>NVIDIA</p></td>
<td><p>T241 GICv3/4.x</p></td>
<td><p>T241-FABRIC-4</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-even"><td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>Freescale/NXP</p></td>
<td><p>LS2080A/LS1043A</p></td>
<td><p>A-008585</p></td>
<td><p>FSL_ERRATUM_A008585</p></td>
</tr>
<tr class="row-even"><td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>Hisilicon</p></td>
<td><p>Hip0{5,6,7}</p></td>
<td><p>#161010101</p></td>
<td><p>HISILICON_ERRATUM_161010101</p></td>
</tr>
<tr class="row-even"><td><p>Hisilicon</p></td>
<td><p>Hip0{6,7}</p></td>
<td><p>#161010701</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-odd"><td><p>Hisilicon</p></td>
<td><p>Hip0{6,7}</p></td>
<td><p>#161010803</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-even"><td><p>Hisilicon</p></td>
<td><p>Hip07</p></td>
<td><p>#161600802</p></td>
<td><p>HISILICON_ERRATUM_161600802</p></td>
</tr>
<tr class="row-odd"><td><p>Hisilicon</p></td>
<td><p>Hip08 SMMU PMCG</p></td>
<td><p>#162001800</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-even"><td><p>Hisilicon</p></td>
<td><p>Hip08 SMMU PMCG
Hip09 SMMU PMCG</p></td>
<td><p>#162001900</p></td>
<td><p>N/A</p></td>
</tr>
<tr class="row-odd"><td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>Qualcomm Tech.</p></td>
<td><p>Kryo/Falkor v1</p></td>
<td><p>E1003</p></td>
<td><p>QCOM_FALKOR_ERRATUM_1003</p></td>
</tr>
<tr class="row-odd"><td><p>Qualcomm Tech.</p></td>
<td><p>Kryo/Falkor v1</p></td>
<td><p>E1009</p></td>
<td><p>QCOM_FALKOR_ERRATUM_1009</p></td>
</tr>
<tr class="row-even"><td><p>Qualcomm Tech.</p></td>
<td><p>QDF2400 ITS</p></td>
<td><p>E0065</p></td>
<td><p>QCOM_QDF2400_ERRATUM_0065</p></td>
</tr>
<tr class="row-odd"><td><p>Qualcomm Tech.</p></td>
<td><p>Falkor v{1,2}</p></td>
<td><p>E1041</p></td>
<td><p>QCOM_FALKOR_ERRATUM_1041</p></td>
</tr>
<tr class="row-even"><td><p>Qualcomm Tech.</p></td>
<td><p>Kryo4xx Gold</p></td>
<td><p>N/A</p></td>
<td><p>ARM64_ERRATUM_1463225</p></td>
</tr>
<tr class="row-odd"><td><p>Qualcomm Tech.</p></td>
<td><p>Kryo4xx Gold</p></td>
<td><p>N/A</p></td>
<td><p>ARM64_ERRATUM_1418040</p></td>
</tr>
<tr class="row-even"><td><p>Qualcomm Tech.</p></td>
<td><p>Kryo4xx Silver</p></td>
<td><p>N/A</p></td>
<td><p>ARM64_ERRATUM_1530923</p></td>
</tr>
<tr class="row-odd"><td><p>Qualcomm Tech.</p></td>
<td><p>Kryo4xx Silver</p></td>
<td><p>N/A</p></td>
<td><p>ARM64_ERRATUM_1024718</p></td>
</tr>
<tr class="row-even"><td><p>Qualcomm Tech.</p></td>
<td><p>Kryo4xx Gold</p></td>
<td><p>N/A</p></td>
<td><p>ARM64_ERRATUM_1286807</p></td>
</tr>
<tr class="row-odd"><td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>Rockchip</p></td>
<td><p>RK3588</p></td>
<td><p>#3588001</p></td>
<td><p>ROCKCHIP_ERRATUM_3588001</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<tbody>
<tr class="row-odd"><td><p>Fujitsu</p></td>
<td><p>A64FX</p></td>
<td><p>E#010001</p></td>
<td><p>FUJITSU_ERRATUM_010001</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<tbody>
<tr class="row-odd"><td><p>ASR</p></td>
<td><p>ASR8601</p></td>
<td><p>#8601001</p></td>
<td><p>N/A</p></td>
</tr>
</tbody>
</table>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 5.3.0</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../_sources/arch/arm64/silicon-errata.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>