--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Mar 01 12:58:00 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     ulx3s_passthru_wifi
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets oled_clk_c_c]
            28 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.385ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3BX    CK             R_spi_miso_i0_104_105_set  (from oled_clk_c_c +)
   Destination:    FD1S3DX    D              R_spi_miso_i1_108_109_reset  (to oled_clk_c_c +)

   Delay:                   2.790ns  (19.0% logic, 81.0% route), 2 logic levels.

 Constraint Details:

      2.790ns data_path R_spi_miso_i0_104_105_set to R_spi_miso_i1_108_109_reset meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.385ns

 Path Details: R_spi_miso_i0_104_105_set to R_spi_miso_i1_108_109_reset

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              R_spi_miso_i0_104_105_set (from oled_clk_c_c)
Route         1   e 1.020                                  n226
LUT4        ---     0.166              B to Z              i106_3_lut
Route         3   e 1.239                                  R_spi_miso[0]
                  --------
                    2.790  (19.0% logic, 81.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.385ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3BX    CK             R_spi_miso_i0_104_105_set  (from oled_clk_c_c +)
   Destination:    FD1S3BX    D              R_spi_miso_i1_108_109_set  (to oled_clk_c_c +)

   Delay:                   2.790ns  (19.0% logic, 81.0% route), 2 logic levels.

 Constraint Details:

      2.790ns data_path R_spi_miso_i0_104_105_set to R_spi_miso_i1_108_109_set meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.385ns

 Path Details: R_spi_miso_i0_104_105_set to R_spi_miso_i1_108_109_set

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              R_spi_miso_i0_104_105_set (from oled_clk_c_c)
Route         1   e 1.020                                  n226
LUT4        ---     0.166              B to Z              i106_3_lut
Route         3   e 1.239                                  R_spi_miso[0]
                  --------
                    2.790  (19.0% logic, 81.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.385ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             R_spi_miso_i0_104_105_reset  (from oled_clk_c_c +)
   Destination:    FD1S3DX    D              R_spi_miso_i1_108_109_reset  (to oled_clk_c_c +)

   Delay:                   2.790ns  (19.0% logic, 81.0% route), 2 logic levels.

 Constraint Details:

      2.790ns data_path R_spi_miso_i0_104_105_reset to R_spi_miso_i1_108_109_reset meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.385ns

 Path Details: R_spi_miso_i0_104_105_reset to R_spi_miso_i1_108_109_reset

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              R_spi_miso_i0_104_105_reset (from oled_clk_c_c)
Route         1   e 1.020                                  n227
LUT4        ---     0.166              A to Z              i106_3_lut
Route         3   e 1.239                                  R_spi_miso[0]
                  --------
                    2.790  (19.0% logic, 81.0% route), 2 logic levels.

Report: 2.615 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_25mhz_c]
            269 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.506ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             R_prog_in_i1  (from clk_25mhz_c +)
   Destination:    FD1P3IX    SP             R_prog_release__i0  (to clk_25mhz_c +)

   Delay:                   4.573ns  (15.2% logic, 84.8% route), 3 logic levels.

 Constraint Details:

      4.573ns data_path R_prog_in_i1 to R_prog_release__i0 meets
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 0.506ns

 Path Details: R_prog_in_i1 to R_prog_release__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              R_prog_in_i1 (from clk_25mhz_c)
Route         2   e 1.258                                  R_prog_in[1]
LUT4        ---     0.166              B to Z              i1_4_lut
Route         1   e 1.020                                  n312
LUT4        ---     0.166              B to Z              i186_rep_2_2_lut
Route        18   e 1.598                                  clk_25mhz_c_enable_18
                  --------
                    4.573  (15.2% logic, 84.8% route), 3 logic levels.


Passed:  The following path meets requirements by 0.506ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             R_prog_in_i1  (from clk_25mhz_c +)
   Destination:    FD1P3IX    SP             R_prog_release__i17  (to clk_25mhz_c +)

   Delay:                   4.573ns  (15.2% logic, 84.8% route), 3 logic levels.

 Constraint Details:

      4.573ns data_path R_prog_in_i1 to R_prog_release__i17 meets
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 0.506ns

 Path Details: R_prog_in_i1 to R_prog_release__i17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              R_prog_in_i1 (from clk_25mhz_c)
Route         2   e 1.258                                  R_prog_in[1]
LUT4        ---     0.166              B to Z              i1_4_lut
Route         1   e 1.020                                  n312
LUT4        ---     0.166              B to Z              i186_rep_2_2_lut
Route        18   e 1.598                                  clk_25mhz_c_enable_18
                  --------
                    4.573  (15.2% logic, 84.8% route), 3 logic levels.


Passed:  The following path meets requirements by 0.506ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             R_prog_in_i1  (from clk_25mhz_c +)
   Destination:    FD1P3IX    SP             R_prog_release__i16  (to clk_25mhz_c +)

   Delay:                   4.573ns  (15.2% logic, 84.8% route), 3 logic levels.

 Constraint Details:

      4.573ns data_path R_prog_in_i1 to R_prog_release__i16 meets
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 0.506ns

 Path Details: R_prog_in_i1 to R_prog_release__i16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              R_prog_in_i1 (from clk_25mhz_c)
Route         2   e 1.258                                  R_prog_in[1]
LUT4        ---     0.166              B to Z              i1_4_lut
Route         1   e 1.020                                  n312
LUT4        ---     0.166              B to Z              i186_rep_2_2_lut
Route        18   e 1.598                                  clk_25mhz_c_enable_18
                  --------
                    4.573  (15.2% logic, 84.8% route), 3 logic levels.

Report: 4.494 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets oled_clk_c_c]            |     5.000 ns|     2.615 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_25mhz_c]             |     5.000 ns|     4.494 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  297 paths, 74 nets, and 151 connections (59.4% coverage)


Peak memory: 94404608 bytes, TRCE: 196608 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
