Todd M. Austin, DIVA: a reliable substrate for deep submicron microarchitecture design, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.196-207, November 16-18, 1999, Haifa, Israel
Baumann, R. 2005. Soft errors in advanced computer systems. In Proceedings of the IEEE Design and Test of Computers. IEEE Computer Society, Los Alamitos, CA, 258--266.
Arijit Biswas , Paul Racunas , Razvan Cheveresan , Joel Emer , Shubhendu S. Mukherjee , Ram Rangan, Computing Architectural Vulnerability Factors for Address-Based Structures, Proceedings of the 32nd annual international symposium on Computer Architecture, p.532-543, June 04-08, 2005[doi>10.1109/ISCA.2005.18]
David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000[doi>10.1109/40.888701]
Cristian Constantinescu, Trends and Challenges in VLSI Circuit Reliability, IEEE Micro, v.23 n.4, p.14-19, July 2003[doi>10.1109/MM.2003.1225959]
L. B. Freeman, Critical charge calculations for a bipolar SRAM array, IBM Journal of Research and Development, v.40 n.1, p.119-129, Jan. 1996[doi>10.1147/rd.401.0119]
Xin Fu , James Poe , Tao Li , Jose A.  B. Fortes, Characterizing Microarchitecture Soft Error Vulnerability Phase Behavior, Proceedings of the 14th IEEE International Symposium on Modeling, Analysis, and Simulation, p.147-155, September 11-14, 2006[doi>10.1109/MASCOTS.2006.18]
Mohamed Gomaa , Chad Scarbrough , T. N. Vijaykumar , Irith Pomeranz, Transient-fault recovery for chip multiprocessors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859631]
Mohamed A. Gomaa , T. N. Vijaykumar, Opportunistic Transient-Fault Detection, Proceedings of the 32nd annual international symposium on Computer Architecture, p.172-183, June 04-08, 2005[doi>10.1109/ISCA.2005.38]
Kumar, S. and Aggarwal, A. 2006. Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA).
Xiaodong Li , Sarita V. Adve , Pradip Bose , Jude A. Rivers, Online Estimation of Architectural Vulnerability Factor for Soft Errors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.341-352, June 21-25, 2008[doi>10.1109/ISCA.2008.9]
Marr, D., Binns, F., Hill, D., Hinton, G., Koufaty, D., Miller, J., and Upton, M. 2002. Hyper-Threading technology architecture and microarchitecture. Intel Tech. J. 6, 1.
Gokhan Memik , Mahmut T. Kandemir , Ozcan Ozturk, Increasing Register File Immunity to Transient Errors, Proceedings of the conference on Design, Automation and Test in Europe, p.586-591, March 07-11, 2005[doi>10.1109/DATE.2005.181]
Ming, Z. and Shanbhag, N. 2005. A cmos design style for logic circuit hardening. In International Reliability Physics Symposium. IEEE Computer Society, Los Alamitos, CA, 223--229.
Subhasish Mitra , Norbert Seifert , Ming Zhang , Quan Shi , Kee Sup Kim, Robust System Design with Built-In Soft-Error Resilience, Computer, v.38 n.2, p.43-52, February 2005[doi>10.1109/MC.2005.70]
Mitra, S., Zhang, M., Waqas, S., Seifert, N., Gill, B., and Kim, K. 2006. Combinational logic soft error correction. In Proceedings of the 2nd Workshop on System Effects of Logic Soft Errors (SELSE).
Shubhendu S. Mukherjee , Michael Kontz , Steven K. Reinhardt, Detailed design and evaluation of redundant multithreading alternatives, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
Nguyen, H. and Yagil, Y. 2003. A systematic approach to SER estimation and solutions. In Proceedings of the Reliability Physics Symposium. 60--70.
Microarchitecture-Based Introspection: A Technique for Transient-Fault Tolerance in Microprocessors, Proceedings of the 2005 International Conference on Dependable Systems and Networks, p.434-443, June 28-July 01, 2005[doi>10.1109/DSN.2005.62]
Joydeep Ray , James C. Hoe , Babak Falsafi, Dual use of superscalar datapath for transient-fault detection and recovery, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Reddy, V., Al-Zawawi, A., and Rotenberg, E. 2007. Assertion-Based microarchitecture design for improved fault tolerance. In Proceedings of the International Conference on Computer Design (ICCD). 362--369.
Vimal Reddy , Eric Rotenberg, Inherent Time Redundancy (ITR): Using Program Repetition for Low-Overhead Fault Tolerance, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.307-316, June 25-28, 2007[doi>10.1109/DSN.2007.59]
Vimal K. Reddy , Eric Rotenberg , Sailashri Parthasarathy, Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168869]
Steven K. Reinhardt , Shubhendu S. Mukherjee, Transient fault detection via simultaneous multithreading, Proceedings of the 27th annual international symposium on Computer architecture, p.25-36, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339652]
George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August, SWIFT: Software Implemented Fault Tolerance, Proceedings of the international symposium on Code generation and optimization, p.243-254, March 20-23, 2005[doi>10.1109/CGO.2005.34]
George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August , Shubhendu S. Mukherjee, Design and Evaluation of Hybrid Fault-Detection Systems, Proceedings of the 32nd annual international symposium on Computer Architecture, p.148-159, June 04-08, 2005[doi>10.1109/ISCA.2005.21]
Eric Rotenberg, AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors, Proceedings of the Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing, p.84, June 15-18, 1999
Seifert, N., Slankard, P., Kirsch, M., Narasimham, B., Zia, V., C., Brookresonand A., Voand S., Mitraand B., Gill, B., and Maiz, J. 2006. Radiation-Induced soft error rates of advanced cmos bulk devices. In Proceedings of the International Reliability Physics Symposium. IEEE Computer Society, Los Alamitos, CA, 217--225.
Seifert, N. and Tam, N. 2004. Timing vulnerability factors of sequentials. IEEE Trans. Device Materials Reliab. 4, 3, 516--522.
Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002
Jared C. Smolens , Jangwoo Kim , James C. Hoe , Babak Falsafi, Efficient Resource Sharing in Concurrent Error Detecting Superscalar Microarchitectures, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.257-268, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.19]
Niranjan Kumar Soundararajan , Angshuman Parashar , Anand Sivasubramaniam, Mechanisms for bounding vulnerabilities of processor structures, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250725]
L. Spainhower , T. A. Gregg, IBM S/390 parallel enterprise server G5 fault tolerance: a historical perspective, IBM Journal of Research and Development, v.43 n.5, p.863-873, September 1999[doi>10.1147/rd.435.0863]
Zach Purser , Karthik Sundaramoorthy , Eric Rotenberg, A study of slipstream processors, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.269-280, December 2000, Monterey, California, USA[doi>10.1145/360128.360155]
Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Proceedings of the 23rd annual international symposium on Computer architecture, p.191-202, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232993]
T. N. Vijaykumar , Irith Pomeranz , Karl Cheng, Transient-fault recovery using simultaneous multithreading, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Kristen R. Walcott , Greg Humphreys , Sudhanva Gurumurthi, Dynamic prediction of architectural vulnerability from microarchitectural state, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250726]
ReStore: Symptom Based Soft Error Detection in Microprocessors, Proceedings of the 2005 International Conference on Dependable Systems and Networks, p.30-39, June 28-July 01, 2005[doi>10.1109/DSN.2005.82]
Christopher Weaver , Joel Emer , Shubhendu S. Mukherjee , Steven K. Reinhardt, Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor, Proceedings of the 31st annual international symposium on Computer architecture, p.264, June 19-23, 2004, MÃ¼nchen, Germany
