#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x60ea5fd91370 .scope module, "testbench" "testbench" 2 3;
 .timescale -6 -9;
P_0x60ea5fd79f20 .param/l "TEST_DURATION" 0 2 5, +C4<00000000000011110100001001000000>;
P_0x60ea5fd79f60 .param/l "WIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
v0x60ea5fdad660_0 .var "adder_input", 31 0;
v0x60ea5fdad720_0 .var "clk", 0 0;
v0x60ea5fdad7f0_0 .net "pwm_signal_out", 31 0, L_0x60ea5fdbece0;  1 drivers
v0x60ea5fdad8f0_0 .var "reset", 0 0;
v0x60ea5fdad9c0_0 .net "revsaw_signal_out", 31 0, L_0x60ea5fdbe7c0;  1 drivers
v0x60ea5fdada60_0 .net "saw_signal_out", 31 0, L_0x60ea5fdbe0b0;  1 drivers
v0x60ea5fdadb30_0 .net "signal_out", 31 0, v0x60ea5fd8ffa0_0;  1 drivers
v0x60ea5fdadbd0_0 .net "square_signal_out", 31 0, L_0x60ea5fdbe970;  1 drivers
v0x60ea5fdadca0_0 .net "tria_signal_out", 31 0, L_0x60ea5fdbe590;  1 drivers
S_0x60ea5fd915a0 .scope module, "dds1_1" "dds" 2 33, 3 1 0, S_0x60ea5fd91370;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "adder";
    .port_info 3 /OUTPUT 32 "signal_out";
P_0x60ea5fd78380 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000100000>;
v0x60ea5fd4c5c0_0 .net "adder", 31 0, v0x60ea5fdad660_0;  1 drivers
v0x60ea5fd8eb90_0 .net "clk", 0 0, v0x60ea5fdad720_0;  1 drivers
v0x60ea5fd8d7c0_0 .net "reset", 0 0, v0x60ea5fdad8f0_0;  1 drivers
v0x60ea5fd8ffa0_0 .var "signal_out", 31 0;
E_0x60ea5fd8a1b0 .event posedge, v0x60ea5fd8eb90_0;
S_0x60ea5fdaaf10 .scope module, "dds2pwm_1" "dds2pwm" 2 61, 4 1 0, S_0x60ea5fd91370;
 .timescale -6 -9;
    .port_info 0 /INPUT 32 "signal_in";
    .port_info 1 /INPUT 7 "pwm";
    .port_info 2 /OUTPUT 32 "signal_out";
P_0x60ea5fdab110 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x60ea5fd8bac0_0 .net *"_ivl_1", 6 0, L_0x60ea5fdbeb50;  1 drivers
v0x60ea5fd85c30_0 .net *"_ivl_2", 0 0, L_0x60ea5fdbebf0;  1 drivers
L_0x751a58b29180 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x60ea5fdab280_0 .net/2u *"_ivl_4", 31 0, L_0x751a58b29180;  1 drivers
L_0x751a58b291c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ea5fdab370_0 .net/2u *"_ivl_6", 31 0, L_0x751a58b291c8;  1 drivers
L_0x751a58b29210 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v0x60ea5fdab450_0 .net "pwm", 6 0, L_0x751a58b29210;  1 drivers
v0x60ea5fdab580_0 .net "signal_in", 31 0, v0x60ea5fd8ffa0_0;  alias, 1 drivers
v0x60ea5fdab640_0 .net "signal_out", 31 0, L_0x60ea5fdbece0;  alias, 1 drivers
L_0x60ea5fdbeb50 .part v0x60ea5fd8ffa0_0, 25, 7;
L_0x60ea5fdbebf0 .cmp/gt 7, L_0x751a58b29210, L_0x60ea5fdbeb50;
L_0x60ea5fdbece0 .functor MUXZ 32, L_0x751a58b291c8, L_0x751a58b29180, L_0x60ea5fdbebf0, C4<>;
S_0x60ea5fdab780 .scope module, "dds2revsaw_1" "dds2revsaw" 2 50, 5 1 0, S_0x60ea5fd91370;
 .timescale -6 -9;
    .port_info 0 /INPUT 32 "signal_in";
    .port_info 1 /OUTPUT 32 "signal_out";
P_0x60ea5fdab990 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
L_0x60ea5fdbe7c0 .functor NOT 32, v0x60ea5fd8ffa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60ea5fdaba60_0 .net "signal_in", 31 0, v0x60ea5fd8ffa0_0;  alias, 1 drivers
v0x60ea5fdabb70_0 .net "signal_out", 31 0, L_0x60ea5fdbe7c0;  alias, 1 drivers
S_0x60ea5fdabcb0 .scope module, "dds2saw_1" "dds2saw" 2 45, 6 1 0, S_0x60ea5fd91370;
 .timescale -6 -9;
    .port_info 0 /INPUT 32 "signal_in";
    .port_info 1 /OUTPUT 32 "signal_out";
P_0x60ea5fdabe90 .param/l "WIDTH" 0 6 1, +C4<00000000000000000000000000100000>;
L_0x60ea5fdbe0b0 .functor BUFZ 32, v0x60ea5fd8ffa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60ea5fdabf30_0 .net "signal_in", 31 0, v0x60ea5fd8ffa0_0;  alias, 1 drivers
v0x60ea5fdac010_0 .net "signal_out", 31 0, L_0x60ea5fdbe0b0;  alias, 1 drivers
S_0x60ea5fdac150 .scope module, "dds2square_1" "dds2square" 2 55, 7 1 0, S_0x60ea5fd91370;
 .timescale -6 -9;
    .port_info 0 /INPUT 32 "signal_in";
    .port_info 1 /OUTPUT 32 "signal_out";
P_0x60ea5fdac380 .param/l "WIDTH" 0 7 1, +C4<00000000000000000000000000100000>;
v0x60ea5fdac420_0 .net *"_ivl_1", 0 0, L_0x60ea5fdbe880;  1 drivers
L_0x751a58b290f0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x60ea5fdac520_0 .net/2u *"_ivl_2", 31 0, L_0x751a58b290f0;  1 drivers
L_0x751a58b29138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ea5fdac600_0 .net/2u *"_ivl_4", 31 0, L_0x751a58b29138;  1 drivers
v0x60ea5fdac6f0_0 .net "signal_in", 31 0, v0x60ea5fd8ffa0_0;  alias, 1 drivers
v0x60ea5fdac7b0_0 .net "signal_out", 31 0, L_0x60ea5fdbe970;  alias, 1 drivers
L_0x60ea5fdbe880 .part v0x60ea5fd8ffa0_0, 31, 1;
L_0x60ea5fdbe970 .functor MUXZ 32, L_0x751a58b29138, L_0x751a58b290f0, L_0x60ea5fdbe880, C4<>;
S_0x60ea5fdac8f0 .scope module, "dds2tria_1" "dds2tria" 2 40, 8 1 0, S_0x60ea5fd91370;
 .timescale -6 -9;
    .port_info 0 /INPUT 32 "signal_in";
    .port_info 1 /OUTPUT 32 "signal_out";
P_0x60ea5fdacad0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
v0x60ea5fdacc00_0 .net *"_ivl_1", 0 0, L_0x60ea5fdade00;  1 drivers
v0x60ea5fdacd00_0 .net *"_ivl_10", 31 0, L_0x60ea5fdbe1a0;  1 drivers
v0x60ea5fdacde0_0 .net *"_ivl_13", 30 0, L_0x60ea5fdbe310;  1 drivers
L_0x751a58b290a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60ea5fdaced0_0 .net/2u *"_ivl_14", 0 0, L_0x751a58b290a8;  1 drivers
v0x60ea5fdacfb0_0 .net *"_ivl_16", 31 0, L_0x60ea5fdbe3e0;  1 drivers
v0x60ea5fdad0e0_0 .net *"_ivl_3", 30 0, L_0x60ea5fdaded0;  1 drivers
L_0x751a58b29018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ea5fdad1c0_0 .net *"_ivl_4", 30 0, L_0x751a58b29018;  1 drivers
v0x60ea5fdad2a0_0 .net *"_ivl_7", 30 0, L_0x60ea5fdbe010;  1 drivers
L_0x751a58b29060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60ea5fdad380_0 .net/2u *"_ivl_8", 0 0, L_0x751a58b29060;  1 drivers
v0x60ea5fdad460_0 .net "signal_in", 31 0, v0x60ea5fd8ffa0_0;  alias, 1 drivers
v0x60ea5fdad520_0 .net "signal_out", 31 0, L_0x60ea5fdbe590;  alias, 1 drivers
L_0x60ea5fdade00 .part v0x60ea5fd8ffa0_0, 31, 1;
L_0x60ea5fdaded0 .part v0x60ea5fd8ffa0_0, 0, 31;
L_0x60ea5fdbe010 .arith/sub 31, L_0x751a58b29018, L_0x60ea5fdaded0;
L_0x60ea5fdbe1a0 .concat [ 1 31 0 0], L_0x751a58b29060, L_0x60ea5fdbe010;
L_0x60ea5fdbe310 .part v0x60ea5fd8ffa0_0, 0, 31;
L_0x60ea5fdbe3e0 .concat [ 1 31 0 0], L_0x751a58b290a8, L_0x60ea5fdbe310;
L_0x60ea5fdbe590 .functor MUXZ 32, L_0x60ea5fdbe3e0, L_0x60ea5fdbe1a0, L_0x60ea5fdade00, C4<>;
    .scope S_0x60ea5fd915a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ea5fd8ffa0_0, 0;
    %end;
    .thread T_0;
    .scope S_0x60ea5fd915a0;
T_1 ;
    %wait E_0x60ea5fd8a1b0;
    %load/vec4 v0x60ea5fd8d7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ea5fd8ffa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60ea5fd8ffa0_0;
    %load/vec4 v0x60ea5fd4c5c0_0;
    %add;
    %assign/vec4 v0x60ea5fd8ffa0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x60ea5fd91370;
T_2 ;
    %delay 10000, 0;
    %load/vec4 v0x60ea5fdad720_0;
    %inv;
    %assign/vec4 v0x60ea5fdad720_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x60ea5fd91370;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ea5fdad8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ea5fdad720_0, 0;
    %pushi/vec4 33333333, 0, 32;
    %assign/vec4 v0x60ea5fdad660_0, 0;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ea5fdad8f0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x60ea5fd91370;
T_4 ;
    %vpi_call 2 70 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x60ea5fd91370 {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 74 "$display", "DDS test completed." {0 0 0};
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "../../dds/dds.v";
    "../dds2pwm.v";
    "../dds2revsaw.v";
    "../dds2saw.v";
    "../dds2square.v";
    "../dds2tria.v";
