// Seed: 591591547
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2
);
  logic id_3;
  logic id_4;
  always @(posedge 'b0 or id_1);
  type_9(
      1, 1, !id_3, id_2
  );
  assign id_3 = id_2;
endmodule
