// Seed: 1576385018
module module_0;
  wire id_1 = id_1;
  initial id_1 = id_1 < 1;
  wire id_2;
endmodule
module module_1 ();
  id_1(
      1'b0
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  logic id_0,
    input  logic id_1,
    input  tri0  id_2,
    output logic id_3,
    input  logic id_4
);
  assign id_3 = id_0;
  logic id_6, id_7 = 1;
  reg id_8;
  assign id_7 = -id_1;
  nand primCall (id_3, id_4, id_6, id_7, id_8);
  always id_8 <= id_7;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  assign id_3 = id_4;
endmodule
