Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: Procesador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesador.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesador"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Procesador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/sumador.vhd" in Library work.
Architecture behavioral of Entity sumador is up to date.
Compiling vhdl file "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/nPC.vhd" in Library work.
Architecture behavioral of Entity npc is up to date.
Compiling vhdl file "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/PC.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/IM.vhd" in Library work.
Architecture behavioral of Entity im is up to date.
Compiling vhdl file "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/UC.vhd" in Library work.
Architecture behavioral of Entity uc is up to date.
Compiling vhdl file "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/SEU.vhd" in Library work.
Architecture behavioral of Entity seu is up to date.
Compiling vhdl file "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/RF.vhd" in Library work.
Architecture behavioral of Entity rf is up to date.
Compiling vhdl file "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/MUX.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/PSR_Mod.vhd" in Library work.
Architecture behavioral of Entity psr_mod is up to date.
Compiling vhdl file "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/PSR.vhd" in Library work.
Architecture behavioral of Entity psr is up to date.
Compiling vhdl file "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/Procesador.vhd" in Library work.
Architecture behavioral of Entity procesador is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Procesador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sumador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <nPC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SEU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PSR_Mod> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PSR> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Procesador> in library <work> (Architecture <behavioral>).
Entity <Procesador> analyzed. Unit <Procesador> generated.

Analyzing Entity <sumador> in library <work> (Architecture <behavioral>).
Entity <sumador> analyzed. Unit <sumador> generated.

Analyzing Entity <nPC> in library <work> (Architecture <behavioral>).
Entity <nPC> analyzed. Unit <nPC> generated.

Analyzing Entity <PC> in library <work> (Architecture <behavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <IM> in library <work> (Architecture <behavioral>).
Entity <IM> analyzed. Unit <IM> generated.

Analyzing Entity <UC> in library <work> (Architecture <behavioral>).
Entity <UC> analyzed. Unit <UC> generated.

Analyzing Entity <SEU> in library <work> (Architecture <behavioral>).
Entity <SEU> analyzed. Unit <SEU> generated.

Analyzing Entity <RF> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/RF.vhd" line 56: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <reg> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/RF.vhd" line 57: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <reg> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/RF.vhd" line 59: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <reg> may be accessed with an index that does not cover the full array size.
WARNING:Xst:819 - "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/RF.vhd" line 49: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reg>
Entity <RF> analyzed. Unit <RF> generated.

Analyzing Entity <MUX> in library <work> (Architecture <behavioral>).
Entity <MUX> analyzed. Unit <MUX> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/ALU.vhd" line 44: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Carry>
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <PSR_Mod> in library <work> (Architecture <behavioral>).
Entity <PSR_Mod> analyzed. Unit <PSR_Mod> generated.

Analyzing Entity <PSR> in library <work> (Architecture <behavioral>).
Entity <PSR> analyzed. Unit <PSR> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <reg<32>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<33>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<34>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<35>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<36>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<37>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<38>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<39>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <sumador>.
    Related source file is "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/sumador.vhd".
    Found 32-bit adder for signal <sal_sumador>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <sumador> synthesized.


Synthesizing Unit <nPC>.
    Related source file is "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/nPC.vhd".
    Found 32-bit register for signal <sal_npc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <nPC> synthesized.


Synthesizing Unit <PC>.
    Related source file is "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/PC.vhd".
    Found 32-bit register for signal <salida>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <IM>.
    Related source file is "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/IM.vhd".
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <$varindex0000> created at line 70.
    Summary:
	inferred   1 ROM(s).
Unit <IM> synthesized.


Synthesizing Unit <UC>.
    Related source file is "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/UC.vhd".
    Found 32x6-bit ROM for signal <salida_uc$mux0001>.
    Summary:
	inferred   1 ROM(s).
Unit <UC> synthesized.


Synthesizing Unit <SEU>.
    Related source file is "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/SEU.vhd".
Unit <SEU> synthesized.


Synthesizing Unit <RF>.
    Related source file is "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/RF.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <reg_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 56.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 57.
    Summary:
	inferred  64 Multiplexer(s).
Unit <RF> synthesized.


Synthesizing Unit <MUX>.
    Related source file is "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/MUX.vhd".
Unit <MUX> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/ALU.vhd".
    Found 32-bit adder carry in for signal <salida_alu$addsub0000>.
    Found 32-bit subtractor for signal <salida_alu$addsub0001> created at line 51.
    Found 32-bit subtractor for signal <salida_alu$addsub0002> created at line 67.
    Found 32-bit xor2 for signal <salida_alu$xor0000> created at line 61.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <PSR_Mod>.
    Related source file is "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/PSR_Mod.vhd".
WARNING:Xst:647 - Input <crs1<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mux<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <PSR_Mod> synthesized.


Synthesizing Unit <PSR>.
    Related source file is "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/PSR.vhd".
WARNING:Xst:647 - Input <nzvc<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <carry>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <PSR> synthesized.


Synthesizing Unit <Procesador>.
    Related source file is "C:/Documents and Settings/Administrador/Mis documentos/Arquitectura/procesador3/Procesador3/Procesador.vhd".
WARNING:Xst:1780 - Signal <sal_muxToPSR_mod> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RFToPSRm> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Procesador> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x6-bit ROM                                          : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
# Registers                                            : 3
 1-bit register                                        : 1
 32-bit register                                       : 2
# Latches                                              : 36
 1-bit latch                                           : 4
 32-bit latch                                          : 32
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <salida_6> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_7> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_8> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_9> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_10> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_11> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_12> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_13> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_14> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_15> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_16> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_17> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_18> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_19> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_20> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_21> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_22> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_23> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_24> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_25> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_26> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_27> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_28> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_29> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_30> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_31> of sequential type is unconnected in block <Inst_PC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x6-bit ROM                                          : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
# Registers                                            : 65
 Flip-Flops                                            : 65
# Latches                                              : 36
 1-bit latch                                           : 4
 32-bit latch                                          : 32
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Procesador> ...

Optimizing unit <nPC> ...

Optimizing unit <PC> ...

Optimizing unit <IM> ...

Optimizing unit <ALU> ...

Optimizing unit <PSR_Mod> ...

Optimizing unit <RF> ...
WARNING:Xst:1293 - FF/Latch <Inst_RF/reg_31_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_31_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_27_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_30_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_26_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_10_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_11_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_28_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_29_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_14_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_15_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_12_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_13_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_9_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_25_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_8_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/reg_24_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_31> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_30> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_29> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_28> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_27> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_26> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_25> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_24> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_23> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_22> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_21> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_20> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_19> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_18> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_17> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_16> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_15> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_14> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_13> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_12> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_11> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_10> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_9> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_8> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_7> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_nPC/sal_npc_6> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_31> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_30> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_29> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_28> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_27> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_26> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_25> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_24> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_23> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_22> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_21> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_20> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_19> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_18> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_17> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_16> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_15> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_14> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_13> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_12> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_11> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_10> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_9> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_8> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_7> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PC/salida_6> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PSR_Mod/nzvc_1> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PSR_Mod/nzvc_2> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PSR_Mod/nzvc_3> of sequential type is unconnected in block <Procesador>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Procesador, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 13
 Flip-Flops                                            : 13

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Procesador.ngr
Top Level Output File Name         : Procesador
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 2120
#      GND                         : 1
#      INV                         : 32
#      LUT1                        : 261
#      LUT2                        : 59
#      LUT2_D                      : 1
#      LUT2_L                      : 30
#      LUT3                        : 558
#      LUT4                        : 234
#      LUT4_D                      : 32
#      LUT4_L                      : 34
#      MUXCY                       : 98
#      MUXF5                       : 387
#      MUXF6                       : 192
#      MUXF7                       : 66
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 102
# FlipFlops/Latches                : 526
#      FDC                         : 1
#      FDR                         : 12
#      LD                          : 1
#      LDCE                        : 512
# Clock Buffers                    : 17
#      BUFG                        : 16
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      864  out of   4656    18%  
 Number of Slice Flip Flops:            526  out of   9312     5%  
 Number of 4 input LUTs:               1241  out of   9312    13%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  
 Number of GCLKs:                        17  out of     24    70%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+-----------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)       | Load  |
---------------------------------------------------------------+-----------------------------+-------+
clk                                                            | BUFGP                       | 13    |
Inst_PSR_Mod/nzvc_0_not0001(Inst_PSR_Mod/nzvc_0_not000137_f5:O)| NONE(*)(Inst_PSR_Mod/nzvc_0)| 1     |
Inst_RF/reg_1_cmp_eq00001(Inst_RF/reg_1_cmp_eq00001:O)         | BUFG(*)(Inst_RF/reg_1_31)   | 32    |
Inst_RF/reg_2_cmp_eq00001(Inst_RF/reg_2_cmp_eq00001:O)         | BUFG(*)(Inst_RF/reg_2_31)   | 32    |
Inst_RF/reg_3_cmp_eq00001(Inst_RF/reg_3_cmp_eq00001:O)         | BUFG(*)(Inst_RF/reg_3_31)   | 32    |
Inst_RF/reg_4_cmp_eq00001(Inst_RF/reg_4_cmp_eq00001:O)         | BUFG(*)(Inst_RF/reg_4_31)   | 32    |
Inst_RF/reg_20_cmp_eq00001(Inst_RF/reg_20_cmp_eq00001:O)       | BUFG(*)(Inst_RF/reg_20_31)  | 32    |
Inst_RF/reg_5_cmp_eq00001(Inst_RF/reg_5_cmp_eq00001:O)         | BUFG(*)(Inst_RF/reg_5_31)   | 32    |
Inst_RF/reg_16_cmp_eq00001(Inst_RF/reg_16_cmp_eq00001:O)       | BUFG(*)(Inst_RF/reg_16_31)  | 32    |
Inst_RF/reg_21_cmp_eq00001(Inst_RF/reg_21_cmp_eq00001:O)       | BUFG(*)(Inst_RF/reg_21_31)  | 32    |
Inst_RF/reg_6_cmp_eq00001(Inst_RF/reg_6_cmp_eq00001:O)         | BUFG(*)(Inst_RF/reg_6_31)   | 32    |
Inst_RF/reg_17_cmp_eq00001(Inst_RF/reg_17_cmp_eq00001:O)       | BUFG(*)(Inst_RF/reg_17_31)  | 32    |
Inst_RF/reg_22_cmp_eq00001(Inst_RF/reg_22_cmp_eq00001:O)       | BUFG(*)(Inst_RF/reg_22_31)  | 32    |
Inst_RF/reg_7_cmp_eq00001(Inst_RF/reg_7_cmp_eq00001:O)         | BUFG(*)(Inst_RF/reg_7_31)   | 32    |
Inst_RF/reg_18_cmp_eq00001(Inst_RF/reg_18_cmp_eq00001:O)       | BUFG(*)(Inst_RF/reg_18_31)  | 32    |
Inst_RF/reg_23_cmp_eq00001(Inst_RF/reg_23_cmp_eq00001:O)       | BUFG(*)(Inst_RF/reg_23_31)  | 32    |
Inst_RF/reg_19_cmp_eq00001(Inst_RF/reg_19_cmp_eq00001:O)       | BUFG(*)(Inst_RF/reg_19_31)  | 32    |
Inst_RF/reg_0_cmp_eq00001(Inst_RF/reg_0_cmp_eq00001:O)         | BUFG(*)(Inst_RF/reg_0_31)   | 32    |
---------------------------------------------------------------+-----------------------------+-------+
(*) These 17 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 513   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.351ns (Maximum Frequency: 88.095MHz)
   Minimum input arrival time before clock: 17.503ns
   Maximum output required time after clock: 18.414ns
   Maximum combinational path delay: 18.512ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.183ns (frequency: 314.125MHz)
  Total number of paths / destination ports: 27 / 12
-------------------------------------------------------------------------
Delay:               3.183ns (Levels of Logic = 6)
  Source:            Inst_nPC/sal_npc_1 (FF)
  Destination:       Inst_nPC/sal_npc_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_nPC/sal_npc_1 to Inst_nPC/sal_npc_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  Inst_nPC/sal_npc_1 (Inst_nPC/sal_npc_1)
     LUT1:I0->O            1   0.612   0.000  Inst_sumador/Madd_sal_sumador_cy<1>_rt (Inst_sumador/Madd_sal_sumador_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Inst_sumador/Madd_sal_sumador_cy<1> (Inst_sumador/Madd_sal_sumador_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_sumador/Madd_sal_sumador_cy<2> (Inst_sumador/Madd_sal_sumador_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_sumador/Madd_sal_sumador_cy<3> (Inst_sumador/Madd_sal_sumador_cy<3>)
     MUXCY:CI->O           0   0.051   0.000  Inst_sumador/Madd_sal_sumador_cy<4> (Inst_sumador/Madd_sal_sumador_cy<4>)
     XORCY:CI->O           1   0.699   0.000  Inst_sumador/Madd_sal_sumador_xor<5> (sumadorTonPC<5>)
     FDR:D                     0.268          Inst_nPC/sal_npc_5
    ----------------------------------------
    Total                      3.183ns (2.652ns logic, 0.532ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_1_cmp_eq00001'
  Clock period: 11.351ns (frequency: 88.095MHz)
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Delay:               11.351ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_1_0 (LATCH)
  Destination:       Inst_RF/reg_1_31 (LATCH)
  Source Clock:      Inst_RF/reg_1_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_1_cmp_eq00001 falling

  Data Path: Inst_RF/reg_1_0 to Inst_RF/reg_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_1_0 (Inst_RF/reg_1_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_92 (Inst_RF/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_7_f5_1 (Inst_RF/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_1_31
    ----------------------------------------
    Total                     11.351ns (9.247ns logic, 2.105ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_2_cmp_eq00001'
  Clock period: 11.351ns (frequency: 88.095MHz)
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Delay:               11.351ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_2_0 (LATCH)
  Destination:       Inst_RF/reg_2_31 (LATCH)
  Source Clock:      Inst_RF/reg_2_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_2_cmp_eq00001 falling

  Data Path: Inst_RF/reg_2_0 to Inst_RF/reg_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_2_0 (Inst_RF/reg_2_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_91 (Inst_RF/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_7_f5_0 (Inst_RF/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_2_31
    ----------------------------------------
    Total                     11.351ns (9.247ns logic, 2.105ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_3_cmp_eq00001'
  Clock period: 11.351ns (frequency: 88.095MHz)
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Delay:               11.351ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_3_0 (LATCH)
  Destination:       Inst_RF/reg_3_31 (LATCH)
  Source Clock:      Inst_RF/reg_3_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_3_cmp_eq00001 falling

  Data Path: Inst_RF/reg_3_0 to Inst_RF/reg_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_3_0 (Inst_RF/reg_3_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_83 (Inst_RF/Mmux__varindex0001_83)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_3_31
    ----------------------------------------
    Total                     11.351ns (9.247ns logic, 2.105ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_4_cmp_eq00001'
  Clock period: 11.328ns (frequency: 88.274MHz)
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Delay:               11.328ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_4_0 (LATCH)
  Destination:       Inst_RF/reg_4_31 (LATCH)
  Source Clock:      Inst_RF/reg_4_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_4_cmp_eq00001 falling

  Data Path: Inst_RF/reg_4_0 to Inst_RF/reg_4_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_4_0 (Inst_RF/reg_4_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_9 (Inst_RF/Mmux__varindex0001_9)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_7_f5 (Inst_RF/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6 (Inst_RF/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_4_31
    ----------------------------------------
    Total                     11.328ns (9.247ns logic, 2.082ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_20_cmp_eq00001'
  Clock period: 11.328ns (frequency: 88.274MHz)
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Delay:               11.328ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_20_0 (LATCH)
  Destination:       Inst_RF/reg_20_31 (LATCH)
  Source Clock:      Inst_RF/reg_20_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_20_cmp_eq00001 falling

  Data Path: Inst_RF/reg_20_0 to Inst_RF/reg_20_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_20_0 (Inst_RF/reg_20_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_82 (Inst_RF/Mmux__varindex0001_82)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_7_f5 (Inst_RF/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6 (Inst_RF/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_20_31
    ----------------------------------------
    Total                     11.328ns (9.247ns logic, 2.082ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_5_cmp_eq00001'
  Clock period: 11.328ns (frequency: 88.274MHz)
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Delay:               11.328ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_5_0 (LATCH)
  Destination:       Inst_RF/reg_5_31 (LATCH)
  Source Clock:      Inst_RF/reg_5_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_5_cmp_eq00001 falling

  Data Path: Inst_RF/reg_5_0 to Inst_RF/reg_5_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_5_0 (Inst_RF/reg_5_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_81 (Inst_RF/Mmux__varindex0001_81)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_6_f5_0 (Inst_RF/Mmux__varindex0001_6_f51)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6 (Inst_RF/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_5_31
    ----------------------------------------
    Total                     11.328ns (9.247ns logic, 2.082ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_16_cmp_eq00001'
  Clock period: 11.351ns (frequency: 88.095MHz)
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Delay:               11.351ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_16_0 (LATCH)
  Destination:       Inst_RF/reg_16_31 (LATCH)
  Source Clock:      Inst_RF/reg_16_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_16_cmp_eq00001 falling

  Data Path: Inst_RF/reg_16_0 to Inst_RF/reg_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_16_0 (Inst_RF/reg_16_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_16_31
    ----------------------------------------
    Total                     11.351ns (9.247ns logic, 2.105ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_21_cmp_eq00001'
  Clock period: 11.328ns (frequency: 88.274MHz)
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Delay:               11.328ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_21_0 (LATCH)
  Destination:       Inst_RF/reg_21_31 (LATCH)
  Source Clock:      Inst_RF/reg_21_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_21_cmp_eq00001 falling

  Data Path: Inst_RF/reg_21_0 to Inst_RF/reg_21_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_21_0 (Inst_RF/reg_21_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_72 (Inst_RF/Mmux__varindex0001_72)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_6_f5_0 (Inst_RF/Mmux__varindex0001_6_f51)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6 (Inst_RF/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_21_31
    ----------------------------------------
    Total                     11.328ns (9.247ns logic, 2.082ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_6_cmp_eq00001'
  Clock period: 11.328ns (frequency: 88.274MHz)
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Delay:               11.328ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_6_0 (LATCH)
  Destination:       Inst_RF/reg_6_31 (LATCH)
  Source Clock:      Inst_RF/reg_6_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_6_cmp_eq00001 falling

  Data Path: Inst_RF/reg_6_0 to Inst_RF/reg_6_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_6_0 (Inst_RF/reg_6_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_8 (Inst_RF/Mmux__varindex0001_8)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_6_f5 (Inst_RF/Mmux__varindex0001_6_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f6 (Inst_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_6_31
    ----------------------------------------
    Total                     11.328ns (9.247ns logic, 2.082ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_17_cmp_eq00001'
  Clock period: 11.351ns (frequency: 88.095MHz)
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Delay:               11.351ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_17_0 (LATCH)
  Destination:       Inst_RF/reg_17_31 (LATCH)
  Source Clock:      Inst_RF/reg_17_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_17_cmp_eq00001 falling

  Data Path: Inst_RF/reg_17_0 to Inst_RF/reg_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_17_0 (Inst_RF/reg_17_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_85 (Inst_RF/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_7_f5_1 (Inst_RF/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_17_31
    ----------------------------------------
    Total                     11.351ns (9.247ns logic, 2.105ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_22_cmp_eq00001'
  Clock period: 11.328ns (frequency: 88.274MHz)
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Delay:               11.328ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_22_0 (LATCH)
  Destination:       Inst_RF/reg_22_31 (LATCH)
  Source Clock:      Inst_RF/reg_22_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_22_cmp_eq00001 falling

  Data Path: Inst_RF/reg_22_0 to Inst_RF/reg_22_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_22_0 (Inst_RF/reg_22_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_71 (Inst_RF/Mmux__varindex0001_71)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_6_f5 (Inst_RF/Mmux__varindex0001_6_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f6 (Inst_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_22_31
    ----------------------------------------
    Total                     11.328ns (9.247ns logic, 2.082ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_7_cmp_eq00001'
  Clock period: 11.328ns (frequency: 88.274MHz)
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Delay:               11.328ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_7_0 (LATCH)
  Destination:       Inst_RF/reg_7_31 (LATCH)
  Source Clock:      Inst_RF/reg_7_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_7_cmp_eq00001 falling

  Data Path: Inst_RF/reg_7_0 to Inst_RF/reg_7_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_7_0 (Inst_RF/reg_7_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_7 (Inst_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_5_f5 (Inst_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f6 (Inst_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_7_31
    ----------------------------------------
    Total                     11.328ns (9.247ns logic, 2.082ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_18_cmp_eq00001'
  Clock period: 11.351ns (frequency: 88.095MHz)
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Delay:               11.351ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_18_0 (LATCH)
  Destination:       Inst_RF/reg_18_31 (LATCH)
  Source Clock:      Inst_RF/reg_18_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_18_cmp_eq00001 falling

  Data Path: Inst_RF/reg_18_0 to Inst_RF/reg_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_18_0 (Inst_RF/reg_18_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_84 (Inst_RF/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_7_f5_0 (Inst_RF/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_18_31
    ----------------------------------------
    Total                     11.351ns (9.247ns logic, 2.105ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_23_cmp_eq00001'
  Clock period: 11.328ns (frequency: 88.274MHz)
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Delay:               11.328ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_23_0 (LATCH)
  Destination:       Inst_RF/reg_23_31 (LATCH)
  Source Clock:      Inst_RF/reg_23_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_23_cmp_eq00001 falling

  Data Path: Inst_RF/reg_23_0 to Inst_RF/reg_23_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_23_0 (Inst_RF/reg_23_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_6 (Inst_RF/Mmux__varindex0001_6)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_5_f5 (Inst_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f6 (Inst_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_23_31
    ----------------------------------------
    Total                     11.328ns (9.247ns logic, 2.082ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_19_cmp_eq00001'
  Clock period: 11.351ns (frequency: 88.095MHz)
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Delay:               11.351ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_19_0 (LATCH)
  Destination:       Inst_RF/reg_19_31 (LATCH)
  Source Clock:      Inst_RF/reg_19_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_19_cmp_eq00001 falling

  Data Path: Inst_RF/reg_19_0 to Inst_RF/reg_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_19_0 (Inst_RF/reg_19_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_73 (Inst_RF/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_19_31
    ----------------------------------------
    Total                     11.351ns (9.247ns logic, 2.105ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/reg_0_cmp_eq00001'
  Clock period: 11.351ns (frequency: 88.095MHz)
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Delay:               11.351ns (Levels of Logic = 42)
  Source:            Inst_RF/reg_0_0 (LATCH)
  Destination:       Inst_RF/reg_0_31 (LATCH)
  Source Clock:      Inst_RF/reg_0_cmp_eq00001 falling
  Destination Clock: Inst_RF/reg_0_cmp_eq00001 falling

  Data Path: Inst_RF/reg_0_0 to Inst_RF/reg_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_0_0 (Inst_RF/reg_0_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_10 (Inst_RF/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.000  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_0_31
    ----------------------------------------
    Total                     11.351ns (9.247ns logic, 2.105ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.100ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       Inst_nPC/sal_npc_5 (FF)
  Destination Clock: clk rising

  Data Path: rst to Inst_nPC/sal_npc_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.198  rst_IBUF (rst_IBUF)
     FDR:R                     0.795          Inst_nPC/sal_npc_0
    ----------------------------------------
    Total                      3.100ns (1.901ns logic, 1.198ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_PSR_Mod/nzvc_0_not0001'
  Total number of paths / destination ports: 60730 / 1
-------------------------------------------------------------------------
Offset:              17.503ns (Levels of Logic = 15)
  Source:            rst (PAD)
  Destination:       Inst_PSR_Mod/nzvc_0 (LATCH)
  Destination Clock: Inst_PSR_Mod/nzvc_0_not0001 falling

  Data Path: rst to Inst_PSR_Mod/nzvc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<31>55 (Inst_ALU/salida_alu<31>55)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<31>68 (Inst_ALU/salida_alu<31>68)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<31>95 (Inst_ALU/salida_alu<31>95)
     LUT3:I1->O           19   0.612   0.952  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     LUT4:I2->O            1   0.612   0.360  Inst_PSR_Mod/nzvc_0_mux000353_SW0 (N111)
     LUT4:I3->O            1   0.612   0.000  Inst_PSR_Mod/nzvc_0_mux000380_F (N127)
     MUXF5:I0->O           1   0.278   0.000  Inst_PSR_Mod/nzvc_0_mux000380 (Inst_PSR_Mod/nzvc_0_mux0003)
     LD:D                      0.268          Inst_PSR_Mod/nzvc_0
    ----------------------------------------
    Total                     17.503ns (9.274ns logic, 8.229ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_1_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_1_31 (LATCH)
  Destination Clock: Inst_RF/reg_1_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_1_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_2_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_2_31 (LATCH)
  Destination Clock: Inst_RF/reg_2_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_2_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_3_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_3_31 (LATCH)
  Destination Clock: Inst_RF/reg_3_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_3_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_4_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_4_31 (LATCH)
  Destination Clock: Inst_RF/reg_4_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_4_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_4_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_20_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_20_31 (LATCH)
  Destination Clock: Inst_RF/reg_20_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_20_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_20_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_5_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_5_31 (LATCH)
  Destination Clock: Inst_RF/reg_5_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_5_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_5_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_16_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_16_31 (LATCH)
  Destination Clock: Inst_RF/reg_16_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_16_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_21_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_21_31 (LATCH)
  Destination Clock: Inst_RF/reg_21_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_21_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_21_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_6_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_6_31 (LATCH)
  Destination Clock: Inst_RF/reg_6_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_6_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_6_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_17_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_17_31 (LATCH)
  Destination Clock: Inst_RF/reg_17_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_17_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_22_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_22_31 (LATCH)
  Destination Clock: Inst_RF/reg_22_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_22_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_22_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_7_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_7_31 (LATCH)
  Destination Clock: Inst_RF/reg_7_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_7_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_7_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_18_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_18_31 (LATCH)
  Destination Clock: Inst_RF/reg_18_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_18_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_23_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_23_31 (LATCH)
  Destination Clock: Inst_RF/reg_23_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_23_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_23_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_19_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_19_31 (LATCH)
  Destination Clock: Inst_RF/reg_19_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_19_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/reg_0_cmp_eq00001'
  Total number of paths / destination ports: 369880 / 64
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       Inst_RF/reg_0_31 (LATCH)
  Destination Clock: Inst_RF/reg_0_cmp_eq00001 falling

  Data Path: rst to Inst_RF/reg_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<2>53 (Inst_ALU/salida_alu<2>53)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<2>66 (Inst_ALU/salida_alu<2>66)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<2>93 (Inst_ALU/salida_alu<2>93)
     LUT3:I1->O           17   0.612   0.000  Inst_ALU/salida_alu<2>105 (sal_procesador_2_OBUF)
     LDCE:D                    0.268          Inst_RF/reg_0_2
    ----------------------------------------
    Total                     14.689ns (7.772ns logic, 6.917ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2011270 / 32
-------------------------------------------------------------------------
Offset:              18.414ns (Levels of Logic = 45)
  Source:            Inst_PC/salida_2 (FF)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_PC/salida_2 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.514   0.849  Inst_PC/salida_2 (Inst_PC/salida_2)
     LUT4:I0->O            2   0.612   0.383  Inst_IM/outInstruction<0>_SW0 (N46)
     LUT4:I3->O          542   0.612   1.267  Inst_IM/outInstruction<10>1 (IMToUFR<10>)
     LUT3:I1->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_6 (Inst_RF/Mmux__varindex0001_6)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_5_f5 (Inst_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f6 (Inst_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     18.414ns (13.298ns logic, 5.117ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_2_cmp_eq00001'
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Offset:              15.175ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_2_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_2_cmp_eq00001 falling

  Data Path: Inst_RF/reg_2_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_2_0 (Inst_RF/reg_2_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_91 (Inst_RF/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_7_f5_0 (Inst_RF/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.175ns (12.148ns logic, 3.027ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_18_cmp_eq00001'
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Offset:              15.175ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_18_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_18_cmp_eq00001 falling

  Data Path: Inst_RF/reg_18_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_18_0 (Inst_RF/reg_18_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_84 (Inst_RF/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_7_f5_0 (Inst_RF/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.175ns (12.148ns logic, 3.027ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_3_cmp_eq00001'
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Offset:              15.175ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_3_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_3_cmp_eq00001 falling

  Data Path: Inst_RF/reg_3_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_3_0 (Inst_RF/reg_3_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_83 (Inst_RF/Mmux__varindex0001_83)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.175ns (12.148ns logic, 3.027ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_19_cmp_eq00001'
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Offset:              15.175ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_19_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_19_cmp_eq00001 falling

  Data Path: Inst_RF/reg_19_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_19_0 (Inst_RF/reg_19_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_73 (Inst_RF/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.175ns (12.148ns logic, 3.027ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_0_cmp_eq00001'
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Offset:              15.175ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_0_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_0_cmp_eq00001 falling

  Data Path: Inst_RF/reg_0_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_0_0 (Inst_RF/reg_0_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_10 (Inst_RF/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.175ns (12.148ns logic, 3.027ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_16_cmp_eq00001'
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Offset:              15.175ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_16_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_16_cmp_eq00001 falling

  Data Path: Inst_RF/reg_16_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_16_0 (Inst_RF/reg_16_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.175ns (12.148ns logic, 3.027ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_1_cmp_eq00001'
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Offset:              15.175ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_1_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_1_cmp_eq00001 falling

  Data Path: Inst_RF/reg_1_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_1_0 (Inst_RF/reg_1_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_92 (Inst_RF/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_7_f5_1 (Inst_RF/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.175ns (12.148ns logic, 3.027ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_17_cmp_eq00001'
  Total number of paths / destination ports: 20750 / 32
-------------------------------------------------------------------------
Offset:              15.175ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_17_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_17_cmp_eq00001 falling

  Data Path: Inst_RF/reg_17_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_RF/reg_17_0 (Inst_RF/reg_17_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_85 (Inst_RF/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_7_f5_1 (Inst_RF/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.175ns (12.148ns logic, 3.027ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_4_cmp_eq00001'
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Offset:              15.152ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_4_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_4_cmp_eq00001 falling

  Data Path: Inst_RF/reg_4_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_4_0 (Inst_RF/reg_4_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_9 (Inst_RF/Mmux__varindex0001_9)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_7_f5 (Inst_RF/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6 (Inst_RF/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.152ns (12.148ns logic, 3.004ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_20_cmp_eq00001'
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Offset:              15.152ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_20_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_20_cmp_eq00001 falling

  Data Path: Inst_RF/reg_20_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_20_0 (Inst_RF/reg_20_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_82 (Inst_RF/Mmux__varindex0001_82)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_7_f5 (Inst_RF/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6 (Inst_RF/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.152ns (12.148ns logic, 3.004ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_5_cmp_eq00001'
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Offset:              15.152ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_5_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_5_cmp_eq00001 falling

  Data Path: Inst_RF/reg_5_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_5_0 (Inst_RF/reg_5_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_81 (Inst_RF/Mmux__varindex0001_81)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_6_f5_0 (Inst_RF/Mmux__varindex0001_6_f51)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6 (Inst_RF/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.152ns (12.148ns logic, 3.004ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_21_cmp_eq00001'
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Offset:              15.152ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_21_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_21_cmp_eq00001 falling

  Data Path: Inst_RF/reg_21_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_21_0 (Inst_RF/reg_21_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_72 (Inst_RF/Mmux__varindex0001_72)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_6_f5_0 (Inst_RF/Mmux__varindex0001_6_f51)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_5_f6 (Inst_RF/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.152ns (12.148ns logic, 3.004ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_6_cmp_eq00001'
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Offset:              15.152ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_6_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_6_cmp_eq00001 falling

  Data Path: Inst_RF/reg_6_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_6_0 (Inst_RF/reg_6_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_8 (Inst_RF/Mmux__varindex0001_8)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_6_f5 (Inst_RF/Mmux__varindex0001_6_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f6 (Inst_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.152ns (12.148ns logic, 3.004ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_22_cmp_eq00001'
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Offset:              15.152ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_22_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_22_cmp_eq00001 falling

  Data Path: Inst_RF/reg_22_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_22_0 (Inst_RF/reg_22_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_71 (Inst_RF/Mmux__varindex0001_71)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_6_f5 (Inst_RF/Mmux__varindex0001_6_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f6 (Inst_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.152ns (12.148ns logic, 3.004ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_7_cmp_eq00001'
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Offset:              15.152ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_7_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_7_cmp_eq00001 falling

  Data Path: Inst_RF/reg_7_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_7_0 (Inst_RF/reg_7_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_7 (Inst_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_5_f5 (Inst_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f6 (Inst_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.152ns (12.148ns logic, 3.004ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/reg_23_cmp_eq00001'
  Total number of paths / destination ports: 7167 / 32
-------------------------------------------------------------------------
Offset:              15.152ns (Levels of Logic = 43)
  Source:            Inst_RF/reg_23_0 (LATCH)
  Destination:       sal_procesador<31> (PAD)
  Source Clock:      Inst_RF/reg_23_cmp_eq00001 falling

  Data Path: Inst_RF/reg_23_0 to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/reg_23_0 (Inst_RF/reg_23_0)
     LUT3:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_6 (Inst_RF/Mmux__varindex0001_6)
     MUXF5:I1->O           1   0.278   0.000  Inst_RF/Mmux__varindex0001_5_f5 (Inst_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_4_f6 (Inst_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.000  Inst_RF/Mmux__varindex0001_3_f7 (Inst_RF/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_RF/Mmux__varindex0001_2_f8 (Inst_RF/_varindex0001<0>)
     LUT4_D:I3->O          4   0.612   0.568  Inst_MUX/sal_mux<0>1 (MuxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0001_lut<0> (Inst_ALU/Msub_salida_alu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<0> (Inst_ALU/Msub_salida_alu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<1> (Inst_ALU/Msub_salida_alu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<2> (Inst_ALU/Msub_salida_alu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<3> (Inst_ALU/Msub_salida_alu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<4> (Inst_ALU/Msub_salida_alu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<5> (Inst_ALU/Msub_salida_alu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<6> (Inst_ALU/Msub_salida_alu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<7> (Inst_ALU/Msub_salida_alu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<8> (Inst_ALU/Msub_salida_alu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<9> (Inst_ALU/Msub_salida_alu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<10> (Inst_ALU/Msub_salida_alu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<11> (Inst_ALU/Msub_salida_alu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<12> (Inst_ALU/Msub_salida_alu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<13> (Inst_ALU/Msub_salida_alu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<14> (Inst_ALU/Msub_salida_alu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<15> (Inst_ALU/Msub_salida_alu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<16> (Inst_ALU/Msub_salida_alu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<17> (Inst_ALU/Msub_salida_alu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<18> (Inst_ALU/Msub_salida_alu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<19> (Inst_ALU/Msub_salida_alu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<20> (Inst_ALU/Msub_salida_alu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<21> (Inst_ALU/Msub_salida_alu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<22> (Inst_ALU/Msub_salida_alu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<23> (Inst_ALU/Msub_salida_alu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<24> (Inst_ALU/Msub_salida_alu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<25> (Inst_ALU/Msub_salida_alu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<26> (Inst_ALU/Msub_salida_alu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<27> (Inst_ALU/Msub_salida_alu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<28> (Inst_ALU/Msub_salida_alu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salida_alu_addsub0001_cy<29> (Inst_ALU/Msub_salida_alu_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_salida_alu_addsub0001_xor<30> (Inst_ALU/salida_alu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salida_alu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salida_alu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salida_alu_addsub0002_cy<30> (Inst_ALU/Msub_salida_alu_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_salida_alu_addsub0002_xor<31> (Inst_ALU/salida_alu_addsub0002<31>)
     LUT3:I2->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     15.152ns (12.148ns logic, 3.004ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 369752 / 32
-------------------------------------------------------------------------
Delay:               18.512ns (Levels of Logic = 13)
  Source:            rst (PAD)
  Destination:       sal_procesador<31> (PAD)

  Data Path: rst to sal_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           615   1.106   1.201  rst_IBUF (rst_IBUF)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23>_SW1 (N103)
     LUT4:I3->O            4   0.612   0.502  Inst_IM/outInstruction<23> (IMToUFR<23>)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/salida_uc<4>1 (Inst_UC/salida_uc<4>)
     MUXF5:I1->O          15   0.278   0.894  Inst_UC/salida_uc<4>_f5 (sal_ALU<4>)
     LUT4:I2->O            1   0.612   0.360  Inst_ALU/salida_alu_or0006_SW1 (N117)
     LUT4:I3->O           33   0.612   1.142  Inst_ALU/salida_alu_or0006 (Inst_ALU/salida_alu_or0006)
     LUT2:I1->O           32   0.612   1.076  Inst_ALU/salida_alu<0>112 (Inst_ALU/N40)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/salida_alu<31>55 (Inst_ALU/salida_alu<31>55)
     LUT4:I1->O            1   0.612   0.387  Inst_ALU/salida_alu<31>68 (Inst_ALU/salida_alu<31>68)
     LUT4:I2->O            1   0.612   0.426  Inst_ALU/salida_alu<31>95 (Inst_ALU/salida_alu<31>95)
     LUT3:I1->O           19   0.612   0.922  Inst_ALU/salida_alu<31>107 (sal_procesador_31_OBUF)
     OBUF:I->O                 3.169          sal_procesador_31_OBUF (sal_procesador<31>)
    ----------------------------------------
    Total                     18.512ns (10.673ns logic, 7.839ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================


Total REAL time to Xst completion: 49.00 secs
Total CPU time to Xst completion: 49.28 secs
 
--> 

Total memory usage is 232664 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  641 (   0 filtered)
Number of infos    :   17 (   0 filtered)

