

================================================================
== Vivado HLS Report for 'bitset_next'
================================================================
* Date:           Mon Jul 14 21:51:13 2014

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        oil_plainc_hls
* Solution:       solution_virtex5
* Product family: virtex5 virtex5_fpv5 
* Target device:  xc5vlx50tff1136-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      4.69|        3.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     48|  28800|  28800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 4.69ns
ST_1: r_bucket_read [1/1] 0.00ns
._crit_edge:0  %r_bucket_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %r_bucket)

ST_1: r_bucket_index_read [1/1] 0.00ns
._crit_edge:1  %r_bucket_index_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %r_bucket_index)

ST_1: r_bit_read [1/1] 0.00ns
._crit_edge:2  %r_bit_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %r_bit)

ST_1: p_read_1 [1/1] 0.00ns
._crit_edge:3  %p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)

ST_1: tmp [1/1] 0.00ns
._crit_edge:4  %tmp = trunc i8 %r_bucket_index_read to i2

ST_1: tmp_1 [1/1] 2.05ns
._crit_edge:5  %tmp_1 = add i32 %r_bucket_read, -1

ST_1: bus_assign [1/1] 0.77ns
._crit_edge:6  %bus_assign = and i32 %tmp_1, %r_bucket_read

ST_1: tmp_3 [1/1] 1.60ns
._crit_edge:7  %tmp_3 = icmp eq i32 %bus_assign, 0

ST_1: stg_11 [1/1] 0.00ns
._crit_edge:8  br i1 %tmp_3, label %.preheader, label %0

ST_1: tmp_25_1 [1/1] 0.82ns
.preheader:0  %tmp_25_1 = icmp eq i2 %tmp, 0

ST_1: stg_13 [1/1] 1.33ns
.preheader:1  br i1 %tmp_25_1, label %2, label %.loopexit

ST_1: tmp_27_1 [1/1] 1.60ns
:0  %tmp_27_1 = icmp eq i32 %p_read_1, 0

ST_1: stg_15 [1/1] 1.33ns
:1  br i1 %tmp_27_1, label %.loopexit, label %1

ST_1: tmp_i1 [1/1] 3.36ns
:0  %tmp_i1 = call fastcc zeroext i5 @_bsf32_hw(i32 %p_read_1) nounwind

ST_1: agg_result_bit_write_assign_trunc3_ext [1/1] 0.00ns
:1  %agg_result_bit_write_assign_trunc3_ext = zext i5 %tmp_i1 to i8

ST_1: stg_18 [1/1] 1.33ns
:2  br label %.loopexit


 <State 2>: 4.69ns
ST_2: tmp_i [1/1] 3.36ns
:0  %tmp_i = call fastcc zeroext i5 @_bsf32_hw(i32 %bus_assign) nounwind

ST_2: agg_result_bit_write_assign_trunc_ext [1/1] 0.00ns
:1  %agg_result_bit_write_assign_trunc_ext = zext i5 %tmp_i to i8

ST_2: stg_21 [1/1] 1.33ns
:2  br label %.loopexit

ST_2: agg_result_bucket_write_assign [1/1] 0.00ns
.loopexit:0  %agg_result_bucket_write_assign = phi i32 [ %p_read_1, %1 ], [ %bus_assign, %0 ], [ 0, %.preheader ], [ %p_read_1, %2 ]

ST_2: agg_result_end_write_assign [1/1] 0.00ns
.loopexit:1  %agg_result_end_write_assign = phi i1 [ false, %1 ], [ false, %0 ], [ true, %.preheader ], [ true, %2 ]

ST_2: agg_result_bucket_index_write_assign [1/1] 0.00ns
.loopexit:2  %agg_result_bucket_index_write_assign = phi i2 [ 1, %1 ], [ %tmp, %0 ], [ -2, %.preheader ], [ -2, %2 ]

ST_2: agg_result_bit_write_assign [1/1] 0.00ns
.loopexit:3  %agg_result_bit_write_assign = phi i8 [ %agg_result_bit_write_assign_trunc3_ext, %1 ], [ %agg_result_bit_write_assign_trunc_ext, %0 ], [ %r_bit_read, %.preheader ], [ %r_bit_read, %2 ]

ST_2: agg_result_bucket_index_write_assign_cast [1/1] 0.00ns
.loopexit:4  %agg_result_bucket_index_write_assign_cast = zext i2 %agg_result_bucket_index_write_assign to i8

ST_2: mrv [1/1] 0.00ns
.loopexit:5  %mrv = insertvalue { i8, i8, i32, i1 } undef, i8 %agg_result_bit_write_assign, 0

ST_2: mrv_1 [1/1] 0.00ns
.loopexit:6  %mrv_1 = insertvalue { i8, i8, i32, i1 } %mrv, i8 %agg_result_bucket_index_write_assign_cast, 1

ST_2: mrv_2 [1/1] 0.00ns
.loopexit:7  %mrv_2 = insertvalue { i8, i8, i32, i1 } %mrv_1, i32 %agg_result_bucket_write_assign, 2

ST_2: mrv_3 [1/1] 0.00ns
.loopexit:8  %mrv_3 = insertvalue { i8, i8, i32, i1 } %mrv_2, i1 %agg_result_end_write_assign, 3

ST_2: stg_31 [1/1] 0.00ns
.loopexit:9  ret { i8, i8, i32, i1 } %mrv_3



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
