<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p341" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_341{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_341{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_341{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_341{left:190px;bottom:979px;letter-spacing:-0.14px;}
#t5_341{left:540px;bottom:979px;letter-spacing:-0.15px;}
#t6_341{left:540px;bottom:958px;letter-spacing:-0.11px;}
#t7_341{left:190px;bottom:933px;letter-spacing:-0.14px;}
#t8_341{left:540px;bottom:933px;letter-spacing:-0.15px;}
#t9_341{left:540px;bottom:912px;letter-spacing:-0.11px;}
#ta_341{left:82px;bottom:888px;letter-spacing:-0.17px;}
#tb_341{left:139px;bottom:888px;letter-spacing:-0.17px;}
#tc_341{left:190px;bottom:888px;letter-spacing:-0.14px;}
#td_341{left:540px;bottom:888px;letter-spacing:-0.11px;}
#te_341{left:83px;bottom:863px;letter-spacing:-0.16px;}
#tf_341{left:139px;bottom:863px;letter-spacing:-0.16px;}
#tg_341{left:190px;bottom:863px;letter-spacing:-0.14px;}
#th_341{left:540px;bottom:863px;letter-spacing:-0.12px;}
#ti_341{left:540px;bottom:842px;letter-spacing:-0.11px;}
#tj_341{left:83px;bottom:817px;letter-spacing:-0.16px;}
#tk_341{left:139px;bottom:817px;letter-spacing:-0.16px;}
#tl_341{left:190px;bottom:817px;letter-spacing:-0.14px;}
#tm_341{left:540px;bottom:817px;letter-spacing:-0.12px;}
#tn_341{left:540px;bottom:796px;letter-spacing:-0.11px;}
#to_341{left:82px;bottom:771px;letter-spacing:-0.17px;}
#tp_341{left:139px;bottom:771px;letter-spacing:-0.17px;}
#tq_341{left:190px;bottom:771px;letter-spacing:-0.15px;}
#tr_341{left:447px;bottom:771px;letter-spacing:-0.13px;}
#ts_341{left:540px;bottom:771px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tt_341{left:540px;bottom:750px;letter-spacing:-0.11px;}
#tu_341{left:540px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tv_341{left:540px;bottom:712px;letter-spacing:-0.11px;}
#tw_341{left:540px;bottom:695px;letter-spacing:-0.12px;}
#tx_341{left:540px;bottom:678px;letter-spacing:-0.11px;}
#ty_341{left:190px;bottom:654px;letter-spacing:-0.11px;}
#tz_341{left:540px;bottom:654px;letter-spacing:-0.15px;}
#t10_341{left:540px;bottom:632px;letter-spacing:-0.11px;}
#t11_341{left:190px;bottom:608px;letter-spacing:-0.13px;}
#t12_341{left:540px;bottom:608px;letter-spacing:-0.16px;}
#t13_341{left:540px;bottom:587px;letter-spacing:-0.11px;}
#t14_341{left:190px;bottom:562px;letter-spacing:-0.14px;}
#t15_341{left:540px;bottom:562px;letter-spacing:-0.15px;}
#t16_341{left:540px;bottom:541px;letter-spacing:-0.11px;}
#t17_341{left:190px;bottom:516px;letter-spacing:-0.14px;}
#t18_341{left:540px;bottom:516px;letter-spacing:-0.15px;}
#t19_341{left:540px;bottom:495px;letter-spacing:-0.11px;}
#t1a_341{left:190px;bottom:470px;letter-spacing:-0.14px;}
#t1b_341{left:540px;bottom:470px;letter-spacing:-0.15px;}
#t1c_341{left:540px;bottom:449px;letter-spacing:-0.11px;}
#t1d_341{left:190px;bottom:425px;letter-spacing:-0.14px;}
#t1e_341{left:540px;bottom:425px;letter-spacing:-0.15px;}
#t1f_341{left:540px;bottom:403px;letter-spacing:-0.11px;}
#t1g_341{left:190px;bottom:379px;letter-spacing:-0.14px;}
#t1h_341{left:540px;bottom:379px;letter-spacing:-0.15px;}
#t1i_341{left:540px;bottom:357px;letter-spacing:-0.11px;}
#t1j_341{left:190px;bottom:333px;letter-spacing:-0.14px;}
#t1k_341{left:540px;bottom:333px;letter-spacing:-0.15px;}
#t1l_341{left:540px;bottom:312px;letter-spacing:-0.11px;}
#t1m_341{left:82px;bottom:287px;letter-spacing:-0.17px;}
#t1n_341{left:139px;bottom:287px;letter-spacing:-0.17px;}
#t1o_341{left:190px;bottom:287px;letter-spacing:-0.15px;}
#t1p_341{left:447px;bottom:287px;letter-spacing:-0.14px;}
#t1q_341{left:540px;bottom:287px;letter-spacing:-0.12px;}
#t1r_341{left:540px;bottom:266px;letter-spacing:-0.11px;}
#t1s_341{left:540px;bottom:249px;letter-spacing:-0.12px;}
#t1t_341{left:540px;bottom:232px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_341{left:190px;bottom:208px;letter-spacing:-0.14px;}
#t1v_341{left:540px;bottom:208px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t1w_341{left:540px;bottom:191px;letter-spacing:-0.11px;}
#t1x_341{left:83px;bottom:166px;letter-spacing:-0.16px;}
#t1y_341{left:139px;bottom:166px;letter-spacing:-0.17px;}
#t1z_341{left:190px;bottom:166px;letter-spacing:-0.14px;}
#t20_341{left:540px;bottom:166px;letter-spacing:-0.11px;}
#t21_341{left:540px;bottom:150px;letter-spacing:-0.12px;}
#t22_341{left:540px;bottom:128px;letter-spacing:-0.11px;}
#t23_341{left:89px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t24_341{left:174px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t25_341{left:318px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t26_341{left:552px;bottom:1068px;letter-spacing:0.12px;}
#t27_341{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t28_341{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t29_341{left:232px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2a_341{left:469px;bottom:1028px;letter-spacing:-0.15px;}
#t2b_341{left:648px;bottom:1028px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t2c_341{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t2d_341{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_341{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_341{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_341{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_341{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_341{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts341" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg341Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg341" style="-webkit-user-select: none;"><object width="935" height="1210" data="341/341.svg" type="image/svg+xml" id="pdf341" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_341" class="t s1_341">Vol. 4 </span><span id="t2_341" class="t s1_341">2-325 </span>
<span id="t3_341" class="t s2_341">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_341" class="t s3_341">55:48 </span><span id="t5_341" class="t s3_341">MAX_TURBO_GROUP_6: </span>
<span id="t6_341" class="t s3_341">Maximum turbo ratio limit with 7 cores active. </span>
<span id="t7_341" class="t s3_341">63:56 </span><span id="t8_341" class="t s3_341">MAX_TURBO_GROUP_7: </span>
<span id="t9_341" class="t s3_341">Maximum turbo ratio limit with 8 cores active. </span>
<span id="ta_341" class="t s3_341">493H </span><span id="tb_341" class="t s3_341">1171 </span><span id="tc_341" class="t s3_341">IA32_VMX_EXIT_CTLS2 </span><span id="td_341" class="t s3_341">See Table 2-2. </span>
<span id="te_341" class="t s3_341">4C7H </span><span id="tf_341" class="t s3_341">1223 </span><span id="tg_341" class="t s3_341">IA32_A_PMC6 </span><span id="th_341" class="t s3_341">Full Width Writable IA32_PMC6 Alias (R/W) </span>
<span id="ti_341" class="t s3_341">See Table 2-2. </span>
<span id="tj_341" class="t s3_341">4C8H </span><span id="tk_341" class="t s3_341">1224 </span><span id="tl_341" class="t s3_341">IA32_A_PMC7 </span><span id="tm_341" class="t s3_341">Full Width Writable IA32_PMC7 Alias (R/W) </span>
<span id="tn_341" class="t s3_341">See Table 2-2. </span>
<span id="to_341" class="t s3_341">650H </span><span id="tp_341" class="t s3_341">1616 </span><span id="tq_341" class="t s3_341">MSR_SECONDARY_TURBO_RATIO_LIMIT </span><span id="tr_341" class="t s3_341">Package </span><span id="ts_341" class="t s3_341">Secondary Maximum Turbo Ratio Limit (R/W) </span>
<span id="tt_341" class="t s3_341">Software can configure these limits when </span>
<span id="tu_341" class="t s3_341">MSR_PLATFORM_INFO[28] = 1. </span>
<span id="tv_341" class="t s3_341">Specifies Maximum Ratio Limit for each group. </span>
<span id="tw_341" class="t s3_341">Maximum ratio for groups with more cores must </span>
<span id="tx_341" class="t s3_341">decrease monotonically. </span>
<span id="ty_341" class="t s3_341">7:0 </span><span id="tz_341" class="t s3_341">MAX_TURBO_GROUP_0: </span>
<span id="t10_341" class="t s3_341">Maximum turbo ratio limit with 1 core active. </span>
<span id="t11_341" class="t s3_341">15:8 </span><span id="t12_341" class="t s3_341">MAX_TURBO_GROUP_1: </span>
<span id="t13_341" class="t s3_341">Maximum turbo ratio limit with 2 cores active. </span>
<span id="t14_341" class="t s3_341">23:16 </span><span id="t15_341" class="t s3_341">MAX_TURBO_GROUP_2: </span>
<span id="t16_341" class="t s3_341">Maximum turbo ratio limit with 3 cores active. </span>
<span id="t17_341" class="t s3_341">31:24 </span><span id="t18_341" class="t s3_341">MAX_TURBO_GROUP_3: </span>
<span id="t19_341" class="t s3_341">Maximum turbo ratio limit with 4 cores active. </span>
<span id="t1a_341" class="t s3_341">39:32 </span><span id="t1b_341" class="t s3_341">MAX_TURBO_GROUP_4: </span>
<span id="t1c_341" class="t s3_341">Maximum turbo ratio limit with 5 cores active. </span>
<span id="t1d_341" class="t s3_341">47:40 </span><span id="t1e_341" class="t s3_341">MAX_TURBO_GROUP_5: </span>
<span id="t1f_341" class="t s3_341">Maximum turbo ratio limit with 6 cores active. </span>
<span id="t1g_341" class="t s3_341">55:48 </span><span id="t1h_341" class="t s3_341">MAX_TURBO_GROUP_6: </span>
<span id="t1i_341" class="t s3_341">Maximum turbo ratio limit with 7 cores active. </span>
<span id="t1j_341" class="t s3_341">63:56 </span><span id="t1k_341" class="t s3_341">MAX_TURBO_GROUP_7: </span>
<span id="t1l_341" class="t s3_341">Maximum turbo ratio limit with 8 cores active. </span>
<span id="t1m_341" class="t s3_341">664H </span><span id="t1n_341" class="t s3_341">1636 </span><span id="t1o_341" class="t s3_341">MSR_MC6_RESIDENCY_COUNTER </span><span id="t1p_341" class="t s3_341">Module </span><span id="t1q_341" class="t s3_341">Module C6 Residency Counter (R/0) </span>
<span id="t1r_341" class="t s3_341">Note: C-state values are processor specific C-state </span>
<span id="t1s_341" class="t s3_341">code names, unrelated to MWAIT extension C-state </span>
<span id="t1t_341" class="t s3_341">parameters or ACPI C-States. </span>
<span id="t1u_341" class="t s3_341">63:0 </span><span id="t1v_341" class="t s3_341">Time that this module is in module-specific C6 states </span>
<span id="t1w_341" class="t s3_341">since last reset. Counts at 1 Mhz frequency. </span>
<span id="t1x_341" class="t s3_341">6E1H </span><span id="t1y_341" class="t s3_341">1761 </span><span id="t1z_341" class="t s3_341">IA32_PKRS </span><span id="t20_341" class="t s3_341">Specifies the PK permissions associated with each </span>
<span id="t21_341" class="t s3_341">protection domain for supervisor pages (R/W) </span>
<span id="t22_341" class="t s3_341">See Table 2-2. </span>
<span id="t23_341" class="t s4_341">Table 2-46. </span><span id="t24_341" class="t s4_341">Additional MSRs Supported by the 12th and 13th Generation Intel® Core™ Processors Supporting </span>
<span id="t25_341" class="t s4_341">Performance Hybrid Architecture </span><span id="t26_341" class="t s4_341">(Contd.) </span>
<span id="t27_341" class="t s5_341">Register </span>
<span id="t28_341" class="t s5_341">Address </span><span id="t29_341" class="t s5_341">Register Name / Bit Fields </span><span id="t2a_341" class="t s5_341">Scope </span><span id="t2b_341" class="t s5_341">Bit Description </span>
<span id="t2c_341" class="t s5_341">Hex </span><span id="t2d_341" class="t s5_341">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
