{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 15:51:48 2014 " "Info: Processing started: Tue Feb 25 15:51:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g31_lab3-1 -c g31_lab3-1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g31_lab3-1 -c g31_lab3-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_epulse.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_epulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_epulse-a " "Info: Found design unit 1: g31_epulse-a" {  } { { "g31_epulse.vhd" "" { Text "C:/altera/Lab3.1/g31_epulse.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_epulse " "Info: Found entity 1: g31_epulse" {  } { { "g31_epulse.vhd" "" { Text "C:/altera/Lab3.1/g31_epulse.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_epulse_circuit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g31_epulse_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g31_epulse_circuit " "Info: Found entity 1: g31_epulse_circuit" {  } { { "g31_epulse_circuit.bdf" "" { Schematic "C:/altera/Lab3.1/g31_epulse_circuit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_mpulse.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_mpulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_mpulse-a " "Info: Found design unit 1: g31_mpulse-a" {  } { { "g31_mpulse.vhd" "" { Text "C:/altera/Lab3.1/g31_mpulse.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_mpulse " "Info: Found entity 1: g31_mpulse" {  } { { "g31_mpulse.vhd" "" { Text "C:/altera/Lab3.1/g31_mpulse.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_mpulse_circuit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g31_mpulse_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g31_mpulse_circuit " "Info: Found entity 1: g31_mpulse_circuit" {  } { { "g31_mpulse_circuit.bdf" "" { Schematic "C:/altera/Lab3.1/g31_mpulse_circuit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_test_bed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_test_bed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_test_bed-a " "Info: Found design unit 1: g31_test_bed-a" {  } { { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_test_bed " "Info: Found entity 1: g31_test_bed" {  } { { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_seven_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_seven_segment_decoder-a " "Info: Found design unit 1: g31_seven_segment_decoder-a" {  } { { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/Lab3.1/g31_seven_segment_decoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_seven_segment_decoder " "Info: Found entity 1: g31_seven_segment_decoder" {  } { { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/Lab3.1/g31_seven_segment_decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_test_bed_circuit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g31_test_bed_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g31_test_bed_circuit " "Info: Found entity 1: g31_test_bed_circuit" {  } { { "g31_test_bed_circuit.bdf" "" { Schematic "C:/altera/Lab3.1/g31_test_bed_circuit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_basic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_basic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_basic_timer-a " "Info: Found design unit 1: g31_basic_timer-a" {  } { { "g31_basic_timer.vhd" "" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_basic_timer " "Info: Found entity 1: g31_basic_timer" {  } { { "g31_basic_timer.vhd" "" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_time_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_time_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_time_counter-a " "Info: Found design unit 1: g31_time_counter-a" {  } { { "g31_time_counter.vhd" "" { Text "C:/altera/Lab3.1/g31_time_counter.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_time_counter " "Info: Found entity 1: g31_time_counter" {  } { { "g31_time_counter.vhd" "" { Text "C:/altera/Lab3.1/g31_time_counter.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g31_test_bed " "Info: Elaborating entity \"g31_test_bed\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_basic_timer g31_basic_timer:timer " "Info: Elaborating entity \"g31_basic_timer\" for hierarchy \"g31_basic_timer:timer\"" {  } { { "g31_test_bed.vhd" "timer" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT g31_basic_timer:timer\|LPM_CONSTANT:const " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"g31_basic_timer:timer\|LPM_CONSTANT:const\"" {  } { { "g31_basic_timer.vhd" "const" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g31_basic_timer:timer\|LPM_CONSTANT:const " "Info: Elaborated megafunction instantiation \"g31_basic_timer:timer\|LPM_CONSTANT:const\"" {  } { { "g31_basic_timer.vhd" "" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 27 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g31_basic_timer:timer\|LPM_CONSTANT:const " "Info: Instantiated megafunction \"g31_basic_timer:timer\|LPM_CONSTANT:const\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Info: Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 49999999 " "Info: Parameter \"LPM_CVALUE\" = \"49999999\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_STRENGTH UNUSED " "Info: Parameter \"LPM_STRENGTH\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g31_basic_timer.vhd" "" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 27 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g31_basic_timer:timer\|LPM_COUNTER:counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g31_basic_timer:timer\|LPM_COUNTER:counter\"" {  } { { "g31_basic_timer.vhd" "counter" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g31_basic_timer:timer\|LPM_COUNTER:counter " "Info: Elaborated megafunction instantiation \"g31_basic_timer:timer\|LPM_COUNTER:counter\"" {  } { { "g31_basic_timer.vhd" "" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 36 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g31_basic_timer:timer\|LPM_COUNTER:counter " "Info: Instantiated megafunction \"g31_basic_timer:timer\|LPM_COUNTER:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Info: Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g31_basic_timer.vhd" "" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 36 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cfl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_cfl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cfl " "Info: Found entity 1: cntr_cfl" {  } { { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cfl g31_basic_timer:timer\|LPM_COUNTER:counter\|cntr_cfl:auto_generated " "Info: Elaborating entity \"cntr_cfl\" for hierarchy \"g31_basic_timer:timer\|LPM_COUNTER:counter\|cntr_cfl:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT g31_basic_timer:timer\|LPM_CONSTANT:const2 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"g31_basic_timer:timer\|LPM_CONSTANT:const2\"" {  } { { "g31_basic_timer.vhd" "const2" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g31_basic_timer:timer\|LPM_CONSTANT:const2 " "Info: Elaborated megafunction instantiation \"g31_basic_timer:timer\|LPM_CONSTANT:const2\"" {  } { { "g31_basic_timer.vhd" "" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 56 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g31_basic_timer:timer\|LPM_CONSTANT:const2 " "Info: Instantiated megafunction \"g31_basic_timer:timer\|LPM_CONSTANT:const2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Info: Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 51374562 " "Info: Parameter \"LPM_CVALUE\" = \"51374562\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_STRENGTH UNUSED " "Info: Parameter \"LPM_STRENGTH\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g31_basic_timer.vhd" "" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 56 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_time_counter g31_time_counter:counter1 " "Info: Elaborating entity \"g31_time_counter\" for hierarchy \"g31_time_counter:counter1\"" {  } { { "g31_test_bed.vhd" "counter1" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ripOut2 g31_time_counter.vhd(31) " "Warning (10036): Verilog HDL or VHDL warning at g31_time_counter.vhd(31): object \"ripOut2\" assigned a value but never read" {  } { { "g31_time_counter.vhd" "" { Text "C:/altera/Lab3.1/g31_time_counter.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g31_time_counter:counter1\|LPM_COUNTER:seecCounter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g31_time_counter:counter1\|LPM_COUNTER:seecCounter\"" {  } { { "g31_time_counter.vhd" "seecCounter" { Text "C:/altera/Lab3.1/g31_time_counter.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Either aload or sload is used without the data\[\] port connected or the data\[\] port is connected to ground " "Warning: Assertion warning: Either aload or sload is used without the data\[\] port connected or the data\[\] port is connected to ground" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 471 2 0 } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 66 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g31_time_counter:counter1\|LPM_COUNTER:seecCounter " "Info: Elaborated megafunction instantiation \"g31_time_counter:counter1\|LPM_COUNTER:seecCounter\"" {  } { { "g31_time_counter.vhd" "" { Text "C:/altera/Lab3.1/g31_time_counter.vhd" 35 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g31_time_counter:counter1\|LPM_COUNTER:seecCounter " "Info: Instantiated megafunction \"g31_time_counter:counter1\|LPM_COUNTER:seecCounter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g31_time_counter.vhd" "" { Text "C:/altera/Lab3.1/g31_time_counter.vhd" 35 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "The data port is not connected or grounded when SLOAD is used " "Warning: Assertion warning: The data port is not connected or grounded when SLOAD is used" {  } { { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 88 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bpk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_bpk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bpk " "Info: Found entity 1: cntr_bpk" {  } { { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bpk g31_time_counter:counter1\|LPM_COUNTER:seecCounter\|cntr_bpk:auto_generated " "Info: Elaborating entity \"cntr_bpk\" for hierarchy \"g31_time_counter:counter1\|LPM_COUNTER:seecCounter\|cntr_bpk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_seven_segment_decoder g31_time_counter:counter1\|g31_seven_segment_decoder:sevenSeg1 " "Info: Elaborating entity \"g31_seven_segment_decoder\" for hierarchy \"g31_time_counter:counter1\|g31_seven_segment_decoder:sevenSeg1\"" {  } { { "g31_time_counter.vhd" "sevenSeg1" { Text "C:/altera/Lab3.1/g31_time_counter.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Info: Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Info: Implemented 145 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Info: Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 15:51:49 2014 " "Info: Processing ended: Tue Feb 25 15:51:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 15:51:52 2014 " "Info: Processing started: Tue Feb 25 15:51:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g31_lab3-1 -c g31_lab3-1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off g31_lab3-1 -c g31_lab3-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "g31_lab3-1 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"g31_lab3-1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Lab3.1/" 0 { } { { 0 { 0 ""} 0 466 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Lab3.1/" 0 { } { { 0 { 0 ""} 0 467 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Lab3.1/" 0 { } { { 0 { 0 ""} 0 468 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Lab3.1/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.081 ns register register " "Info: Estimated most critical path is register to register delay of 6.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[11\] 1 REG LAB_X15_Y14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y14; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.322 ns) 1.333 ns g31_basic_timer:timer\|Equal0~3 2 COMB LAB_X15_Y12 1 " "Info: 2: + IC(1.011 ns) + CELL(0.322 ns) = 1.333 ns; Loc. = LAB_X15_Y12; Fanout = 1; COMB Node = 'g31_basic_timer:timer\|Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.333 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[11] g31_basic_timer:timer|Equal0~3 } "NODE_NAME" } } { "g31_basic_timer.vhd" "" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.178 ns) 2.594 ns g31_basic_timer:timer\|Equal0~4 3 COMB LAB_X15_Y13 3 " "Info: 3: + IC(1.083 ns) + CELL(0.178 ns) = 2.594 ns; Loc. = LAB_X15_Y13; Fanout = 3; COMB Node = 'g31_basic_timer:timer\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.261 ns" { g31_basic_timer:timer|Equal0~3 g31_basic_timer:timer|Equal0~4 } "NODE_NAME" } } { "g31_basic_timer.vhd" "" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.521 ns) 4.163 ns g31_basic_timer:timer\|comb~0 4 COMB LAB_X12_Y14 26 " "Info: 4: + IC(1.048 ns) + CELL(0.521 ns) = 4.163 ns; Loc. = LAB_X12_Y14; Fanout = 26; COMB Node = 'g31_basic_timer:timer\|comb~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.569 ns" { g31_basic_timer:timer|Equal0~4 g31_basic_timer:timer|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.740 ns) 6.081 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[25\] 5 REG LAB_X15_Y13 2 " "Info: 5: + IC(1.178 ns) + CELL(0.740 ns) = 6.081 ns; Loc. = LAB_X15_Y13; Fanout = 2; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.918 ns" { g31_basic_timer:timer|comb~0 g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[25] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 28.96 % ) " "Info: Total cell delay = 1.761 ns ( 28.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.320 ns ( 71.04 % ) " "Info: Total interconnect delay = 4.320 ns ( 71.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.081 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[11] g31_basic_timer:timer|Equal0~3 g31_basic_timer:timer|Equal0~4 g31_basic_timer:timer|comb~0 g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[25] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y14 X11_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eOneSeg\[0\] 0 " "Info: Pin \"eOneSeg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eOneSeg\[1\] 0 " "Info: Pin \"eOneSeg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eOneSeg\[2\] 0 " "Info: Pin \"eOneSeg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eOneSeg\[3\] 0 " "Info: Pin \"eOneSeg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eOneSeg\[4\] 0 " "Info: Pin \"eOneSeg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eOneSeg\[5\] 0 " "Info: Pin \"eOneSeg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eOneSeg\[6\] 0 " "Info: Pin \"eOneSeg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eTenSeg\[0\] 0 " "Info: Pin \"eTenSeg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eTenSeg\[1\] 0 " "Info: Pin \"eTenSeg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eTenSeg\[2\] 0 " "Info: Pin \"eTenSeg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eTenSeg\[3\] 0 " "Info: Pin \"eTenSeg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eTenSeg\[4\] 0 " "Info: Pin \"eTenSeg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eTenSeg\[5\] 0 " "Info: Pin \"eTenSeg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eTenSeg\[6\] 0 " "Info: Pin \"eTenSeg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mOneSeg\[0\] 0 " "Info: Pin \"mOneSeg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mOneSeg\[1\] 0 " "Info: Pin \"mOneSeg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mOneSeg\[2\] 0 " "Info: Pin \"mOneSeg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mOneSeg\[3\] 0 " "Info: Pin \"mOneSeg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mOneSeg\[4\] 0 " "Info: Pin \"mOneSeg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mOneSeg\[5\] 0 " "Info: Pin \"mOneSeg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mOneSeg\[6\] 0 " "Info: Pin \"mOneSeg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mTenSeg\[0\] 0 " "Info: Pin \"mTenSeg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mTenSeg\[1\] 0 " "Info: Pin \"mTenSeg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mTenSeg\[2\] 0 " "Info: Pin \"mTenSeg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mTenSeg\[3\] 0 " "Info: Pin \"mTenSeg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mTenSeg\[4\] 0 " "Info: Pin \"mTenSeg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mTenSeg\[5\] 0 " "Info: Pin \"mTenSeg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mTenSeg\[6\] 0 " "Info: Pin \"mTenSeg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/Lab3.1/g31_lab3-1.fit.smsg " "Info: Generated suppressed messages file C:/altera/Lab3.1/g31_lab3-1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Info: Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 15:51:55 2014 " "Info: Processing ended: Tue Feb 25 15:51:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 15:51:59 2014 " "Info: Processing started: Tue Feb 25 15:51:59 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g31_lab3-1 -c g31_lab3-1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off g31_lab3-1 -c g31_lab3-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 15:52:00 2014 " "Info: Processing ended: Tue Feb 25 15:52:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 15:52:03 2014 " "Info: Processing started: Tue Feb 25 15:52:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g31_lab3-1 -c g31_lab3-1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g31_lab3-1 -c g31_lab3-1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\] register g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[16\] 166.69 MHz 5.999 ns Internal " "Info: Clock \"clock\" has Internal fmax of 166.69 MHz between source register \"g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\]\" and destination register \"g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[16\]\" (period= 5.999 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.760 ns + Longest register register " "Info: + Longest register to register delay is 5.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\] 1 REG LCFF_X15_Y13_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y13_N17; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.455 ns) 1.479 ns g31_basic_timer:timer\|Equal0~1 2 COMB LCCOMB_X15_Y15_N8 1 " "Info: 2: + IC(1.024 ns) + CELL(0.455 ns) = 1.479 ns; Loc. = LCCOMB_X15_Y15_N8; Fanout = 1; COMB Node = 'g31_basic_timer:timer\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.479 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] g31_basic_timer:timer|Equal0~1 } "NODE_NAME" } } { "g31_basic_timer.vhd" "" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.178 ns) 2.533 ns g31_basic_timer:timer\|Equal0~4 3 COMB LCCOMB_X15_Y13_N28 3 " "Info: 3: + IC(0.876 ns) + CELL(0.178 ns) = 2.533 ns; Loc. = LCCOMB_X15_Y13_N28; Fanout = 3; COMB Node = 'g31_basic_timer:timer\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.054 ns" { g31_basic_timer:timer|Equal0~1 g31_basic_timer:timer|Equal0~4 } "NODE_NAME" } } { "g31_basic_timer.vhd" "" { Text "C:/altera/Lab3.1/g31_basic_timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.178 ns) 3.885 ns g31_basic_timer:timer\|comb~0 4 COMB LCCOMB_X12_Y14_N16 26 " "Info: 4: + IC(1.174 ns) + CELL(0.178 ns) = 3.885 ns; Loc. = LCCOMB_X12_Y14_N16; Fanout = 26; COMB Node = 'g31_basic_timer:timer\|comb~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.352 ns" { g31_basic_timer:timer|Equal0~4 g31_basic_timer:timer|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.740 ns) 5.760 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[16\] 5 REG LCFF_X15_Y13_N7 3 " "Info: 5: + IC(1.135 ns) + CELL(0.740 ns) = 5.760 ns; Loc. = LCFF_X15_Y13_N7; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.875 ns" { g31_basic_timer:timer|comb~0 g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.551 ns ( 26.93 % ) " "Info: Total cell delay = 1.551 ns ( 26.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.209 ns ( 73.07 % ) " "Info: Total interconnect delay = 4.209 ns ( 73.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.760 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] g31_basic_timer:timer|Equal0~1 g31_basic_timer:timer|Equal0~4 g31_basic_timer:timer|comb~0 g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.760 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] {} g31_basic_timer:timer|Equal0~1 {} g31_basic_timer:timer|Equal0~4 {} g31_basic_timer:timer|comb~0 {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[16] {} } { 0.000ns 1.024ns 0.876ns 1.174ns 1.135ns } { 0.000ns 0.455ns 0.178ns 0.178ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.854 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[16\] 3 REG LCFF_X15_Y13_N7 3 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X15_Y13_N7; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[16] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.854 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\] 3 REG LCFF_X15_Y13_N17 3 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X15_Y13_N17; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter\|cntr_cfl:auto_generated\|safe_q\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[16] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.760 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] g31_basic_timer:timer|Equal0~1 g31_basic_timer:timer|Equal0~4 g31_basic_timer:timer|comb~0 g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.760 ns" { g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] {} g31_basic_timer:timer|Equal0~1 {} g31_basic_timer:timer|Equal0~4 {} g31_basic_timer:timer|comb~0 {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[16] {} } { 0.000ns 1.024ns 0.876ns 1.174ns 1.135ns } { 0.000ns 0.455ns 0.178ns 0.178ns 0.740ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[16] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter|cntr_cfl:auto_generated|safe_q[21] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g31_time_counter:counter2\|lpm_counter:tenCounter\|cntr_bpk:auto_generated\|safe_q\[3\] reset clock 8.637 ns register " "Info: tsu for register \"g31_time_counter:counter2\|lpm_counter:tenCounter\|cntr_bpk:auto_generated\|safe_q\[3\]\" (data pin = \"reset\", clock pin = \"clock\") is 8.637 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.521 ns + Longest pin register " "Info: + Longest pin to register delay is 11.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_R22 10 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 10; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.539 ns) + CELL(0.521 ns) 8.924 ns g31_time_counter:counter2\|comb~1 2 COMB LCCOMB_X3_Y19_N16 5 " "Info: 2: + IC(7.539 ns) + CELL(0.521 ns) = 8.924 ns; Loc. = LCCOMB_X3_Y19_N16; Fanout = 5; COMB Node = 'g31_time_counter:counter2\|comb~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.060 ns" { reset g31_time_counter:counter2|comb~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.278 ns) 10.001 ns g31_time_counter:counter2\|lpm_counter:tenCounter\|cntr_bpk:auto_generated\|_~0 3 COMB LCCOMB_X7_Y19_N6 4 " "Info: 3: + IC(0.799 ns) + CELL(0.278 ns) = 10.001 ns; Loc. = LCCOMB_X7_Y19_N6; Fanout = 4; COMB Node = 'g31_time_counter:counter2\|lpm_counter:tenCounter\|cntr_bpk:auto_generated\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.077 ns" { g31_time_counter:counter2|comb~1 g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.758 ns) 11.521 ns g31_time_counter:counter2\|lpm_counter:tenCounter\|cntr_bpk:auto_generated\|safe_q\[3\] 4 REG LCFF_X3_Y19_N7 11 " "Info: 4: + IC(0.762 ns) + CELL(0.758 ns) = 11.521 ns; Loc. = LCFF_X3_Y19_N7; Fanout = 11; REG Node = 'g31_time_counter:counter2\|lpm_counter:tenCounter\|cntr_bpk:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.520 ns" { g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|_~0 g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.421 ns ( 21.01 % ) " "Info: Total cell delay = 2.421 ns ( 21.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.100 ns ( 78.99 % ) " "Info: Total interconnect delay = 9.100 ns ( 78.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.521 ns" { reset g31_time_counter:counter2|comb~1 g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|_~0 g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.521 ns" { reset {} reset~combout {} g31_time_counter:counter2|comb~1 {} g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|_~0 {} g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 7.539ns 0.799ns 0.762ns } { 0.000ns 0.864ns 0.521ns 0.278ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.846 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.846 ns g31_time_counter:counter2\|lpm_counter:tenCounter\|cntr_bpk:auto_generated\|safe_q\[3\] 3 REG LCFF_X3_Y19_N7 11 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X3_Y19_N7; Fanout = 11; REG Node = 'g31_time_counter:counter2\|lpm_counter:tenCounter\|cntr_bpk:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.582 ns" { clock~clkctrl g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.521 ns" { reset g31_time_counter:counter2|comb~1 g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|_~0 g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.521 ns" { reset {} reset~combout {} g31_time_counter:counter2|comb~1 {} g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|_~0 {} g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 7.539ns 0.799ns 0.762ns } { 0.000ns 0.864ns 0.521ns 0.278ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} g31_time_counter:counter2|lpm_counter:tenCounter|cntr_bpk:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock eTenSeg\[2\] g31_time_counter:counter1\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[0\] 10.869 ns register " "Info: tco from clock \"clock\" to destination pin \"eTenSeg\[2\]\" through register \"g31_time_counter:counter1\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[0\]\" is 10.869 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.854 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns g31_time_counter:counter1\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[0\] 3 REG LCFF_X12_Y17_N21 11 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X12_Y17_N21; Fanout = 11; REG Node = 'g31_time_counter:counter1\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.738 ns + Longest register pin " "Info: + Longest register to pin delay is 7.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_time_counter:counter1\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[0\] 1 REG LCFF_X12_Y17_N21 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y17_N21; Fanout = 11; REG Node = 'g31_time_counter:counter1\|lpm_counter:seecCounter\|cntr_bpk:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_bpk.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_bpk.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.455 ns) 0.941 ns g31_time_counter:counter1\|g31_seven_segment_decoder:sevenSeg1\|Mux0~0 2 COMB LCCOMB_X12_Y17_N14 6 " "Info: 2: + IC(0.486 ns) + CELL(0.455 ns) = 0.941 ns; Loc. = LCCOMB_X12_Y17_N14; Fanout = 6; COMB Node = 'g31_time_counter:counter1\|g31_seven_segment_decoder:sevenSeg1\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.941 ns" { g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[0] g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux0~0 } "NODE_NAME" } } { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/Lab3.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.542 ns) 2.015 ns g31_time_counter:counter1\|g31_seven_segment_decoder:sevenSeg2\|Mux5~0 3 COMB LCCOMB_X13_Y17_N14 1 " "Info: 3: + IC(0.532 ns) + CELL(0.542 ns) = 2.015 ns; Loc. = LCCOMB_X13_Y17_N14; Fanout = 1; COMB Node = 'g31_time_counter:counter1\|g31_seven_segment_decoder:sevenSeg2\|Mux5~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.074 ns" { g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux0~0 g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux5~0 } "NODE_NAME" } } { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/Lab3.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.322 ns) 3.229 ns g31_time_counter:counter1\|g31_seven_segment_decoder:sevenSeg2\|Mux5~1 4 COMB LCCOMB_X13_Y18_N2 1 " "Info: 4: + IC(0.892 ns) + CELL(0.322 ns) = 3.229 ns; Loc. = LCCOMB_X13_Y18_N2; Fanout = 1; COMB Node = 'g31_time_counter:counter1\|g31_seven_segment_decoder:sevenSeg2\|Mux5~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.214 ns" { g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux5~0 g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux5~1 } "NODE_NAME" } } { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/Lab3.1/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(2.820 ns) 7.738 ns eTenSeg\[2\] 5 PIN PIN_H5 0 " "Info: 5: + IC(1.689 ns) + CELL(2.820 ns) = 7.738 ns; Loc. = PIN_H5; Fanout = 0; PIN Node = 'eTenSeg\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.509 ns" { g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux5~1 eTenSeg[2] } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.139 ns ( 53.49 % ) " "Info: Total cell delay = 4.139 ns ( 53.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.599 ns ( 46.51 % ) " "Info: Total interconnect delay = 3.599 ns ( 46.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.738 ns" { g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[0] g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux0~0 g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux5~0 g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux5~1 eTenSeg[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.738 ns" { g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[0] {} g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux0~0 {} g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux5~0 {} g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux5~1 {} eTenSeg[2] {} } { 0.000ns 0.486ns 0.532ns 0.892ns 1.689ns } { 0.000ns 0.455ns 0.542ns 0.322ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.738 ns" { g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[0] g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux0~0 g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux5~0 g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux5~1 eTenSeg[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.738 ns" { g31_time_counter:counter1|lpm_counter:seecCounter|cntr_bpk:auto_generated|safe_q[0] {} g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg1|Mux0~0 {} g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux5~0 {} g31_time_counter:counter1|g31_seven_segment_decoder:sevenSeg2|Mux5~1 {} eTenSeg[2] {} } { 0.000ns 0.486ns 0.532ns 0.892ns 1.689ns } { 0.000ns 0.455ns 0.542ns 0.322ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[23\] enable clock -1.236 ns register " "Info: th for register \"g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[23\]\" (data pin = \"enable\", clock pin = \"clock\") is -1.236 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.871 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.602 ns) 2.871 ns g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[23\] 3 REG LCFF_X13_Y13_N21 3 " "Info: 3: + IC(1.005 ns) + CELL(0.602 ns) = 2.871 ns; Loc. = LCFF_X13_Y13_N21; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.607 ns" { clock~clkctrl g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[23] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.70 % ) " "Info: Total cell delay = 1.628 ns ( 56.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.243 ns ( 43.30 % ) " "Info: Total interconnect delay = 1.243 ns ( 43.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.871 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.871 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[23] {} } { 0.000ns 0.000ns 0.238ns 1.005ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.393 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns enable 1 PIN PIN_L22 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 2; PIN Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "g31_test_bed.vhd" "" { Text "C:/altera/Lab3.1/g31_test_bed.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.545 ns) 3.358 ns g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|_~0 2 COMB LCCOMB_X13_Y13_N30 26 " "Info: 2: + IC(1.787 ns) + CELL(0.545 ns) = 3.358 ns; Loc. = LCCOMB_X13_Y13_N30; Fanout = 26; COMB Node = 'g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.332 ns" { enable g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.758 ns) 4.393 ns g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[23\] 3 REG LCFF_X13_Y13_N21 3 " "Info: 3: + IC(0.277 ns) + CELL(0.758 ns) = 4.393 ns; Loc. = LCFF_X13_Y13_N21; Fanout = 3; REG Node = 'g31_basic_timer:timer\|lpm_counter:counter2\|cntr_cfl:auto_generated\|safe_q\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.035 ns" { g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|_~0 g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[23] } "NODE_NAME" } } { "db/cntr_cfl.tdf" "" { Text "C:/altera/Lab3.1/db/cntr_cfl.tdf" 172 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.329 ns ( 53.02 % ) " "Info: Total cell delay = 2.329 ns ( 53.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.064 ns ( 46.98 % ) " "Info: Total interconnect delay = 2.064 ns ( 46.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.393 ns" { enable g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|_~0 g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.393 ns" { enable {} enable~combout {} g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|_~0 {} g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[23] {} } { 0.000ns 0.000ns 1.787ns 0.277ns } { 0.000ns 1.026ns 0.545ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.871 ns" { clock clock~clkctrl g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.871 ns" { clock {} clock~combout {} clock~clkctrl {} g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[23] {} } { 0.000ns 0.000ns 0.238ns 1.005ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.393 ns" { enable g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|_~0 g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.393 ns" { enable {} enable~combout {} g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|_~0 {} g31_basic_timer:timer|lpm_counter:counter2|cntr_cfl:auto_generated|safe_q[23] {} } { 0.000ns 0.000ns 1.787ns 0.277ns } { 0.000ns 1.026ns 0.545ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 15:52:03 2014 " "Info: Processing ended: Tue Feb 25 15:52:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
