Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 02:20:38 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/r2_FFT/r2_FFT_ED97_4_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 DUT/Delay1No41_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Add121_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.870ns (24.066%)  route 2.745ns (75.934%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 6.499 - 4.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 1.131ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.832ns (routing 1.026ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=17124, routed)       1.973     2.931    DUT/Delay1No41_instance/clk_IBUF_BUFG
    SLICE_X118Y276       FDCE                                         r  DUT/Delay1No41_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y276       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.010 r  DUT/Delay1No41_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.332     3.342    DUT/Delay1No40_instance/Y_reg[33]_0[25]
    SLICE_X117Y268       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     3.439 r  DUT/Delay1No40_instance/shiftedFracY_d1[33]_i_6__0/O
                         net (fo=4, routed)           0.414     3.853    DUT/Delay1No40_instance/shiftedFracY_d1[33]_i_6__0_n_0
    SLICE_X116Y264       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     3.975 r  DUT/Delay1No40_instance/shiftedFracY_d1[49]_i_12/O
                         net (fo=3, routed)           0.540     4.515    DUT/Delay1No40_instance/shiftedFracY_d1[49]_i_12_n_0
    SLICE_X118Y257       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     4.640 r  DUT/Delay1No40_instance/shiftedFracY_d1[49]_i_10__0/O
                         net (fo=2, routed)           0.494     5.134    DUT/Delay1No40_instance/shiftedFracY_d1[49]_i_10__0_n_0
    SLICE_X115Y259       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.257 r  DUT/Delay1No40_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.178     5.435    DUT/Delay1No40_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X116Y259       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     5.534 r  DUT/Delay1No40_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.156     5.690    DUT/Delay1No41_instance/shiftVal__5[0]
    SLICE_X116Y256       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     5.780 r  DUT/Delay1No41_instance/shiftedFracY_d1[27]_i_2__0/O
                         net (fo=5, routed)           0.252     6.032    DUT/Delay1No41_instance/Add121_impl_instance/level2[20]
    SLICE_X115Y259       LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135     6.167 r  DUT/Delay1No41_instance/shiftedFracY_d1[43]_i_1__0/O
                         net (fo=1, routed)           0.379     6.546    DUT/Add121_impl_instance/FPAddSubOp_instance/Y_reg[26]_1
    SLICE_X116Y258       FDRE                                         r  DUT/Add121_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=17124, routed)       1.832     6.499    DUT/Add121_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X116Y258       FDRE                                         r  DUT/Add121_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/C
                         clock pessimism              0.434     6.934    
                         clock uncertainty           -0.035     6.898    
    SLICE_X116Y258       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.923    DUT/Add121_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]
  -------------------------------------------------------------------
                         required time                          6.923    
                         arrival time                          -6.546    
  -------------------------------------------------------------------
                         slack                                  0.377    




