Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 24 11:11:13 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_float_div3_timing_summary_routed.rpt -pb operator_float_div3_timing_summary_routed.pb -rpx operator_float_div3_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_float_div3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.629        0.000                      0                   75        0.242        0.000                      0                   75        4.600        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              7.629        0.000                      0                   75        0.242        0.000                      0                   75        4.600        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_6_cast_reg_513_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.361ns (17.542%)  route 1.697ns (82.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.316     1.296    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.053     1.349 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          1.381     2.730    ap_NS_fsm1
    SLICE_X13Y126        FDRE                                         r  tmp_6_cast_reg_513_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X13Y126        FDRE                                         r  tmp_6_cast_reg_513_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X13Y126        FDRE (Setup_fdre_C_CE)      -0.244    10.359    tmp_6_cast_reg_513_reg[2]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_V_4_reg_506_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.361ns (17.759%)  route 1.672ns (82.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.316     1.296    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.053     1.349 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          1.356     2.705    ap_NS_fsm1
    SLICE_X18Y127        FDRE                                         r  xf_V_4_reg_506_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X18Y127        FDRE                                         r  xf_V_4_reg_506_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X18Y127        FDRE (Setup_fdre_C_CE)      -0.219    10.384    xf_V_4_reg_506_reg[0]
  -------------------------------------------------------------------
                         required time                         10.384    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.803ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_mant_V_4_reg_518_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.361ns (18.912%)  route 1.548ns (81.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.316     1.296    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.053     1.349 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          1.232     2.581    ap_NS_fsm1
    SLICE_X16Y126        FDRE                                         r  new_mant_V_4_reg_518_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X16Y126        FDRE                                         r  new_mant_V_4_reg_518_reg[11]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X16Y126        FDRE (Setup_fdre_C_CE)      -0.219    10.384    new_mant_V_4_reg_518_reg[11]
  -------------------------------------------------------------------
                         required time                         10.384    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                  7.803    

Slack (MET) :             7.803ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_mant_V_4_reg_518_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.361ns (18.912%)  route 1.548ns (81.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.316     1.296    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.053     1.349 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          1.232     2.581    ap_NS_fsm1
    SLICE_X16Y126        FDRE                                         r  new_mant_V_4_reg_518_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X16Y126        FDRE                                         r  new_mant_V_4_reg_518_reg[8]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X16Y126        FDRE (Setup_fdre_C_CE)      -0.219    10.384    new_mant_V_4_reg_518_reg[8]
  -------------------------------------------------------------------
                         required time                         10.384    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                  7.803    

Slack (MET) :             7.844ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_V_4_reg_506_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.361ns (19.590%)  route 1.482ns (80.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.316     1.296    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.053     1.349 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          1.166     2.515    ap_NS_fsm1
    SLICE_X13Y127        FDRE                                         r  xf_V_4_reg_506_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X13Y127        FDRE                                         r  xf_V_4_reg_506_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X13Y127        FDRE (Setup_fdre_C_CE)      -0.244    10.359    xf_V_4_reg_506_reg[1]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  7.844    

Slack (MET) :             7.844ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_V_4_reg_506_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.361ns (19.590%)  route 1.482ns (80.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.316     1.296    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.053     1.349 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          1.166     2.515    ap_NS_fsm1
    SLICE_X13Y127        FDRE                                         r  xf_V_4_reg_506_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X13Y127        FDRE                                         r  xf_V_4_reg_506_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X13Y127        FDRE (Setup_fdre_C_CE)      -0.244    10.359    xf_V_4_reg_506_reg[2]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  7.844    

Slack (MET) :             7.844ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_V_4_reg_506_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.361ns (19.590%)  route 1.482ns (80.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.316     1.296    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.053     1.349 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          1.166     2.515    ap_NS_fsm1
    SLICE_X13Y127        FDRE                                         r  xf_V_4_reg_506_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X13Y127        FDRE                                         r  xf_V_4_reg_506_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X13Y127        FDRE (Setup_fdre_C_CE)      -0.244    10.359    xf_V_4_reg_506_reg[3]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  7.844    

Slack (MET) :             7.844ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_V_4_reg_506_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.361ns (19.590%)  route 1.482ns (80.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.316     1.296    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.053     1.349 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          1.166     2.515    ap_NS_fsm1
    SLICE_X13Y127        FDRE                                         r  xf_V_4_reg_506_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X13Y127        FDRE                                         r  xf_V_4_reg_506_reg[4]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X13Y127        FDRE (Setup_fdre_C_CE)      -0.244    10.359    xf_V_4_reg_506_reg[4]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  7.844    

Slack (MET) :             7.866ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_V_4_reg_506_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.361ns (19.821%)  route 1.460ns (80.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.316     1.296    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.053     1.349 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          1.145     2.493    ap_NS_fsm1
    SLICE_X13Y129        FDRE                                         r  xf_V_4_reg_506_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X13Y129        FDRE                                         r  xf_V_4_reg_506_reg[10]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X13Y129        FDRE (Setup_fdre_C_CE)      -0.244    10.359    xf_V_4_reg_506_reg[10]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -2.493    
  -------------------------------------------------------------------
                         slack                                  7.866    

Slack (MET) :             7.866ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_V_4_reg_506_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.361ns (19.821%)  route 1.460ns (80.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.316     1.296    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.053     1.349 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          1.145     2.493    ap_NS_fsm1
    SLICE_X13Y129        FDRE                                         r  xf_V_4_reg_506_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X13Y129        FDRE                                         r  xf_V_4_reg_506_reg[11]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X13Y129        FDRE (Setup_fdre_C_CE)      -0.244    10.359    xf_V_4_reg_506_reg[11]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -2.493    
  -------------------------------------------------------------------
                         slack                                  7.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.147ns (41.681%)  route 0.206ns (58.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.206     0.607    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT4 (Prop_lut4_I2_O)        0.029     0.636 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.636    ap_CS_fsm[1]_i_1_n_0
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y131        FDRE (Hold_fdre_C_D)         0.096     0.394    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.146ns (41.516%)  route 0.206ns (58.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.118     0.401 f  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.206     0.607    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT4 (Prop_lut4_I0_O)        0.028     0.635 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.635    ap_CS_fsm[0]_i_1_n_0
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y131        FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_1_reg_539_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.146ns (35.708%)  route 0.263ns (64.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.138     0.539    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.028     0.567 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          0.125     0.692    ap_NS_fsm1
    SLICE_X20Y132        FDSE                                         r  p_Repl2_1_reg_539_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X20Y132        FDSE                                         r  p_Repl2_1_reg_539_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y132        FDSE (Hold_fdse_C_CE)        0.030     0.328    p_Repl2_1_reg_539_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_1_reg_539_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.146ns (35.708%)  route 0.263ns (64.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.138     0.539    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.028     0.567 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          0.125     0.692    ap_NS_fsm1
    SLICE_X21Y132        FDSE                                         r  p_Repl2_1_reg_539_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X21Y132        FDSE                                         r  p_Repl2_1_reg_539_reg[4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y132        FDSE (Hold_fdse_C_CE)        0.010     0.308    p_Repl2_1_reg_539_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_1_reg_539_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.146ns (35.708%)  route 0.263ns (64.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.138     0.539    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.028     0.567 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          0.125     0.692    ap_NS_fsm1
    SLICE_X21Y132        FDSE                                         r  p_Repl2_1_reg_539_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X21Y132        FDSE                                         r  p_Repl2_1_reg_539_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y132        FDSE (Hold_fdse_C_CE)        0.010     0.308    p_Repl2_1_reg_539_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_1_reg_539_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.146ns (35.708%)  route 0.263ns (64.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.138     0.539    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.028     0.567 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          0.125     0.692    ap_NS_fsm1
    SLICE_X21Y132        FDSE                                         r  p_Repl2_1_reg_539_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X21Y132        FDSE                                         r  p_Repl2_1_reg_539_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y132        FDSE (Hold_fdse_C_CE)        0.010     0.308    p_Repl2_1_reg_539_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_1_reg_539_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.146ns (35.708%)  route 0.263ns (64.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.138     0.539    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.028     0.567 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          0.125     0.692    ap_NS_fsm1
    SLICE_X21Y132        FDSE                                         r  p_Repl2_1_reg_539_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X21Y132        FDSE                                         r  p_Repl2_1_reg_539_reg[7]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y132        FDSE (Hold_fdse_C_CE)        0.010     0.308    p_Repl2_1_reg_539_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_mant_V_4_reg_518_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.146ns (31.840%)  route 0.313ns (68.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.138     0.539    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT2 (Prop_lut2_I1_O)        0.028     0.567 r  p_Repl2_2_reg_501[0]_i_1/O
                         net (fo=65, routed)          0.175     0.742    ap_NS_fsm1
    SLICE_X19Y131        FDRE                                         r  new_mant_V_4_reg_518_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X19Y131        FDRE                                         r  new_mant_V_4_reg_518_reg[19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X19Y131        FDRE (Hold_fdre_C_CE)        0.010     0.308    new_mant_V_4_reg_518_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_1_reg_539_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.146ns (31.238%)  route 0.321ns (68.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.149     0.551    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT4 (Prop_lut4_I2_O)        0.028     0.579 r  p_Repl2_1_reg_539[7]_i_1/O
                         net (fo=8, routed)           0.172     0.751    p_Repl2_1_reg_539
    SLICE_X20Y132        FDSE                                         r  p_Repl2_1_reg_539_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X20Y132        FDSE                                         r  p_Repl2_1_reg_539_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y132        FDSE (Hold_fdse_C_S)         0.006     0.304    p_Repl2_1_reg_539_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_1_reg_539_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.146ns (31.238%)  route 0.321ns (68.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X20Y131        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.149     0.551    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y131        LUT4 (Prop_lut4_I2_O)        0.028     0.579 r  p_Repl2_1_reg_539[7]_i_1/O
                         net (fo=8, routed)           0.172     0.751    p_Repl2_1_reg_539
    SLICE_X21Y132        FDSE                                         r  p_Repl2_1_reg_539_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X21Y132        FDSE                                         r  p_Repl2_1_reg_539_reg[4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y132        FDSE (Hold_fdse_C_S)        -0.014     0.284    p_Repl2_1_reg_539_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.284    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.466    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X20Y131  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDSE/C   n/a            0.750         10.000      9.250      SLICE_X21Y132  p_Repl2_1_reg_539_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X17Y131  sel_tmp3_reg_534_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y130  sel_tmp8_reg_529_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X20Y131  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X19Y128  new_mant_V_4_reg_518_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X16Y127  new_mant_V_4_reg_518_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X16Y126  new_mant_V_4_reg_518_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y130  new_mant_V_4_reg_518_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y130  new_mant_V_4_reg_518_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X20Y131  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         5.000       4.600      SLICE_X21Y132  p_Repl2_1_reg_539_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X17Y131  sel_tmp3_reg_534_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y130  sel_tmp8_reg_529_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X20Y131  ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         5.000       4.600      SLICE_X21Y132  p_Repl2_1_reg_539_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X17Y131  sel_tmp3_reg_534_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y130  sel_tmp8_reg_529_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y131  ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y128  new_mant_V_4_reg_518_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y131  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y131  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y128  new_mant_V_4_reg_518_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y127  new_mant_V_4_reg_518_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y126  new_mant_V_4_reg_518_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y130  new_mant_V_4_reg_518_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y130  new_mant_V_4_reg_518_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y130  new_mant_V_4_reg_518_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y130  new_mant_V_4_reg_518_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y131  new_mant_V_4_reg_518_reg[16]/C



