module top
#(parameter param248 = ((((((8'h9e) ? (8'hac) : (8'hb2)) >= ((7'h44) ? (8'hb6) : (8'hba))) ? {{(8'hba)}} : (((8'ha9) ? (8'hb2) : (8'ha0)) ? {(8'haf), (8'hac)} : ((8'hab) ? (7'h42) : (8'ha5)))) <<< (8'hb1)) && (^~(-(^((8'hac) >> (8'haa)))))), 
parameter param249 = {(~&(((!param248) ? {param248, param248} : ((8'hbd) ? param248 : (8'h9f))) | (~|(param248 ? param248 : param248))))})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h38c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h11):(1'h0)] wire3;
  input wire [(5'h15):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire signed [(5'h14):(1'h0)] wire0;
  wire signed [(3'h6):(1'h0)] wire238;
  wire [(4'he):(1'h0)] wire237;
  wire signed [(4'h9):(1'h0)] wire231;
  wire [(2'h2):(1'h0)] wire230;
  wire signed [(2'h3):(1'h0)] wire228;
  wire [(2'h3):(1'h0)] wire210;
  wire signed [(4'hc):(1'h0)] wire183;
  wire signed [(2'h3):(1'h0)] wire182;
  wire [(4'hc):(1'h0)] wire163;
  wire signed [(5'h11):(1'h0)] wire80;
  wire signed [(4'hb):(1'h0)] wire7;
  wire signed [(4'he):(1'h0)] wire6;
  wire [(4'hf):(1'h0)] wire5;
  wire [(4'hc):(1'h0)] wire4;
  wire [(4'hf):(1'h0)] wire161;
  reg signed [(5'h13):(1'h0)] reg247 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg246 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg245 = (1'h0);
  reg [(4'he):(1'h0)] reg244 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg243 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg242 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg241 = (1'h0);
  reg [(4'hd):(1'h0)] reg240 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg239 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg236 = (1'h0);
  reg [(5'h10):(1'h0)] reg235 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg234 = (1'h0);
  reg [(5'h11):(1'h0)] reg233 = (1'h0);
  reg [(5'h11):(1'h0)] reg232 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg209 = (1'h0);
  reg [(2'h3):(1'h0)] reg208 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg207 = (1'h0);
  reg [(5'h14):(1'h0)] reg206 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg205 = (1'h0);
  reg [(4'hb):(1'h0)] reg204 = (1'h0);
  reg [(5'h10):(1'h0)] reg203 = (1'h0);
  reg [(5'h14):(1'h0)] reg202 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg201 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg200 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg199 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg198 = (1'h0);
  reg [(4'hd):(1'h0)] reg197 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg196 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg195 = (1'h0);
  reg [(3'h6):(1'h0)] reg194 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg193 = (1'h0);
  reg [(2'h2):(1'h0)] reg192 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg191 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg190 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg189 = (1'h0);
  reg [(4'hd):(1'h0)] reg188 = (1'h0);
  reg signed [(4'he):(1'h0)] reg187 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg186 = (1'h0);
  reg [(3'h7):(1'h0)] reg185 = (1'h0);
  reg [(4'hb):(1'h0)] reg184 = (1'h0);
  reg [(4'hb):(1'h0)] reg181 = (1'h0);
  reg [(5'h10):(1'h0)] reg180 = (1'h0);
  reg signed [(4'he):(1'h0)] reg179 = (1'h0);
  reg [(4'he):(1'h0)] reg178 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg177 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg176 = (1'h0);
  reg [(4'h8):(1'h0)] reg175 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg174 = (1'h0);
  reg [(4'hc):(1'h0)] reg173 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg172 = (1'h0);
  reg [(3'h5):(1'h0)] reg171 = (1'h0);
  reg [(4'hb):(1'h0)] reg170 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg169 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg168 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg167 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg166 = (1'h0);
  reg [(5'h14):(1'h0)] reg165 = (1'h0);
  reg [(4'h8):(1'h0)] reg164 = (1'h0);
  reg [(2'h3):(1'h0)] reg11 = (1'h0);
  reg [(5'h12):(1'h0)] reg10 = (1'h0);
  reg [(3'h7):(1'h0)] reg9 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg8 = (1'h0);
  assign y = {wire238,
                 wire237,
                 wire231,
                 wire230,
                 wire228,
                 wire210,
                 wire183,
                 wire182,
                 wire163,
                 wire80,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 wire161,
                 reg247,
                 reg246,
                 reg245,
                 reg244,
                 reg243,
                 reg242,
                 reg241,
                 reg240,
                 reg239,
                 reg236,
                 reg235,
                 reg234,
                 reg233,
                 reg232,
                 reg209,
                 reg208,
                 reg207,
                 reg206,
                 reg205,
                 reg204,
                 reg203,
                 reg202,
                 reg201,
                 reg200,
                 reg199,
                 reg198,
                 reg197,
                 reg196,
                 reg195,
                 reg194,
                 reg193,
                 reg192,
                 reg191,
                 reg190,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 reg185,
                 reg184,
                 reg181,
                 reg180,
                 reg179,
                 reg178,
                 reg177,
                 reg176,
                 reg175,
                 reg174,
                 reg173,
                 reg172,
                 reg171,
                 reg170,
                 reg169,
                 reg168,
                 reg167,
                 reg166,
                 reg165,
                 reg164,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 (1'h0)};
  assign wire4 = (8'hb1);
  assign wire5 = (!(wire1 ~^ ($signed((~wire1)) ?
                     (wire4 ?
                         $signed(wire0) : wire0) : ((wire0 + wire2) >>> {wire1,
                         wire1}))));
  assign wire6 = ((wire3 < wire1) == wire5[(1'h0):(1'h0)]);
  assign wire7 = $unsigned((($unsigned($unsigned(wire5)) ?
                     wire4[(4'ha):(3'h7)] : (((8'ha5) ?
                         wire6 : wire3) > $signed(wire4))) + (($unsigned((8'hb9)) ?
                         (wire3 && (8'hbd)) : $signed((8'ha9))) ?
                     (8'h9d) : (~(^wire0)))));
  always
    @(posedge clk) begin
      reg8 <= $signed(((({wire7, wire5} != (wire0 ?
          wire7 : wire4)) * $signed((+wire4))) || $signed($unsigned((wire5 ?
          wire2 : wire5)))));
      reg9 <= {(~^(+$unsigned((|wire3)))),
          (($signed((-wire2)) > $signed(wire7)) ^~ $signed(wire3[(1'h0):(1'h0)]))};
      reg10 <= (&$signed(wire7[(3'h4):(1'h0)]));
      reg11 <= wire1;
    end
  module12 #() modinst81 (wire80, clk, reg10, wire0, wire7, wire5);
  module82 #() modinst162 (.wire86(wire6), .clk(clk), .wire85(wire0), .y(wire161), .wire84(wire3), .wire83(reg8));
  assign wire163 = (^~wire4);
  always
    @(posedge clk) begin
      reg164 <= wire80[(5'h11):(4'hc)];
      reg165 <= $signed(wire5[(3'h6):(1'h1)]);
      reg166 <= (({wire7[(1'h0):(1'h0)]} ? $signed({reg165}) : wire1) ?
          ((wire80[(4'h8):(3'h6)] ?
                  ($unsigned(wire80) ?
                      wire6 : (reg164 ~^ (8'hb7))) : $signed(wire5)) ?
              (!(^$signed(reg10))) : wire7) : $signed((reg165 >= (~|wire80[(3'h4):(2'h2)]))));
      reg167 <= (wire161[(4'hc):(3'h5)] ?
          ({($signed(reg166) != $signed(wire0))} != reg10[(4'he):(4'hc)]) : $unsigned($signed(wire6)));
      if ((~|$unsigned((wire7[(1'h1):(1'h1)] ?
          ((^reg165) ? wire6[(3'h7):(3'h4)] : reg11) : {(wire80 ?
                  wire2 : wire3)}))))
        begin
          reg168 <= $unsigned((reg10[(3'h4):(1'h1)] - (8'hb2)));
          reg169 <= (($signed(reg168[(3'h6):(1'h0)]) ?
              (&(wire7 ?
                  $unsigned(reg166) : reg11)) : ((~reg9) < $signed($signed(wire1)))) * ((-$signed((wire1 ?
              reg9 : wire6))) ^ reg168));
          if ($signed((~|reg166[(3'h7):(3'h4)])))
            begin
              reg170 <= $signed((wire0[(5'h11):(2'h3)] ?
                  reg166 : (^reg169[(3'h7):(3'h6)])));
              reg171 <= $unsigned(wire80[(4'h8):(2'h2)]);
              reg172 <= $signed($unsigned({(reg171[(2'h2):(2'h2)] ?
                      {wire80} : (wire4 * reg171)),
                  wire6}));
              reg173 <= wire3[(5'h10):(1'h0)];
              reg174 <= wire80;
            end
          else
            begin
              reg170 <= (reg168 ?
                  $unsigned((reg170[(2'h3):(2'h3)] + ($signed(reg166) ?
                      wire6[(4'ha):(2'h3)] : $signed(reg173)))) : (&wire5));
              reg171 <= $signed((~(($signed(reg169) ?
                      {wire0} : $unsigned(wire2)) ?
                  reg165[(5'h14):(3'h6)] : reg167[(5'h13):(3'h5)])));
              reg172 <= $unsigned((reg168[(3'h4):(3'h4)] ^ ($signed((~reg11)) & $unsigned((reg172 > wire3)))));
            end
          reg175 <= {{$unsigned(wire7), reg166[(2'h3):(2'h2)]}};
        end
      else
        begin
          if ((((^~reg171[(3'h4):(3'h4)]) > (reg173[(1'h1):(1'h1)] + (~^$signed((8'ha0))))) & ($unsigned(({reg171,
                  reg169} ?
              wire0 : reg9[(3'h4):(3'h4)])) < (8'hb8))))
            begin
              reg168 <= reg170[(1'h1):(1'h1)];
              reg169 <= $unsigned((($signed($signed(reg171)) ^~ (|reg9)) ?
                  (($unsigned(reg164) - wire161) ?
                      $signed(reg10) : wire6) : wire7[(4'h9):(3'h7)]));
              reg170 <= $unsigned((8'hb2));
              reg171 <= wire80;
            end
          else
            begin
              reg168 <= (^$unsigned(($signed($signed(reg166)) + wire1[(2'h2):(1'h0)])));
              reg169 <= $unsigned($unsigned($signed($signed((~|(7'h40))))));
              reg170 <= $unsigned($signed(reg10[(3'h4):(1'h1)]));
            end
          reg172 <= ((reg169[(4'hb):(3'h6)] >= reg168[(3'h5):(2'h2)]) && wire80[(3'h5):(1'h1)]);
          reg173 <= (!(((-((8'hb4) ? reg175 : wire5)) ?
                  reg167[(5'h12):(3'h4)] : {$unsigned(wire5),
                      $unsigned(wire163)}) ?
              reg166[(2'h3):(1'h0)] : reg164));
          reg174 <= wire4[(1'h1):(1'h0)];
          reg175 <= wire5[(2'h3):(1'h0)];
        end
    end
  always
    @(posedge clk) begin
      reg176 <= $unsigned(((wire5 && $unsigned({reg173, wire80})) ?
          wire5[(4'he):(3'h5)] : $unsigned({(wire3 ? wire5 : reg167),
              $signed((8'hb8))})));
      if (((&reg174) ^ (~|((reg176[(4'h8):(2'h3)] > $unsigned(reg172)) ^ (wire6 <= $signed(wire2))))))
        begin
          reg177 <= $unsigned($unsigned(wire163));
          reg178 <= ($unsigned((|reg164)) * $unsigned(reg164[(2'h3):(2'h3)]));
        end
      else
        begin
          reg177 <= ($unsigned($unsigned(((~&reg178) * (^wire4)))) ?
              reg10[(2'h3):(2'h2)] : $signed(reg177[(1'h0):(1'h0)]));
          reg178 <= (8'hac);
          reg179 <= $signed(reg176);
          reg180 <= reg11[(1'h0):(1'h0)];
        end
      reg181 <= $signed(((8'hb0) <= (($unsigned(reg180) ?
              reg165[(5'h13):(3'h5)] : (reg169 >>> wire3)) ?
          wire2[(3'h5):(1'h1)] : $unsigned(reg8))));
    end
  assign wire182 = (wire163[(1'h0):(1'h0)] <<< reg168);
  assign wire183 = $signed($signed(wire2[(3'h6):(3'h5)]));
  always
    @(posedge clk) begin
      if ((reg177[(3'h5):(3'h4)] ?
          (!(&(wire163[(4'hc):(1'h1)] ?
              reg177[(1'h0):(1'h0)] : wire183[(3'h5):(2'h3)]))) : reg167[(3'h6):(2'h3)]))
        begin
          reg184 <= ((~^(((wire182 ? reg178 : reg170) ?
                  {wire183, reg175} : (!reg176)) ?
              (~|(7'h41)) : ($unsigned(reg168) || reg172))) ^ {$unsigned(reg168[(2'h3):(1'h1)]),
              (~^((8'hbc) ? reg166[(3'h6):(2'h3)] : $signed(wire182)))});
          reg185 <= $signed($unsigned({reg165,
              ($signed(reg179) ? $signed(wire80) : reg170[(1'h1):(1'h1)])}));
          if ({wire3})
            begin
              reg186 <= (reg171 ?
                  (^~wire0[(5'h14):(2'h3)]) : $signed((($unsigned(reg176) & wire161) ?
                      ({reg171, (8'hbc)} ~^ (&reg166)) : (^~$signed(reg9)))));
              reg187 <= $unsigned(((wire1[(3'h4):(3'h4)] & $unsigned((reg165 ?
                  wire1 : (8'hbd)))) ~^ (&(reg166[(3'h4):(1'h0)] & wire5))));
              reg188 <= ((((8'hbf) ?
                  ($signed(wire161) ?
                      $unsigned(wire163) : (reg165 ?
                          reg181 : reg11)) : {$signed(reg168)}) * ($unsigned((~&wire80)) - $signed({reg174,
                  reg179}))) + (!((8'haf) + wire1[(2'h3):(2'h2)])));
              reg189 <= reg166;
            end
          else
            begin
              reg186 <= (-(wire182[(1'h1):(1'h0)] ?
                  ((^{(8'hac),
                      (8'h9c)}) <<< ($unsigned(reg176) ^ $unsigned(reg164))) : wire80[(3'h4):(1'h1)]));
              reg187 <= (reg10[(4'he):(2'h2)] * $signed($signed($unsigned(wire182[(2'h2):(1'h1)]))));
              reg188 <= $signed((8'ha8));
              reg189 <= (((($unsigned(reg184) ^ reg172) ?
                          reg180[(3'h7):(2'h2)] : (~^(reg185 ?
                              wire161 : wire5))) ?
                      wire7 : {reg181[(3'h5):(3'h5)], reg8[(3'h5):(2'h2)]}) ?
                  {(8'hbd),
                      reg169[(5'h11):(4'h9)]} : $unsigned((($signed(wire80) == (reg181 >>> reg166)) ?
                      reg164 : reg184[(3'h7):(3'h5)])));
            end
          if ((~&(({reg172, {reg164, wire1}} << reg185) ?
              reg189 : (^~$unsigned($unsigned(wire163))))))
            begin
              reg190 <= $unsigned($signed((^(&$unsigned(reg189)))));
              reg191 <= (~&reg167);
              reg192 <= $unsigned(reg167);
            end
          else
            begin
              reg190 <= $unsigned((~|(((reg169 < reg8) ^~ $signed(reg185)) ?
                  reg191[(1'h1):(1'h1)] : ($unsigned(wire7) ~^ $unsigned(wire2)))));
              reg191 <= (~&$unsigned($unsigned(((8'hbf) << (reg170 ?
                  reg187 : wire6)))));
              reg192 <= reg165[(3'h4):(1'h1)];
              reg193 <= reg175;
            end
          reg194 <= (~|wire182);
        end
      else
        begin
          reg184 <= {reg168};
          reg185 <= $unsigned((~(~&(~&$signed(reg11)))));
        end
      reg195 <= (^~$signed(reg173));
      reg196 <= $signed($signed((($unsigned(wire183) ^ reg9) ^~ (+$unsigned(wire2)))));
    end
  always
    @(posedge clk) begin
      reg197 <= $unsigned($unsigned((wire80 ? (8'haa) : $unsigned({(8'hbe)}))));
      reg198 <= $unsigned(reg189);
      reg199 <= ((reg195[(3'h6):(1'h1)] >> wire7) & $unsigned(reg167[(4'h8):(1'h1)]));
      if ($signed({$unsigned(reg178), reg181[(4'h8):(2'h2)]}))
        begin
          if ($signed(reg8[(5'h10):(3'h7)]))
            begin
              reg200 <= (~|$unsigned($signed({(^reg166),
                  reg9[(2'h2):(1'h1)]})));
              reg201 <= wire4;
              reg202 <= $signed((&(((reg197 ? reg187 : wire163) ?
                      (reg170 ^~ reg176) : (wire183 ? wire161 : reg165)) ?
                  {(wire163 > wire161), (reg190 >> reg11)} : (reg191 ?
                      (wire182 ? wire80 : reg199) : (~reg166)))));
              reg203 <= (($unsigned(((~^wire5) > (+(8'h9d)))) ?
                  ($unsigned((wire161 ?
                      reg184 : reg10)) != $unsigned((reg167 + wire161))) : ((wire161[(3'h6):(1'h0)] == $signed((8'h9c))) ?
                      $signed((8'h9e)) : reg8)) ^~ reg188[(4'h9):(1'h1)]);
            end
          else
            begin
              reg200 <= $unsigned((((|reg175) ?
                      (8'hbd) : ($signed(reg191) ?
                          (wire7 ? (8'h9d) : reg194) : {reg170, (8'haa)})) ?
                  ($unsigned(reg165[(2'h3):(1'h0)]) * wire3[(3'h4):(3'h4)]) : ($signed($signed(reg190)) ^~ reg192)));
              reg201 <= {{{(|reg196[(4'hc):(1'h0)]), (-wire5)}}};
              reg202 <= (reg203[(2'h2):(1'h0)] ?
                  ((&($unsigned(wire3) & $signed((7'h43)))) ?
                      (-(!reg170)) : ({(|reg202)} ?
                          (~^$unsigned(wire1)) : reg8)) : ((~|$unsigned($signed((8'hbe)))) ?
                      (reg191 - $unsigned({reg166, wire4})) : wire6));
              reg203 <= $unsigned($signed($unsigned((wire183[(2'h2):(2'h2)] ?
                  (~|reg199) : reg179))));
              reg204 <= (~^reg192[(1'h0):(1'h0)]);
            end
          if ($unsigned((~^$unsigned(reg204))))
            begin
              reg205 <= $unsigned(reg196[(2'h3):(2'h3)]);
              reg206 <= $unsigned(wire5[(4'h9):(4'h8)]);
              reg207 <= reg197;
            end
          else
            begin
              reg205 <= (!wire6);
            end
          reg208 <= $unsigned($unsigned($unsigned(($signed(reg196) ?
              $unsigned(reg164) : $signed(wire2)))));
        end
      else
        begin
          reg200 <= (reg9 ?
              wire4 : $unsigned((^~$signed((wire0 ? (8'hb8) : reg165)))));
          reg201 <= $signed($signed(wire7[(3'h6):(2'h2)]));
          reg202 <= reg204;
          reg203 <= reg168;
        end
      reg209 <= $signed(reg177[(2'h2):(1'h1)]);
    end
  assign wire210 = (^~$signed(reg195));
  module211 #() modinst229 (.clk(clk), .wire215(reg189), .y(wire228), .wire213(reg180), .wire214(reg184), .wire212(reg10));
  assign wire230 = $unsigned((8'hbb));
  assign wire231 = $signed($unsigned(($signed(reg175[(3'h4):(1'h0)]) ?
                       wire161 : $unsigned((wire1 + reg191)))));
  always
    @(posedge clk) begin
      reg232 <= {$unsigned($unsigned($unsigned($signed((8'hb0)))))};
      reg233 <= ((($unsigned({reg194, reg206}) ?
                  ((reg205 ? reg206 : reg205) ?
                      wire228 : reg170) : $unsigned((~|wire228))) ?
              reg200[(1'h1):(1'h0)] : (reg204 == $signed((8'hb7)))) ?
          reg185[(1'h1):(1'h1)] : {((~^(^(8'h9e))) >= (reg180[(1'h0):(1'h0)] == reg11[(2'h3):(2'h3)])),
              (+(7'h40))});
      if ($unsigned($unsigned(reg203)))
        begin
          reg234 <= (!reg200[(3'h4):(3'h4)]);
        end
      else
        begin
          reg234 <= ($unsigned($signed($unsigned((reg174 ?
              reg181 : reg172)))) * {(~^((reg188 < reg200) ?
                  (reg196 & reg194) : reg199[(4'h8):(3'h5)]))});
          reg235 <= (+$unsigned(reg201[(5'h10):(2'h2)]));
          reg236 <= {(($unsigned(((8'ha8) && reg202)) != (^~$unsigned(reg197))) >= $signed($unsigned({(8'hb4)}))),
              ($signed(((^~reg174) ? $signed(reg206) : reg181)) ?
                  ((8'hbb) ?
                      $signed((wire230 ^ (8'ha8))) : reg166) : $unsigned((-wire3[(4'hf):(2'h2)])))};
        end
    end
  assign wire237 = {$signed($signed(reg200))};
  assign wire238 = $unsigned(reg197);
  always
    @(posedge clk) begin
      reg239 <= ($signed($signed($unsigned((wire6 ?
          reg190 : reg203)))) ^ $signed($unsigned((|((8'ha7) ?
          wire161 : (8'hae))))));
      if (reg179[(3'h4):(2'h3)])
        begin
          reg240 <= (&(+wire3));
          reg241 <= $unsigned($signed($unsigned(reg176[(3'h5):(1'h1)])));
          reg242 <= (7'h40);
          reg243 <= $unsigned($signed({($signed(reg197) ?
                  (wire1 ? reg169 : wire230) : wire182[(2'h2):(2'h2)]),
              reg186[(1'h1):(1'h0)]}));
          if ((+$unsigned($unsigned(((reg201 != (8'hbd)) > (reg204 ?
              (8'ha0) : reg208))))))
            begin
              reg244 <= reg242;
              reg245 <= $unsigned((8'h9c));
              reg246 <= {reg190[(3'h6):(3'h5)]};
              reg247 <= ((wire182 ?
                      reg173 : $signed(((^reg201) ?
                          $unsigned(reg191) : (~wire238)))) ?
                  {($signed($unsigned(reg189)) ^~ ((reg180 || reg9) >= reg8)),
                      $unsigned((reg201[(2'h2):(2'h2)] ?
                          {reg206} : (7'h40)))} : $unsigned($signed($signed((reg242 ?
                      reg168 : wire182)))));
            end
          else
            begin
              reg244 <= reg166[(3'h6):(1'h1)];
              reg245 <= $signed($signed(reg164[(1'h0):(1'h0)]));
              reg246 <= reg173[(3'h7):(3'h5)];
            end
        end
      else
        begin
          reg240 <= $unsigned($unsigned((~^wire183)));
        end
    end
endmodule

module module211
#(parameter param226 = {(((^~{(8'ha5)}) ? (((7'h44) ? (8'ha8) : (8'hbd)) ? ((8'hb2) >= (8'h9e)) : ((8'hb5) >= (8'hb4))) : (((8'ha2) ? (8'haf) : (8'hb6)) >>> (!(8'hac)))) ? (!(~^{(8'hb9)})) : (^~(^~((7'h40) * (8'hb9)))))}, 
parameter param227 = (((8'hb3) ? param226 : (param226 ? (((8'ha8) && (8'had)) || {param226}) : (~(param226 || param226)))) | (8'h9e)))
(y, clk, wire215, wire214, wire213, wire212);
  output wire [(32'h71):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire215;
  input wire [(3'h5):(1'h0)] wire214;
  input wire signed [(5'h10):(1'h0)] wire213;
  input wire [(5'h12):(1'h0)] wire212;
  wire [(4'hd):(1'h0)] wire225;
  wire [(4'hb):(1'h0)] wire224;
  wire [(4'h8):(1'h0)] wire223;
  wire signed [(5'h10):(1'h0)] wire222;
  wire [(3'h5):(1'h0)] wire221;
  reg signed [(2'h3):(1'h0)] reg220 = (1'h0);
  reg [(5'h15):(1'h0)] reg219 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg218 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg217 = (1'h0);
  reg [(5'h12):(1'h0)] reg216 = (1'h0);
  assign y = {wire225,
                 wire224,
                 wire223,
                 wire222,
                 wire221,
                 reg220,
                 reg219,
                 reg218,
                 reg217,
                 reg216,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg216 <= ($signed((|(~^wire212))) << wire212);
      reg217 <= $signed($signed($unsigned($signed((reg216 ~^ wire212)))));
      reg218 <= wire213[(4'hc):(4'hb)];
      reg219 <= wire214[(1'h1):(1'h1)];
      reg220 <= $signed((-reg219));
    end
  assign wire221 = reg217;
  assign wire222 = ((|(8'ha2)) ?
                       wire221[(2'h2):(1'h1)] : $unsigned($signed((reg219 & ((8'hb9) ?
                           wire213 : wire212)))));
  assign wire223 = ($unsigned((^(~&$unsigned(wire212)))) > wire221);
  assign wire224 = wire213[(4'hf):(4'he)];
  assign wire225 = {((+($signed(reg220) ?
                           $signed(wire221) : (wire215 * wire214))) < wire212[(5'h10):(4'ha)]),
                       ((^(8'had)) ?
                           $signed(((^~wire215) ?
                               ((8'hba) ?
                                   wire224 : wire223) : (-wire214))) : (wire223[(4'h8):(3'h6)] > $unsigned($signed(wire224))))};
endmodule

module module82
#(parameter param160 = (^(((((8'h9e) & (7'h44)) < ((8'hae) ^ (8'hbc))) <= ({(8'ha8), (8'hb7)} + {(8'hbc)})) ? ((!(~|(8'ha2))) ? (~^(~^(8'hbc))) : {{(8'h9c), (8'h9f)}}) : (8'had))))
(y, clk, wire83, wire84, wire85, wire86);
  output wire [(32'h1e1):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h14):(1'h0)] wire83;
  input wire [(5'h11):(1'h0)] wire84;
  input wire [(4'h8):(1'h0)] wire85;
  input wire signed [(4'he):(1'h0)] wire86;
  wire signed [(5'h14):(1'h0)] wire159;
  wire signed [(5'h13):(1'h0)] wire158;
  wire signed [(4'he):(1'h0)] wire87;
  wire signed [(4'h8):(1'h0)] wire88;
  wire [(5'h15):(1'h0)] wire89;
  wire signed [(5'h10):(1'h0)] wire90;
  wire signed [(4'h9):(1'h0)] wire148;
  reg signed [(5'h15):(1'h0)] reg157 = (1'h0);
  reg [(4'hb):(1'h0)] reg156 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg155 = (1'h0);
  reg [(3'h7):(1'h0)] reg154 = (1'h0);
  reg [(5'h10):(1'h0)] reg153 = (1'h0);
  reg [(3'h6):(1'h0)] reg152 = (1'h0);
  reg [(3'h7):(1'h0)] reg151 = (1'h0);
  reg [(4'h9):(1'h0)] reg150 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg116 = (1'h0);
  reg [(4'he):(1'h0)] reg115 = (1'h0);
  reg [(4'h9):(1'h0)] reg114 = (1'h0);
  reg [(4'he):(1'h0)] reg113 = (1'h0);
  reg [(5'h10):(1'h0)] reg112 = (1'h0);
  reg [(2'h3):(1'h0)] reg111 = (1'h0);
  reg [(4'h9):(1'h0)] reg110 = (1'h0);
  reg [(4'hc):(1'h0)] reg109 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg108 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg107 = (1'h0);
  reg [(5'h14):(1'h0)] reg106 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg105 = (1'h0);
  reg [(4'hb):(1'h0)] reg104 = (1'h0);
  reg [(4'hf):(1'h0)] reg103 = (1'h0);
  reg [(4'hc):(1'h0)] reg102 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg101 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg100 = (1'h0);
  reg [(5'h11):(1'h0)] reg99 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg98 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg97 = (1'h0);
  reg [(2'h2):(1'h0)] reg96 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg95 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg94 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg93 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg92 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg91 = (1'h0);
  assign y = {wire159,
                 wire158,
                 wire87,
                 wire88,
                 wire89,
                 wire90,
                 wire148,
                 reg157,
                 reg156,
                 reg155,
                 reg154,
                 reg153,
                 reg152,
                 reg151,
                 reg150,
                 reg116,
                 reg115,
                 reg114,
                 reg113,
                 reg112,
                 reg111,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 (1'h0)};
  assign wire87 = wire86;
  assign wire88 = {wire87[(1'h1):(1'h0)]};
  assign wire89 = $unsigned(wire88);
  assign wire90 = wire87;
  always
    @(posedge clk) begin
      if ($signed($unsigned((wire88 + $unsigned($signed(wire84))))))
        begin
          reg91 <= wire86;
        end
      else
        begin
          reg91 <= wire83[(1'h0):(1'h0)];
        end
      if (({$signed((8'h9c)), wire83} ?
          ($signed(wire84[(4'he):(4'ha)]) ?
              ($signed($unsigned(wire90)) ?
                  $unsigned((8'hb1)) : (&wire88)) : wire89[(4'he):(2'h3)]) : wire90))
        begin
          if (($unsigned($unsigned((^~reg91[(1'h1):(1'h1)]))) >= ({$unsigned({reg91})} > reg91[(1'h0):(1'h0)])))
            begin
              reg92 <= wire90;
              reg93 <= $unsigned($signed(({$unsigned(wire85)} > $signed(wire84[(4'hc):(3'h5)]))));
              reg94 <= {(({((8'hac) <= wire85), wire83[(2'h2):(1'h0)]} ?
                          wire89 : wire90[(3'h4):(2'h3)]) ?
                      wire83 : $signed({wire85[(1'h0):(1'h0)]})),
                  reg93};
              reg95 <= reg91[(2'h3):(1'h1)];
              reg96 <= $signed({$unsigned((reg95 != ((8'hbd) >= (8'had))))});
            end
          else
            begin
              reg92 <= (~^wire84[(5'h11):(4'hd)]);
              reg93 <= (wire86 ?
                  $unsigned($unsigned(reg92[(4'h8):(3'h5)])) : $unsigned(({(~&wire84)} * $signed(reg94))));
              reg94 <= wire84[(4'hd):(2'h3)];
            end
          reg97 <= ($unsigned((~^(^~((8'ha2) ?
              wire83 : wire89)))) << reg92[(4'hb):(4'h9)]);
        end
      else
        begin
          if ((({wire83, $signed({reg97, wire84})} ?
                  $unsigned(wire83) : reg95[(1'h0):(1'h0)]) ?
              wire90 : wire90))
            begin
              reg92 <= wire86[(2'h2):(1'h0)];
              reg93 <= (^(&wire89));
              reg94 <= $unsigned((reg94 ^~ (!($signed(wire83) >= (reg97 ?
                  reg93 : reg91)))));
              reg95 <= (reg95[(1'h1):(1'h1)] ~^ wire84);
              reg96 <= $signed(reg97);
            end
          else
            begin
              reg92 <= reg94;
            end
          reg97 <= wire84;
          reg98 <= ((wire88[(1'h0):(1'h0)] ?
              (($signed(reg96) >> $unsigned(wire90)) && ((~wire86) ?
                  {wire85, wire89} : reg94)) : (^{reg97,
                  $signed(reg94)})) < (wire87 ?
              ((8'hbf) ?
                  ((reg95 ?
                      reg93 : reg94) << wire85) : ($unsigned(wire90) && (-reg92))) : wire86));
          reg99 <= ((((reg94[(4'h9):(1'h1)] ~^ reg94[(1'h1):(1'h1)]) == $signed((&reg98))) ?
                  (8'hab) : ($signed(wire85) ?
                      $signed((reg92 ? reg96 : reg94)) : $signed(((7'h44) ?
                          wire89 : (8'hae))))) ?
              wire83[(2'h3):(2'h3)] : ($unsigned($unsigned($signed(wire88))) ?
                  (8'ha6) : (~|$signed({reg97}))));
        end
      if (reg91[(2'h2):(1'h1)])
        begin
          reg100 <= (^~$unsigned({$signed($signed(reg96))}));
        end
      else
        begin
          reg100 <= ((~&((+$unsigned(reg91)) ? reg100 : (!wire85))) ?
              $signed((|wire90)) : (reg91 ?
                  ((8'hb0) > ((reg96 < wire87) != $signed(reg100))) : {(((8'h9c) == (8'hac)) ?
                          $signed(reg100) : (~&wire89))}));
          if ($signed((((!(reg95 && reg99)) ?
                  $unsigned($unsigned(reg100)) : (^reg98)) ?
              $unsigned((+wire83)) : (&(reg98[(1'h1):(1'h1)] ?
                  {reg99, (8'hb5)} : (wire88 ? reg98 : (8'h9d)))))))
            begin
              reg101 <= $signed((((reg100[(2'h3):(1'h1)] ?
                      (reg100 >>> wire89) : $signed((7'h44))) ?
                  ($signed(wire88) ?
                      wire86[(2'h3):(2'h3)] : $signed(reg96)) : {$unsigned(wire87)}) > (($unsigned((8'haf)) ?
                  reg97[(4'h9):(4'h9)] : (wire86 - reg93)) >> $signed(reg92[(5'h11):(4'he)]))));
            end
          else
            begin
              reg101 <= ((reg96[(2'h2):(1'h0)] ?
                      (reg94[(3'h5):(1'h0)] <<< ((!reg91) != reg91[(3'h5):(1'h0)])) : (($unsigned(wire87) ?
                              (wire84 ? (7'h44) : wire90) : $signed(reg97)) ?
                          reg97 : (~&{reg92}))) ?
                  (reg94[(2'h2):(1'h1)] ?
                      reg99 : (((|reg94) ? (&reg99) : (^~(8'ha9))) ?
                          wire83[(2'h3):(2'h2)] : wire84[(5'h11):(4'h8)])) : $unsigned((~|$signed($unsigned(reg98)))));
              reg102 <= ((reg94 != $unsigned($signed($signed(wire84)))) ?
                  $unsigned(reg95[(2'h3):(2'h2)]) : $unsigned(wire89[(4'hf):(4'hd)]));
              reg103 <= {reg102[(1'h1):(1'h0)], reg94[(3'h6):(3'h6)]};
              reg104 <= {wire87[(3'h4):(3'h4)], reg100};
            end
          if ({$unsigned(reg93)})
            begin
              reg105 <= (wire86 ?
                  wire83[(2'h2):(1'h0)] : wire84[(4'hb):(3'h7)]);
              reg106 <= ($signed((wire83 ?
                  $unsigned(reg93[(2'h3):(1'h1)]) : (^~{(8'hb5)}))) > ((($unsigned(reg104) && $signed(reg95)) ?
                  $signed({reg100}) : {{reg93, reg104},
                      $signed(reg98)}) != $unsigned({(wire83 ?
                      reg104 : reg95)})));
              reg107 <= (((($unsigned(reg96) != $unsigned(reg94)) ?
                  (|$unsigned((7'h42))) : wire89) >= (((wire85 << reg97) ?
                  (reg105 + reg96) : $signed(reg98)) - (reg95[(1'h0):(1'h0)] - (reg91 ^~ reg99)))) > $signed(($signed(wire85[(3'h4):(2'h2)]) ?
                  $unsigned($signed(wire85)) : reg95[(2'h3):(1'h0)])));
              reg108 <= wire90;
              reg109 <= ((($unsigned($unsigned(reg98)) ?
                          reg92 : ((+reg105) == $signed(wire86))) ?
                      reg104[(3'h5):(3'h5)] : $signed(wire84)) ?
                  (~reg95) : reg108);
            end
          else
            begin
              reg105 <= (~&((~|((reg109 & reg92) ^ wire89[(4'he):(4'h8)])) <<< {reg103[(2'h2):(2'h2)],
                  (!reg99[(1'h0):(1'h0)])}));
              reg106 <= $signed((~&wire85));
            end
          reg110 <= (reg96 > {(($signed(reg103) < (reg106 ~^ wire89)) ?
                  {{reg107, reg100}} : $unsigned($unsigned(reg97)))});
        end
      reg111 <= (8'hb3);
      if ((((reg94[(4'h9):(4'h9)] ?
              $signed((~|wire90)) : ((-(8'ha1)) ?
                  $unsigned(reg95) : $signed(wire90))) ?
          ($signed(reg108[(3'h5):(3'h4)]) >= reg93[(4'h9):(1'h0)]) : (wire84 != ((~|reg111) ?
              $signed(wire90) : {(8'hb6)}))) > reg109[(1'h1):(1'h1)]))
        begin
          reg112 <= reg92;
          reg113 <= reg92[(4'hf):(3'h4)];
          reg114 <= $signed(reg96[(1'h0):(1'h0)]);
          reg115 <= reg95[(2'h2):(2'h2)];
          reg116 <= {({reg114[(3'h6):(1'h0)],
                  ({reg92} ?
                      (reg107 || (8'h9d)) : $unsigned(reg114))} - reg112)};
        end
      else
        begin
          if ($unsigned(reg116[(2'h3):(1'h0)]))
            begin
              reg112 <= ($signed({reg103,
                  $signed(wire86)}) == $signed(reg91[(3'h6):(3'h4)]));
              reg113 <= reg101[(4'hb):(3'h7)];
              reg114 <= reg101[(4'h8):(4'h8)];
            end
          else
            begin
              reg112 <= reg110;
              reg113 <= ((~|({(^~reg94)} ?
                  reg115[(4'h9):(2'h2)] : ((wire84 ?
                      reg99 : reg104) >> (wire84 ?
                      (8'hb5) : wire84)))) <<< $signed({$signed(reg96),
                  wire88}));
              reg114 <= {($unsigned((wire86[(3'h4):(2'h2)] << reg116)) ?
                      (((~reg100) ?
                          (8'hab) : (wire89 ^~ reg113)) >= reg115[(3'h5):(1'h1)]) : {($signed(wire88) ^~ (reg99 ?
                              reg95 : reg115))})};
            end
          reg115 <= $signed($signed($signed((reg92 ?
              ((8'ha8) <<< (7'h44)) : reg112[(3'h7):(1'h1)]))));
          if (reg100)
            begin
              reg116 <= reg106[(5'h13):(5'h13)];
            end
          else
            begin
              reg116 <= (reg115 || reg114[(2'h3):(1'h0)]);
            end
        end
    end
  module117 #() modinst149 (.clk(clk), .wire119(reg98), .wire118(reg104), .wire122(wire83), .y(wire148), .wire120(wire85), .wire121(wire86));
  always
    @(posedge clk) begin
      if (reg103[(3'h6):(2'h3)])
        begin
          reg150 <= (|(~^(8'h9e)));
          reg151 <= $signed((~wire83));
          reg152 <= $unsigned(((~|($unsigned(reg112) ? {(8'hbc)} : (8'ha2))) ?
              $unsigned($unsigned(reg116[(3'h5):(2'h3)])) : (((reg95 ?
                      wire89 : (8'hac)) ?
                  reg105[(2'h2):(1'h1)] : (reg150 || (8'haa))) <<< {reg109[(4'ha):(4'ha)],
                  reg111[(1'h0):(1'h0)]})));
          reg153 <= (8'ha6);
          if (wire88[(1'h0):(1'h0)])
            begin
              reg154 <= $signed(reg104);
              reg155 <= $signed($unsigned((8'hb4)));
              reg156 <= reg104[(1'h0):(1'h0)];
            end
          else
            begin
              reg154 <= ((wire87 ?
                      ((((8'hbf) << reg110) ?
                              $unsigned(reg105) : $unsigned((8'ha9))) ?
                          (reg111[(1'h1):(1'h1)] ?
                              reg112[(4'hb):(3'h5)] : reg110[(3'h4):(3'h4)]) : reg91) : (|wire148)) ?
                  reg97 : (7'h43));
              reg155 <= ((reg107[(1'h0):(1'h0)] & wire88[(1'h1):(1'h0)]) ?
                  (8'hb0) : $signed((~&((8'hbc) ?
                      (reg113 ? wire90 : (8'ha0)) : (reg97 & reg110)))));
              reg156 <= $signed((~&(((reg107 ? reg97 : (8'ha1)) ?
                  $unsigned(reg96) : $unsigned(reg95)) + ({reg105} ^ {(8'hb0),
                  reg96}))));
              reg157 <= $signed(reg106[(4'hd):(1'h1)]);
            end
        end
      else
        begin
          if ((!((($signed(reg156) ?
                  ((8'ha5) ? (8'haa) : (8'hab)) : (reg115 <= reg92)) ?
              ($unsigned((8'hbb)) * $unsigned(reg156)) : $signed($unsigned(reg156))) ^~ {$signed((8'hb3)),
              reg103})))
            begin
              reg150 <= ((((!reg113[(3'h7):(3'h5)]) ?
                      wire148 : (reg91 ~^ $unsigned(reg108))) ^~ reg113) ?
                  $unsigned(((!$signed(reg154)) ?
                      {reg157,
                          (reg103 ?
                              reg100 : (8'hac))} : $signed({reg92}))) : reg108);
            end
          else
            begin
              reg150 <= $signed(reg92[(4'h8):(1'h1)]);
              reg151 <= ($unsigned(($signed($unsigned(reg110)) <= ({reg155} && $signed(reg92)))) ?
                  ($signed({$signed(reg116)}) ?
                      $unsigned($unsigned($unsigned(reg155))) : wire85[(2'h3):(1'h0)]) : (~^reg116));
              reg152 <= {reg150[(3'h4):(1'h0)]};
              reg153 <= ((($signed((reg114 >= reg91)) ?
                          $unsigned($signed(reg152)) : ({wire148} | (reg105 ?
                              reg98 : wire87))) ?
                      ($signed($signed(reg112)) ?
                          reg115[(4'he):(4'ha)] : $signed((reg102 ?
                              wire148 : reg111))) : wire90[(4'hd):(4'h9)]) ?
                  ((!(reg111[(1'h0):(1'h0)] ?
                      ((8'h9e) ?
                          (8'hb7) : reg96) : wire84[(1'h1):(1'h1)])) + (((+wire148) >= $unsigned(reg114)) ?
                      {$signed(wire84)} : (reg100[(1'h1):(1'h1)] * reg114))) : (^reg102));
              reg154 <= (8'h9c);
            end
          reg155 <= (&$unsigned(reg156));
          reg156 <= $unsigned(($signed((^$unsigned(reg153))) ?
              reg112 : (!$unsigned((reg150 > wire85)))));
          reg157 <= reg113;
        end
    end
  assign wire158 = (reg115 ?
                       $signed($unsigned(reg105)) : $unsigned(($signed(reg97[(1'h0):(1'h0)]) ?
                           reg104[(2'h2):(1'h0)] : reg156)));
  assign wire159 = $signed(reg150);
endmodule

module module12  (y, clk, wire16, wire15, wire14, wire13);
  output wire [(32'h46):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire16;
  input wire signed [(5'h14):(1'h0)] wire15;
  input wire signed [(2'h3):(1'h0)] wire14;
  input wire signed [(4'hf):(1'h0)] wire13;
  wire [(4'h9):(1'h0)] wire79;
  wire [(3'h6):(1'h0)] wire78;
  wire signed [(5'h12):(1'h0)] wire77;
  wire [(4'hc):(1'h0)] wire76;
  wire signed [(3'h4):(1'h0)] wire74;
  wire [(5'h14):(1'h0)] wire17;
  assign y = {wire79, wire78, wire77, wire76, wire74, wire17, (1'h0)};
  assign wire17 = $signed($unsigned((($unsigned(wire15) ?
                      (&wire13) : ((8'h9d) ? wire15 : wire15)) && (wire15 ?
                      wire16 : (^~wire16)))));
  module18 #() modinst75 (.wire20(wire16), .clk(clk), .wire21(wire13), .wire22(wire17), .y(wire74), .wire19(wire15));
  assign wire76 = wire74[(1'h1):(1'h1)];
  assign wire77 = $unsigned(wire15[(1'h1):(1'h1)]);
  assign wire78 = $unsigned(((~((wire74 ^ wire76) ?
                      {wire74,
                          wire77} : wire17[(4'h8):(1'h0)])) > (~{(wire74 << (8'had))})));
  assign wire79 = {$unsigned(((wire16[(4'h8):(3'h6)] ?
                          wire76 : {(7'h44),
                              wire77}) == $signed((wire16 << (8'haf))))),
                      $unsigned((($unsigned(wire74) ?
                          {wire77} : ((8'ha2) ? (8'hb8) : wire78)) | ({wire78,
                              wire76} ?
                          ((8'ha9) ? wire15 : wire76) : $unsigned(wire76))))};
endmodule

module module18
#(parameter param72 = ((~(({(8'ha6)} ? (~&(8'hb3)) : ((8'ha2) ? (8'had) : (8'ha9))) || {(^~(8'hb3)), (8'h9f)})) ? {(({(8'h9f), (7'h41)} ? ((8'hb8) >= (8'hbd)) : {(8'h9d), (7'h44)}) | ({(8'hba)} * ((8'ha1) ? (8'hbe) : (8'h9e))))} : (((!((8'ha9) ^ (8'h9e))) ? ((~&(7'h42)) * ((8'hb7) ? (8'h9e) : (8'hab))) : ((8'h9c) >> (~|(8'haf)))) == {(((8'ha3) ? (8'hb4) : (8'had)) ~^ ((8'ha6) | (8'hb4))), ((8'hb0) && ((7'h43) ? (8'hb5) : (7'h41)))})), 
parameter param73 = ((+param72) | (-param72)))
(y, clk, wire22, wire21, wire20, wire19);
  output wire [(32'h249):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h8):(1'h0)] wire22;
  input wire signed [(4'hf):(1'h0)] wire21;
  input wire signed [(4'h9):(1'h0)] wire20;
  input wire [(5'h14):(1'h0)] wire19;
  wire [(3'h7):(1'h0)] wire71;
  wire [(5'h11):(1'h0)] wire70;
  wire signed [(3'h5):(1'h0)] wire69;
  wire [(3'h5):(1'h0)] wire68;
  wire signed [(5'h12):(1'h0)] wire67;
  wire signed [(4'he):(1'h0)] wire66;
  wire signed [(2'h3):(1'h0)] wire65;
  wire [(3'h6):(1'h0)] wire64;
  wire [(4'hc):(1'h0)] wire63;
  wire [(4'hb):(1'h0)] wire62;
  wire [(4'hb):(1'h0)] wire61;
  wire signed [(4'ha):(1'h0)] wire60;
  wire [(4'he):(1'h0)] wire59;
  wire [(4'hf):(1'h0)] wire58;
  wire [(4'h8):(1'h0)] wire57;
  wire signed [(4'h9):(1'h0)] wire56;
  wire signed [(4'h9):(1'h0)] wire35;
  wire [(4'hd):(1'h0)] wire34;
  wire [(5'h11):(1'h0)] wire33;
  wire [(4'h8):(1'h0)] wire24;
  wire signed [(4'hf):(1'h0)] wire23;
  reg [(5'h14):(1'h0)] reg55 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg54 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg53 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg52 = (1'h0);
  reg [(5'h10):(1'h0)] reg51 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg50 = (1'h0);
  reg [(4'hd):(1'h0)] reg49 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg48 = (1'h0);
  reg [(2'h2):(1'h0)] reg47 = (1'h0);
  reg [(5'h15):(1'h0)] reg46 = (1'h0);
  reg [(4'h9):(1'h0)] reg45 = (1'h0);
  reg [(3'h4):(1'h0)] reg44 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg43 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg42 = (1'h0);
  reg signed [(4'he):(1'h0)] reg41 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg40 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg39 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg38 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg37 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg36 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg32 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg31 = (1'h0);
  reg [(5'h12):(1'h0)] reg30 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg29 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg28 = (1'h0);
  reg [(3'h4):(1'h0)] reg27 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg26 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg25 = (1'h0);
  assign y = {wire71,
                 wire70,
                 wire69,
                 wire68,
                 wire67,
                 wire66,
                 wire65,
                 wire64,
                 wire63,
                 wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire58,
                 wire57,
                 wire56,
                 wire35,
                 wire34,
                 wire33,
                 wire24,
                 wire23,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 (1'h0)};
  assign wire23 = wire21;
  assign wire24 = {({$unsigned(wire21)} <= wire19)};
  always
    @(posedge clk) begin
      reg25 <= $signed(({wire24,
          wire20[(3'h4):(1'h1)]} <= wire23[(3'h5):(3'h4)]));
      if (wire21)
        begin
          reg26 <= $unsigned(wire19);
          reg27 <= $signed($signed((((reg26 ? reg25 : wire19) <= (wire20 ?
                  wire23 : wire23)) ?
              ((wire21 < wire20) ?
                  $signed(wire24) : (wire24 ^~ wire22)) : wire24)));
          if (({wire22[(3'h6):(1'h0)],
              $signed($unsigned($unsigned((8'hbe))))} > {$signed((~|(reg27 ?
                  wire23 : (8'h9d)))),
              (|reg25)}))
            begin
              reg28 <= reg25[(3'h5):(2'h3)];
              reg29 <= $unsigned(wire23[(2'h2):(2'h2)]);
              reg30 <= wire23;
            end
          else
            begin
              reg28 <= reg30[(2'h2):(1'h0)];
              reg29 <= wire22;
              reg30 <= $unsigned(wire24);
            end
        end
      else
        begin
          reg26 <= ((!$signed((~|((8'h9f) & (8'hbb))))) ?
              (-$unsigned($signed($unsigned(reg26)))) : ($unsigned(wire21) ?
                  {$signed((wire24 ? wire21 : reg25)),
                      (^(wire20 ?
                          reg29 : (8'hbe)))} : (-$signed($signed(wire20)))));
          reg27 <= reg29[(1'h1):(1'h1)];
          if (wire23)
            begin
              reg28 <= reg30;
              reg29 <= $unsigned($signed(reg25));
              reg30 <= (reg27[(2'h3):(1'h1)] ?
                  wire23 : (wire20[(3'h7):(3'h4)] ?
                      reg26[(4'hc):(4'hc)] : ($signed($signed(wire21)) ~^ (&(reg29 ^ wire24)))));
              reg31 <= wire21;
            end
          else
            begin
              reg28 <= ({{reg26,
                          ($unsigned(wire21) ?
                              ((8'ha2) ^ (8'had)) : (~|reg30))},
                      (|(~reg25[(3'h7):(3'h7)]))} ?
                  {reg27, reg30[(3'h5):(2'h2)]} : reg29);
              reg29 <= (~$unsigned((wire20[(4'h8):(3'h7)] >= {reg29[(4'hd):(4'hd)]})));
              reg30 <= {(($unsigned($unsigned(reg27)) ?
                          $unsigned((wire22 ?
                              wire22 : reg29)) : ($signed(wire19) << {wire24,
                              reg27})) ?
                      {(~&$unsigned(reg29)),
                          reg25[(1'h1):(1'h0)]} : reg31[(2'h3):(1'h0)])};
              reg31 <= reg29[(3'h7):(2'h2)];
            end
          reg32 <= {(((~^(&reg31)) ?
                      ($unsigned(reg29) ?
                          (&wire24) : (8'hb7)) : ((+reg30) * (^~reg25))) ?
                  wire24[(4'h8):(4'h8)] : $unsigned((-(~wire20))))};
        end
    end
  assign wire33 = {reg30};
  assign wire34 = reg30;
  assign wire35 = (reg26[(3'h6):(2'h3)] == $signed($signed($unsigned($unsigned(reg31)))));
  always
    @(posedge clk) begin
      reg36 <= wire35;
      if ($signed((8'ha6)))
        begin
          if (({(((~&reg30) * (wire35 ? wire20 : wire33)) ? reg30 : reg30)} ?
              (|$signed((!$unsigned((8'ha2))))) : ($signed(wire19) ?
                  {wire19} : (({wire24, (8'hbb)} ?
                          (wire34 ? (8'h9c) : reg31) : {wire19, (8'hbd)}) ?
                      {$unsigned(reg31), reg27[(1'h1):(1'h0)]} : ((reg26 ?
                              reg25 : reg32) ?
                          ((8'hae) ^ reg36) : (wire23 >= reg27))))))
            begin
              reg37 <= (8'hb8);
              reg38 <= wire23[(3'h7):(3'h6)];
            end
          else
            begin
              reg37 <= $unsigned(($unsigned($unsigned(((7'h44) ?
                      reg31 : reg26))) ?
                  $unsigned($unsigned($unsigned(reg37))) : $unsigned((reg30 ?
                      (reg29 ? reg28 : wire19) : (wire35 ^~ wire22)))));
              reg38 <= ($unsigned($signed(reg30)) ?
                  ({$unsigned((^wire33))} == (~&(reg38 == (^reg31)))) : $unsigned(reg27[(1'h1):(1'h1)]));
            end
        end
      else
        begin
          reg37 <= ((~^reg28) + reg28[(2'h2):(2'h2)]);
          reg38 <= $signed(((^~wire35) ^~ ((|{wire21}) ?
              (reg27 || reg36) : $signed({reg38}))));
          if ((wire24[(3'h6):(3'h5)] ^ {({reg37[(5'h12):(2'h3)]} ?
                  reg27 : {$unsigned(reg27), (~|reg30)})}))
            begin
              reg39 <= $unsigned((~|(reg32 ?
                  $unsigned((reg30 - reg38)) : ($unsigned(wire20) || {reg30}))));
              reg40 <= (((^reg26[(4'h9):(2'h2)]) && reg39) ?
                  reg26[(2'h3):(2'h2)] : (&{($unsigned(reg36) + $unsigned((8'hb5)))}));
              reg41 <= wire22[(2'h2):(1'h1)];
            end
          else
            begin
              reg39 <= (-(^{((~|(8'h9c)) + {reg29}), reg32[(4'hf):(3'h5)]}));
              reg40 <= {reg36[(3'h7):(2'h3)],
                  $unsigned((-reg31[(3'h6):(1'h1)]))};
              reg41 <= $signed(({(8'hb3), {reg39}} + $unsigned(wire24)));
              reg42 <= (~&(!reg40));
            end
        end
      reg43 <= (reg41 ?
          ((($signed(reg31) * {wire35}) == {(^(8'hbf))}) ?
              $unsigned(((wire34 ? (8'hb0) : reg41) >= (reg28 ?
                  wire33 : (8'h9e)))) : (reg32[(4'hb):(2'h3)] ^~ (~^{wire20,
                  wire34}))) : $signed((((!wire22) - (!(8'had))) ?
              (~^(~|reg29)) : $signed((reg36 != wire24)))));
      if ({((reg36[(3'h4):(1'h0)] ?
                  ((reg43 && reg38) ?
                      ((8'hac) ?
                          reg43 : reg32) : $unsigned((8'hb6))) : ($signed(reg43) >>> $unsigned((8'hb6)))) ?
              (reg25 ? reg36 : (wire22 <<< reg38[(3'h4):(3'h4)])) : wire19),
          reg40[(1'h1):(1'h1)]})
        begin
          reg44 <= (((^~wire33) << $signed(reg31)) || $signed({wire22[(3'h5):(2'h3)],
              wire20}));
          if ($signed(($unsigned((~{reg36})) <= (~^($signed(reg41) > $signed((8'hbc)))))))
            begin
              reg45 <= (($unsigned($signed(reg38[(1'h1):(1'h0)])) ?
                      $signed($unsigned((reg26 >= (8'ha7)))) : reg29[(4'he):(2'h3)]) ?
                  reg42[(3'h7):(3'h6)] : reg36);
              reg46 <= (~&$unsigned(reg28[(1'h0):(1'h0)]));
              reg47 <= $signed((($signed((reg41 ?
                  wire33 : reg36)) * (&(reg28 < reg32))) <<< wire33));
              reg48 <= (((wire23 ^ (+{reg42})) != reg39) ?
                  reg32 : (^~((~|((8'h9f) ? reg40 : wire22)) || (~(^wire33)))));
            end
          else
            begin
              reg45 <= ({$unsigned(((&reg40) >> reg38)),
                  (!$signed($unsigned(reg32)))} >>> (~&reg39[(3'h7):(2'h2)]));
              reg46 <= $signed($unsigned(($signed((reg39 << reg44)) && $signed(reg25))));
              reg47 <= reg39;
            end
          if ({$unsigned((($unsigned(wire35) ?
                  wire33 : $signed(reg39)) ^~ wire22[(2'h3):(1'h1)])),
              wire21})
            begin
              reg49 <= (reg48 - reg47);
              reg50 <= $unsigned(reg26[(4'hb):(3'h5)]);
              reg51 <= $signed(($signed((~&(wire20 ?
                  (7'h41) : wire23))) ~^ $signed($unsigned((reg48 ?
                  reg44 : wire22)))));
            end
          else
            begin
              reg49 <= (8'ha7);
              reg50 <= reg41;
              reg51 <= ($unsigned(reg42[(4'h9):(3'h5)]) - reg37);
              reg52 <= (~|(~(reg47 ?
                  {$unsigned(reg51)} : ($unsigned(reg40) ?
                      $unsigned(reg38) : {reg43, reg51}))));
              reg53 <= reg26[(1'h1):(1'h1)];
            end
          reg54 <= ({$unsigned(reg39),
              {$signed($signed(wire35)),
                  (wire21 >> reg39[(4'h9):(3'h5)])}} << $signed((&{(~^reg26),
              $unsigned((8'hb3))})));
        end
      else
        begin
          if (((!wire23[(4'h9):(1'h1)]) | $signed((((~reg39) >= ((8'ha8) ?
              wire19 : reg49)) != $unsigned($signed((8'ha4)))))))
            begin
              reg44 <= reg25[(3'h7):(3'h6)];
              reg45 <= {reg38};
            end
          else
            begin
              reg44 <= (&{(reg42 >= $unsigned($signed(reg26)))});
              reg45 <= (!((((reg54 != reg49) ? (wire20 - wire33) : (|(8'hb6))) ?
                      reg40[(1'h0):(1'h0)] : (wire23[(4'hf):(3'h7)] & (!reg40))) ?
                  (8'h9c) : $signed({reg39[(1'h0):(1'h0)]})));
              reg46 <= $unsigned((reg44[(2'h3):(1'h0)] ?
                  ($signed(reg48) ?
                      $unsigned(reg26) : $signed(reg39[(3'h5):(1'h1)])) : (((+reg41) ?
                      {reg27} : reg41) <= ((wire34 ?
                      reg51 : (8'hbe)) || $unsigned((8'hac))))));
              reg47 <= $signed((^$signed((^~(reg38 ? (8'had) : reg43)))));
            end
          reg48 <= $unsigned(wire23);
        end
      reg55 <= reg47;
    end
  assign wire56 = (^$signed((8'h9c)));
  assign wire57 = reg39[(3'h4):(2'h2)];
  assign wire58 = ((reg36[(2'h3):(1'h0)] ?
                      wire21[(2'h3):(1'h1)] : $signed((reg50[(3'h4):(3'h4)] * $signed(reg55)))) >> (^~($unsigned(reg53[(1'h1):(1'h1)]) ?
                      (reg51[(1'h0):(1'h0)] ?
                          (8'hba) : (wire19 <= reg48)) : (8'ha1))));
  assign wire59 = ((-(7'h41)) && (reg39 ?
                      (!((reg42 ?
                          (8'hb1) : (8'hb8)) == wire20)) : wire56[(2'h3):(1'h1)]));
  assign wire60 = $unsigned(reg30[(4'h9):(3'h7)]);
  assign wire61 = $unsigned($unsigned(reg47));
  assign wire62 = {((($signed(wire33) ? (~^reg51) : $unsigned(wire22)) ?
                          ($signed(reg36) ?
                              (wire33 ?
                                  reg48 : reg46) : {(8'hba)}) : reg26[(4'hb):(1'h1)]) || (wire57 ?
                          {$signed(wire22),
                              (reg41 - reg45)} : $signed((reg55 > reg47)))),
                      (~^(|(wire21[(4'hf):(4'h9)] ?
                          $unsigned((8'had)) : (wire21 ? reg40 : wire58))))};
  assign wire63 = ((wire23 ?
                      (|wire33) : (reg39 ?
                          wire60[(1'h1):(1'h1)] : wire24[(3'h4):(1'h1)])) == ((reg53 ?
                          ((8'hb4) ? ((8'hb3) & reg39) : {wire57}) : reg43) ?
                      (~^$unsigned((reg37 + reg43))) : (wire60 - $signed($unsigned((8'hb8))))));
  assign wire64 = reg27;
  assign wire65 = ($unsigned((!(wire57[(3'h5):(1'h1)] ?
                      wire34 : wire33[(5'h11):(3'h5)]))) >> $signed($signed((~$unsigned(reg36)))));
  assign wire66 = reg32[(5'h12):(4'hc)];
  assign wire67 = (($signed($signed($unsigned(wire21))) ?
                          {reg28[(2'h3):(1'h0)]} : reg55) ?
                      $signed({(^~wire61),
                          {reg53[(1'h1):(1'h0)],
                              (wire60 >>> (8'hab))}}) : wire34[(2'h2):(1'h1)]);
  assign wire68 = {$unsigned((8'hb4))};
  assign wire69 = $signed((~&($unsigned(reg50[(3'h5):(2'h3)]) ?
                      ((^wire60) >= $unsigned(wire59)) : $signed($unsigned(reg47)))));
  assign wire70 = $signed((|wire60[(3'h4):(2'h3)]));
  assign wire71 = ($unsigned(reg41[(3'h5):(1'h1)]) != wire58[(4'h8):(2'h3)]);
endmodule

module module117
#(parameter param146 = {(({{(8'ha3), (8'ha3)}} ? (((7'h42) == (8'hbc)) ? ((8'hb1) ? (8'ha5) : (8'ha6)) : {(8'hbb)}) : (((7'h42) * (8'ha5)) || ((8'ha5) ? (8'hbd) : (8'hbb)))) ? ((-{(8'hbc), (8'ha0)}) ? (((8'h9e) ? (8'hae) : (8'haf)) ? ((8'hbd) ? (7'h40) : (8'hbc)) : ((8'ha1) & (8'ha2))) : {((8'hbb) ? (7'h42) : (8'ha8)), (^~(8'ha6))}) : ((((8'h9c) ? (8'h9d) : (8'ha2)) ? {(8'ha9)} : ((8'hbf) ? (8'h9d) : (8'hbf))) ? ((-(7'h40)) >= (~&(8'hac))) : (^~(~(8'hbe))))), (((8'h9c) ? (~^(8'hb3)) : {((7'h40) ? (8'h9e) : (7'h40)), (~&(8'h9e))}) >= (({(8'hb0)} * ((8'hba) - (8'hbc))) > ((8'haf) | {(8'hb1), (8'hac)})))}, 
parameter param147 = ((8'hba) ? (^~param146) : param146))
(y, clk, wire122, wire121, wire120, wire119, wire118);
  output wire [(32'h100):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h14):(1'h0)] wire122;
  input wire signed [(3'h4):(1'h0)] wire121;
  input wire [(2'h3):(1'h0)] wire120;
  input wire [(2'h3):(1'h0)] wire119;
  input wire signed [(4'ha):(1'h0)] wire118;
  wire signed [(4'hb):(1'h0)] wire145;
  wire [(5'h11):(1'h0)] wire144;
  wire [(4'ha):(1'h0)] wire143;
  wire signed [(5'h15):(1'h0)] wire135;
  wire signed [(5'h10):(1'h0)] wire134;
  wire signed [(4'ha):(1'h0)] wire133;
  wire signed [(3'h6):(1'h0)] wire132;
  wire [(2'h3):(1'h0)] wire131;
  wire signed [(2'h3):(1'h0)] wire130;
  wire [(3'h6):(1'h0)] wire129;
  wire signed [(4'hc):(1'h0)] wire127;
  wire signed [(4'h9):(1'h0)] wire126;
  wire signed [(4'hf):(1'h0)] wire125;
  wire signed [(5'h10):(1'h0)] wire124;
  wire signed [(4'h8):(1'h0)] wire123;
  reg [(4'he):(1'h0)] reg142 = (1'h0);
  reg [(4'h9):(1'h0)] reg141 = (1'h0);
  reg [(4'ha):(1'h0)] reg140 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg139 = (1'h0);
  reg [(2'h3):(1'h0)] reg138 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg137 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg136 = (1'h0);
  reg [(5'h11):(1'h0)] reg128 = (1'h0);
  assign y = {wire145,
                 wire144,
                 wire143,
                 wire135,
                 wire134,
                 wire133,
                 wire132,
                 wire131,
                 wire130,
                 wire129,
                 wire127,
                 wire126,
                 wire125,
                 wire124,
                 wire123,
                 reg142,
                 reg141,
                 reg140,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg128,
                 (1'h0)};
  assign wire123 = (~|(+wire120[(1'h0):(1'h0)]));
  assign wire124 = $signed(((^((~^wire118) | (-(8'hb8)))) ?
                       (~|(+wire122)) : $unsigned(wire121)));
  assign wire125 = $unsigned(((&$unsigned(wire122[(2'h2):(1'h1)])) >= $signed(wire118[(3'h4):(2'h3)])));
  assign wire126 = $signed($unsigned(wire124[(4'he):(3'h4)]));
  assign wire127 = $signed(wire118[(1'h0):(1'h0)]);
  always
    @(posedge clk) begin
      reg128 <= wire127;
    end
  assign wire129 = $unsigned((($signed(wire118) ?
                           reg128[(3'h4):(1'h0)] : (8'hae)) ?
                       $unsigned($signed(wire127[(3'h6):(1'h0)])) : ($signed($unsigned(wire126)) ?
                           $unsigned(wire122[(3'h6):(1'h0)]) : wire120)));
  assign wire130 = $signed(wire126);
  assign wire131 = wire118;
  assign wire132 = wire123[(2'h3):(2'h2)];
  assign wire133 = $signed(wire119);
  assign wire134 = wire124[(3'h6):(3'h5)];
  assign wire135 = $unsigned(($signed((^wire119)) <= (~&wire121)));
  always
    @(posedge clk) begin
      if ((wire130 ? wire133[(1'h1):(1'h1)] : $signed(wire123[(1'h0):(1'h0)])))
        begin
          reg136 <= (8'hb0);
        end
      else
        begin
          if (wire131[(1'h1):(1'h0)])
            begin
              reg136 <= (((({(8'h9d), wire130} ?
                      (wire129 ?
                          reg128 : wire127) : $signed((8'h9c))) || wire121) ?
                  $signed(wire135) : $signed(wire122)) <= ((wire133[(4'ha):(4'h8)] > (-wire132)) || wire129));
              reg137 <= $unsigned((wire118 ?
                  wire133 : $unsigned($signed(wire123[(3'h7):(3'h6)]))));
            end
          else
            begin
              reg136 <= $signed($unsigned($signed(reg136)));
              reg137 <= (({($unsigned(reg136) ^~ $unsigned(wire122))} ?
                  $unsigned(((reg128 ? wire122 : wire120) ?
                      ((8'h9f) ? wire118 : wire130) : (wire133 ?
                          wire135 : wire134))) : {{wire124}}) > ({((wire131 != wire121) ?
                          $unsigned((8'hb1)) : wire118)} ?
                  (wire118[(3'h4):(3'h4)] >= wire126) : ($signed((wire119 ?
                      (8'hbc) : wire127)) * (((8'hb3) == reg137) ?
                      (wire129 ? reg136 : wire121) : $signed((8'ha6))))));
            end
          reg138 <= $signed((wire122[(4'hd):(3'h7)] < $unsigned($unsigned(wire124))));
          reg139 <= (~^{$signed(wire124)});
          if ($unsigned((&(8'hb6))))
            begin
              reg140 <= wire129[(2'h2):(2'h2)];
              reg141 <= $signed(((~(-wire132)) - (^$unsigned($signed(wire134)))));
              reg142 <= (&reg128);
            end
          else
            begin
              reg140 <= wire122[(4'h8):(2'h3)];
            end
        end
    end
  assign wire143 = (((!wire130[(1'h1):(1'h1)]) ?
                       wire118[(2'h3):(2'h2)] : (({wire132, wire126} ?
                               reg140 : wire120) ?
                           {reg141,
                               $signed(wire120)} : reg128[(5'h11):(1'h0)])) >= wire119);
  assign wire144 = ($signed(reg141) ?
                       ({($unsigned(wire124) && wire135[(1'h1):(1'h0)]),
                               reg128[(4'hf):(3'h6)]} ?
                           $unsigned($unsigned(wire131[(2'h3):(2'h2)])) : (+(8'haf))) : $signed(wire131));
  assign wire145 = (~|{$unsigned((~|$unsigned(wire122))), (~&wire131)});
endmodule
