#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ff31692900 .scope module, "nivel1_test" "nivel1_test" 2 3;
 .timescale -3 -3;
v000001ff316f13e0_0 .var "clearn", 0 0;
v000001ff316f0300_0 .var "clock", 0 0;
v000001ff316f0260_0 .var "door_closed", 0 0;
v000001ff316f1480_0 .var "keypad", 9 0;
v000001ff316f0440_0 .net "mag_on", 0 0, L_000001ff3167b0b0;  1 drivers
v000001ff316f1200_0 .net "min_segs", 6 0, v000001ff3168f540_0;  1 drivers
v000001ff316f12a0_0 .net "secs_ones_segs", 6 0, v000001ff31690580_0;  1 drivers
v000001ff316f0580_0 .net "secs_tens_segs", 6 0, v000001ff31690a80_0;  1 drivers
v000001ff316f0620_0 .var "startn", 0 0;
v000001ff316f0f80_0 .var "stopn", 0 0;
S_000001ff31694c80 .scope module, "dut" "microwave" 2 14, 3 6 0, S_000001ff31692900;
 .timescale -9 -9;
    .port_info 0 /INPUT 10 "keypad";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "startn";
    .port_info 3 /INPUT 1 "stopn";
    .port_info 4 /INPUT 1 "clearn";
    .port_info 5 /INPUT 1 "door_closed";
    .port_info 6 /OUTPUT 7 "min_segs";
    .port_info 7 /OUTPUT 7 "secs_tens_segs";
    .port_info 8 /OUTPUT 7 "secs_ones_segs";
    .port_info 9 /OUTPUT 1 "mag_on";
L_000001ff3167b0b0 .functor BUFZ 1, v000001ff316e7d20_0, C4<0>, C4<0>, C4<0>;
v000001ff316f1f20_0 .net "D", 3 0, v000001ff316e6100_0;  1 drivers
v000001ff316f1ca0_0 .net "clearn", 0 0, v000001ff316f13e0_0;  1 drivers
v000001ff316f1660_0 .net "clock", 0 0, v000001ff316f0300_0;  1 drivers
v000001ff316f03a0_0 .net "door_closed", 0 0, v000001ff316f0260_0;  1 drivers
v000001ff316f0ee0_0 .net "enablen", 0 0, v000001ff316e7d20_0;  1 drivers
v000001ff316f0080_0 .net "keypad", 9 0, v000001ff316f1480_0;  1 drivers
v000001ff316f1700_0 .net "loadn", 0 0, L_000001ff3167b120;  1 drivers
v000001ff316f1980_0 .net "mag_on", 0 0, L_000001ff3167b0b0;  alias, 1 drivers
v000001ff316f0e40_0 .net "min_segs", 6 0, v000001ff3168f540_0;  alias, 1 drivers
v000001ff316f0120_0 .net "mins", 3 0, v000001ff3168f2c0_0;  1 drivers
v000001ff316f0800_0 .net "pgt_1Hz", 0 0, v000001ff316e6380_0;  1 drivers
v000001ff316f1a20_0 .net "sec_ones", 3 0, v000001ff3168fe00_0;  1 drivers
v000001ff316f1c00_0 .net "sec_tens", 3 0, v000001ff3168f680_0;  1 drivers
v000001ff316f09e0_0 .net "secs_ones_segs", 6 0, v000001ff31690580_0;  alias, 1 drivers
v000001ff316f18e0_0 .net "secs_tens_segs", 6 0, v000001ff31690a80_0;  alias, 1 drivers
v000001ff316f1840_0 .net "startn", 0 0, v000001ff316f0620_0;  1 drivers
v000001ff316f01c0_0 .net "stopn", 0 0, v000001ff316f0f80_0;  1 drivers
v000001ff316f0da0_0 .net "zero", 0 0, L_000001ff3167b7b0;  1 drivers
S_000001ff31694e10 .scope module, "inst" "decoder" 3 33, 4 1 0, S_000001ff31694c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "min";
    .port_info 1 /INPUT 4 "dSec";
    .port_info 2 /INPUT 4 "sec";
    .port_info 3 /OUTPUT 7 "minOut";
    .port_info 4 /OUTPUT 7 "dsecOut";
    .port_info 5 /OUTPUT 7 "secOut";
v000001ff316906c0_0 .net "dSec", 3 0, v000001ff3168f680_0;  alias, 1 drivers
v000001ff31690a80_0 .var "dsecOut", 6 0;
v000001ff316903a0_0 .net "min", 3 0, v000001ff3168f2c0_0;  alias, 1 drivers
v000001ff3168f540_0 .var "minOut", 6 0;
v000001ff31690800_0 .net "sec", 3 0, v000001ff3168fe00_0;  alias, 1 drivers
v000001ff31690580_0 .var "secOut", 6 0;
E_000001ff3167eb90 .event anyedge, v000001ff31690800_0;
E_000001ff3167e610 .event anyedge, v000001ff316906c0_0;
E_000001ff3167e750 .event anyedge, v000001ff316903a0_0;
S_000001ff31657260 .scope module, "inst3" "timer_nivel2" 3 27, 5 5 0, S_000001ff31694c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "clearn";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 4 "so";
    .port_info 7 /OUTPUT 4 "st";
    .port_info 8 /OUTPUT 4 "min";
L_000001ff3167b2e0 .functor AND 1, L_000001ff316f08a0, L_000001ff316f0940, C4<1>, C4<1>;
L_000001ff3167b7b0 .functor AND 1, L_000001ff3167b2e0, L_000001ff316f0c60, C4<1>, C4<1>;
v000001ff31690300_0 .net *"_ivl_0", 0 0, L_000001ff3167b2e0;  1 drivers
v000001ff3168f860_0 .net "clearn", 0 0, v000001ff316f13e0_0;  alias, 1 drivers
v000001ff3168f900_0 .net "clk", 0 0, v000001ff316e6380_0;  alias, 1 drivers
v000001ff31686ef0_0 .net "data", 3 0, v000001ff316e6100_0;  alias, 1 drivers
v000001ff31687170_0 .net "enable", 0 0, v000001ff316e7d20_0;  alias, 1 drivers
v000001ff316e7640_0 .net "load", 0 0, L_000001ff3167b120;  alias, 1 drivers
v000001ff316e7dc0_0 .net "min", 3 0, v000001ff3168f2c0_0;  alias, 1 drivers
v000001ff316e66a0_0 .net "so", 3 0, v000001ff3168fe00_0;  alias, 1 drivers
v000001ff316e7c80_0 .net "st", 3 0, v000001ff3168f680_0;  alias, 1 drivers
v000001ff316e7820_0 .net "t1", 0 0, L_000001ff3167b190;  1 drivers
v000001ff316e7e60_0 .net "t2", 0 0, L_000001ff3167b5f0;  1 drivers
v000001ff316e6240_0 .net "t3", 0 0, L_000001ff3167bba0;  1 drivers
v000001ff316e64c0_0 .net "ze1", 0 0, L_000001ff316f08a0;  1 drivers
v000001ff316e78c0_0 .net "ze2", 0 0, L_000001ff316f0940;  1 drivers
v000001ff316e6420_0 .net "ze3", 0 0, L_000001ff316f0c60;  1 drivers
v000001ff316e71e0_0 .net "zero", 0 0, L_000001ff3167b7b0;  alias, 1 drivers
S_000001ff316573f0 .scope module, "minutes" "contador_mod10" 5 16, 6 1 0, S_000001ff31657260;
 .timescale -3 -3;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clearn";
    .port_info 5 /OUTPUT 4 "count";
    .port_info 6 /OUTPUT 1 "tc";
    .port_info 7 /OUTPUT 1 "count_end";
L_000001ff3167bba0 .functor AND 1, L_000001ff3167b5f0, L_000001ff316f0c60, C4<1>, C4<1>;
L_000001ff31700238 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ff31690120_0 .net/2u *"_ivl_0", 3 0, L_000001ff31700238;  1 drivers
v000001ff3168fea0_0 .net *"_ivl_2", 0 0, L_000001ff316f0bc0;  1 drivers
L_000001ff31700280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ff3168ef00_0 .net/2u *"_ivl_4", 0 0, L_000001ff31700280;  1 drivers
L_000001ff317002c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ff31690b20_0 .net/2u *"_ivl_6", 0 0, L_000001ff317002c8;  1 drivers
v000001ff3168f9a0_0 .net "clearn", 0 0, v000001ff316f13e0_0;  alias, 1 drivers
v000001ff31690bc0_0 .net "clk", 0 0, v000001ff316e6380_0;  alias, 1 drivers
v000001ff3168f2c0_0 .var "count", 3 0;
v000001ff3168f4a0_0 .net "count_end", 0 0, L_000001ff316f0c60;  alias, 1 drivers
v000001ff3168ff40_0 .net "data", 3 0, v000001ff3168f680_0;  alias, 1 drivers
v000001ff3168efa0_0 .net "en", 0 0, L_000001ff3167b5f0;  alias, 1 drivers
v000001ff3168ee60_0 .net "load", 0 0, L_000001ff3167b120;  alias, 1 drivers
v000001ff3168fcc0_0 .net "tc", 0 0, L_000001ff3167bba0;  alias, 1 drivers
E_000001ff3167ed90 .event posedge, v000001ff31690bc0_0;
E_000001ff31680850 .event negedge, v000001ff3168f9a0_0;
L_000001ff316f0bc0 .cmp/eq 4, v000001ff3168f2c0_0, L_000001ff31700238;
L_000001ff316f0c60 .functor MUXZ 1, L_000001ff317002c8, L_000001ff31700280, L_000001ff316f0bc0, C4<>;
S_000001ff3166ca00 .scope module, "secs" "contador_mod10" 5 14, 6 1 0, S_000001ff31657260;
 .timescale -3 -3;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clearn";
    .port_info 5 /OUTPUT 4 "count";
    .port_info 6 /OUTPUT 1 "tc";
    .port_info 7 /OUTPUT 1 "count_end";
L_000001ff3167b190 .functor AND 1, v000001ff316e7d20_0, L_000001ff316f08a0, C4<1>, C4<1>;
L_000001ff31700088 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ff31690940_0 .net/2u *"_ivl_0", 3 0, L_000001ff31700088;  1 drivers
v000001ff3168f040_0 .net *"_ivl_2", 0 0, L_000001ff316f06c0;  1 drivers
L_000001ff317000d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ff3168f7c0_0 .net/2u *"_ivl_4", 0 0, L_000001ff317000d0;  1 drivers
L_000001ff31700118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ff3168f400_0 .net/2u *"_ivl_6", 0 0, L_000001ff31700118;  1 drivers
v000001ff31690440_0 .net "clearn", 0 0, v000001ff316f13e0_0;  alias, 1 drivers
v000001ff3168f360_0 .net "clk", 0 0, v000001ff316e6380_0;  alias, 1 drivers
v000001ff3168fe00_0 .var "count", 3 0;
v000001ff31690620_0 .net "count_end", 0 0, L_000001ff316f08a0;  alias, 1 drivers
v000001ff3168fb80_0 .net "data", 3 0, v000001ff316e6100_0;  alias, 1 drivers
v000001ff31690080_0 .net "en", 0 0, v000001ff316e7d20_0;  alias, 1 drivers
v000001ff3168fd60_0 .net "load", 0 0, L_000001ff3167b120;  alias, 1 drivers
v000001ff316908a0_0 .net "tc", 0 0, L_000001ff3167b190;  alias, 1 drivers
L_000001ff316f06c0 .cmp/eq 4, v000001ff3168fe00_0, L_000001ff31700088;
L_000001ff316f08a0 .functor MUXZ 1, L_000001ff31700118, L_000001ff317000d0, L_000001ff316f06c0, C4<>;
S_000001ff3166cb90 .scope module, "tens" "contador_mod_6" 5 15, 7 1 0, S_000001ff31657260;
 .timescale -3 -3;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "loadn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clearn";
    .port_info 5 /OUTPUT 4 "tens";
    .port_info 6 /OUTPUT 1 "tc";
    .port_info 7 /OUTPUT 1 "zero";
L_000001ff3167b5f0 .functor AND 1, L_000001ff3167b190, L_000001ff316f0940, C4<1>, C4<1>;
L_000001ff31700160 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ff31690c60_0 .net/2u *"_ivl_0", 3 0, L_000001ff31700160;  1 drivers
v000001ff3168fa40_0 .net *"_ivl_2", 0 0, L_000001ff316f0b20;  1 drivers
L_000001ff317001a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ff316904e0_0 .net/2u *"_ivl_4", 0 0, L_000001ff317001a8;  1 drivers
L_000001ff317001f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ff31690d00_0 .net/2u *"_ivl_6", 0 0, L_000001ff317001f0;  1 drivers
v000001ff3168fae0_0 .net "clearn", 0 0, v000001ff316f13e0_0;  alias, 1 drivers
v000001ff3168f0e0_0 .net "clk", 0 0, v000001ff316e6380_0;  alias, 1 drivers
v000001ff3168f5e0_0 .net "data", 3 0, v000001ff3168fe00_0;  alias, 1 drivers
v000001ff3168f180_0 .net "en", 0 0, L_000001ff3167b190;  alias, 1 drivers
v000001ff316901c0_0 .net "loadn", 0 0, L_000001ff3167b120;  alias, 1 drivers
v000001ff3168f220_0 .net "tc", 0 0, L_000001ff3167b5f0;  alias, 1 drivers
v000001ff3168f680_0 .var "tens", 3 0;
v000001ff31690260_0 .net "zero", 0 0, L_000001ff316f0940;  alias, 1 drivers
L_000001ff316f0b20 .cmp/eq 4, v000001ff3168f680_0, L_000001ff31700160;
L_000001ff316f0940 .functor MUXZ 1, L_000001ff317001f0, L_000001ff317001a8, L_000001ff316f0b20, C4<>;
S_000001ff31655a80 .scope module, "inst4" "timer_controle" 3 24, 8 6 0, S_000001ff31694c80;
 .timescale -3 -3;
    .port_info 0 /INPUT 10 "key";
    .port_info 1 /INPUT 1 "enablen";
    .port_info 2 /INPUT 1 "clk100";
    .port_info 3 /OUTPUT 4 "D";
    .port_info 4 /OUTPUT 1 "loadn";
    .port_info 5 /OUTPUT 1 "pgt_1Hz";
L_000001ff3167b120 .functor NOT 1, v000001ff316e7be0_0, C4<0>, C4<0>, C4<0>;
v000001ff316e7460_0 .net "D", 3 0, v000001ff316e6100_0;  alias, 1 drivers
v000001ff316e69c0_0 .net "Q", 0 0, v000001ff316e6f60_0;  1 drivers
v000001ff316e73c0_0 .net "clk100", 0 0, v000001ff316f0300_0;  alias, 1 drivers
v000001ff316e7000_0 .net "clkf", 0 0, v000001ff316e61a0_0;  1 drivers
v000001ff316e6600_0 .net "enablen", 0 0, v000001ff316e7d20_0;  alias, 1 drivers
v000001ff316e6880_0 .net "key", 9 0, v000001ff316f1480_0;  alias, 1 drivers
v000001ff316e7be0_0 .var "key_on", 0 0;
v000001ff316e6a60_0 .net "loadn", 0 0, L_000001ff3167b120;  alias, 1 drivers
v000001ff316e6b00_0 .net "pgt_1Hz", 0 0, v000001ff316e6380_0;  alias, 1 drivers
S_000001ff31655c10 .scope module, "BL0" "codificador_prioritario" 8 25, 9 1 0, S_000001ff31655a80;
 .timescale -3 -3;
    .port_info 0 /INPUT 10 "entrada";
    .port_info 1 /INPUT 1 "enablen";
    .port_info 2 /OUTPUT 4 "BCD";
v000001ff316e6100_0 .var "BCD", 3 0;
v000001ff316e6ba0_0 .net "enablen", 0 0, v000001ff316e7d20_0;  alias, 1 drivers
v000001ff316e62e0_0 .net "entrada", 9 0, v000001ff316f1480_0;  alias, 1 drivers
E_000001ff31680150 .event anyedge, v000001ff316e62e0_0;
S_000001ff31677740 .scope module, "BL1" "divisor" 8 26, 10 1 0, S_000001ff31655a80;
 .timescale -3 -3;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clkf";
v000001ff316e7780_0 .var "a", 5 0;
v000001ff316e6ec0_0 .net "clk", 0 0, v000001ff316f0300_0;  alias, 1 drivers
v000001ff316e61a0_0 .var "clkf", 0 0;
E_000001ff31680dd0 .event posedge, v000001ff316e6ec0_0;
S_000001ff316778d0 .scope module, "BL2" "counter" 8 27, 11 1 0, S_000001ff31655a80;
 .timescale -3 -3;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "Q";
v000001ff316e6f60_0 .var "Q", 0 0;
v000001ff316e6740_0 .net "clock", 0 0, v000001ff316f0300_0;  alias, 1 drivers
v000001ff316e7960_0 .var "contador", 2 0;
v000001ff316e7a00_0 .net "reset", 0 0, L_000001ff3167b120;  alias, 1 drivers
E_000001ff31680e50 .event posedge, v000001ff3168ee60_0, v000001ff316e6ec0_0;
S_000001ff31668f00 .scope module, "BL3" "mux" 8 28, 12 1 0, S_000001ff31655a80;
 .timescale -3 -3;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "saida_atraso";
    .port_info 2 /INPUT 1 "hz_clock";
    .port_info 3 /OUTPUT 1 "Q";
v000001ff316e6380_0 .var "Q", 0 0;
v000001ff316e67e0_0 .net "hz_clock", 0 0, v000001ff316e61a0_0;  alias, 1 drivers
v000001ff316e6920_0 .net "saida_atraso", 0 0, v000001ff316e6f60_0;  alias, 1 drivers
v000001ff316e6560_0 .net "sel", 0 0, v000001ff316e7d20_0;  alias, 1 drivers
E_000001ff316803d0 .event anyedge, v000001ff31690080_0, v000001ff316e6f60_0, v000001ff316e61a0_0;
S_000001ff31669090 .scope module, "inst6" "nvl2_controle" 3 30, 13 4 0, S_000001ff31694c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "startn";
    .port_info 1 /INPUT 1 "stopn";
    .port_info 2 /INPUT 1 "clearn";
    .port_info 3 /INPUT 1 "door_closed";
    .port_info 4 /INPUT 1 "timer_done";
    .port_info 5 /OUTPUT 1 "mag_on";
v000001ff316f1b60_0 .net "clearn", 0 0, v000001ff316f13e0_0;  alias, 1 drivers
v000001ff316f1020_0 .net "door_closed", 0 0, v000001ff316f0260_0;  alias, 1 drivers
v000001ff316f1e80_0 .net "mag_on", 0 0, v000001ff316e7d20_0;  alias, 1 drivers
v000001ff316f0760_0 .net "reset", 0 0, L_000001ff31748d20;  1 drivers
v000001ff316f1d40_0 .net "set", 0 0, L_000001ff31748d90;  1 drivers
v000001ff316f04e0_0 .net "startn", 0 0, v000001ff316f0620_0;  alias, 1 drivers
v000001ff316f0a80_0 .net "stopn", 0 0, v000001ff316f0f80_0;  alias, 1 drivers
v000001ff316f17a0_0 .net "timer_done", 0 0, L_000001ff3167b7b0;  alias, 1 drivers
S_000001ff316503e0 .scope module, "AL0" "controle" 13 11, 14 1 0, S_000001ff31669090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "startn";
    .port_info 1 /INPUT 1 "stopn";
    .port_info 2 /INPUT 1 "clearn";
    .port_info 3 /INPUT 1 "door_closed";
    .port_info 4 /INPUT 1 "timer_done";
    .port_info 5 /OUTPUT 1 "set";
    .port_info 6 /OUTPUT 1 "reset";
L_000001ff3167b970 .functor NOT 1, v000001ff316f0620_0, C4<0>, C4<0>, C4<0>;
L_000001ff31748540 .functor AND 1, L_000001ff3167b970, v000001ff316f0260_0, C4<1>, C4<1>;
L_000001ff317480e0 .functor NOT 1, L_000001ff3167b7b0, C4<0>, C4<0>, C4<0>;
L_000001ff31748d90 .functor AND 1, L_000001ff31748540, L_000001ff317480e0, C4<1>, C4<1>;
L_000001ff31748fc0 .functor NOT 1, v000001ff316f0260_0, C4<0>, C4<0>, C4<0>;
L_000001ff31748ee0 .functor NOT 1, v000001ff316f13e0_0, C4<0>, C4<0>, C4<0>;
L_000001ff31748bd0 .functor OR 1, L_000001ff31748fc0, L_000001ff31748ee0, C4<0>, C4<0>;
L_000001ff31748c40 .functor NOT 1, v000001ff316f0f80_0, C4<0>, C4<0>, C4<0>;
L_000001ff31748cb0 .functor OR 1, L_000001ff31748bd0, L_000001ff31748c40, C4<0>, C4<0>;
L_000001ff31748d20 .functor OR 1, L_000001ff31748cb0, L_000001ff3167b7b0, C4<0>, C4<0>;
v000001ff316e6c40_0 .net *"_ivl_0", 0 0, L_000001ff3167b970;  1 drivers
v000001ff316e6ce0_0 .net *"_ivl_10", 0 0, L_000001ff31748ee0;  1 drivers
v000001ff316e7f00_0 .net *"_ivl_12", 0 0, L_000001ff31748bd0;  1 drivers
v000001ff316e6d80_0 .net *"_ivl_14", 0 0, L_000001ff31748c40;  1 drivers
v000001ff316e6e20_0 .net *"_ivl_16", 0 0, L_000001ff31748cb0;  1 drivers
v000001ff316e7500_0 .net *"_ivl_2", 0 0, L_000001ff31748540;  1 drivers
v000001ff316e6060_0 .net *"_ivl_4", 0 0, L_000001ff317480e0;  1 drivers
v000001ff316e76e0_0 .net *"_ivl_8", 0 0, L_000001ff31748fc0;  1 drivers
v000001ff316e70a0_0 .net "clearn", 0 0, v000001ff316f13e0_0;  alias, 1 drivers
v000001ff316e7140_0 .net "door_closed", 0 0, v000001ff316f0260_0;  alias, 1 drivers
v000001ff316e7280_0 .net "reset", 0 0, L_000001ff31748d20;  alias, 1 drivers
v000001ff316e7aa0_0 .net "set", 0 0, L_000001ff31748d90;  alias, 1 drivers
v000001ff316e7320_0 .net "startn", 0 0, v000001ff316f0620_0;  alias, 1 drivers
v000001ff316e7b40_0 .net "stopn", 0 0, v000001ff316f0f80_0;  alias, 1 drivers
v000001ff316e75a0_0 .net "timer_done", 0 0, L_000001ff3167b7b0;  alias, 1 drivers
S_000001ff31650570 .scope module, "AL1" "latch_sr" 13 12, 15 1 0, S_000001ff31669090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /OUTPUT 1 "Q";
v000001ff316e7d20_0 .var "Q", 0 0;
v000001ff316f1ac0_0 .net "R", 0 0, L_000001ff31748d20;  alias, 1 drivers
v000001ff316f1de0_0 .net "S", 0 0, L_000001ff31748d90;  alias, 1 drivers
E_000001ff316804d0 .event anyedge, v000001ff316e7aa0_0, v000001ff316e7280_0;
    .scope S_000001ff31655c10;
T_0 ;
    %wait E_000001ff31680150;
    %load/vec4 v000001ff316e6ba0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000001ff316e62e0_0;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ff316e6100_0, 0, 4;
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001ff316e6100_0, 0, 4;
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ff316e6100_0, 0, 4;
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ff316e6100_0, 0, 4;
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ff316e6100_0, 0, 4;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ff316e6100_0, 0, 4;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001ff316e6100_0, 0, 4;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ff316e6100_0, 0, 4;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ff316e6100_0, 0, 4;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ff31677740;
T_1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ff316e7780_0, 0, 6;
    %end;
    .thread T_1;
    .scope S_000001ff31677740;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff316e61a0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001ff31677740;
T_3 ;
    %wait E_000001ff31680dd0;
    %load/vec4 v000001ff316e7780_0;
    %addi 1, 0, 6;
    %store/vec4 v000001ff316e7780_0, 0, 6;
    %load/vec4 v000001ff316e7780_0;
    %pad/u 32;
    %cmpi/u 50, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ff316e7780_0, 0, 6;
    %load/vec4 v000001ff316e61a0_0;
    %inv;
    %store/vec4 v000001ff316e61a0_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ff316778d0;
T_4 ;
    %wait E_000001ff31680e50;
    %load/vec4 v000001ff316e7a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ff316e7960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff316e6f60_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ff316e7960_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff316e6f60_0, 0, 1;
    %load/vec4 v000001ff316e7960_0;
    %addi 1, 0, 3;
    %store/vec4 v000001ff316e7960_0, 0, 3;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001ff316e7960_0;
    %cmpi/u 7, 0, 3;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v000001ff316e7960_0;
    %addi 1, 0, 3;
    %store/vec4 v000001ff316e7960_0, 0, 3;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ff31668f00;
T_5 ;
    %wait E_000001ff316803d0;
    %load/vec4 v000001ff316e6560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001ff316e6920_0;
    %store/vec4 v000001ff316e6380_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ff316e67e0_0;
    %store/vec4 v000001ff316e6380_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ff31655a80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff316e7be0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001ff31655a80;
T_7 ;
    %wait E_000001ff31680150;
    %load/vec4 v000001ff316e6880_0;
    %cmpi/e 0, 0, 10;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff316e7be0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff316e7be0_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ff3166ca00;
T_8 ;
    %wait E_000001ff31680850;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff3168fe00_0, 0, 4;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ff3166ca00;
T_9 ;
    %wait E_000001ff3167ed90;
    %load/vec4 v000001ff31690080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001ff3168fe00_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %load/vec4 v000001ff3168fe00_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001ff3168fe00_0, 0;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ff3168fe00_0, 0;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff3168fe00_0, 0;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ff3168fe00_0, 0;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ff3168fd60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v000001ff3168fb80_0;
    %assign/vec4 v000001ff3168fe00_0, 0;
T_9.7 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ff3166cb90;
T_10 ;
    %wait E_000001ff31680850;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff3168f680_0, 0, 4;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ff3166cb90;
T_11 ;
    %wait E_000001ff3167ed90;
    %load/vec4 v000001ff3168f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001ff3168f680_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %load/vec4 v000001ff3168f680_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001ff3168f680_0, 0;
    %jmp T_11.6;
T_11.2 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ff3168f680_0, 0;
    %jmp T_11.6;
T_11.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff3168f680_0, 0;
    %jmp T_11.6;
T_11.4 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ff3168f680_0, 0;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ff316901c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v000001ff3168f5e0_0;
    %assign/vec4 v000001ff3168f680_0, 0;
T_11.7 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ff316573f0;
T_12 ;
    %wait E_000001ff31680850;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff3168f2c0_0, 0, 4;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ff316573f0;
T_13 ;
    %wait E_000001ff3167ed90;
    %load/vec4 v000001ff3168efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001ff3168f2c0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %load/vec4 v000001ff3168f2c0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001ff3168f2c0_0, 0;
    %jmp T_13.6;
T_13.2 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ff3168f2c0_0, 0;
    %jmp T_13.6;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff3168f2c0_0, 0;
    %jmp T_13.6;
T_13.4 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ff3168f2c0_0, 0;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001ff3168ee60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %load/vec4 v000001ff3168ff40_0;
    %assign/vec4 v000001ff3168f2c0_0, 0;
T_13.7 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001ff31650570;
T_14 ;
    %wait E_000001ff316804d0;
    %load/vec4 v000001ff316f1de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v000001ff316f1ac0_0;
    %nor/r;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff316e7d20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001ff316f1ac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.5, 9;
    %load/vec4 v000001ff316f1de0_0;
    %nor/r;
    %and;
T_14.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff316e7d20_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001ff31694e10;
T_15 ;
    %wait E_000001ff3167e750;
    %load/vec4 v000001ff316903a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.10;
T_15.0 ;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v000001ff3168f540_0, 0, 7;
    %jmp T_15.10;
T_15.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001ff3168f540_0, 0, 7;
    %jmp T_15.10;
T_15.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v000001ff3168f540_0, 0, 7;
    %jmp T_15.10;
T_15.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001ff3168f540_0, 0, 7;
    %jmp T_15.10;
T_15.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001ff3168f540_0, 0, 7;
    %jmp T_15.10;
T_15.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v000001ff3168f540_0, 0, 7;
    %jmp T_15.10;
T_15.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v000001ff3168f540_0, 0, 7;
    %jmp T_15.10;
T_15.7 ;
    %pushi/vec4 114, 0, 7;
    %store/vec4 v000001ff3168f540_0, 0, 7;
    %jmp T_15.10;
T_15.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001ff3168f540_0, 0, 7;
    %jmp T_15.10;
T_15.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v000001ff3168f540_0, 0, 7;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001ff31694e10;
T_16 ;
    %wait E_000001ff3167e610;
    %load/vec4 v000001ff316906c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %jmp T_16.10;
T_16.0 ;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v000001ff31690a80_0, 0, 7;
    %jmp T_16.10;
T_16.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001ff31690a80_0, 0, 7;
    %jmp T_16.10;
T_16.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v000001ff31690a80_0, 0, 7;
    %jmp T_16.10;
T_16.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001ff31690a80_0, 0, 7;
    %jmp T_16.10;
T_16.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001ff31690a80_0, 0, 7;
    %jmp T_16.10;
T_16.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v000001ff31690a80_0, 0, 7;
    %jmp T_16.10;
T_16.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v000001ff31690a80_0, 0, 7;
    %jmp T_16.10;
T_16.7 ;
    %pushi/vec4 114, 0, 7;
    %store/vec4 v000001ff31690a80_0, 0, 7;
    %jmp T_16.10;
T_16.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001ff31690a80_0, 0, 7;
    %jmp T_16.10;
T_16.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v000001ff31690a80_0, 0, 7;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001ff31694e10;
T_17 ;
    %wait E_000001ff3167eb90;
    %load/vec4 v000001ff31690800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %jmp T_17.10;
T_17.0 ;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v000001ff31690580_0, 0, 7;
    %jmp T_17.10;
T_17.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001ff31690580_0, 0, 7;
    %jmp T_17.10;
T_17.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v000001ff31690580_0, 0, 7;
    %jmp T_17.10;
T_17.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001ff31690580_0, 0, 7;
    %jmp T_17.10;
T_17.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001ff31690580_0, 0, 7;
    %jmp T_17.10;
T_17.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v000001ff31690580_0, 0, 7;
    %jmp T_17.10;
T_17.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v000001ff31690580_0, 0, 7;
    %jmp T_17.10;
T_17.7 ;
    %pushi/vec4 114, 0, 7;
    %store/vec4 v000001ff31690580_0, 0, 7;
    %jmp T_17.10;
T_17.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001ff31690580_0, 0, 7;
    %jmp T_17.10;
T_17.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v000001ff31690580_0, 0, 7;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001ff31692900;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff316f0300_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_000001ff31692900;
T_19 ;
    %delay 5000000, 0;
    %load/vec4 v000001ff316f0300_0;
    %inv;
    %store/vec4 v000001ff316f0300_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_000001ff31692900;
T_20 ;
    %vpi_call 2 21 "$dumpfile", "microwave.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ff31692900 {0 0 0};
    %end;
    .thread T_20;
    .scope S_000001ff31692900;
T_21 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001ff316f1480_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff316f0260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff316f0f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff316f0620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff316f13e0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff316f13e0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff316f13e0_0, 0, 1;
    %delay 1100000000, 0;
    %pushi/vec4 4, 0, 10;
    %store/vec4 v000001ff316f1480_0, 0, 10;
    %delay 1100000000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001ff316f1480_0, 0, 10;
    %delay 1100000000, 0;
    %pushi/vec4 32, 0, 10;
    %store/vec4 v000001ff316f1480_0, 0, 10;
    %delay 1100000000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001ff316f1480_0, 0, 10;
    %delay 1100000000, 0;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v000001ff316f1480_0, 0, 10;
    %delay 1100000000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001ff316f1480_0, 0, 10;
    %delay 1100000000, 0;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v000001ff316f1480_0, 0, 10;
    %delay 1100000000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001ff316f1480_0, 0, 10;
    %delay 1100000000, 0;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v000001ff316f1480_0, 0, 10;
    %delay 1100000000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001ff316f1480_0, 0, 10;
    %delay 1100000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff316f0620_0, 0, 1;
    %delay 1100000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff316f0620_0, 0, 1;
    %delay 1100000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff316f0260_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff316f0620_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff316f0620_0, 0, 1;
    %delay 2000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff316f0f80_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff316f0f80_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff316f0620_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff316f0620_0, 0, 1;
    %delay 2000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff316f0260_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff316f0260_0, 0, 1;
    %delay 2112827392, 698;
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "forno_micro_ondas.tb.v";
    "forno_micro_ondas.v";
    "././nivel_2/decoder/decoder_7seg.v";
    "././nivel_2/minutos_segundos/timer.v";
    "././nivel_2/minutos_segundos/nivel3/contador_mod10/contador_mod10.v";
    "././nivel_2/minutos_segundos/nivel3/contador_mod6/contador_mod6.v";
    "././nivel_2/timer_e_controle/entrada_timer.v";
    "././nivel_2/timer_e_controle/nivel3/codificador/codificador_prioritario.v";
    "././nivel_2/timer_e_controle/nivel3/contador_freq/div_frequencia.v";
    "././nivel_2/timer_e_controle/nivel3/contador_nao_reciclado/contador_nao_reciclavel.v";
    "././nivel_2/timer_e_controle/nivel3/mux/mux.v";
    "././nivel_2/controle_magnetron/nivel2_magnetron.v";
    "././nivel_2/controle_magnetron/nivel_3/bloco_logico/bloco_logico.v";
    "././nivel_2/controle_magnetron/nivel_3/latch/latch.v";
